

================================================================
== Vitis HLS Report for 'array_io'
================================================================
* Date:           Sat Mar 18 22:04:37 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        array_io_prj
* Solution:       solution7 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.581 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  16.000 ns|  16.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1646|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      383|    -|
|Register             |        -|     -|     1165|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1165|     2029|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln67_10_fu_632_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln67_12_fu_654_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln67_13_fu_440_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln67_14_fu_662_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln67_16_fu_684_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln67_17_fu_456_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln67_18_fu_692_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln67_1_fu_392_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln67_20_fu_714_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln67_21_fu_472_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln67_22_fu_722_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln67_24_fu_744_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln67_25_fu_488_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln67_26_fu_752_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln67_28_fu_774_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln67_29_fu_504_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln67_2_fu_572_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln67_30_fu_782_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln67_4_fu_594_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln67_5_fu_408_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln67_6_fu_602_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln67_8_fu_624_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln67_9_fu_424_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln67_fu_564_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln69_10_fu_294_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_11_fu_299_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_12_fu_304_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_13_fu_309_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_14_fu_314_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_15_fu_319_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_16_fu_327_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_17_fu_335_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_18_fu_343_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_19_fu_351_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_1_fu_194_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_20_fu_359_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_21_fu_367_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_22_fu_375_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_23_fu_383_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_24_fu_398_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_25_fu_414_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_26_fu_430_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_27_fu_446_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_28_fu_462_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_29_fu_478_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_2_fu_208_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_30_fu_494_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_31_fu_510_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_3_fu_222_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_4_fu_236_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_5_fu_250_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_6_fu_264_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_7_fu_278_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_8_fu_284_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_9_fu_289_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_fu_180_p2     |         +|   0|  0|  23|          16|          16|
    |temp_1_fu_612_p2       |         +|   0|  0|  32|          32|          32|
    |temp_2_fu_642_p2       |         +|   0|  0|  32|          32|          32|
    |temp_3_fu_672_p2       |         +|   0|  0|  32|          32|          32|
    |temp_4_fu_702_p2       |         +|   0|  0|  32|          32|          32|
    |temp_5_fu_732_p2       |         +|   0|  0|  32|          32|          32|
    |temp_6_fu_762_p2       |         +|   0|  0|  32|          32|          32|
    |temp_7_fu_792_p2       |         +|   0|  0|  32|          32|          32|
    |temp_fu_582_p2         |         +|   0|  0|  32|          32|          32|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |ap_block_state2        |        or|   0|  0|   2|           1|           1|
    |ap_block_state5        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|1646|        1307|        1307|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  31|          6|    1|          6|
    |d_i_0_blk_n  |   9|          2|    1|          2|
    |d_i_1_blk_n  |   9|          2|    1|          2|
    |d_i_2_blk_n  |   9|          2|    1|          2|
    |d_i_3_blk_n  |   9|          2|    1|          2|
    |d_i_4_blk_n  |   9|          2|    1|          2|
    |d_i_5_blk_n  |   9|          2|    1|          2|
    |d_i_6_blk_n  |   9|          2|    1|          2|
    |d_i_7_blk_n  |   9|          2|    1|          2|
    |d_o_0_blk_n  |   9|          2|    1|          2|
    |d_o_0_din    |  26|          5|   16|         80|
    |d_o_1_blk_n  |   9|          2|    1|          2|
    |d_o_1_din    |  26|          5|   16|         80|
    |d_o_2_blk_n  |   9|          2|    1|          2|
    |d_o_2_din    |  26|          5|   16|         80|
    |d_o_3_blk_n  |   9|          2|    1|          2|
    |d_o_3_din    |  26|          5|   16|         80|
    |d_o_4_blk_n  |   9|          2|    1|          2|
    |d_o_4_din    |  26|          5|   16|         80|
    |d_o_5_blk_n  |   9|          2|    1|          2|
    |d_o_5_din    |  26|          5|   16|         80|
    |d_o_6_blk_n  |   9|          2|    1|          2|
    |d_o_6_din    |  26|          5|   16|         80|
    |d_o_7_blk_n  |   9|          2|    1|          2|
    |d_o_7_din    |  26|          5|   16|         80|
    +-------------+----+-----------+-----+-----------+
    |Total        | 383|         78|  145|        678|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |acc_0                  |  32|   0|   32|          0|
    |acc_1                  |  32|   0|   32|          0|
    |acc_2                  |  32|   0|   32|          0|
    |acc_3                  |  32|   0|   32|          0|
    |acc_4                  |  32|   0|   32|          0|
    |acc_5                  |  32|   0|   32|          0|
    |acc_6                  |  32|   0|   32|          0|
    |acc_7                  |  32|   0|   32|          0|
    |add_ln67_13_reg_1082   |  17|   0|   17|          0|
    |add_ln67_17_reg_1092   |  17|   0|   17|          0|
    |add_ln67_1_reg_1052    |  17|   0|   17|          0|
    |add_ln67_21_reg_1102   |  17|   0|   17|          0|
    |add_ln67_25_reg_1112   |  17|   0|   17|          0|
    |add_ln67_29_reg_1122   |  17|   0|   17|          0|
    |add_ln67_5_reg_1062    |  17|   0|   17|          0|
    |add_ln67_9_reg_1072    |  17|   0|   17|          0|
    |add_ln69_10_reg_974    |  16|   0|   16|          0|
    |add_ln69_11_reg_979    |  16|   0|   16|          0|
    |add_ln69_12_reg_984    |  16|   0|   16|          0|
    |add_ln69_13_reg_989    |  16|   0|   16|          0|
    |add_ln69_14_reg_994    |  16|   0|   16|          0|
    |add_ln69_15_reg_999    |  16|   0|   16|          0|
    |add_ln69_1_reg_863     |  16|   0|   16|          0|
    |add_ln69_24_reg_1057   |  16|   0|   16|          0|
    |add_ln69_25_reg_1067   |  16|   0|   16|          0|
    |add_ln69_26_reg_1077   |  16|   0|   16|          0|
    |add_ln69_27_reg_1087   |  16|   0|   16|          0|
    |add_ln69_28_reg_1097   |  16|   0|   16|          0|
    |add_ln69_29_reg_1107   |  16|   0|   16|          0|
    |add_ln69_2_reg_871     |  16|   0|   16|          0|
    |add_ln69_30_reg_1117   |  16|   0|   16|          0|
    |add_ln69_31_reg_1127   |  16|   0|   16|          0|
    |add_ln69_3_reg_879     |  16|   0|   16|          0|
    |add_ln69_4_reg_887     |  16|   0|   16|          0|
    |add_ln69_5_reg_895     |  16|   0|   16|          0|
    |add_ln69_6_reg_903     |  16|   0|   16|          0|
    |add_ln69_7_reg_911     |  16|   0|   16|          0|
    |add_ln69_8_reg_964     |  16|   0|   16|          0|
    |add_ln69_9_reg_969     |  16|   0|   16|          0|
    |add_ln69_reg_855       |  16|   0|   16|          0|
    |ap_CS_fsm              |   5|   0|    5|          0|
    |d_i_0_read_1_reg_916   |  16|   0|   16|          0|
    |d_i_0_read_2_reg_1004  |  16|   0|   16|          0|
    |d_i_0_read_reg_804     |  16|   0|   16|          0|
    |d_i_1_read_1_reg_922   |  16|   0|   16|          0|
    |d_i_1_read_2_reg_1010  |  16|   0|   16|          0|
    |d_i_1_read_reg_810     |  16|   0|   16|          0|
    |d_i_2_read_1_reg_928   |  16|   0|   16|          0|
    |d_i_2_read_2_reg_1016  |  16|   0|   16|          0|
    |d_i_2_read_reg_816     |  16|   0|   16|          0|
    |d_i_3_read_1_reg_934   |  16|   0|   16|          0|
    |d_i_3_read_2_reg_1022  |  16|   0|   16|          0|
    |d_i_3_read_reg_822     |  16|   0|   16|          0|
    |d_i_4_read_1_reg_940   |  16|   0|   16|          0|
    |d_i_4_read_2_reg_1028  |  16|   0|   16|          0|
    |d_i_4_read_reg_828     |  16|   0|   16|          0|
    |d_i_5_read_1_reg_946   |  16|   0|   16|          0|
    |d_i_5_read_2_reg_1034  |  16|   0|   16|          0|
    |d_i_5_read_reg_834     |  16|   0|   16|          0|
    |d_i_6_read_1_reg_952   |  16|   0|   16|          0|
    |d_i_6_read_2_reg_1040  |  16|   0|   16|          0|
    |d_i_6_read_reg_840     |  16|   0|   16|          0|
    |d_i_7_read_1_reg_958   |  16|   0|   16|          0|
    |d_i_7_read_2_reg_1046  |  16|   0|   16|          0|
    |d_i_7_read_reg_846     |  16|   0|   16|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |1165|   0| 1165|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|d_o_0_din      |  out|   16|     ap_fifo|         d_o_0|       pointer|
|d_o_0_full_n   |   in|    1|     ap_fifo|         d_o_0|       pointer|
|d_o_0_write    |  out|    1|     ap_fifo|         d_o_0|       pointer|
|d_o_1_din      |  out|   16|     ap_fifo|         d_o_1|       pointer|
|d_o_1_full_n   |   in|    1|     ap_fifo|         d_o_1|       pointer|
|d_o_1_write    |  out|    1|     ap_fifo|         d_o_1|       pointer|
|d_o_2_din      |  out|   16|     ap_fifo|         d_o_2|       pointer|
|d_o_2_full_n   |   in|    1|     ap_fifo|         d_o_2|       pointer|
|d_o_2_write    |  out|    1|     ap_fifo|         d_o_2|       pointer|
|d_o_3_din      |  out|   16|     ap_fifo|         d_o_3|       pointer|
|d_o_3_full_n   |   in|    1|     ap_fifo|         d_o_3|       pointer|
|d_o_3_write    |  out|    1|     ap_fifo|         d_o_3|       pointer|
|d_o_4_din      |  out|   16|     ap_fifo|         d_o_4|       pointer|
|d_o_4_full_n   |   in|    1|     ap_fifo|         d_o_4|       pointer|
|d_o_4_write    |  out|    1|     ap_fifo|         d_o_4|       pointer|
|d_o_5_din      |  out|   16|     ap_fifo|         d_o_5|       pointer|
|d_o_5_full_n   |   in|    1|     ap_fifo|         d_o_5|       pointer|
|d_o_5_write    |  out|    1|     ap_fifo|         d_o_5|       pointer|
|d_o_6_din      |  out|   16|     ap_fifo|         d_o_6|       pointer|
|d_o_6_full_n   |   in|    1|     ap_fifo|         d_o_6|       pointer|
|d_o_6_write    |  out|    1|     ap_fifo|         d_o_6|       pointer|
|d_o_7_din      |  out|   16|     ap_fifo|         d_o_7|       pointer|
|d_o_7_full_n   |   in|    1|     ap_fifo|         d_o_7|       pointer|
|d_o_7_write    |  out|    1|     ap_fifo|         d_o_7|       pointer|
|d_i_0_dout     |   in|   16|     ap_fifo|         d_i_0|       pointer|
|d_i_0_empty_n  |   in|    1|     ap_fifo|         d_i_0|       pointer|
|d_i_0_read     |  out|    1|     ap_fifo|         d_i_0|       pointer|
|d_i_1_dout     |   in|   16|     ap_fifo|         d_i_1|       pointer|
|d_i_1_empty_n  |   in|    1|     ap_fifo|         d_i_1|       pointer|
|d_i_1_read     |  out|    1|     ap_fifo|         d_i_1|       pointer|
|d_i_2_dout     |   in|   16|     ap_fifo|         d_i_2|       pointer|
|d_i_2_empty_n  |   in|    1|     ap_fifo|         d_i_2|       pointer|
|d_i_2_read     |  out|    1|     ap_fifo|         d_i_2|       pointer|
|d_i_3_dout     |   in|   16|     ap_fifo|         d_i_3|       pointer|
|d_i_3_empty_n  |   in|    1|     ap_fifo|         d_i_3|       pointer|
|d_i_3_read     |  out|    1|     ap_fifo|         d_i_3|       pointer|
|d_i_4_dout     |   in|   16|     ap_fifo|         d_i_4|       pointer|
|d_i_4_empty_n  |   in|    1|     ap_fifo|         d_i_4|       pointer|
|d_i_4_read     |  out|    1|     ap_fifo|         d_i_4|       pointer|
|d_i_5_dout     |   in|   16|     ap_fifo|         d_i_5|       pointer|
|d_i_5_empty_n  |   in|    1|     ap_fifo|         d_i_5|       pointer|
|d_i_5_read     |  out|    1|     ap_fifo|         d_i_5|       pointer|
|d_i_6_dout     |   in|   16|     ap_fifo|         d_i_6|       pointer|
|d_i_6_empty_n  |   in|    1|     ap_fifo|         d_i_6|       pointer|
|d_i_6_read     |  out|    1|     ap_fifo|         d_i_6|       pointer|
|d_i_7_dout     |   in|   16|     ap_fifo|         d_i_7|       pointer|
|d_i_7_empty_n  |   in|    1|     ap_fifo|         d_i_7|       pointer|
|d_i_7_read     |  out|    1|     ap_fifo|         d_i_7|       pointer|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 6 [1/1] (1.46ns)   --->   "%d_i_0_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_0" [array_io.c:67]   --->   Operation 6 'read' 'd_i_0_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.46ns)   --->   "%d_i_1_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_1" [array_io.c:67]   --->   Operation 7 'read' 'd_i_1_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.46ns)   --->   "%d_i_2_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_2" [array_io.c:67]   --->   Operation 8 'read' 'd_i_2_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.46ns)   --->   "%d_i_3_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_3" [array_io.c:67]   --->   Operation 9 'read' 'd_i_3_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.46ns)   --->   "%d_i_4_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_4" [array_io.c:67]   --->   Operation 10 'read' 'd_i_4_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.46ns)   --->   "%d_i_5_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_5" [array_io.c:67]   --->   Operation 11 'read' 'd_i_5_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.46ns)   --->   "%d_i_6_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_6" [array_io.c:67]   --->   Operation 12 'read' 'd_i_6_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.46ns)   --->   "%d_i_7_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_7" [array_io.c:67]   --->   Operation 13 'read' 'd_i_7_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%acc_0_load = load i32 %acc_0" [array_io.c:67]   --->   Operation 14 'load' 'acc_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %acc_0_load" [array_io.c:67]   --->   Operation 15 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.12ns)   --->   "%add_ln69 = add i16 %d_i_0_read, i16 %trunc_ln67" [array_io.c:69]   --->   Operation 16 'add' 'add_ln69' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69" [array_io.c:69]   --->   Operation 17 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%acc_1_load = load i32 %acc_1" [array_io.c:67]   --->   Operation 18 'load' 'acc_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i32 %acc_1_load" [array_io.c:67]   --->   Operation 19 'trunc' 'trunc_ln67_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.12ns)   --->   "%add_ln69_1 = add i16 %d_i_1_read, i16 %trunc_ln67_1" [array_io.c:69]   --->   Operation 20 'add' 'add_ln69_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_1" [array_io.c:69]   --->   Operation 21 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%acc_2_load = load i32 %acc_2" [array_io.c:67]   --->   Operation 22 'load' 'acc_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln67_2 = trunc i32 %acc_2_load" [array_io.c:67]   --->   Operation 23 'trunc' 'trunc_ln67_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.12ns)   --->   "%add_ln69_2 = add i16 %d_i_2_read, i16 %trunc_ln67_2" [array_io.c:69]   --->   Operation 24 'add' 'add_ln69_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_2, i16 %add_ln69_2" [array_io.c:69]   --->   Operation 25 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%acc_3_load = load i32 %acc_3" [array_io.c:67]   --->   Operation 26 'load' 'acc_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln67_3 = trunc i32 %acc_3_load" [array_io.c:67]   --->   Operation 27 'trunc' 'trunc_ln67_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.12ns)   --->   "%add_ln69_3 = add i16 %d_i_3_read, i16 %trunc_ln67_3" [array_io.c:69]   --->   Operation 28 'add' 'add_ln69_3' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_3, i16 %add_ln69_3" [array_io.c:69]   --->   Operation 29 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%acc_4_load = load i32 %acc_4" [array_io.c:67]   --->   Operation 30 'load' 'acc_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln67_4 = trunc i32 %acc_4_load" [array_io.c:67]   --->   Operation 31 'trunc' 'trunc_ln67_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.12ns)   --->   "%add_ln69_4 = add i16 %d_i_4_read, i16 %trunc_ln67_4" [array_io.c:69]   --->   Operation 32 'add' 'add_ln69_4' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_4, i16 %add_ln69_4" [array_io.c:69]   --->   Operation 33 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%acc_5_load = load i32 %acc_5" [array_io.c:67]   --->   Operation 34 'load' 'acc_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln67_5 = trunc i32 %acc_5_load" [array_io.c:67]   --->   Operation 35 'trunc' 'trunc_ln67_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.12ns)   --->   "%add_ln69_5 = add i16 %d_i_5_read, i16 %trunc_ln67_5" [array_io.c:69]   --->   Operation 36 'add' 'add_ln69_5' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_5, i16 %add_ln69_5" [array_io.c:69]   --->   Operation 37 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%acc_6_load = load i32 %acc_6" [array_io.c:67]   --->   Operation 38 'load' 'acc_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln67_6 = trunc i32 %acc_6_load" [array_io.c:67]   --->   Operation 39 'trunc' 'trunc_ln67_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.12ns)   --->   "%add_ln69_6 = add i16 %d_i_6_read, i16 %trunc_ln67_6" [array_io.c:69]   --->   Operation 40 'add' 'add_ln69_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_6, i16 %add_ln69_6" [array_io.c:69]   --->   Operation 41 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%acc_7_load = load i32 %acc_7" [array_io.c:67]   --->   Operation 42 'load' 'acc_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln67_7 = trunc i32 %acc_7_load" [array_io.c:67]   --->   Operation 43 'trunc' 'trunc_ln67_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.12ns)   --->   "%add_ln69_7 = add i16 %d_i_7_read, i16 %trunc_ln67_7" [array_io.c:69]   --->   Operation 44 'add' 'add_ln69_7' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_7, i16 %add_ln69_7" [array_io.c:69]   --->   Operation 45 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 46 [1/1] (1.46ns)   --->   "%d_i_0_read_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_0" [array_io.c:67]   --->   Operation 46 'read' 'd_i_0_read_1' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 47 [1/1] (1.46ns)   --->   "%d_i_1_read_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_1" [array_io.c:67]   --->   Operation 47 'read' 'd_i_1_read_1' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 48 [1/1] (1.46ns)   --->   "%d_i_2_read_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_2" [array_io.c:67]   --->   Operation 48 'read' 'd_i_2_read_1' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 49 [1/1] (1.46ns)   --->   "%d_i_3_read_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_3" [array_io.c:67]   --->   Operation 49 'read' 'd_i_3_read_1' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 50 [1/1] (1.46ns)   --->   "%d_i_4_read_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_4" [array_io.c:67]   --->   Operation 50 'read' 'd_i_4_read_1' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 51 [1/1] (1.46ns)   --->   "%d_i_5_read_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_5" [array_io.c:67]   --->   Operation 51 'read' 'd_i_5_read_1' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 52 [1/1] (1.46ns)   --->   "%d_i_6_read_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_6" [array_io.c:67]   --->   Operation 52 'read' 'd_i_6_read_1' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 53 [1/1] (1.46ns)   --->   "%d_i_7_read_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_7" [array_io.c:67]   --->   Operation 53 'read' 'd_i_7_read_1' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 3 <SV = 2> <Delay = 2.58>
ST_3 : Operation 54 [1/1] (1.12ns)   --->   "%add_ln69_8 = add i16 %d_i_0_read_1, i16 %add_ln69" [array_io.c:69]   --->   Operation 54 'add' 'add_ln69_8' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69_8" [array_io.c:69]   --->   Operation 55 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 56 [1/1] (1.12ns)   --->   "%add_ln69_9 = add i16 %d_i_1_read_1, i16 %add_ln69_1" [array_io.c:69]   --->   Operation 56 'add' 'add_ln69_9' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_9" [array_io.c:69]   --->   Operation 57 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 58 [1/1] (1.12ns)   --->   "%add_ln69_10 = add i16 %d_i_2_read_1, i16 %add_ln69_2" [array_io.c:69]   --->   Operation 58 'add' 'add_ln69_10' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_2, i16 %add_ln69_10" [array_io.c:69]   --->   Operation 59 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 60 [1/1] (1.12ns)   --->   "%add_ln69_11 = add i16 %d_i_3_read_1, i16 %add_ln69_3" [array_io.c:69]   --->   Operation 60 'add' 'add_ln69_11' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_3, i16 %add_ln69_11" [array_io.c:69]   --->   Operation 61 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 62 [1/1] (1.12ns)   --->   "%add_ln69_12 = add i16 %d_i_4_read_1, i16 %add_ln69_4" [array_io.c:69]   --->   Operation 62 'add' 'add_ln69_12' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_4, i16 %add_ln69_12" [array_io.c:69]   --->   Operation 63 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 64 [1/1] (1.12ns)   --->   "%add_ln69_13 = add i16 %d_i_5_read_1, i16 %add_ln69_5" [array_io.c:69]   --->   Operation 64 'add' 'add_ln69_13' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_5, i16 %add_ln69_13" [array_io.c:69]   --->   Operation 65 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 66 [1/1] (1.12ns)   --->   "%add_ln69_14 = add i16 %d_i_6_read_1, i16 %add_ln69_6" [array_io.c:69]   --->   Operation 66 'add' 'add_ln69_14' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_6, i16 %add_ln69_14" [array_io.c:69]   --->   Operation 67 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 68 [1/1] (1.12ns)   --->   "%add_ln69_15 = add i16 %d_i_7_read_1, i16 %add_ln69_7" [array_io.c:69]   --->   Operation 68 'add' 'add_ln69_15' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_7, i16 %add_ln69_15" [array_io.c:69]   --->   Operation 69 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 70 [1/1] (1.46ns)   --->   "%d_i_0_read_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_0" [array_io.c:67]   --->   Operation 70 'read' 'd_i_0_read_2' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 71 [1/1] (1.46ns)   --->   "%d_i_1_read_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_1" [array_io.c:67]   --->   Operation 71 'read' 'd_i_1_read_2' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 72 [1/1] (1.46ns)   --->   "%d_i_2_read_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_2" [array_io.c:67]   --->   Operation 72 'read' 'd_i_2_read_2' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 73 [1/1] (1.46ns)   --->   "%d_i_3_read_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_3" [array_io.c:67]   --->   Operation 73 'read' 'd_i_3_read_2' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 74 [1/1] (1.46ns)   --->   "%d_i_4_read_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_4" [array_io.c:67]   --->   Operation 74 'read' 'd_i_4_read_2' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 75 [1/1] (1.46ns)   --->   "%d_i_5_read_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_5" [array_io.c:67]   --->   Operation 75 'read' 'd_i_5_read_2' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 76 [1/1] (1.46ns)   --->   "%d_i_6_read_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_6" [array_io.c:67]   --->   Operation 76 'read' 'd_i_6_read_2' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 77 [1/1] (1.46ns)   --->   "%d_i_7_read_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_7" [array_io.c:67]   --->   Operation 77 'read' 'd_i_7_read_2' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 4 <SV = 3> <Delay = 2.58>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln69_8 = sext i16 %d_i_0_read_2" [array_io.c:69]   --->   Operation 78 'sext' 'sext_ln69_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.12ns)   --->   "%add_ln69_16 = add i16 %d_i_0_read_2, i16 %add_ln69_8" [array_io.c:69]   --->   Operation 79 'add' 'add_ln69_16' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69_16" [array_io.c:69]   --->   Operation 80 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln69_9 = sext i16 %d_i_1_read_2" [array_io.c:69]   --->   Operation 81 'sext' 'sext_ln69_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.12ns)   --->   "%add_ln69_17 = add i16 %d_i_1_read_2, i16 %add_ln69_9" [array_io.c:69]   --->   Operation 82 'add' 'add_ln69_17' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_17" [array_io.c:69]   --->   Operation 83 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln69_10 = sext i16 %d_i_2_read_2" [array_io.c:69]   --->   Operation 84 'sext' 'sext_ln69_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.12ns)   --->   "%add_ln69_18 = add i16 %d_i_2_read_2, i16 %add_ln69_10" [array_io.c:69]   --->   Operation 85 'add' 'add_ln69_18' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_2, i16 %add_ln69_18" [array_io.c:69]   --->   Operation 86 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln69_11 = sext i16 %d_i_3_read_2" [array_io.c:69]   --->   Operation 87 'sext' 'sext_ln69_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.12ns)   --->   "%add_ln69_19 = add i16 %d_i_3_read_2, i16 %add_ln69_11" [array_io.c:69]   --->   Operation 88 'add' 'add_ln69_19' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_3, i16 %add_ln69_19" [array_io.c:69]   --->   Operation 89 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln69_12 = sext i16 %d_i_4_read_2" [array_io.c:69]   --->   Operation 90 'sext' 'sext_ln69_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.12ns)   --->   "%add_ln69_20 = add i16 %d_i_4_read_2, i16 %add_ln69_12" [array_io.c:69]   --->   Operation 91 'add' 'add_ln69_20' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_4, i16 %add_ln69_20" [array_io.c:69]   --->   Operation 92 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln69_13 = sext i16 %d_i_5_read_2" [array_io.c:69]   --->   Operation 93 'sext' 'sext_ln69_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.12ns)   --->   "%add_ln69_21 = add i16 %d_i_5_read_2, i16 %add_ln69_13" [array_io.c:69]   --->   Operation 94 'add' 'add_ln69_21' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_5, i16 %add_ln69_21" [array_io.c:69]   --->   Operation 95 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln69_14 = sext i16 %d_i_6_read_2" [array_io.c:69]   --->   Operation 96 'sext' 'sext_ln69_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.12ns)   --->   "%add_ln69_22 = add i16 %d_i_6_read_2, i16 %add_ln69_14" [array_io.c:69]   --->   Operation 97 'add' 'add_ln69_22' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_6, i16 %add_ln69_22" [array_io.c:69]   --->   Operation 98 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln69_15 = sext i16 %d_i_7_read_2" [array_io.c:69]   --->   Operation 99 'sext' 'sext_ln69_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.12ns)   --->   "%add_ln69_23 = add i16 %d_i_7_read_2, i16 %add_ln69_15" [array_io.c:69]   --->   Operation 100 'add' 'add_ln69_23' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_7, i16 %add_ln69_23" [array_io.c:69]   --->   Operation 101 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 102 [1/1] (1.46ns)   --->   "%d_i_0_read_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_0" [array_io.c:67]   --->   Operation 102 'read' 'd_i_0_read_3' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln67_8 = sext i16 %d_i_0_read_3" [array_io.c:67]   --->   Operation 103 'sext' 'sext_ln67_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.12ns)   --->   "%add_ln67_1 = add i17 %sext_ln69_8, i17 %sext_ln67_8" [array_io.c:67]   --->   Operation 104 'add' 'add_ln67_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.12ns)   --->   "%add_ln69_24 = add i16 %d_i_0_read_3, i16 %add_ln69_16" [array_io.c:69]   --->   Operation 105 'add' 'add_ln69_24' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (1.46ns)   --->   "%d_i_1_read_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_1" [array_io.c:67]   --->   Operation 106 'read' 'd_i_1_read_3' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln67_11 = sext i16 %d_i_1_read_3" [array_io.c:67]   --->   Operation 107 'sext' 'sext_ln67_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.12ns)   --->   "%add_ln67_5 = add i17 %sext_ln69_9, i17 %sext_ln67_11" [array_io.c:67]   --->   Operation 108 'add' 'add_ln67_5' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.12ns)   --->   "%add_ln69_25 = add i16 %d_i_1_read_3, i16 %add_ln69_17" [array_io.c:69]   --->   Operation 109 'add' 'add_ln69_25' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.46ns)   --->   "%d_i_2_read_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_2" [array_io.c:67]   --->   Operation 110 'read' 'd_i_2_read_3' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln67_14 = sext i16 %d_i_2_read_3" [array_io.c:67]   --->   Operation 111 'sext' 'sext_ln67_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.12ns)   --->   "%add_ln67_9 = add i17 %sext_ln69_10, i17 %sext_ln67_14" [array_io.c:67]   --->   Operation 112 'add' 'add_ln67_9' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (1.12ns)   --->   "%add_ln69_26 = add i16 %d_i_2_read_3, i16 %add_ln69_18" [array_io.c:69]   --->   Operation 113 'add' 'add_ln69_26' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.46ns)   --->   "%d_i_3_read_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_3" [array_io.c:67]   --->   Operation 114 'read' 'd_i_3_read_3' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln67_17 = sext i16 %d_i_3_read_3" [array_io.c:67]   --->   Operation 115 'sext' 'sext_ln67_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.12ns)   --->   "%add_ln67_13 = add i17 %sext_ln69_11, i17 %sext_ln67_17" [array_io.c:67]   --->   Operation 116 'add' 'add_ln67_13' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.12ns)   --->   "%add_ln69_27 = add i16 %d_i_3_read_3, i16 %add_ln69_19" [array_io.c:69]   --->   Operation 117 'add' 'add_ln69_27' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (1.46ns)   --->   "%d_i_4_read_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_4" [array_io.c:67]   --->   Operation 118 'read' 'd_i_4_read_3' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln67_20 = sext i16 %d_i_4_read_3" [array_io.c:67]   --->   Operation 119 'sext' 'sext_ln67_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (1.12ns)   --->   "%add_ln67_17 = add i17 %sext_ln69_12, i17 %sext_ln67_20" [array_io.c:67]   --->   Operation 120 'add' 'add_ln67_17' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (1.12ns)   --->   "%add_ln69_28 = add i16 %d_i_4_read_3, i16 %add_ln69_20" [array_io.c:69]   --->   Operation 121 'add' 'add_ln69_28' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (1.46ns)   --->   "%d_i_5_read_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_5" [array_io.c:67]   --->   Operation 122 'read' 'd_i_5_read_3' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln67_23 = sext i16 %d_i_5_read_3" [array_io.c:67]   --->   Operation 123 'sext' 'sext_ln67_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.12ns)   --->   "%add_ln67_21 = add i17 %sext_ln69_13, i17 %sext_ln67_23" [array_io.c:67]   --->   Operation 124 'add' 'add_ln67_21' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (1.12ns)   --->   "%add_ln69_29 = add i16 %d_i_5_read_3, i16 %add_ln69_21" [array_io.c:69]   --->   Operation 125 'add' 'add_ln69_29' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (1.46ns)   --->   "%d_i_6_read_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_6" [array_io.c:67]   --->   Operation 126 'read' 'd_i_6_read_3' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln67_26 = sext i16 %d_i_6_read_3" [array_io.c:67]   --->   Operation 127 'sext' 'sext_ln67_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.12ns)   --->   "%add_ln67_25 = add i17 %sext_ln69_14, i17 %sext_ln67_26" [array_io.c:67]   --->   Operation 128 'add' 'add_ln67_25' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (1.12ns)   --->   "%add_ln69_30 = add i16 %d_i_6_read_3, i16 %add_ln69_22" [array_io.c:69]   --->   Operation 129 'add' 'add_ln69_30' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (1.46ns)   --->   "%d_i_7_read_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %d_i_7" [array_io.c:67]   --->   Operation 130 'read' 'd_i_7_read_3' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln67_29 = sext i16 %d_i_7_read_3" [array_io.c:67]   --->   Operation 131 'sext' 'sext_ln67_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.12ns)   --->   "%add_ln67_29 = add i17 %sext_ln69_15, i17 %sext_ln67_29" [array_io.c:67]   --->   Operation 132 'add' 'add_ln67_29' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (1.12ns)   --->   "%add_ln69_31 = add i16 %d_i_7_read_3, i16 %add_ln69_23" [array_io.c:69]   --->   Operation 133 'add' 'add_ln69_31' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.02>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%spectopmodule_ln57 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [array_io.c:57]   --->   Operation 134 'spectopmodule' 'spectopmodule_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_0, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_0"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_1"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_2"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_3, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_3"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_4, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_4"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_5, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_5"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_6, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_6"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_7, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_7"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_0, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_0"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_1"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_2"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_3, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_3"   --->   Operation 158 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_4, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_4"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_5, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_5"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_6, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_6"   --->   Operation 164 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_7, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_7"   --->   Operation 166 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i16 %d_i_0_read" [array_io.c:67]   --->   Operation 167 'sext' 'sext_ln67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i16 %d_i_1_read" [array_io.c:67]   --->   Operation 168 'sext' 'sext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln67_2 = sext i16 %d_i_2_read" [array_io.c:67]   --->   Operation 169 'sext' 'sext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln67_3 = sext i16 %d_i_3_read" [array_io.c:67]   --->   Operation 170 'sext' 'sext_ln67_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln67_4 = sext i16 %d_i_4_read" [array_io.c:67]   --->   Operation 171 'sext' 'sext_ln67_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln67_5 = sext i16 %d_i_5_read" [array_io.c:67]   --->   Operation 172 'sext' 'sext_ln67_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln67_6 = sext i16 %d_i_6_read" [array_io.c:67]   --->   Operation 173 'sext' 'sext_ln67_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln67_7 = sext i16 %d_i_7_read" [array_io.c:67]   --->   Operation 174 'sext' 'sext_ln67_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i16 %d_i_0_read_1" [array_io.c:69]   --->   Operation 175 'sext' 'sext_ln69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i16 %d_i_1_read_1" [array_io.c:69]   --->   Operation 176 'sext' 'sext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln69_2 = sext i16 %d_i_2_read_1" [array_io.c:69]   --->   Operation 177 'sext' 'sext_ln69_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln69_3 = sext i16 %d_i_3_read_1" [array_io.c:69]   --->   Operation 178 'sext' 'sext_ln69_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln69_4 = sext i16 %d_i_4_read_1" [array_io.c:69]   --->   Operation 179 'sext' 'sext_ln69_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln69_5 = sext i16 %d_i_5_read_1" [array_io.c:69]   --->   Operation 180 'sext' 'sext_ln69_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln69_6 = sext i16 %d_i_6_read_1" [array_io.c:69]   --->   Operation 181 'sext' 'sext_ln69_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln69_7 = sext i16 %d_i_7_read_1" [array_io.c:69]   --->   Operation 182 'sext' 'sext_ln69_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67 = add i32 %acc_0_load, i32 %sext_ln67" [array_io.c:67]   --->   Operation 183 'add' 'add_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln67_9 = sext i17 %add_ln67_1" [array_io.c:67]   --->   Operation 184 'sext' 'sext_ln67_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (1.12ns)   --->   "%add_ln67_2 = add i18 %sext_ln67_9, i18 %sext_ln69" [array_io.c:67]   --->   Operation 185 'add' 'add_ln67_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln67_10 = sext i18 %add_ln67_2" [array_io.c:67]   --->   Operation 186 'sext' 'sext_ln67_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp = add i32 %sext_ln67_10, i32 %add_ln67" [array_io.c:67]   --->   Operation 187 'add' 'temp' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp, i32 %acc_0" [array_io.c:68]   --->   Operation 188 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69_24" [array_io.c:69]   --->   Operation 189 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_4 = add i32 %acc_1_load, i32 %sext_ln67_1" [array_io.c:67]   --->   Operation 190 'add' 'add_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln67_12 = sext i17 %add_ln67_5" [array_io.c:67]   --->   Operation 191 'sext' 'sext_ln67_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (1.12ns)   --->   "%add_ln67_6 = add i18 %sext_ln67_12, i18 %sext_ln69_1" [array_io.c:67]   --->   Operation 192 'add' 'add_ln67_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln67_13 = sext i18 %add_ln67_6" [array_io.c:67]   --->   Operation 193 'sext' 'sext_ln67_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_1 = add i32 %sext_ln67_13, i32 %add_ln67_4" [array_io.c:67]   --->   Operation 194 'add' 'temp_1' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_1, i32 %acc_1" [array_io.c:68]   --->   Operation 195 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_25" [array_io.c:69]   --->   Operation 196 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_8 = add i32 %acc_2_load, i32 %sext_ln67_2" [array_io.c:67]   --->   Operation 197 'add' 'add_ln67_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln67_15 = sext i17 %add_ln67_9" [array_io.c:67]   --->   Operation 198 'sext' 'sext_ln67_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (1.12ns)   --->   "%add_ln67_10 = add i18 %sext_ln67_15, i18 %sext_ln69_2" [array_io.c:67]   --->   Operation 199 'add' 'add_ln67_10' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln67_16 = sext i18 %add_ln67_10" [array_io.c:67]   --->   Operation 200 'sext' 'sext_ln67_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_2 = add i32 %sext_ln67_16, i32 %add_ln67_8" [array_io.c:67]   --->   Operation 201 'add' 'temp_2' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_2, i32 %acc_2" [array_io.c:68]   --->   Operation 202 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_2, i16 %add_ln69_26" [array_io.c:69]   --->   Operation 203 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_12 = add i32 %acc_3_load, i32 %sext_ln67_3" [array_io.c:67]   --->   Operation 204 'add' 'add_ln67_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln67_18 = sext i17 %add_ln67_13" [array_io.c:67]   --->   Operation 205 'sext' 'sext_ln67_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (1.12ns)   --->   "%add_ln67_14 = add i18 %sext_ln67_18, i18 %sext_ln69_3" [array_io.c:67]   --->   Operation 206 'add' 'add_ln67_14' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln67_19 = sext i18 %add_ln67_14" [array_io.c:67]   --->   Operation 207 'sext' 'sext_ln67_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_3 = add i32 %sext_ln67_19, i32 %add_ln67_12" [array_io.c:67]   --->   Operation 208 'add' 'temp_3' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_3, i32 %acc_3" [array_io.c:68]   --->   Operation 209 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_3, i16 %add_ln69_27" [array_io.c:69]   --->   Operation 210 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_16 = add i32 %acc_4_load, i32 %sext_ln67_4" [array_io.c:67]   --->   Operation 211 'add' 'add_ln67_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln67_21 = sext i17 %add_ln67_17" [array_io.c:67]   --->   Operation 212 'sext' 'sext_ln67_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (1.12ns)   --->   "%add_ln67_18 = add i18 %sext_ln67_21, i18 %sext_ln69_4" [array_io.c:67]   --->   Operation 213 'add' 'add_ln67_18' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln67_22 = sext i18 %add_ln67_18" [array_io.c:67]   --->   Operation 214 'sext' 'sext_ln67_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_4 = add i32 %sext_ln67_22, i32 %add_ln67_16" [array_io.c:67]   --->   Operation 215 'add' 'temp_4' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_4, i32 %acc_4" [array_io.c:68]   --->   Operation 216 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_4, i16 %add_ln69_28" [array_io.c:69]   --->   Operation 217 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_20 = add i32 %acc_5_load, i32 %sext_ln67_5" [array_io.c:67]   --->   Operation 218 'add' 'add_ln67_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln67_24 = sext i17 %add_ln67_21" [array_io.c:67]   --->   Operation 219 'sext' 'sext_ln67_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (1.12ns)   --->   "%add_ln67_22 = add i18 %sext_ln67_24, i18 %sext_ln69_5" [array_io.c:67]   --->   Operation 220 'add' 'add_ln67_22' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln67_25 = sext i18 %add_ln67_22" [array_io.c:67]   --->   Operation 221 'sext' 'sext_ln67_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_5 = add i32 %sext_ln67_25, i32 %add_ln67_20" [array_io.c:67]   --->   Operation 222 'add' 'temp_5' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_5, i32 %acc_5" [array_io.c:68]   --->   Operation 223 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_5, i16 %add_ln69_29" [array_io.c:69]   --->   Operation 224 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_24 = add i32 %acc_6_load, i32 %sext_ln67_6" [array_io.c:67]   --->   Operation 225 'add' 'add_ln67_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln67_27 = sext i17 %add_ln67_25" [array_io.c:67]   --->   Operation 226 'sext' 'sext_ln67_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (1.12ns)   --->   "%add_ln67_26 = add i18 %sext_ln67_27, i18 %sext_ln69_6" [array_io.c:67]   --->   Operation 227 'add' 'add_ln67_26' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln67_28 = sext i18 %add_ln67_26" [array_io.c:67]   --->   Operation 228 'sext' 'sext_ln67_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_6 = add i32 %sext_ln67_28, i32 %add_ln67_24" [array_io.c:67]   --->   Operation 229 'add' 'temp_6' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_6, i32 %acc_6" [array_io.c:68]   --->   Operation 230 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_6, i16 %add_ln69_30" [array_io.c:69]   --->   Operation 231 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_28 = add i32 %acc_7_load, i32 %sext_ln67_7" [array_io.c:67]   --->   Operation 232 'add' 'add_ln67_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln67_30 = sext i17 %add_ln67_29" [array_io.c:67]   --->   Operation 233 'sext' 'sext_ln67_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (1.12ns)   --->   "%add_ln67_30 = add i18 %sext_ln67_30, i18 %sext_ln69_7" [array_io.c:67]   --->   Operation 234 'add' 'add_ln67_30' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln67_31 = sext i18 %add_ln67_30" [array_io.c:67]   --->   Operation 235 'sext' 'sext_ln67_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_7 = add i32 %sext_ln67_31, i32 %add_ln67_28" [array_io.c:67]   --->   Operation 236 'add' 'temp_7' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_7, i32 %acc_7" [array_io.c:68]   --->   Operation 237 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_7, i16 %add_ln69_31" [array_io.c:69]   --->   Operation 238 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [array_io.c:71]   --->   Operation 239 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_o_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_o_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_o_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_o_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_o_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_o_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_o_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_o_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_i_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d_i_0_read         (read         ) [ 001111]
d_i_1_read         (read         ) [ 001111]
d_i_2_read         (read         ) [ 001111]
d_i_3_read         (read         ) [ 001111]
d_i_4_read         (read         ) [ 001111]
d_i_5_read         (read         ) [ 001111]
d_i_6_read         (read         ) [ 001111]
d_i_7_read         (read         ) [ 001111]
acc_0_load         (load         ) [ 000111]
trunc_ln67         (trunc        ) [ 000000]
add_ln69           (add          ) [ 000100]
write_ln69         (write        ) [ 000000]
acc_1_load         (load         ) [ 000111]
trunc_ln67_1       (trunc        ) [ 000000]
add_ln69_1         (add          ) [ 000100]
write_ln69         (write        ) [ 000000]
acc_2_load         (load         ) [ 000111]
trunc_ln67_2       (trunc        ) [ 000000]
add_ln69_2         (add          ) [ 000100]
write_ln69         (write        ) [ 000000]
acc_3_load         (load         ) [ 000111]
trunc_ln67_3       (trunc        ) [ 000000]
add_ln69_3         (add          ) [ 000100]
write_ln69         (write        ) [ 000000]
acc_4_load         (load         ) [ 000111]
trunc_ln67_4       (trunc        ) [ 000000]
add_ln69_4         (add          ) [ 000100]
write_ln69         (write        ) [ 000000]
acc_5_load         (load         ) [ 000111]
trunc_ln67_5       (trunc        ) [ 000000]
add_ln69_5         (add          ) [ 000100]
write_ln69         (write        ) [ 000000]
acc_6_load         (load         ) [ 000111]
trunc_ln67_6       (trunc        ) [ 000000]
add_ln69_6         (add          ) [ 000100]
write_ln69         (write        ) [ 000000]
acc_7_load         (load         ) [ 000111]
trunc_ln67_7       (trunc        ) [ 000000]
add_ln69_7         (add          ) [ 000100]
write_ln69         (write        ) [ 000000]
d_i_0_read_1       (read         ) [ 000111]
d_i_1_read_1       (read         ) [ 000111]
d_i_2_read_1       (read         ) [ 000111]
d_i_3_read_1       (read         ) [ 000111]
d_i_4_read_1       (read         ) [ 000111]
d_i_5_read_1       (read         ) [ 000111]
d_i_6_read_1       (read         ) [ 000111]
d_i_7_read_1       (read         ) [ 000111]
add_ln69_8         (add          ) [ 000010]
write_ln69         (write        ) [ 000000]
add_ln69_9         (add          ) [ 000010]
write_ln69         (write        ) [ 000000]
add_ln69_10        (add          ) [ 000010]
write_ln69         (write        ) [ 000000]
add_ln69_11        (add          ) [ 000010]
write_ln69         (write        ) [ 000000]
add_ln69_12        (add          ) [ 000010]
write_ln69         (write        ) [ 000000]
add_ln69_13        (add          ) [ 000010]
write_ln69         (write        ) [ 000000]
add_ln69_14        (add          ) [ 000010]
write_ln69         (write        ) [ 000000]
add_ln69_15        (add          ) [ 000010]
write_ln69         (write        ) [ 000000]
d_i_0_read_2       (read         ) [ 000010]
d_i_1_read_2       (read         ) [ 000010]
d_i_2_read_2       (read         ) [ 000010]
d_i_3_read_2       (read         ) [ 000010]
d_i_4_read_2       (read         ) [ 000010]
d_i_5_read_2       (read         ) [ 000010]
d_i_6_read_2       (read         ) [ 000010]
d_i_7_read_2       (read         ) [ 000010]
sext_ln69_8        (sext         ) [ 000000]
add_ln69_16        (add          ) [ 000000]
write_ln69         (write        ) [ 000000]
sext_ln69_9        (sext         ) [ 000000]
add_ln69_17        (add          ) [ 000000]
write_ln69         (write        ) [ 000000]
sext_ln69_10       (sext         ) [ 000000]
add_ln69_18        (add          ) [ 000000]
write_ln69         (write        ) [ 000000]
sext_ln69_11       (sext         ) [ 000000]
add_ln69_19        (add          ) [ 000000]
write_ln69         (write        ) [ 000000]
sext_ln69_12       (sext         ) [ 000000]
add_ln69_20        (add          ) [ 000000]
write_ln69         (write        ) [ 000000]
sext_ln69_13       (sext         ) [ 000000]
add_ln69_21        (add          ) [ 000000]
write_ln69         (write        ) [ 000000]
sext_ln69_14       (sext         ) [ 000000]
add_ln69_22        (add          ) [ 000000]
write_ln69         (write        ) [ 000000]
sext_ln69_15       (sext         ) [ 000000]
add_ln69_23        (add          ) [ 000000]
write_ln69         (write        ) [ 000000]
d_i_0_read_3       (read         ) [ 000000]
sext_ln67_8        (sext         ) [ 000000]
add_ln67_1         (add          ) [ 000001]
add_ln69_24        (add          ) [ 000001]
d_i_1_read_3       (read         ) [ 000000]
sext_ln67_11       (sext         ) [ 000000]
add_ln67_5         (add          ) [ 000001]
add_ln69_25        (add          ) [ 000001]
d_i_2_read_3       (read         ) [ 000000]
sext_ln67_14       (sext         ) [ 000000]
add_ln67_9         (add          ) [ 000001]
add_ln69_26        (add          ) [ 000001]
d_i_3_read_3       (read         ) [ 000000]
sext_ln67_17       (sext         ) [ 000000]
add_ln67_13        (add          ) [ 000001]
add_ln69_27        (add          ) [ 000001]
d_i_4_read_3       (read         ) [ 000000]
sext_ln67_20       (sext         ) [ 000000]
add_ln67_17        (add          ) [ 000001]
add_ln69_28        (add          ) [ 000001]
d_i_5_read_3       (read         ) [ 000000]
sext_ln67_23       (sext         ) [ 000000]
add_ln67_21        (add          ) [ 000001]
add_ln69_29        (add          ) [ 000001]
d_i_6_read_3       (read         ) [ 000000]
sext_ln67_26       (sext         ) [ 000000]
add_ln67_25        (add          ) [ 000001]
add_ln69_30        (add          ) [ 000001]
d_i_7_read_3       (read         ) [ 000000]
sext_ln67_29       (sext         ) [ 000000]
add_ln67_29        (add          ) [ 000001]
add_ln69_31        (add          ) [ 000001]
spectopmodule_ln57 (spectopmodule) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
sext_ln67          (sext         ) [ 000000]
sext_ln67_1        (sext         ) [ 000000]
sext_ln67_2        (sext         ) [ 000000]
sext_ln67_3        (sext         ) [ 000000]
sext_ln67_4        (sext         ) [ 000000]
sext_ln67_5        (sext         ) [ 000000]
sext_ln67_6        (sext         ) [ 000000]
sext_ln67_7        (sext         ) [ 000000]
sext_ln69          (sext         ) [ 000000]
sext_ln69_1        (sext         ) [ 000000]
sext_ln69_2        (sext         ) [ 000000]
sext_ln69_3        (sext         ) [ 000000]
sext_ln69_4        (sext         ) [ 000000]
sext_ln69_5        (sext         ) [ 000000]
sext_ln69_6        (sext         ) [ 000000]
sext_ln69_7        (sext         ) [ 000000]
add_ln67           (add          ) [ 000000]
sext_ln67_9        (sext         ) [ 000000]
add_ln67_2         (add          ) [ 000000]
sext_ln67_10       (sext         ) [ 000000]
temp               (add          ) [ 000000]
store_ln68         (store        ) [ 000000]
write_ln69         (write        ) [ 000000]
add_ln67_4         (add          ) [ 000000]
sext_ln67_12       (sext         ) [ 000000]
add_ln67_6         (add          ) [ 000000]
sext_ln67_13       (sext         ) [ 000000]
temp_1             (add          ) [ 000000]
store_ln68         (store        ) [ 000000]
write_ln69         (write        ) [ 000000]
add_ln67_8         (add          ) [ 000000]
sext_ln67_15       (sext         ) [ 000000]
add_ln67_10        (add          ) [ 000000]
sext_ln67_16       (sext         ) [ 000000]
temp_2             (add          ) [ 000000]
store_ln68         (store        ) [ 000000]
write_ln69         (write        ) [ 000000]
add_ln67_12        (add          ) [ 000000]
sext_ln67_18       (sext         ) [ 000000]
add_ln67_14        (add          ) [ 000000]
sext_ln67_19       (sext         ) [ 000000]
temp_3             (add          ) [ 000000]
store_ln68         (store        ) [ 000000]
write_ln69         (write        ) [ 000000]
add_ln67_16        (add          ) [ 000000]
sext_ln67_21       (sext         ) [ 000000]
add_ln67_18        (add          ) [ 000000]
sext_ln67_22       (sext         ) [ 000000]
temp_4             (add          ) [ 000000]
store_ln68         (store        ) [ 000000]
write_ln69         (write        ) [ 000000]
add_ln67_20        (add          ) [ 000000]
sext_ln67_24       (sext         ) [ 000000]
add_ln67_22        (add          ) [ 000000]
sext_ln67_25       (sext         ) [ 000000]
temp_5             (add          ) [ 000000]
store_ln68         (store        ) [ 000000]
write_ln69         (write        ) [ 000000]
add_ln67_24        (add          ) [ 000000]
sext_ln67_27       (sext         ) [ 000000]
add_ln67_26        (add          ) [ 000000]
sext_ln67_28       (sext         ) [ 000000]
temp_6             (add          ) [ 000000]
store_ln68         (store        ) [ 000000]
write_ln69         (write        ) [ 000000]
add_ln67_28        (add          ) [ 000000]
sext_ln67_30       (sext         ) [ 000000]
add_ln67_30        (add          ) [ 000000]
sext_ln67_31       (sext         ) [ 000000]
temp_7             (add          ) [ 000000]
store_ln68         (store        ) [ 000000]
write_ln69         (write        ) [ 000000]
ret_ln71           (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_o_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_o_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_o_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_o_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_o_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d_o_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="d_o_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="d_o_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_i_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="d_i_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="d_i_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="d_i_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="d_i_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="d_i_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="d_i_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="d_i_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="acc_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="acc_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="acc_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="acc_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="acc_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="acc_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="acc_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="acc_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="grp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_0_read/1 d_i_0_read_1/2 d_i_0_read_2/3 d_i_0_read_3/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_1_read/1 d_i_1_read_1/2 d_i_1_read_2/3 d_i_1_read_3/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_2_read/1 d_i_2_read_1/2 d_i_2_read_2/3 d_i_2_read_3/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_3_read/1 d_i_3_read_1/2 d_i_3_read_2/3 d_i_3_read_3/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_4_read/1 d_i_4_read_1/2 d_i_4_read_2/3 d_i_4_read_3/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_5_read/1 d_i_5_read_1/2 d_i_5_read_2/3 d_i_5_read_3/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_6_read/1 d_i_6_read_1/2 d_i_6_read_2/3 d_i_6_read_3/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_7_read/1 d_i_7_read_1/2 d_i_7_read_2/3 d_i_7_read_3/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="0" index="2" bw="16" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln69/2 write_ln69/3 write_ln69/4 write_ln69/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="0"/>
<pin id="126" dir="0" index="2" bw="16" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln69/2 write_ln69/3 write_ln69/4 write_ln69/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln69/2 write_ln69/3 write_ln69/4 write_ln69/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="0" index="2" bw="16" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln69/2 write_ln69/3 write_ln69/4 write_ln69/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="16" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln69/2 write_ln69/3 write_ln69/4 write_ln69/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="0" index="2" bw="16" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln69/2 write_ln69/3 write_ln69/4 write_ln69/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="16" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln69/2 write_ln69/3 write_ln69/4 write_ln69/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="0" index="2" bw="16" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln69/2 write_ln69/3 write_ln69/4 write_ln69/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="acc_0_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_load/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln67_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln69_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="1"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="acc_1_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_load/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln67_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln69_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="1"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="acc_2_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_load/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln67_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_2/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln69_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="1"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_2/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="acc_3_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_3_load/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln67_3_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_3/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln69_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="1"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_3/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="acc_4_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_4_load/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln67_4_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_4/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln69_4_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="1"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_4/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="acc_5_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_5_load/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln67_5_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_5/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln69_5_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="1"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_5/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="acc_6_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_6_load/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln67_6_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_6/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln69_6_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="1"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_6/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="acc_7_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_7_load/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln67_7_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_7/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln69_7_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="1"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_7/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln69_8_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="1"/>
<pin id="286" dir="0" index="1" bw="16" slack="1"/>
<pin id="287" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_8/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln69_9_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="1"/>
<pin id="291" dir="0" index="1" bw="16" slack="1"/>
<pin id="292" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_9/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln69_10_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="1"/>
<pin id="296" dir="0" index="1" bw="16" slack="1"/>
<pin id="297" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_10/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln69_11_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="1"/>
<pin id="301" dir="0" index="1" bw="16" slack="1"/>
<pin id="302" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_11/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln69_12_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="1"/>
<pin id="306" dir="0" index="1" bw="16" slack="1"/>
<pin id="307" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_12/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln69_13_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="1"/>
<pin id="311" dir="0" index="1" bw="16" slack="1"/>
<pin id="312" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_13/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln69_14_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="1"/>
<pin id="316" dir="0" index="1" bw="16" slack="1"/>
<pin id="317" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_14/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln69_15_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="1"/>
<pin id="321" dir="0" index="1" bw="16" slack="1"/>
<pin id="322" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_15/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln69_8_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="1"/>
<pin id="326" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_8/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln69_16_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="1"/>
<pin id="329" dir="0" index="1" bw="16" slack="1"/>
<pin id="330" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_16/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln69_9_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="1"/>
<pin id="334" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_9/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln69_17_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="1"/>
<pin id="337" dir="0" index="1" bw="16" slack="1"/>
<pin id="338" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_17/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sext_ln69_10_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="1"/>
<pin id="342" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_10/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln69_18_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="1"/>
<pin id="345" dir="0" index="1" bw="16" slack="1"/>
<pin id="346" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_18/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sext_ln69_11_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="1"/>
<pin id="350" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_11/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln69_19_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="1"/>
<pin id="353" dir="0" index="1" bw="16" slack="1"/>
<pin id="354" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_19/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln69_12_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="1"/>
<pin id="358" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_12/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln69_20_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="1"/>
<pin id="361" dir="0" index="1" bw="16" slack="1"/>
<pin id="362" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_20/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln69_13_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="1"/>
<pin id="366" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_13/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln69_21_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="1"/>
<pin id="369" dir="0" index="1" bw="16" slack="1"/>
<pin id="370" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_21/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sext_ln69_14_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="1"/>
<pin id="374" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_14/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln69_22_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="1"/>
<pin id="377" dir="0" index="1" bw="16" slack="1"/>
<pin id="378" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_22/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln69_15_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="1"/>
<pin id="382" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_15/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln69_23_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="1"/>
<pin id="385" dir="0" index="1" bw="16" slack="1"/>
<pin id="386" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_23/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln67_8_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_8/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln67_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="0"/>
<pin id="395" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln69_24_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_24/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln67_11_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_11/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln67_5_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_5/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln69_25_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_25/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sext_ln67_14_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_14/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln67_9_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_9/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln69_26_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="0" index="1" bw="16" slack="0"/>
<pin id="433" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_26/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sext_ln67_17_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_17/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln67_13_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="0"/>
<pin id="442" dir="0" index="1" bw="16" slack="0"/>
<pin id="443" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_13/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln69_27_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_27/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sext_ln67_20_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_20/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln67_17_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_17/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln69_28_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="0" index="1" bw="16" slack="0"/>
<pin id="465" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_28/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sext_ln67_23_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="0"/>
<pin id="470" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_23/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln67_21_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="0" index="1" bw="16" slack="0"/>
<pin id="475" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_21/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln69_29_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="0"/>
<pin id="480" dir="0" index="1" bw="16" slack="0"/>
<pin id="481" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_29/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln67_26_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="0"/>
<pin id="486" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_26/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln67_25_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="0"/>
<pin id="491" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_25/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln69_30_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="0"/>
<pin id="496" dir="0" index="1" bw="16" slack="0"/>
<pin id="497" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_30/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sext_ln67_29_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="0"/>
<pin id="502" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_29/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln67_29_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="0"/>
<pin id="506" dir="0" index="1" bw="16" slack="0"/>
<pin id="507" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_29/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln69_31_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="0" index="1" bw="16" slack="0"/>
<pin id="513" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_31/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sext_ln67_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="4"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sext_ln67_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="4"/>
<pin id="521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_1/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sext_ln67_2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="4"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_2/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sext_ln67_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="4"/>
<pin id="527" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_3/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sext_ln67_4_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="4"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_4/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="sext_ln67_5_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="4"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_5/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sext_ln67_6_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="4"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_6/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sext_ln67_7_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="4"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_7/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="sext_ln69_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="3"/>
<pin id="542" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sext_ln69_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="3"/>
<pin id="545" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_1/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sext_ln69_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="3"/>
<pin id="548" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_2/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sext_ln69_3_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="16" slack="3"/>
<pin id="551" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_3/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sext_ln69_4_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="3"/>
<pin id="554" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_4/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sext_ln69_5_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="3"/>
<pin id="557" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_5/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sext_ln69_6_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="3"/>
<pin id="560" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_6/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sext_ln69_7_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="3"/>
<pin id="563" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_7/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln67_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="566" dir="0" index="1" bw="16" slack="0"/>
<pin id="567" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln67_9_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="17" slack="1"/>
<pin id="571" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_9/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="add_ln67_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="17" slack="0"/>
<pin id="574" dir="0" index="1" bw="16" slack="0"/>
<pin id="575" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_2/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sext_ln67_10_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="18" slack="0"/>
<pin id="580" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_10/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="temp_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="18" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln68_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln67_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="596" dir="0" index="1" bw="16" slack="0"/>
<pin id="597" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_4/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="sext_ln67_12_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="17" slack="1"/>
<pin id="601" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_12/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln67_6_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="17" slack="0"/>
<pin id="604" dir="0" index="1" bw="16" slack="0"/>
<pin id="605" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_6/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sext_ln67_13_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="18" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_13/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="temp_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="18" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_1/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln68_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln67_8_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="626" dir="0" index="1" bw="16" slack="0"/>
<pin id="627" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_8/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sext_ln67_15_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="17" slack="1"/>
<pin id="631" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_15/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln67_10_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="17" slack="0"/>
<pin id="634" dir="0" index="1" bw="16" slack="0"/>
<pin id="635" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_10/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="sext_ln67_16_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="18" slack="0"/>
<pin id="640" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_16/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="temp_2_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="18" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_2/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="store_ln68_store_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln67_12_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="656" dir="0" index="1" bw="16" slack="0"/>
<pin id="657" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_12/5 "/>
</bind>
</comp>

<comp id="659" class="1004" name="sext_ln67_18_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="17" slack="1"/>
<pin id="661" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_18/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln67_14_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="17" slack="0"/>
<pin id="664" dir="0" index="1" bw="16" slack="0"/>
<pin id="665" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_14/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="sext_ln67_19_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="18" slack="0"/>
<pin id="670" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_19/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="temp_3_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="18" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_3/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="store_ln68_store_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln67_16_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="686" dir="0" index="1" bw="16" slack="0"/>
<pin id="687" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_16/5 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sext_ln67_21_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="17" slack="1"/>
<pin id="691" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_21/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln67_18_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="17" slack="0"/>
<pin id="694" dir="0" index="1" bw="16" slack="0"/>
<pin id="695" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_18/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="sext_ln67_22_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="18" slack="0"/>
<pin id="700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_22/5 "/>
</bind>
</comp>

<comp id="702" class="1004" name="temp_4_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="18" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="0"/>
<pin id="705" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_4/5 "/>
</bind>
</comp>

<comp id="708" class="1004" name="store_ln68_store_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="0"/>
<pin id="711" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="add_ln67_20_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="716" dir="0" index="1" bw="16" slack="0"/>
<pin id="717" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_20/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sext_ln67_24_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="17" slack="1"/>
<pin id="721" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_24/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="add_ln67_22_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="17" slack="0"/>
<pin id="724" dir="0" index="1" bw="16" slack="0"/>
<pin id="725" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_22/5 "/>
</bind>
</comp>

<comp id="728" class="1004" name="sext_ln67_25_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="18" slack="0"/>
<pin id="730" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_25/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="temp_5_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="18" slack="0"/>
<pin id="734" dir="0" index="1" bw="32" slack="0"/>
<pin id="735" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_5/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="store_ln68_store_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="0"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="add_ln67_24_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="746" dir="0" index="1" bw="16" slack="0"/>
<pin id="747" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_24/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sext_ln67_27_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="17" slack="1"/>
<pin id="751" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_27/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="add_ln67_26_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="17" slack="0"/>
<pin id="754" dir="0" index="1" bw="16" slack="0"/>
<pin id="755" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_26/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sext_ln67_28_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="18" slack="0"/>
<pin id="760" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_28/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="temp_6_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="18" slack="0"/>
<pin id="764" dir="0" index="1" bw="32" slack="0"/>
<pin id="765" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_6/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="store_ln68_store_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="0"/>
<pin id="771" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="add_ln67_28_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="776" dir="0" index="1" bw="16" slack="0"/>
<pin id="777" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_28/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="sext_ln67_30_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="17" slack="1"/>
<pin id="781" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_30/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln67_30_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="17" slack="0"/>
<pin id="784" dir="0" index="1" bw="16" slack="0"/>
<pin id="785" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_30/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sext_ln67_31_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="18" slack="0"/>
<pin id="790" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_31/5 "/>
</bind>
</comp>

<comp id="792" class="1004" name="temp_7_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="18" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="0"/>
<pin id="795" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_7/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="store_ln68_store_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="0"/>
<pin id="801" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/5 "/>
</bind>
</comp>

<comp id="804" class="1005" name="d_i_0_read_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="1"/>
<pin id="806" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_0_read "/>
</bind>
</comp>

<comp id="810" class="1005" name="d_i_1_read_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="1"/>
<pin id="812" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_1_read "/>
</bind>
</comp>

<comp id="816" class="1005" name="d_i_2_read_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="1"/>
<pin id="818" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_2_read "/>
</bind>
</comp>

<comp id="822" class="1005" name="d_i_3_read_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="1"/>
<pin id="824" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_3_read "/>
</bind>
</comp>

<comp id="828" class="1005" name="d_i_4_read_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="16" slack="1"/>
<pin id="830" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_4_read "/>
</bind>
</comp>

<comp id="834" class="1005" name="d_i_5_read_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="1"/>
<pin id="836" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_5_read "/>
</bind>
</comp>

<comp id="840" class="1005" name="d_i_6_read_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="1"/>
<pin id="842" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_6_read "/>
</bind>
</comp>

<comp id="846" class="1005" name="d_i_7_read_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="1"/>
<pin id="848" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_7_read "/>
</bind>
</comp>

<comp id="855" class="1005" name="add_ln69_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="1"/>
<pin id="857" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69 "/>
</bind>
</comp>

<comp id="863" class="1005" name="add_ln69_1_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="1"/>
<pin id="865" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_1 "/>
</bind>
</comp>

<comp id="871" class="1005" name="add_ln69_2_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="1"/>
<pin id="873" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_2 "/>
</bind>
</comp>

<comp id="879" class="1005" name="add_ln69_3_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="1"/>
<pin id="881" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_3 "/>
</bind>
</comp>

<comp id="887" class="1005" name="add_ln69_4_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="1"/>
<pin id="889" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_4 "/>
</bind>
</comp>

<comp id="895" class="1005" name="add_ln69_5_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="1"/>
<pin id="897" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_5 "/>
</bind>
</comp>

<comp id="903" class="1005" name="add_ln69_6_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="16" slack="1"/>
<pin id="905" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_6 "/>
</bind>
</comp>

<comp id="911" class="1005" name="add_ln69_7_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="1"/>
<pin id="913" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_7 "/>
</bind>
</comp>

<comp id="916" class="1005" name="d_i_0_read_1_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="1"/>
<pin id="918" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_0_read_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="d_i_1_read_1_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="1"/>
<pin id="924" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_1_read_1 "/>
</bind>
</comp>

<comp id="928" class="1005" name="d_i_2_read_1_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="16" slack="1"/>
<pin id="930" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_2_read_1 "/>
</bind>
</comp>

<comp id="934" class="1005" name="d_i_3_read_1_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="16" slack="1"/>
<pin id="936" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_3_read_1 "/>
</bind>
</comp>

<comp id="940" class="1005" name="d_i_4_read_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="16" slack="1"/>
<pin id="942" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_4_read_1 "/>
</bind>
</comp>

<comp id="946" class="1005" name="d_i_5_read_1_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="1"/>
<pin id="948" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_5_read_1 "/>
</bind>
</comp>

<comp id="952" class="1005" name="d_i_6_read_1_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="16" slack="1"/>
<pin id="954" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_6_read_1 "/>
</bind>
</comp>

<comp id="958" class="1005" name="d_i_7_read_1_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="1"/>
<pin id="960" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_7_read_1 "/>
</bind>
</comp>

<comp id="964" class="1005" name="add_ln69_8_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="16" slack="1"/>
<pin id="966" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_8 "/>
</bind>
</comp>

<comp id="969" class="1005" name="add_ln69_9_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="16" slack="1"/>
<pin id="971" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_9 "/>
</bind>
</comp>

<comp id="974" class="1005" name="add_ln69_10_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="16" slack="1"/>
<pin id="976" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_10 "/>
</bind>
</comp>

<comp id="979" class="1005" name="add_ln69_11_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="16" slack="1"/>
<pin id="981" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_11 "/>
</bind>
</comp>

<comp id="984" class="1005" name="add_ln69_12_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="16" slack="1"/>
<pin id="986" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_12 "/>
</bind>
</comp>

<comp id="989" class="1005" name="add_ln69_13_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="16" slack="1"/>
<pin id="991" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_13 "/>
</bind>
</comp>

<comp id="994" class="1005" name="add_ln69_14_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="16" slack="1"/>
<pin id="996" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_14 "/>
</bind>
</comp>

<comp id="999" class="1005" name="add_ln69_15_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="16" slack="1"/>
<pin id="1001" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_15 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="d_i_0_read_2_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="16" slack="1"/>
<pin id="1006" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_0_read_2 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="d_i_1_read_2_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="16" slack="1"/>
<pin id="1012" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_1_read_2 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="d_i_2_read_2_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="16" slack="1"/>
<pin id="1018" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_2_read_2 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="d_i_3_read_2_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="1"/>
<pin id="1024" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_3_read_2 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="d_i_4_read_2_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="16" slack="1"/>
<pin id="1030" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_4_read_2 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="d_i_5_read_2_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="16" slack="1"/>
<pin id="1036" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_5_read_2 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="d_i_6_read_2_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="16" slack="1"/>
<pin id="1042" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_6_read_2 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="d_i_7_read_2_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="16" slack="1"/>
<pin id="1048" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_7_read_2 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="add_ln67_1_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="17" slack="1"/>
<pin id="1054" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_1 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="add_ln69_24_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="16" slack="1"/>
<pin id="1059" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_24 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="add_ln67_5_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="17" slack="1"/>
<pin id="1064" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_5 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="add_ln69_25_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="1"/>
<pin id="1069" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_25 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="add_ln67_9_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="17" slack="1"/>
<pin id="1074" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_9 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="add_ln69_26_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="1"/>
<pin id="1079" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_26 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="add_ln67_13_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="17" slack="1"/>
<pin id="1084" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_13 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="add_ln69_27_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="16" slack="1"/>
<pin id="1089" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_27 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="add_ln67_17_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="17" slack="1"/>
<pin id="1094" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_17 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="add_ln69_28_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="16" slack="1"/>
<pin id="1099" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_28 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="add_ln67_21_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="17" slack="1"/>
<pin id="1104" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_21 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="add_ln69_29_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="16" slack="1"/>
<pin id="1109" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_29 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="add_ln67_25_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="17" slack="1"/>
<pin id="1114" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_25 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="add_ln69_30_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="16" slack="1"/>
<pin id="1119" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_30 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="add_ln67_29_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="17" slack="1"/>
<pin id="1124" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_29 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="add_ln69_31_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="16" slack="1"/>
<pin id="1129" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="48" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="48" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="48" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="48" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="48" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="50" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="50" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="50" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="50" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="50" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="185"><net_src comp="180" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="199"><net_src comp="194" pin="2"/><net_sink comp="123" pin=2"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="213"><net_src comp="208" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="227"><net_src comp="222" pin="2"/><net_sink comp="137" pin=2"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="241"><net_src comp="236" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="255"><net_src comp="250" pin="2"/><net_sink comp="151" pin=2"/></net>

<net id="259"><net_src comp="44" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="269"><net_src comp="264" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="283"><net_src comp="278" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="288"><net_src comp="284" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="293"><net_src comp="289" pin="2"/><net_sink comp="123" pin=2"/></net>

<net id="298"><net_src comp="294" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="303"><net_src comp="299" pin="2"/><net_sink comp="137" pin=2"/></net>

<net id="308"><net_src comp="304" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="313"><net_src comp="309" pin="2"/><net_sink comp="151" pin=2"/></net>

<net id="318"><net_src comp="314" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="323"><net_src comp="319" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="331"><net_src comp="327" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="339"><net_src comp="335" pin="2"/><net_sink comp="123" pin=2"/></net>

<net id="347"><net_src comp="343" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="355"><net_src comp="351" pin="2"/><net_sink comp="137" pin=2"/></net>

<net id="363"><net_src comp="359" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="371"><net_src comp="367" pin="2"/><net_sink comp="151" pin=2"/></net>

<net id="379"><net_src comp="375" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="387"><net_src comp="383" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="391"><net_src comp="68" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="324" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="388" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="68" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="327" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="74" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="332" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="74" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="335" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="80" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="340" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="420" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="80" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="343" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="86" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="348" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="436" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="86" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="351" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="92" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="356" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="92" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="359" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="98" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="364" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="98" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="367" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="104" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="372" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="104" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="375" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="110" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="380" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="110" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="383" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="568"><net_src comp="516" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="576"><net_src comp="569" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="540" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="564" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="32" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="519" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="606"><net_src comp="599" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="543" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="602" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="594" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="34" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="522" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="636"><net_src comp="629" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="546" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="632" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="638" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="624" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="36" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="525" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="666"><net_src comp="659" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="549" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="668" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="654" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="38" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="528" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="552" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="701"><net_src comp="692" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="698" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="684" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="40" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="531" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="726"><net_src comp="719" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="555" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="722" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="728" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="714" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="42" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="534" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="756"><net_src comp="749" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="558" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="752" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="758" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="744" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="762" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="44" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="537" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="786"><net_src comp="779" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="561" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="791"><net_src comp="782" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="788" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="774" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="792" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="46" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="807"><net_src comp="68" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="813"><net_src comp="74" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="819"><net_src comp="80" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="825"><net_src comp="86" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="831"><net_src comp="92" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="837"><net_src comp="98" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="843"><net_src comp="104" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="849"><net_src comp="110" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="858"><net_src comp="180" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="866"><net_src comp="194" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="874"><net_src comp="208" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="882"><net_src comp="222" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="890"><net_src comp="236" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="898"><net_src comp="250" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="906"><net_src comp="264" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="914"><net_src comp="278" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="919"><net_src comp="68" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="925"><net_src comp="74" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="931"><net_src comp="80" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="937"><net_src comp="86" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="943"><net_src comp="92" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="949"><net_src comp="98" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="955"><net_src comp="104" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="961"><net_src comp="110" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="967"><net_src comp="284" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="972"><net_src comp="289" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="977"><net_src comp="294" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="982"><net_src comp="299" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="987"><net_src comp="304" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="992"><net_src comp="309" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="997"><net_src comp="314" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="1002"><net_src comp="319" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="1007"><net_src comp="68" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1013"><net_src comp="74" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1019"><net_src comp="80" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1025"><net_src comp="86" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1031"><net_src comp="92" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1033"><net_src comp="1028" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1037"><net_src comp="98" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1043"><net_src comp="104" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1049"><net_src comp="110" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1051"><net_src comp="1046" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1055"><net_src comp="392" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1060"><net_src comp="398" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="1065"><net_src comp="408" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1070"><net_src comp="414" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1075"><net_src comp="424" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1080"><net_src comp="430" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="1085"><net_src comp="440" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1090"><net_src comp="446" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="1095"><net_src comp="456" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1100"><net_src comp="462" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1105"><net_src comp="472" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1110"><net_src comp="478" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1115"><net_src comp="488" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1120"><net_src comp="494" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1125"><net_src comp="504" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1130"><net_src comp="510" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="165" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_o_0 | {2 3 4 5 }
	Port: d_o_1 | {2 3 4 5 }
	Port: d_o_2 | {2 3 4 5 }
	Port: d_o_3 | {2 3 4 5 }
	Port: d_o_4 | {2 3 4 5 }
	Port: d_o_5 | {2 3 4 5 }
	Port: d_o_6 | {2 3 4 5 }
	Port: d_o_7 | {2 3 4 5 }
	Port: acc_0 | {5 }
	Port: acc_1 | {5 }
	Port: acc_2 | {5 }
	Port: acc_3 | {5 }
	Port: acc_4 | {5 }
	Port: acc_5 | {5 }
	Port: acc_6 | {5 }
	Port: acc_7 | {5 }
 - Input state : 
	Port: array_io : d_i_0 | {1 2 3 4 }
	Port: array_io : d_i_1 | {1 2 3 4 }
	Port: array_io : d_i_2 | {1 2 3 4 }
	Port: array_io : d_i_3 | {1 2 3 4 }
	Port: array_io : d_i_4 | {1 2 3 4 }
	Port: array_io : d_i_5 | {1 2 3 4 }
	Port: array_io : d_i_6 | {1 2 3 4 }
	Port: array_io : d_i_7 | {1 2 3 4 }
	Port: array_io : acc_0 | {2 }
	Port: array_io : acc_1 | {2 }
	Port: array_io : acc_2 | {2 }
	Port: array_io : acc_3 | {2 }
	Port: array_io : acc_4 | {2 }
	Port: array_io : acc_5 | {2 }
	Port: array_io : acc_6 | {2 }
	Port: array_io : acc_7 | {2 }
  - Chain level:
	State 1
	State 2
		trunc_ln67 : 1
		add_ln69 : 2
		write_ln69 : 3
		trunc_ln67_1 : 1
		add_ln69_1 : 2
		write_ln69 : 3
		trunc_ln67_2 : 1
		add_ln69_2 : 2
		write_ln69 : 3
		trunc_ln67_3 : 1
		add_ln69_3 : 2
		write_ln69 : 3
		trunc_ln67_4 : 1
		add_ln69_4 : 2
		write_ln69 : 3
		trunc_ln67_5 : 1
		add_ln69_5 : 2
		write_ln69 : 3
		trunc_ln67_6 : 1
		add_ln69_6 : 2
		write_ln69 : 3
		trunc_ln67_7 : 1
		add_ln69_7 : 2
		write_ln69 : 3
	State 3
		write_ln69 : 1
		write_ln69 : 1
		write_ln69 : 1
		write_ln69 : 1
		write_ln69 : 1
		write_ln69 : 1
		write_ln69 : 1
		write_ln69 : 1
	State 4
		write_ln69 : 1
		write_ln69 : 1
		write_ln69 : 1
		write_ln69 : 1
		write_ln69 : 1
		write_ln69 : 1
		write_ln69 : 1
		write_ln69 : 1
		add_ln67_1 : 1
		add_ln67_5 : 1
		add_ln67_9 : 1
		add_ln67_13 : 1
		add_ln67_17 : 1
		add_ln67_21 : 1
		add_ln67_25 : 1
		add_ln67_29 : 1
	State 5
		add_ln67 : 1
		add_ln67_2 : 1
		sext_ln67_10 : 2
		temp : 3
		store_ln68 : 4
		add_ln67_4 : 1
		add_ln67_6 : 1
		sext_ln67_13 : 2
		temp_1 : 3
		store_ln68 : 4
		add_ln67_8 : 1
		add_ln67_10 : 1
		sext_ln67_16 : 2
		temp_2 : 3
		store_ln68 : 4
		add_ln67_12 : 1
		add_ln67_14 : 1
		sext_ln67_19 : 2
		temp_3 : 3
		store_ln68 : 4
		add_ln67_16 : 1
		add_ln67_18 : 1
		sext_ln67_22 : 2
		temp_4 : 3
		store_ln68 : 4
		add_ln67_20 : 1
		add_ln67_22 : 1
		sext_ln67_25 : 2
		temp_5 : 3
		store_ln68 : 4
		add_ln67_24 : 1
		add_ln67_26 : 1
		sext_ln67_28 : 2
		temp_6 : 3
		store_ln68 : 4
		add_ln67_28 : 1
		add_ln67_30 : 1
		sext_ln67_31 : 2
		temp_7 : 3
		store_ln68 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln69_fu_180   |    0    |    23   |
|          |  add_ln69_1_fu_194  |    0    |    23   |
|          |  add_ln69_2_fu_208  |    0    |    23   |
|          |  add_ln69_3_fu_222  |    0    |    23   |
|          |  add_ln69_4_fu_236  |    0    |    23   |
|          |  add_ln69_5_fu_250  |    0    |    23   |
|          |  add_ln69_6_fu_264  |    0    |    23   |
|          |  add_ln69_7_fu_278  |    0    |    23   |
|          |  add_ln69_8_fu_284  |    0    |    23   |
|          |  add_ln69_9_fu_289  |    0    |    23   |
|          |  add_ln69_10_fu_294 |    0    |    23   |
|          |  add_ln69_11_fu_299 |    0    |    23   |
|          |  add_ln69_12_fu_304 |    0    |    23   |
|          |  add_ln69_13_fu_309 |    0    |    23   |
|          |  add_ln69_14_fu_314 |    0    |    23   |
|          |  add_ln69_15_fu_319 |    0    |    23   |
|          |  add_ln69_16_fu_327 |    0    |    23   |
|          |  add_ln69_17_fu_335 |    0    |    23   |
|          |  add_ln69_18_fu_343 |    0    |    23   |
|          |  add_ln69_19_fu_351 |    0    |    23   |
|          |  add_ln69_20_fu_359 |    0    |    23   |
|          |  add_ln69_21_fu_367 |    0    |    23   |
|          |  add_ln69_22_fu_375 |    0    |    23   |
|          |  add_ln69_23_fu_383 |    0    |    23   |
|          |  add_ln67_1_fu_392  |    0    |    23   |
|          |  add_ln69_24_fu_398 |    0    |    23   |
|          |  add_ln67_5_fu_408  |    0    |    23   |
|          |  add_ln69_25_fu_414 |    0    |    23   |
|          |  add_ln67_9_fu_424  |    0    |    23   |
|          |  add_ln69_26_fu_430 |    0    |    23   |
|          |  add_ln67_13_fu_440 |    0    |    23   |
|    add   |  add_ln69_27_fu_446 |    0    |    23   |
|          |  add_ln67_17_fu_456 |    0    |    23   |
|          |  add_ln69_28_fu_462 |    0    |    23   |
|          |  add_ln67_21_fu_472 |    0    |    23   |
|          |  add_ln69_29_fu_478 |    0    |    23   |
|          |  add_ln67_25_fu_488 |    0    |    23   |
|          |  add_ln69_30_fu_494 |    0    |    23   |
|          |  add_ln67_29_fu_504 |    0    |    23   |
|          |  add_ln69_31_fu_510 |    0    |    23   |
|          |   add_ln67_fu_564   |    0    |    32   |
|          |  add_ln67_2_fu_572  |    0    |    24   |
|          |     temp_fu_582     |    0    |    32   |
|          |  add_ln67_4_fu_594  |    0    |    32   |
|          |  add_ln67_6_fu_602  |    0    |    24   |
|          |    temp_1_fu_612    |    0    |    32   |
|          |  add_ln67_8_fu_624  |    0    |    32   |
|          |  add_ln67_10_fu_632 |    0    |    24   |
|          |    temp_2_fu_642    |    0    |    32   |
|          |  add_ln67_12_fu_654 |    0    |    32   |
|          |  add_ln67_14_fu_662 |    0    |    24   |
|          |    temp_3_fu_672    |    0    |    32   |
|          |  add_ln67_16_fu_684 |    0    |    32   |
|          |  add_ln67_18_fu_692 |    0    |    24   |
|          |    temp_4_fu_702    |    0    |    32   |
|          |  add_ln67_20_fu_714 |    0    |    32   |
|          |  add_ln67_22_fu_722 |    0    |    24   |
|          |    temp_5_fu_732    |    0    |    32   |
|          |  add_ln67_24_fu_744 |    0    |    32   |
|          |  add_ln67_26_fu_752 |    0    |    24   |
|          |    temp_6_fu_762    |    0    |    32   |
|          |  add_ln67_28_fu_774 |    0    |    32   |
|          |  add_ln67_30_fu_782 |    0    |    24   |
|          |    temp_7_fu_792    |    0    |    32   |
|----------|---------------------|---------|---------|
|          |    grp_read_fu_68   |    0    |    0    |
|          |    grp_read_fu_74   |    0    |    0    |
|          |    grp_read_fu_80   |    0    |    0    |
|   read   |    grp_read_fu_86   |    0    |    0    |
|          |    grp_read_fu_92   |    0    |    0    |
|          |    grp_read_fu_98   |    0    |    0    |
|          |   grp_read_fu_104   |    0    |    0    |
|          |   grp_read_fu_110   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   grp_write_fu_116  |    0    |    0    |
|          |   grp_write_fu_123  |    0    |    0    |
|          |   grp_write_fu_130  |    0    |    0    |
|   write  |   grp_write_fu_137  |    0    |    0    |
|          |   grp_write_fu_144  |    0    |    0    |
|          |   grp_write_fu_151  |    0    |    0    |
|          |   grp_write_fu_158  |    0    |    0    |
|          |   grp_write_fu_165  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  trunc_ln67_fu_176  |    0    |    0    |
|          | trunc_ln67_1_fu_190 |    0    |    0    |
|          | trunc_ln67_2_fu_204 |    0    |    0    |
|   trunc  | trunc_ln67_3_fu_218 |    0    |    0    |
|          | trunc_ln67_4_fu_232 |    0    |    0    |
|          | trunc_ln67_5_fu_246 |    0    |    0    |
|          | trunc_ln67_6_fu_260 |    0    |    0    |
|          | trunc_ln67_7_fu_274 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  sext_ln69_8_fu_324 |    0    |    0    |
|          |  sext_ln69_9_fu_332 |    0    |    0    |
|          | sext_ln69_10_fu_340 |    0    |    0    |
|          | sext_ln69_11_fu_348 |    0    |    0    |
|          | sext_ln69_12_fu_356 |    0    |    0    |
|          | sext_ln69_13_fu_364 |    0    |    0    |
|          | sext_ln69_14_fu_372 |    0    |    0    |
|          | sext_ln69_15_fu_380 |    0    |    0    |
|          |  sext_ln67_8_fu_388 |    0    |    0    |
|          | sext_ln67_11_fu_404 |    0    |    0    |
|          | sext_ln67_14_fu_420 |    0    |    0    |
|          | sext_ln67_17_fu_436 |    0    |    0    |
|          | sext_ln67_20_fu_452 |    0    |    0    |
|          | sext_ln67_23_fu_468 |    0    |    0    |
|          | sext_ln67_26_fu_484 |    0    |    0    |
|          | sext_ln67_29_fu_500 |    0    |    0    |
|          |   sext_ln67_fu_516  |    0    |    0    |
|          |  sext_ln67_1_fu_519 |    0    |    0    |
|          |  sext_ln67_2_fu_522 |    0    |    0    |
|          |  sext_ln67_3_fu_525 |    0    |    0    |
|          |  sext_ln67_4_fu_528 |    0    |    0    |
|          |  sext_ln67_5_fu_531 |    0    |    0    |
|          |  sext_ln67_6_fu_534 |    0    |    0    |
|   sext   |  sext_ln67_7_fu_537 |    0    |    0    |
|          |   sext_ln69_fu_540  |    0    |    0    |
|          |  sext_ln69_1_fu_543 |    0    |    0    |
|          |  sext_ln69_2_fu_546 |    0    |    0    |
|          |  sext_ln69_3_fu_549 |    0    |    0    |
|          |  sext_ln69_4_fu_552 |    0    |    0    |
|          |  sext_ln69_5_fu_555 |    0    |    0    |
|          |  sext_ln69_6_fu_558 |    0    |    0    |
|          |  sext_ln69_7_fu_561 |    0    |    0    |
|          |  sext_ln67_9_fu_569 |    0    |    0    |
|          | sext_ln67_10_fu_578 |    0    |    0    |
|          | sext_ln67_12_fu_599 |    0    |    0    |
|          | sext_ln67_13_fu_608 |    0    |    0    |
|          | sext_ln67_15_fu_629 |    0    |    0    |
|          | sext_ln67_16_fu_638 |    0    |    0    |
|          | sext_ln67_18_fu_659 |    0    |    0    |
|          | sext_ln67_19_fu_668 |    0    |    0    |
|          | sext_ln67_21_fu_689 |    0    |    0    |
|          | sext_ln67_22_fu_698 |    0    |    0    |
|          | sext_ln67_24_fu_719 |    0    |    0    |
|          | sext_ln67_25_fu_728 |    0    |    0    |
|          | sext_ln67_27_fu_749 |    0    |    0    |
|          | sext_ln67_28_fu_758 |    0    |    0    |
|          | sext_ln67_30_fu_779 |    0    |    0    |
|          | sext_ln67_31_fu_788 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   1624  |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln67_13_reg_1082|   17   |
| add_ln67_17_reg_1092|   17   |
| add_ln67_1_reg_1052 |   17   |
| add_ln67_21_reg_1102|   17   |
| add_ln67_25_reg_1112|   17   |
| add_ln67_29_reg_1122|   17   |
| add_ln67_5_reg_1062 |   17   |
| add_ln67_9_reg_1072 |   17   |
| add_ln69_10_reg_974 |   16   |
| add_ln69_11_reg_979 |   16   |
| add_ln69_12_reg_984 |   16   |
| add_ln69_13_reg_989 |   16   |
| add_ln69_14_reg_994 |   16   |
| add_ln69_15_reg_999 |   16   |
|  add_ln69_1_reg_863 |   16   |
| add_ln69_24_reg_1057|   16   |
| add_ln69_25_reg_1067|   16   |
| add_ln69_26_reg_1077|   16   |
| add_ln69_27_reg_1087|   16   |
| add_ln69_28_reg_1097|   16   |
| add_ln69_29_reg_1107|   16   |
|  add_ln69_2_reg_871 |   16   |
| add_ln69_30_reg_1117|   16   |
| add_ln69_31_reg_1127|   16   |
|  add_ln69_3_reg_879 |   16   |
|  add_ln69_4_reg_887 |   16   |
|  add_ln69_5_reg_895 |   16   |
|  add_ln69_6_reg_903 |   16   |
|  add_ln69_7_reg_911 |   16   |
|  add_ln69_8_reg_964 |   16   |
|  add_ln69_9_reg_969 |   16   |
|   add_ln69_reg_855  |   16   |
| d_i_0_read_1_reg_916|   16   |
|d_i_0_read_2_reg_1004|   16   |
|  d_i_0_read_reg_804 |   16   |
| d_i_1_read_1_reg_922|   16   |
|d_i_1_read_2_reg_1010|   16   |
|  d_i_1_read_reg_810 |   16   |
| d_i_2_read_1_reg_928|   16   |
|d_i_2_read_2_reg_1016|   16   |
|  d_i_2_read_reg_816 |   16   |
| d_i_3_read_1_reg_934|   16   |
|d_i_3_read_2_reg_1022|   16   |
|  d_i_3_read_reg_822 |   16   |
| d_i_4_read_1_reg_940|   16   |
|d_i_4_read_2_reg_1028|   16   |
|  d_i_4_read_reg_828 |   16   |
| d_i_5_read_1_reg_946|   16   |
|d_i_5_read_2_reg_1034|   16   |
|  d_i_5_read_reg_834 |   16   |
| d_i_6_read_1_reg_952|   16   |
|d_i_6_read_2_reg_1040|   16   |
|  d_i_6_read_reg_840 |   16   |
| d_i_7_read_1_reg_958|   16   |
|d_i_7_read_2_reg_1046|   16   |
|  d_i_7_read_reg_846 |   16   |
+---------------------+--------+
|        Total        |   904  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_116 |  p2  |   4  |  16  |   64   ||    20   |
| grp_write_fu_123 |  p2  |   4  |  16  |   64   ||    20   |
| grp_write_fu_130 |  p2  |   4  |  16  |   64   ||    20   |
| grp_write_fu_137 |  p2  |   4  |  16  |   64   ||    20   |
| grp_write_fu_144 |  p2  |   4  |  16  |   64   ||    20   |
| grp_write_fu_151 |  p2  |   4  |  16  |   64   ||    20   |
| grp_write_fu_158 |  p2  |   4  |  16  |   64   ||    20   |
| grp_write_fu_165 |  p2  |   4  |  16  |   64   ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   512  || 4.35429 ||   160   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1624  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   160  |
|  Register |    -   |   904  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   904  |  1784  |
+-----------+--------+--------+--------+
