##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLOCK_UART
		4.2::Critical Path Report for CLOCK_VT
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for SD_Clock_1
		4.5::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_UART:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
		5.4::Critical Path Report for (CLOCK_UART:R vs. CLOCK_UART:R)
		5.5::Critical Path Report for (SD_Clock_1:R vs. SD_Clock_1:R)
		5.6::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.7::Critical Path Report for (CLOCK_VT:R vs. CLOCK_VT:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: ADC_Ext_CP_Clk                   | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)           | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_theACLK                      | N/A                   | Target: 2.18 MHz    | 
Clock: ADC_theACLK(fixed-function)      | N/A                   | Target: 2.18 MHz    | 
Clock: CLOCK_UART                       | Frequency: 40.67 MHz  | Target: 16.00 MHz   | 
Clock: CLOCK_VT                         | Frequency: 64.67 MHz  | Target: 12.00 MHz   | 
Clock: CyBUS_CLK                        | Frequency: 61.95 MHz  | Target: 48.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)        | N/A                   | Target: 48.00 MHz   | 
Clock: CyILO                            | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                            | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                     | N/A                   | Target: 48.00 MHz   | 
Clock: CyPLL_OUT                        | N/A                   | Target: 48.00 MHz   | 
Clock: SD_Clock_1                       | Frequency: 53.73 MHz  | Target: 48.00 MHz   | 
Clock: \ADC:DSM\/dec_clock              | N/A                   | Target: 100.00 MHz  | 
Clock: counter_cyc_clk                  | N/A                   | Target: 0.00 MHz    | 
Clock: counter_cyc_clk(fixed-function)  | N/A                   | Target: 0.00 MHz    | 
Clock: timer_clock                      | Frequency: 63.73 MHz  | Target: 48.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLOCK_UART    CLOCK_UART     62500            37915       N/A              N/A         N/A              N/A         N/A              N/A         
CLOCK_VT      CLOCK_VT       83333.3          67871       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CLOCK_UART     20833.3          7244        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      20833.3          4692        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     timer_clock    20833.3          6552        N/A              N/A         N/A              N/A         N/A              N/A         
SD_Clock_1    SD_Clock_1     20833.3          2221        N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock   timer_clock    20833.3          5141        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name          Setup to Clk  Clock Name:Phase  
-----------------  ------------  ----------------  
\SD:miso0(0)_PAD\  17432         SD_Clock_1:R      


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
LED_GREEN(0)_PAD   24829         CyBUS_CLK:R       
LED_RED(0)_PAD     23926         CyBUS_CLK:R       
PUMP(0)_PAD        24327         CLOCK_VT:R        
RS485_TX(0)_PAD    31469         CLOCK_UART:R      
RS_485_EN(0)_PAD   26000         CLOCK_UART:R      
VT_1A(0)_PAD       28905         CyBUS_CLK:R       
VT_1A(0)_PAD       28065         CLOCK_VT:R        
VT_1B(0)_PAD       29132         CyBUS_CLK:R       
VT_1B(0)_PAD       28292         CLOCK_VT:R        
VT_2A(0)_PAD       30621         CyBUS_CLK:R       
VT_2A(0)_PAD       29792         CLOCK_VT:R        
VT_2B(0)_PAD       31309         CyBUS_CLK:R       
VT_2B(0)_PAD       30512         CLOCK_VT:R        
\SD:mosi0(0)_PAD\  37179         SD_Clock_1:R      
\SD:sclk0(0)_PAD\  22894         SD_Clock_1:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLOCK_UART
****************************************
Clock: CLOCK_UART
Frequency: 40.67 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 37915p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6190
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56310

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18395
-------------------------------------   ----- 
End-of-path arrival time (ps)           18395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q                      macrocell34     1250   1250  37915  RISE       1
\UART_RS485:BUART:counter_load_not\/main_1           macrocell4     11500  12750  37915  RISE       1
\UART_RS485:BUART:counter_load_not\/q                macrocell4      3350  16100  37915  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2296  18395  37915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CLOCK_VT
**************************************
Clock: CLOCK_VT
Frequency: 64.67 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_VT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_VT:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_VT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67871p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLOCK_VT:R#1 vs. CLOCK_VT:R#2)   83333
- Setup time                                     -4230
----------------------------------------------   ----- 
End-of-path required time (ps)                   79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11232
-------------------------------------   ----- 
End-of-path arrival time (ps)           11232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2602   6102  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11232  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11232  67871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 61.95 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 4692p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15641
-------------------------------------   ----- 
End-of-path arrival time (ps)           15641
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      9000   9000   4692  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell2   6641  15641   4692  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell2         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SD_Clock_1
****************************************
Clock: SD_Clock_1
Frequency: 53.73 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SD:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 2221p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15103
-------------------------------------   ----- 
End-of-path arrival time (ps)           15103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell6   5360   5360   2221  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell31     4105   9465   2221  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell31     3350  12815   2221  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell55     2288  15103   2221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/clock_0                       macrocell55         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 63.73 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 5141p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   20833
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11462
-------------------------------------   ----- 
End-of-path arrival time (ps)           11462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2832   6332   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  11462   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  11462   5141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 4692p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15641
-------------------------------------   ----- 
End-of-path arrival time (ps)           15641
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      9000   9000   4692  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell2   6641  15641   4692  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell2         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_UART:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 7244p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10079
-------------------------------------   ----- 
End-of-path arrival time (ps)           10079
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                         synccell      1020   1020   7244  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_11  macrocell1    3397   4417   7244  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q        macrocell1    3350   7767   7244  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5         macrocell42   2312  10079   7244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER_REG:Sync:ctrl_reg\/control_0
Path End       : \MY_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 6552p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. timer_clock:R#2)   20833
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10052
-------------------------------------   ----- 
End-of-path arrival time (ps)           10052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MY_TIMER_REG:Sync:ctrl_reg\/busclk                         controlcell7        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MY_TIMER_REG:Sync:ctrl_reg\/control_0         controlcell7    2050   2050   6552  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell1   2872   4922   6552  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  10052   6552  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  10052   6552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (CLOCK_UART:R vs. CLOCK_UART:R)
*************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 37915p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6190
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56310

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18395
-------------------------------------   ----- 
End-of-path arrival time (ps)           18395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q                      macrocell34     1250   1250  37915  RISE       1
\UART_RS485:BUART:counter_load_not\/main_1           macrocell4     11500  12750  37915  RISE       1
\UART_RS485:BUART:counter_load_not\/q                macrocell4      3350  16100  37915  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2296  18395  37915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1


5.5::Critical Path Report for (SD_Clock_1:R vs. SD_Clock_1:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SD:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 2221p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15103
-------------------------------------   ----- 
End-of-path arrival time (ps)           15103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell6   5360   5360   2221  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell31     4105   9465   2221  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell31     3350  12815   2221  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell55     2288  15103   2221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/clock_0                       macrocell55         0      0  RISE       1


5.6::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 5141p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   20833
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11462
-------------------------------------   ----- 
End-of-path arrival time (ps)           11462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2832   6332   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  11462   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  11462   5141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1


5.7::Critical Path Report for (CLOCK_VT:R vs. CLOCK_VT:R)
*********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_VT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_VT:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_VT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67871p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLOCK_VT:R#1 vs. CLOCK_VT:R#2)   83333
- Setup time                                     -4230
----------------------------------------------   ----- 
End-of-path required time (ps)                   79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11232
-------------------------------------   ----- 
End-of-path arrival time (ps)           11232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2602   6102  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11232  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11232  67871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SD:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 2221p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15103
-------------------------------------   ----- 
End-of-path arrival time (ps)           15103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell6   5360   5360   2221  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell31     4105   9465   2221  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell31     3350  12815   2221  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell55     2288  15103   2221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/clock_0                       macrocell55         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SD:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 2493p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14831
-------------------------------------   ----- 
End-of-path arrival time (ps)           14831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell6   5360   5360   2221  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell46     3210   8570   2493  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell46     3350  11920   2493  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell55     2910  14831   2493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/clock_0                       macrocell55         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 4692p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15641
-------------------------------------   ----- 
End-of-path arrival time (ps)           15641
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      9000   9000   4692  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell2   6641  15641   4692  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell2         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 5141p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   20833
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11462
-------------------------------------   ----- 
End-of-path arrival time (ps)           11462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2832   6332   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  11462   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  11462   5141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SD:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \SD:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 6145p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14188
-------------------------------------   ----- 
End-of-path arrival time (ps)           14188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell6   3580   3580   6145  RISE       1
\SD:SPI0:BSPIM:rx_status_6\/main_5          macrocell14     4953   8533   6145  RISE       1
\SD:SPI0:BSPIM:rx_status_6\/q               macrocell14     3350  11883   6145  RISE       1
\SD:SPI0:BSPIM:RxStsReg\/status_6           statusicell5    2306  14188   6145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:RxStsReg\/clock                             statusicell5        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SD:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 6157p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -2850
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11826
-------------------------------------   ----- 
End-of-path arrival time (ps)           11826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0   count7cell      1940   1940   6035  RISE       1
\SD:SPI0:BSPIM:load_rx_data\/main_4  macrocell10     3892   5832   6157  RISE       1
\SD:SPI0:BSPIM:load_rx_data\/q       macrocell10     3350   9182   6157  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell6   2644  11826   6157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:Net_22\/main_1
Capture Clock  : \SD:Net_22\/clock_0
Path slack     : 6784p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10539
-------------------------------------   ----- 
End-of-path arrival time (ps)           10539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q  macrocell51   1250   1250   5115  RISE       1
\SD:Net_22\/main_1         macrocell60   9289  10539   6784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_22\/clock_0                                        macrocell60         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \SD:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 6818p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10505
-------------------------------------   ----- 
End-of-path arrival time (ps)           10505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q          macrocell51   1250   1250   5115  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/main_1  macrocell59   9255  10505   6818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:Net_1\/main_1
Capture Clock  : \SD:Net_1\/clock_0
Path slack     : 6833p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10491
-------------------------------------   ----- 
End-of-path arrival time (ps)           10491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q  macrocell51   1250   1250   5115  RISE       1
\SD:Net_1\/main_1          macrocell53   9241  10491   6833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_1\/clock_0                                         macrocell53         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_N_CHANNELS_USED:Sync:ctrl_reg\/control_0
Path End       : Net_5205/main_2
Capture Clock  : Net_5205/clock_0
Path slack     : 7008p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10316
-------------------------------------   ----- 
End-of-path arrival time (ps)           10316
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_N_CHANNELS_USED:Sync:ctrl_reg\/busclk                  controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_N_CHANNELS_USED:Sync:ctrl_reg\/control_0  controlcell2   2050   2050   7008  RISE       1
Net_5460/main_1                                macrocell15    2312   4362   7008  RISE       1
Net_5460/q                                     macrocell15    3350   7712   7008  RISE       1
Net_5205/main_2                                macrocell21    2604  10316   7008  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5205/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_N_CHANNELS_USED:Sync:ctrl_reg\/control_0
Path End       : Net_5190_1/main_1
Capture Clock  : Net_5190_1/clock_0
Path slack     : 7009p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10314
-------------------------------------   ----- 
End-of-path arrival time (ps)           10314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_N_CHANNELS_USED:Sync:ctrl_reg\/busclk                  controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_N_CHANNELS_USED:Sync:ctrl_reg\/control_0  controlcell2   2050   2050   7008  RISE       1
Net_5460/main_1                                macrocell15    2312   4362   7008  RISE       1
Net_5460/q                                     macrocell15    3350   7712   7008  RISE       1
Net_5190_1/main_1                              macrocell24    2602  10314   7009  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell24         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_N_CHANNELS_USED:Sync:ctrl_reg\/control_0
Path End       : Net_5190_0/main_1
Capture Clock  : Net_5190_0/clock_0
Path slack     : 7009p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10314
-------------------------------------   ----- 
End-of-path arrival time (ps)           10314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_N_CHANNELS_USED:Sync:ctrl_reg\/busclk                  controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_N_CHANNELS_USED:Sync:ctrl_reg\/control_0  controlcell2   2050   2050   7008  RISE       1
Net_5460/main_1                                macrocell15    2312   4362   7008  RISE       1
Net_5460/q                                     macrocell15    3350   7712   7008  RISE       1
Net_5190_0/main_1                              macrocell26    2602  10314   7009  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell26         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 7244p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10079
-------------------------------------   ----- 
End-of-path arrival time (ps)           10079
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                         synccell      1020   1020   7244  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_11  macrocell1    3397   4417   7244  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q        macrocell1    3350   7767   7244  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5         macrocell42   2312  10079   7244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : cy_srff_1/main_1
Capture Clock  : cy_srff_1/clock_0
Path slack     : 7413p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9910
-------------------------------------   ---- 
End-of-path arrival time (ps)           9910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell      1020   1020   7413  RISE       1
cy_srff_1/main_1              macrocell30   8890   9910   7413  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \SD:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 7731p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12603
-------------------------------------   ----- 
End-of-path arrival time (ps)           12603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0   count7cell     1940   1940   6035  RISE       1
\SD:SPI0:BSPIM:load_rx_data\/main_4  macrocell10    3892   5832   6157  RISE       1
\SD:SPI0:BSPIM:load_rx_data\/q       macrocell10    3350   9182   6157  RISE       1
\SD:SPI0:BSPIM:TxStsReg\/status_3    statusicell4   3420  12603   7731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:TxStsReg\/clock                             statusicell4        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SD:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 7959p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q            macrocell51     1250   1250   5115  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell6   5615   6865   7959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \SD:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 7965p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9358
-------------------------------------   ---- 
End-of-path arrival time (ps)           9358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q          macrocell52   1250   1250   5675  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/main_2  macrocell59   8108   9358   7965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:Net_1\/main_2
Capture Clock  : \SD:Net_1\/clock_0
Path slack     : 7979p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9345
-------------------------------------   ---- 
End-of-path arrival time (ps)           9345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q  macrocell52   1250   1250   5675  RISE       1
\SD:Net_1\/main_2          macrocell53   8095   9345   7979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_1\/clock_0                                         macrocell53         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SD:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 8162p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q            macrocell50     1250   1250   5318  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell6   5412   6662   8162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:Net_22\/main_2
Capture Clock  : \SD:Net_22\/clock_0
Path slack     : 8333p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8990
-------------------------------------   ---- 
End-of-path arrival time (ps)           8990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q  macrocell52   1250   1250   5675  RISE       1
\SD:Net_22\/main_2         macrocell60   7740   8990   8333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_22\/clock_0                                        macrocell60         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_FF:Sync:ctrl_reg\/control_0
Path End       : cy_srff_1/main_2
Capture Clock  : cy_srff_1/clock_0
Path slack     : 8373p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8950
-------------------------------------   ---- 
End-of-path arrival time (ps)           8950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_FF:Sync:ctrl_reg\/busclk                             controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\RESET_FF:Sync:ctrl_reg\/control_0  controlcell3   2050   2050   8373  RISE       1
cy_srff_1/main_2                    macrocell30    6900   8950   8373  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \MY_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 8402p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   20833
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11932
-------------------------------------   ----- 
End-of-path arrival time (ps)           11932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1    760    760   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0    760   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2740   3500   5141  RISE       1
\MY_TIMER:TimerUDB:status_tc\/main_1         macrocell2      2834   6334   8402  RISE       1
\MY_TIMER:TimerUDB:status_tc\/q              macrocell2      3350   9684   8402  RISE       1
\MY_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2248  11932   8402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:rstSts:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \MY_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 8441p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   20833
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6332
-------------------------------------   ---- 
End-of-path arrival time (ps)           6332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2832   6332   8441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \MY_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 8443p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   20833
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500   5141  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   2830   6330   8443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SD:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 8509p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6315
-------------------------------------   ---- 
End-of-path arrival time (ps)           6315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q            macrocell52     1250   1250   5675  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell6   5065   6315   8509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \SD:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 8575p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8749
-------------------------------------   ---- 
End-of-path arrival time (ps)           8749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q          macrocell50   1250   1250   5318  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/main_0  macrocell59   7499   8749   8575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:Net_1\/main_0
Capture Clock  : \SD:Net_1\/clock_0
Path slack     : 8585p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8739
-------------------------------------   ---- 
End-of-path arrival time (ps)           8739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q  macrocell50   1250   1250   5318  RISE       1
\SD:Net_1\/main_0          macrocell53   7489   8739   8585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_1\/clock_0                                         macrocell53         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 8667p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8656
-------------------------------------   ---- 
End-of-path arrival time (ps)           8656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580   8667  RISE       1
\SD:SPI0:BSPIM:state_1\/main_8              macrocell51     5076   8656   8667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 8686p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8637
-------------------------------------   ---- 
End-of-path arrival time (ps)           8637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580   8667  RISE       1
\SD:SPI0:BSPIM:state_2\/main_8              macrocell50     5057   8637   8686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 8686p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8637
-------------------------------------   ---- 
End-of-path arrival time (ps)           8637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580   8667  RISE       1
\SD:SPI0:BSPIM:state_0\/main_8              macrocell52     5057   8637   8686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:Net_22\/main_0
Capture Clock  : \SD:Net_22\/clock_0
Path slack     : 8972p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q  macrocell50   1250   1250   5318  RISE       1
\SD:Net_22\/main_0         macrocell60   7101   8351   8972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_22\/clock_0                                        macrocell60         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \SD:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 9029p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11304
-------------------------------------   ----- 
End-of-path arrival time (ps)           11304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q           macrocell51    1250   1250   5115  RISE       1
\SD:SPI0:BSPIM:tx_status_0\/main_1  macrocell12    3792   5042   9029  RISE       1
\SD:SPI0:BSPIM:tx_status_0\/q       macrocell12    3350   8392   9029  RISE       1
\SD:SPI0:BSPIM:TxStsReg\/status_0   statusicell4   2912  11304   9029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:TxStsReg\/clock                             statusicell4        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MY_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \MY_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 9589p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   20833
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210   6289  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   3975   5185   9589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MY_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \MY_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9593p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   20833
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210   6289  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   3970   5180   9593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 9637p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell6   5360   5360   2221  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell54     2326   7686   9637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SD:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 9637p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell6   5360   5360   2221  RISE       1
\SD:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell57     2326   7686   9637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER_REG:Sync:ctrl_reg\/control_0
Path End       : \MY_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \MY_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9726p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. timer_clock:R#2)   20833
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MY_TIMER_REG:Sync:ctrl_reg\/busclk                         controlcell7        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MY_TIMER_REG:Sync:ctrl_reg\/control_0         controlcell7    2050   2050   6552  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell2   2998   5048   9726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER_REG:Sync:ctrl_reg\/control_0
Path End       : \MY_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \MY_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 9852p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. timer_clock:R#2)   20833
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MY_TIMER_REG:Sync:ctrl_reg\/busclk                         controlcell7        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MY_TIMER_REG:Sync:ctrl_reg\/control_0         controlcell7    2050   2050   6552  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell1   2872   4922   9852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:cnt_enable\/q
Path End       : \SD:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \SD:SPI0:BSPIM:BitCounter\/clock
Path slack     : 9939p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -4060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       16773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6834
-------------------------------------   ---- 
End-of-path arrival time (ps)           6834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:cnt_enable\/q       macrocell59   1250   1250   9939  RISE       1
\SD:SPI0:BSPIM:BitCounter\/enable  count7cell    5584   6834   9939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 10645p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q           macrocell50   1250   1250   5318  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell54   5428   6678  10645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 10663p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q           macrocell51   1250   1250   5115  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell54   5410   6660  10663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 10993p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q           macrocell52   1250   1250   5675  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell54   5080   6330  10993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 11279p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                          synccell        1020   1020   7244  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   5064   6084  11279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 11539p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           5784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   6035  RISE       1
\SD:SPI0:BSPIM:state_2\/main_7      macrocell50   3844   5784  11539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 11539p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           5784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   6035  RISE       1
\SD:SPI0:BSPIM:state_0\/main_7      macrocell52   3844   5784  11539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 11539p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           5784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   6035  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_7     macrocell58   3844   5784  11539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11658p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   6027  RISE       1
\SD:SPI0:BSPIM:state_1\/main_4      macrocell51   3726   5666  11658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 11658p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   6027  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_4    macrocell56   3726   5666  11658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 11668p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   6027  RISE       1
\SD:SPI0:BSPIM:state_2\/main_4      macrocell50   3715   5655  11668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 11668p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   6027  RISE       1
\SD:SPI0:BSPIM:state_0\/main_4      macrocell52   3715   5655  11668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 11668p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   6027  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_4     macrocell58   3715   5655  11668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11684p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   6035  RISE       1
\SD:SPI0:BSPIM:state_1\/main_7      macrocell51   3699   5639  11684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 11684p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   6035  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_7    macrocell56   3699   5639  11684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11827p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   6245  RISE       1
\SD:SPI0:BSPIM:state_1\/main_5      macrocell51   3556   5496  11827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 11827p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   6245  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_5    macrocell56   3556   5496  11827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 11847p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   6245  RISE       1
\SD:SPI0:BSPIM:state_2\/main_5      macrocell50   3536   5476  11847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 11847p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   6245  RISE       1
\SD:SPI0:BSPIM:state_0\/main_5      macrocell52   3536   5476  11847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 11847p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   6245  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_5     macrocell58   3536   5476  11847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11863p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   6241  RISE       1
\SD:SPI0:BSPIM:state_1\/main_3      macrocell51   3520   5460  11863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 11863p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   6241  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_3    macrocell56   3520   5460  11863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 11876p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   6241  RISE       1
\SD:SPI0:BSPIM:state_2\/main_3      macrocell50   3507   5447  11876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 11876p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   6241  RISE       1
\SD:SPI0:BSPIM:state_0\/main_3      macrocell52   3507   5447  11876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 11876p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   6241  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_3     macrocell58   3507   5447  11876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_Decoder_old_id_0/clock_0
Path slack     : 11898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                    macrocell26   1250   1250   7179  RISE       1
AMuxHw_Decoder_old_id_0/main_0  macrocell25   4175   5425  11898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell25         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_2/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 11910p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell26   1250   1250   7179  RISE       1
AMuxHw_Decoder_one_hot_2/main_3  macrocell29   4164   5414  11910  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell29         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 12017p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   6814  RISE       1
\SD:SPI0:BSPIM:state_1\/main_6      macrocell51   3367   5307  12017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 12017p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   6814  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_6    macrocell56   3367   5307  12017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12031p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   6814  RISE       1
\SD:SPI0:BSPIM:state_2\/main_6      macrocell50   3352   5292  12031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 12031p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   6814  RISE       1
\SD:SPI0:BSPIM:state_0\/main_6      macrocell52   3352   5292  12031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12031p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   6814  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_6     macrocell58   3352   5292  12031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SOC:Sync:ctrl_reg\/control_0
Path End       : Net_5205/main_1
Capture Clock  : Net_5205/clock_0
Path slack     : 12063p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SOC:Sync:ctrl_reg\/busclk                              controlcell5        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SOC:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  12063  RISE       1
Net_5205/main_1                    macrocell21    3211   5261  12063  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5205/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_2/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 12081p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell24   1250   1250   7036  RISE       1
AMuxHw_Decoder_one_hot_2/main_1  macrocell29   3992   5242  12081  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell29         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 12186p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell23   1250   1250  12186  RISE       1
AMuxHw_Decoder_one_hot_2/main_0  macrocell29   3887   5137  12186  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell29         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 12276p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q       macrocell51   1250   1250   5115  RISE       1
\SD:SPI0:BSPIM:state_1\/main_1  macrocell51   3798   5048  12276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 12276p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q         macrocell51   1250   1250   5115  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_1  macrocell56   3798   5048  12276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12337p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q       macrocell51   1250   1250   5115  RISE       1
\SD:SPI0:BSPIM:state_2\/main_1  macrocell50   3736   4986  12337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 12337p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q       macrocell51   1250   1250   5115  RISE       1
\SD:SPI0:BSPIM:state_0\/main_1  macrocell52   3736   4986  12337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12337p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q        macrocell51   1250   1250   5115  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_1  macrocell58   3736   4986  12337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_1\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 12337p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                  synccell      1020   1020   7244  RISE       1
\UART_RS485:BUART:rx_state_1\/main_6  macrocell38   3966   4986  12337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_0\/main_10
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 12337p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                   synccell      1020   1020   7244  RISE       1
\UART_RS485:BUART:rx_state_0\/main_10  macrocell39   3966   4986  12337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_status_3\/main_5
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 12337p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                   synccell      1020   1020   7244  RISE       1
\UART_RS485:BUART:rx_status_3\/main_5  macrocell47   3966   4986  12337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 12480p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q       macrocell50   1250   1250   5318  RISE       1
\SD:SPI0:BSPIM:state_1\/main_0  macrocell51   3593   4843  12480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 12480p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q         macrocell50   1250   1250   5318  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_0  macrocell56   3593   4843  12480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12488p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q       macrocell50   1250   1250   5318  RISE       1
\SD:SPI0:BSPIM:state_2\/main_0  macrocell50   3585   4835  12488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 12488p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q       macrocell50   1250   1250   5318  RISE       1
\SD:SPI0:BSPIM:state_0\/main_0  macrocell52   3585   4835  12488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12488p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q        macrocell50   1250   1250   5318  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_0  macrocell58   3585   4835  12488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 12539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell25   1250   1250  12539  RISE       1
AMuxHw_Decoder_one_hot_0/main_2  macrocell27   3534   4784  12539  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell27         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:Net_22\/q
Path End       : \SD:Net_22\/main_3
Capture Clock  : \SD:Net_22\/clock_0
Path slack     : 12567p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_22\/clock_0                                        macrocell60         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
\SD:Net_22\/q       macrocell60   1250   1250  12567  RISE       1
\SD:Net_22\/main_3  macrocell60   3507   4757  12567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_22\/clock_0                                        macrocell60         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_1/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 12684p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell25   1250   1250  12539  RISE       1
AMuxHw_Decoder_one_hot_1/main_2  macrocell28   3389   4639  12684  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell28         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : cy_srff_2/main_0
Capture Clock  : cy_srff_2/clock_0
Path slack     : 12748p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12748  RISE       1
cy_srff_2/main_0                macrocell22   3555   4575  12748  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12836p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q       macrocell52   1250   1250   5675  RISE       1
\SD:SPI0:BSPIM:state_2\/main_2  macrocell50   3237   4487  12836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 12836p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q       macrocell52   1250   1250   5675  RISE       1
\SD:SPI0:BSPIM:state_0\/main_2  macrocell52   3237   4487  12836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12836p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q        macrocell52   1250   1250   5675  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_2  macrocell58   3237   4487  12836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 12857p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q       macrocell52   1250   1250   5675  RISE       1
\SD:SPI0:BSPIM:state_1\/main_2  macrocell51   3217   4467  12857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 12857p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q         macrocell52   1250   1250   5675  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_2  macrocell56   3217   4467  12857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_break_detect\/main_10
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 12920p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                        synccell      1020   1020   7244  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_10  macrocell48   3383   4403  12920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_last\/main_0
Capture Clock  : \UART_RS485:BUART:rx_last\/clock_0
Path slack     : 12920p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out               synccell      1020   1020   7244  RISE       1
\UART_RS485:BUART:rx_last\/main_0  macrocell49   3383   4403  12920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_last\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SOC:Sync:ctrl_reg\/control_0
Path End       : cy_srff_2/main_1
Capture Clock  : cy_srff_2/clock_0
Path slack     : 12939p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SOC:Sync:ctrl_reg\/busclk                              controlcell5        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SOC:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  12063  RISE       1
cy_srff_2/main_1                   macrocell22    2335   4385  12939  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 12968p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell23   1250   1250  12186  RISE       1
AMuxHw_Decoder_one_hot_0/main_0  macrocell27   3106   4356  12968  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell27         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 12982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell23   1250   1250  12186  RISE       1
AMuxHw_Decoder_one_hot_1/main_0  macrocell28   3092   4342  12982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell28         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_Decoder_old_id_1/clock_0
Path slack     : 12986p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                    macrocell24   1250   1250   7036  RISE       1
AMuxHw_Decoder_old_id_1/main_0  macrocell23   3087   4337  12986  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell23         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 12986p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell24   1250   1250   7036  RISE       1
AMuxHw_Decoder_one_hot_0/main_1  macrocell27   3087   4337  12986  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell27         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 12990p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell24   1250   1250   7036  RISE       1
AMuxHw_Decoder_one_hot_1/main_1  macrocell28   3083   4333  12990  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell28         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 12995p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell26   1250   1250   7179  RISE       1
AMuxHw_Decoder_one_hot_0/main_3  macrocell27   3078   4328  12995  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell27         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_1/main_3
Capture Clock  : Net_5190_1/clock_0
Path slack     : 13001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell26         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell26   1250   1250   7179  RISE       1
Net_5190_1/main_3  macrocell24   3073   4323  13001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell24         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_0/main_2
Capture Clock  : Net_5190_0/clock_0
Path slack     : 13001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell26         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell26   1250   1250   7179  RISE       1
Net_5190_0/main_2  macrocell26   3073   4323  13001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell26         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:ld_ident\/q
Path End       : \SD:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 13005p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:ld_ident\/q      macrocell58   1250   1250   5826  RISE       1
\SD:SPI0:BSPIM:state_1\/main_9  macrocell51   3068   4318  13005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:ld_ident\/q
Path End       : \SD:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 13122p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:ld_ident\/q      macrocell58   1250   1250   5826  RISE       1
\SD:SPI0:BSPIM:state_2\/main_9  macrocell50   2952   4202  13122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:ld_ident\/q
Path End       : \SD:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 13122p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:ld_ident\/q      macrocell58   1250   1250   5826  RISE       1
\SD:SPI0:BSPIM:state_0\/main_9  macrocell52   2952   4202  13122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:ld_ident\/q
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 13122p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:ld_ident\/q       macrocell58   1250   1250   5826  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_8  macrocell58   2952   4202  13122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_1/main_2
Capture Clock  : Net_5190_1/clock_0
Path slack     : 13123p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell24         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell24   1250   1250   7036  RISE       1
Net_5190_1/main_2  macrocell24   2950   4200  13123  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell24         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 13134p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell26   1250   1250   7179  RISE       1
AMuxHw_Decoder_one_hot_1/main_3  macrocell28   2940   4190  13134  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell28         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_0
Capture Clock  : cy_srff_1/clock_0
Path slack     : 13297p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell30   1250   1250  13297  RISE       1
cy_srff_1/main_0  macrocell30   2776   4026  13297  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \SD:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 13445p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:mosi_hs_reg\/q       macrocell54   1250   1250  13445  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell54   2628   3878  13445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 13454p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell25   1250   1250  12539  RISE       1
AMuxHw_Decoder_one_hot_2/main_2  macrocell29   2619   3869  13454  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell29         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:cnt_enable\/q
Path End       : \SD:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \SD:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 13531p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:cnt_enable\/q       macrocell59   1250   1250   9939  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/main_3  macrocell59   2542   3792  13531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_1/main_0
Capture Clock  : Net_5190_1/clock_0
Path slack     : 13674p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3650
-------------------------------------   ---- 
End-of-path arrival time (ps)           3650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12748  RISE       1
Net_5190_1/main_0               macrocell24   2630   3650  13674  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell24         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_0/main_0
Capture Clock  : Net_5190_0/clock_0
Path slack     : 13674p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3650
-------------------------------------   ---- 
End-of-path arrival time (ps)           3650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12748  RISE       1
Net_5190_0/main_0               macrocell26   2630   3650  13674  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell26         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \SD:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 13765p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell57   1250   1250  13765  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell54   2308   3558  13765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5205/q
Path End       : Net_5205/main_0
Capture Clock  : Net_5205/clock_0
Path slack     : 13776p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5205/clock_0                                            macrocell21         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_5205/q       macrocell21   1250   1250  13776  RISE       1
Net_5205/main_0  macrocell21   2297   3547  13776  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5205/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:load_cond\/q
Path End       : \SD:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 13780p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:load_cond\/q       macrocell56   1250   1250  13780  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_8  macrocell56   2294   3544  13780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_2/q
Path End       : cy_srff_2/main_2
Capture Clock  : cy_srff_2/clock_0
Path slack     : 13785p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                           macrocell22         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_2/q       macrocell22   1250   1250  13785  RISE       1
cy_srff_2/main_2  macrocell22   2289   3539  13785  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:Net_1\/q
Path End       : \SD:Net_1\/main_3
Capture Clock  : \SD:Net_1\/clock_0
Path slack     : 13847p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_1\/clock_0                                         macrocell53         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
\SD:Net_1\/q       macrocell53   1250   1250  13847  RISE       1
\SD:Net_1\/main_3  macrocell53   2227   3477  13847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_1\/clock_0                                         macrocell53         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_1/clk_en
Capture Clock  : Net_5190_1/clock_0
Path slack     : 15102p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3631
-------------------------------------   ---- 
End-of-path arrival time (ps)           3631
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12748  RISE       1
Net_5190_1/clk_en               macrocell24   2611   3631  15102  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell24         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_0/clk_en
Capture Clock  : Net_5190_0/clock_0
Path slack     : 15102p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3631
-------------------------------------   ---- 
End-of-path arrival time (ps)           3631
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12748  RISE       1
Net_5190_0/clk_en               macrocell26   2611   3631  15102  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell26         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER_REG:Sync:ctrl_reg\/control_0
Path End       : \MY_TIMER:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \MY_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 15793p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. timer_clock:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MY_TIMER_REG:Sync:ctrl_reg\/busclk                         controlcell7        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\MY_TIMER_REG:Sync:ctrl_reg\/control_0   controlcell7   2050   2050   6552  RISE       1
\MY_TIMER:TimerUDB:rstSts:stsreg\/reset  statusicell1   2990   5040  15793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:rstSts:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 37915p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6190
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56310

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18395
-------------------------------------   ----- 
End-of-path arrival time (ps)           18395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q                      macrocell34     1250   1250  37915  RISE       1
\UART_RS485:BUART:counter_load_not\/main_1           macrocell4     11500  12750  37915  RISE       1
\UART_RS485:BUART:counter_load_not\/q                macrocell4      3350  16100  37915  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2296  18395  37915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RS485:BUART:sTX:TxSts\/clock
Path slack     : 40953p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21047
-------------------------------------   ----- 
End-of-path arrival time (ps)           21047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  40953  RISE       1
\UART_RS485:BUART:tx_status_0\/main_3                 macrocell5     10493  14073  40953  RISE       1
\UART_RS485:BUART:tx_status_0\/q                      macrocell5      3350  17423  40953  RISE       1
\UART_RS485:BUART:sTX:TxSts\/status_0                 statusicell2    3624  21047  40953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 41773p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -5360
--------------------------------------------------   ----- 
End-of-path required time (ps)                       57140

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15367
-------------------------------------   ----- 
End-of-path arrival time (ps)           15367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q            macrocell38   1250   1250  41773  RISE       1
\UART_RS485:BUART:rx_counter_load\/main_0  macrocell7    4524   5774  41773  RISE       1
\UART_RS485:BUART:rx_counter_load\/q       macrocell7    3350   9124  41773  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/load   count7cell    6243  15367  41773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 43424p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13066
-------------------------------------   ----- 
End-of-path arrival time (ps)           13066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q                macrocell34     1250   1250  37915  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell3  11816  13066  43424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:tx_state_0\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 44369p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14621
-------------------------------------   ----- 
End-of-path arrival time (ps)           14621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  40953  RISE       1
\UART_RS485:BUART:tx_state_0\/main_3                  macrocell34    11041  14621  44369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:txn\/main_2
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 45909p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13081
-------------------------------------   ----- 
End-of-path arrival time (ps)           13081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q  macrocell34   1250   1250  37915  RISE       1
\UART_RS485:BUART:txn\/main_2    macrocell32  11831  13081  45909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 46663p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9827
-------------------------------------   ---- 
End-of-path arrival time (ps)           9827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q          macrocell43     1250   1250  43522  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   8577   9827  46663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 46884p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9606
-------------------------------------   ---- 
End-of-path arrival time (ps)           9606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q                macrocell33     1250   1250  39992  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell3   8356   9606  46884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 46946p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12044
-------------------------------------   ----- 
End-of-path arrival time (ps)           12044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell35   1250   1250  43541  RISE       1
\UART_RS485:BUART:tx_state_0\/main_4  macrocell34  10794  12044  46946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 47178p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11812
-------------------------------------   ----- 
End-of-path arrival time (ps)           11812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell34   1250   1250  37915  RISE       1
\UART_RS485:BUART:tx_state_2\/main_1  macrocell35  10562  11812  47178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 47178p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11812
-------------------------------------   ----- 
End-of-path arrival time (ps)           11812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q      macrocell34   1250   1250  37915  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_1  macrocell37  10562  11812  47178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_break_detect\/main_8
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 48279p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10711
-------------------------------------   ----- 
End-of-path arrival time (ps)           10711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  43199  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_8    macrocell48   8771  10711  48279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_break_detect\/main_5
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 48287p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10703
-------------------------------------   ----- 
End-of-path arrival time (ps)           10703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  43179  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_5    macrocell48   8763  10703  48287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 48513p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13487
-------------------------------------   ----- 
End-of-path arrival time (ps)           13487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  48513  RISE       1
\UART_RS485:BUART:rx_status_4\/main_1                 macrocell8      2904   6484  48513  RISE       1
\UART_RS485:BUART:rx_status_4\/q                      macrocell8      3350   9834  48513  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_4                 statusicell3    3653  13487  48513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 48599p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10391
-------------------------------------   ----- 
End-of-path arrival time (ps)           10391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q   macrocell43   1250   1250  43522  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_2  macrocell40   9141  10391  48599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 48599p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10391
-------------------------------------   ----- 
End-of-path arrival time (ps)           10391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  43522  RISE       1
\UART_RS485:BUART:rx_state_3\/main_2   macrocell41   9141  10391  48599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_2
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 48599p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10391
-------------------------------------   ----- 
End-of-path arrival time (ps)           10391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  43522  RISE       1
\UART_RS485:BUART:rx_status_1\/main_2  macrocell45   9141  10391  48599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 48605p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10385
-------------------------------------   ----- 
End-of-path arrival time (ps)           10385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  43522  RISE       1
\UART_RS485:BUART:rx_state_2\/main_2   macrocell42   9135  10385  48605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_2
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 48605p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10385
-------------------------------------   ----- 
End-of-path arrival time (ps)           10385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q      macrocell43   1250   1250  43522  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_2  macrocell48   9135  10385  48605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 48608p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10382
-------------------------------------   ----- 
End-of-path arrival time (ps)           10382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell37   1250   1250  48608  RISE       1
\UART_RS485:BUART:tx_state_0\/main_5  macrocell34   9132  10382  48608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 48766p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10224
-------------------------------------   ----- 
End-of-path arrival time (ps)           10224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell33   1250   1250  39992  RISE       1
\UART_RS485:BUART:tx_state_0\/main_0  macrocell34   8974  10224  48766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_0\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 48900p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10090
-------------------------------------   ----- 
End-of-path arrival time (ps)           10090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  44926  RISE       1
\UART_RS485:BUART:tx_state_0\/main_2               macrocell34     9900  10090  48900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 49235p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9755
-------------------------------------   ---- 
End-of-path arrival time (ps)           9755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell33   1250   1250  39992  RISE       1
\UART_RS485:BUART:tx_state_2\/main_0  macrocell35   8505   9755  49235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 49235p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9755
-------------------------------------   ---- 
End-of-path arrival time (ps)           9755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q      macrocell33   1250   1250  39992  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_0  macrocell37   8505   9755  49235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 49252p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7238
-------------------------------------   ---- 
End-of-path arrival time (ps)           7238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q                macrocell38     1250   1250  41773  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   5988   7238  49252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:txn\/main_1
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 49254p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9736
-------------------------------------   ---- 
End-of-path arrival time (ps)           9736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q  macrocell33   1250   1250  39992  RISE       1
\UART_RS485:BUART:txn\/main_1    macrocell32   8486   9736  49254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : Net_6020/main_2
Capture Clock  : Net_6020/clock_0
Path slack     : 49286p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9704
-------------------------------------   ---- 
End-of-path arrival time (ps)           9704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q  macrocell35   1250   1250  43541  RISE       1
Net_6020/main_2                  macrocell36   8454   9704  49286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 49695p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  43199  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_8       macrocell40   7355   9295  49695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_state_3\/main_8
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 49695p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  43199  RISE       1
\UART_RS485:BUART:rx_state_3\/main_8         macrocell41   7355   9295  49695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_status_1\/main_8
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 49695p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  43199  RISE       1
\UART_RS485:BUART:rx_status_1\/main_8        macrocell45   7355   9295  49695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 49711p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9279
-------------------------------------   ---- 
End-of-path arrival time (ps)           9279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  43179  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_5       macrocell40   7339   9279  49711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_state_3\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 49711p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9279
-------------------------------------   ---- 
End-of-path arrival time (ps)           9279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  43179  RISE       1
\UART_RS485:BUART:rx_state_3\/main_5         macrocell41   7339   9279  49711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_status_1\/main_5
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 49711p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9279
-------------------------------------   ---- 
End-of-path arrival time (ps)           9279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  43179  RISE       1
\UART_RS485:BUART:rx_status_1\/main_5        macrocell45   7339   9279  49711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_break_detect\/main_7
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 49715p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9275
-------------------------------------   ---- 
End-of-path arrival time (ps)           9275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  44061  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_7    macrocell48   7335   9275  49715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_break_detect\/main_6
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 49767p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9223
-------------------------------------   ---- 
End-of-path arrival time (ps)           9223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  44114  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_6    macrocell48   7283   9223  49767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 49966p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9024
-------------------------------------   ---- 
End-of-path arrival time (ps)           9024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  44061  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_7       macrocell40   7084   9024  49966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_state_3\/main_7
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 49966p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9024
-------------------------------------   ---- 
End-of-path arrival time (ps)           9024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  44061  RISE       1
\UART_RS485:BUART:rx_state_3\/main_7         macrocell41   7084   9024  49966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_status_1\/main_7
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 49966p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9024
-------------------------------------   ---- 
End-of-path arrival time (ps)           9024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  44061  RISE       1
\UART_RS485:BUART:rx_status_1\/main_7        macrocell45   7084   9024  49966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 50011p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8979
-------------------------------------   ---- 
End-of-path arrival time (ps)           8979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  44114  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_6       macrocell40   7039   8979  50011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_state_3\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 50011p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8979
-------------------------------------   ---- 
End-of-path arrival time (ps)           8979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  44114  RISE       1
\UART_RS485:BUART:rx_state_3\/main_6         macrocell41   7039   8979  50011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_status_1\/main_6
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 50011p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8979
-------------------------------------   ---- 
End-of-path arrival time (ps)           8979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  44114  RISE       1
\UART_RS485:BUART:rx_status_1\/main_6        macrocell45   7039   8979  50011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 50022p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8968
-------------------------------------   ---- 
End-of-path arrival time (ps)           8968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell35   1250   1250  43541  RISE       1
\UART_RS485:BUART:tx_state_1\/main_3  macrocell33   7718   8968  50022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 50095p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8895
-------------------------------------   ---- 
End-of-path arrival time (ps)           8895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell34   1250   1250  37915  RISE       1
\UART_RS485:BUART:tx_state_1\/main_1  macrocell33   7645   8895  50095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 50233p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8757
-------------------------------------   ---- 
End-of-path arrival time (ps)           8757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell37   1250   1250  48608  RISE       1
\UART_RS485:BUART:tx_state_1\/main_5  macrocell33   7507   8757  50233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 50490p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell38   1250   1250  41773  RISE       1
\UART_RS485:BUART:rx_state_2\/main_0  macrocell42   7250   8500  50490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_0
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 50490p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q            macrocell38   1250   1250  41773  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_0  macrocell48   7250   8500  50490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 50533p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8457
-------------------------------------   ---- 
End-of-path arrival time (ps)           8457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  43199  RISE       1
\UART_RS485:BUART:rx_state_0\/main_8         macrocell39   6517   8457  50533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_state_0\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 50556p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8434
-------------------------------------   ---- 
End-of-path arrival time (ps)           8434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  43179  RISE       1
\UART_RS485:BUART:rx_state_0\/main_5         macrocell39   6494   8434  50556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_1\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 50562p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8428
-------------------------------------   ---- 
End-of-path arrival time (ps)           8428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  44926  RISE       1
\UART_RS485:BUART:tx_state_1\/main_2               macrocell33     8238   8428  50562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_state_0\/main_7
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 50815p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8175
-------------------------------------   ---- 
End-of-path arrival time (ps)           8175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  44061  RISE       1
\UART_RS485:BUART:rx_state_0\/main_7         macrocell39   6235   8175  50815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_state_0\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 50865p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8125
-------------------------------------   ---- 
End-of-path arrival time (ps)           8125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  44114  RISE       1
\UART_RS485:BUART:rx_state_0\/main_6         macrocell39   6185   8125  50865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 50868p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8122
-------------------------------------   ---- 
End-of-path arrival time (ps)           8122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  43522  RISE       1
\UART_RS485:BUART:rx_state_1\/main_2   macrocell38   6872   8122  50868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 50868p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8122
-------------------------------------   ---- 
End-of-path arrival time (ps)           8122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  43522  RISE       1
\UART_RS485:BUART:rx_state_0\/main_2   macrocell39   6872   8122  50868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_2
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 50868p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8122
-------------------------------------   ---- 
End-of-path arrival time (ps)           8122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  43522  RISE       1
\UART_RS485:BUART:rx_status_3\/main_2  macrocell47   6872   8122  50868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : Net_6020/main_1
Capture Clock  : Net_6020/clock_0
Path slack     : 50996p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7994
-------------------------------------   ---- 
End-of-path arrival time (ps)           7994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q  macrocell34   1250   1250  37915  RISE       1
Net_6020/main_1                  macrocell36   6744   7994  50996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:tx_state_1\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 51060p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7930
-------------------------------------   ---- 
End-of-path arrival time (ps)           7930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  51060  RISE       1
\UART_RS485:BUART:tx_state_1\/main_4               macrocell33     7740   7930  51060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : Net_6020/main_0
Capture Clock  : Net_6020/clock_0
Path slack     : 51088p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q  macrocell33   1250   1250  39992  RISE       1
Net_6020/main_0                  macrocell36   6652   7902  51088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 51190p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q         macrocell38   1250   1250  41773  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_0  macrocell40   6550   7800  51190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 51190p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell38   1250   1250  41773  RISE       1
\UART_RS485:BUART:rx_state_3\/main_0  macrocell41   6550   7800  51190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 51190p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q               macrocell38   1250   1250  41773  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_0  macrocell44   6550   7800  51190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell44         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_0
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 51190p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q        macrocell38   1250   1250  41773  RISE       1
\UART_RS485:BUART:rx_status_1\/main_0  macrocell45   6550   7800  51190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 51306p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  44926  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell3   4994   5184  51306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 51556p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q                macrocell39     1250   1250  43510  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   3684   4934  51556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_9
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 51774p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7216
-------------------------------------   ---- 
End-of-path arrival time (ps)           7216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q   macrocell48   1250   1250  48462  RISE       1
\UART_RS485:BUART:rx_status_1\/main_9  macrocell45   5966   7216  51774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 51919p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell41   1250   1250  42902  RISE       1
\UART_RS485:BUART:rx_state_2\/main_3  macrocell42   5821   7071  51919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_3
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 51919p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q            macrocell41   1250   1250  42902  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_3  macrocell48   5821   7071  51919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 52007p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6983
-------------------------------------   ---- 
End-of-path arrival time (ps)           6983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell33   1250   1250  39992  RISE       1
\UART_RS485:BUART:tx_state_1\/main_0  macrocell33   5733   6983  52007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_RS485:BUART:txn\/main_3
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 52304p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/so_comb  datapathcell3   4370   4370  52304  RISE       1
\UART_RS485:BUART:txn\/main_3                macrocell32     2316   6686  52304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 52668p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6322
-------------------------------------   ---- 
End-of-path arrival time (ps)           6322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell38   1250   1250  41773  RISE       1
\UART_RS485:BUART:rx_state_1\/main_0  macrocell38   5072   6322  52668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 52668p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6322
-------------------------------------   ---- 
End-of-path arrival time (ps)           6322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell38   1250   1250  41773  RISE       1
\UART_RS485:BUART:rx_state_0\/main_0  macrocell39   5072   6322  52668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_0
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 52668p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6322
-------------------------------------   ---- 
End-of-path arrival time (ps)           6322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q        macrocell38   1250   1250  41773  RISE       1
\UART_RS485:BUART:rx_status_3\/main_0  macrocell47   5072   6322  52668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 52683p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6307
-------------------------------------   ---- 
End-of-path arrival time (ps)           6307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q  macrocell48   1250   1250  48462  RISE       1
\UART_RS485:BUART:rx_state_1\/main_5  macrocell38   5057   6307  52683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_9
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 52683p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6307
-------------------------------------   ---- 
End-of-path arrival time (ps)           6307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q  macrocell48   1250   1250  48462  RISE       1
\UART_RS485:BUART:rx_state_0\/main_9  macrocell39   5057   6307  52683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53173p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q         macrocell42   1250   1250  42628  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_4  macrocell40   4567   5817  53173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 53173p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell42   1250   1250  42628  RISE       1
\UART_RS485:BUART:rx_state_3\/main_4  macrocell41   4567   5817  53173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 53173p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q               macrocell42   1250   1250  42628  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_3  macrocell44   4567   5817  53173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell44         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_4
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 53173p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q        macrocell42   1250   1250  42628  RISE       1
\UART_RS485:BUART:rx_status_1\/main_4  macrocell45   4567   5817  53173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_9
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 53567p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q       macrocell48   1250   1250  48462  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_9  macrocell48   4173   5423  53567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_2\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 53803p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  44926  RISE       1
\UART_RS485:BUART:tx_state_2\/main_2               macrocell35     4997   5187  53803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 53803p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  44926  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_2                macrocell37     4997   5187  53803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 54032p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4958
-------------------------------------   ---- 
End-of-path arrival time (ps)           4958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell37   1250   1250  48608  RISE       1
\UART_RS485:BUART:tx_state_2\/main_5  macrocell35   3708   4958  54032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:txn\/main_6
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 54034p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q  macrocell37   1250   1250  48608  RISE       1
\UART_RS485:BUART:txn\/main_6   macrocell32   3706   4956  54034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 54035p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell39   1250   1250  43510  RISE       1
\UART_RS485:BUART:rx_state_2\/main_1  macrocell42   3705   4955  54035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_1
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 54035p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q            macrocell39   1250   1250  43510  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_1  macrocell48   3705   4955  54035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 54054p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q         macrocell39   1250   1250  43510  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_1  macrocell40   3686   4936  54054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 54054p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell39   1250   1250  43510  RISE       1
\UART_RS485:BUART:rx_state_3\/main_1  macrocell41   3686   4936  54054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 54054p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q               macrocell39   1250   1250  43510  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_1  macrocell44   3686   4936  54054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell44         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_1
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 54054p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q        macrocell39   1250   1250  43510  RISE       1
\UART_RS485:BUART:rx_status_1\/main_1  macrocell45   3686   4936  54054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 54087p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell42   1250   1250  42628  RISE       1
\UART_RS485:BUART:rx_state_1\/main_4  macrocell38   3653   4903  54087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 54087p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell42   1250   1250  42628  RISE       1
\UART_RS485:BUART:rx_state_0\/main_4  macrocell39   3653   4903  54087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_4
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 54087p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q        macrocell42   1250   1250  42628  RISE       1
\UART_RS485:BUART:rx_status_3\/main_4  macrocell47   3653   4903  54087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 54127p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell34   1250   1250  37915  RISE       1
\UART_RS485:BUART:tx_state_0\/main_1  macrocell34   3613   4863  54127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 54335p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell41   1250   1250  42902  RISE       1
\UART_RS485:BUART:rx_state_1\/main_3  macrocell38   3405   4655  54335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 54335p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell41   1250   1250  42902  RISE       1
\UART_RS485:BUART:rx_state_0\/main_3  macrocell39   3405   4655  54335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 54335p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q        macrocell41   1250   1250  42902  RISE       1
\UART_RS485:BUART:rx_status_3\/main_3  macrocell47   3405   4655  54335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:txn\/main_4
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 54606p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q  macrocell35   1250   1250  43541  RISE       1
\UART_RS485:BUART:txn\/main_4    macrocell32   3134   4384  54606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 54634p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell35   1250   1250  43541  RISE       1
\UART_RS485:BUART:tx_state_2\/main_3  macrocell35   3106   4356  54634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 54634p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q      macrocell35   1250   1250  43541  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_3  macrocell37   3106   4356  54634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 54704p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  54704  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_2   macrocell43   2346   4286  54704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:txn\/main_5
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 54723p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  51060  RISE       1
\UART_RS485:BUART:txn\/main_5                      macrocell32     4077   4267  54723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:tx_state_2\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 54731p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  51060  RISE       1
\UART_RS485:BUART:tx_state_2\/main_4               macrocell35     4069   4259  54731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 54736p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  54736  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_1   macrocell43   2314   4254  54736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 54738p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  54738  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_0   macrocell43   2312   4252  54738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_status_1\/q
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_1
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 54919p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7081
-------------------------------------   ---- 
End-of-path arrival time (ps)           7081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_status_1\/q       macrocell45    1250   1250  54919  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_1  statusicell3   5831   7081  54919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 54975p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell39   1250   1250  43510  RISE       1
\UART_RS485:BUART:rx_state_1\/main_1  macrocell38   2765   4015  54975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 54975p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell39   1250   1250  43510  RISE       1
\UART_RS485:BUART:rx_state_0\/main_1  macrocell39   2765   4015  54975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_1
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 54975p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q        macrocell39   1250   1250  43510  RISE       1
\UART_RS485:BUART:rx_status_3\/main_1  macrocell47   2765   4015  54975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 55145p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell42   1250   1250  42628  RISE       1
\UART_RS485:BUART:rx_state_2\/main_4  macrocell42   2595   3845  55145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_4
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 55145p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q            macrocell42   1250   1250  42628  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_4  macrocell48   2595   3845  55145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:txn\/q
Path End       : \UART_RS485:BUART:txn\/main_0
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 55147p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:txn\/q       macrocell32   1250   1250  55147  RISE       1
\UART_RS485:BUART:txn\/main_0  macrocell32   2593   3843  55147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 55435p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q         macrocell41   1250   1250  42902  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_3  macrocell40   2305   3555  55435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 55435p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell41   1250   1250  42902  RISE       1
\UART_RS485:BUART:rx_state_3\/main_3  macrocell41   2305   3555  55435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 55435p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q               macrocell41   1250   1250  42902  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_2  macrocell44   2305   3555  55435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell44         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_3
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 55435p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q        macrocell41   1250   1250  42902  RISE       1
\UART_RS485:BUART:rx_status_1\/main_3  macrocell45   2305   3555  55435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_load_fifo\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 55495p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       59370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_load_fifo\/q            macrocell40     1250   1250  50341  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   2625   3875  55495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_status_3\/q
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 58438p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_status_3\/q       macrocell47    1250   1250  58438  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_3  statusicell3   2312   3562  58438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_VT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_VT:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_VT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67871p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLOCK_VT:R#1 vs. CLOCK_VT:R#2)   83333
- Setup time                                     -4230
----------------------------------------------   ----- 
End-of-path required time (ps)                   79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11232
-------------------------------------   ----- 
End-of-path arrival time (ps)           11232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2602   6102  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11232  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11232  67871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell9       0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PUMP:PWMUDB:runmode_enable\/q
Path End       : \PWM_PUMP:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_PUMP:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 68191p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLOCK_VT:R#1 vs. CLOCK_VT:R#2)   83333
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9083
-------------------------------------   ---- 
End-of-path arrival time (ps)           9083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_PUMP:PWMUDB:runmode_enable\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_PUMP:PWMUDB:runmode_enable\/q        macrocell61     1250   1250  68191  RISE       1
\PWM_PUMP:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell7   7833   9083  68191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_PUMP:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_VT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_VT:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_VT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 71170p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLOCK_VT:R#1 vs. CLOCK_VT:R#2)   83333
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2603   6103  71170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell9       0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_VT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_VT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_VT:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 71171p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLOCK_VT:R#1 vs. CLOCK_VT:R#2)   83333
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  67871  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2602   6102  71171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_VT:PWMUDB:runmode_enable\/q
Path End       : \PWM_VT:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_VT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 71891p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLOCK_VT:R#1 vs. CLOCK_VT:R#2)   83333
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:runmode_enable\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_VT:PWMUDB:runmode_enable\/q         macrocell63     1250   1250  68998  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   4133   5383  71891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell9       0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_VT:PWMUDB:runmode_enable\/q
Path End       : \PWM_VT:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_VT:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 72298p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLOCK_VT:R#1 vs. CLOCK_VT:R#2)   83333
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:runmode_enable\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_VT:PWMUDB:runmode_enable\/q         macrocell63     1250   1250  68998  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   3725   4975  72298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PUMP:PWMUDB:runmode_enable\/q
Path End       : Net_14627/main_0
Capture Clock  : Net_14627/clock_0
Path slack     : 72403p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLOCK_VT:R#1 vs. CLOCK_VT:R#2)   83333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7420
-------------------------------------   ---- 
End-of-path arrival time (ps)           7420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_PUMP:PWMUDB:runmode_enable\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_PUMP:PWMUDB:runmode_enable\/q  macrocell61   1250   1250  68191  RISE       1
Net_14627/main_0                    macrocell62   6170   7420  72403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_14627/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PUMP:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PUMP:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_PUMP:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72701p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLOCK_VT:R#1 vs. CLOCK_VT:R#2)   83333
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_PUMP:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell7       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_PUMP:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell7   2290   2290  72701  RISE       1
\PWM_PUMP:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell7   2282   4572  72701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_PUMP:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_VT:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_10359/main_1
Capture Clock  : Net_10359/clock_0
Path slack     : 73641p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLOCK_VT:R#1 vs. CLOCK_VT:R#2)   83333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6182
-------------------------------------   ---- 
End-of-path arrival time (ps)           6182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell8   1600   1600  73641  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell9      0   1600  73641  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell9   2270   3870  73641  RISE       1
Net_10359/main_1                        macrocell65     2312   6182  73641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_10359/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PUMP:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_14627/main_2
Capture Clock  : Net_14627/clock_0
Path slack     : 73659p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLOCK_VT:R#1 vs. CLOCK_VT:R#2)   83333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_PUMP:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_PUMP:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  73659  RISE       1
Net_14627/main_2                         macrocell62     3654   6164  73659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_14627/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_VT:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_10358/main_1
Capture Clock  : Net_10358/clock_0
Path slack     : 73781p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLOCK_VT:R#1 vs. CLOCK_VT:R#2)   83333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_VT:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  73781  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  73781  RISE       1
\PWM_VT:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  73781  RISE       1
Net_10358/main_1                        macrocell64     2292   6042  73781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_10358/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PUMP:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_14627/main_1
Capture Clock  : Net_14627/clock_0
Path slack     : 73872p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLOCK_VT:R#1 vs. CLOCK_VT:R#2)   83333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_PUMP:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_PUMP:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell7   2300   2300  73872  RISE       1
Net_14627/main_1                         macrocell62     3652   5952  73872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_14627/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_VT:PWMUDB:runmode_enable\/q
Path End       : Net_10359/main_0
Capture Clock  : Net_10359/clock_0
Path slack     : 73890p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLOCK_VT:R#1 vs. CLOCK_VT:R#2)   83333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:runmode_enable\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_VT:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  68998  RISE       1
Net_10359/main_0                  macrocell65   4683   5933  73890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_10359/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_VT:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_VT:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_VT:PWMUDB:runmode_enable\/clock_0
Path slack     : 74200p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLOCK_VT:R#1 vs. CLOCK_VT:R#2)   83333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:genblk1:ctrlreg\/clock                      controlcell8        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_VT:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   1210   1210  74200  RISE       1
\PWM_VT:PWMUDB:runmode_enable\/main_0      macrocell63    4413   5623  74200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:runmode_enable\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_VT:PWMUDB:runmode_enable\/q
Path End       : Net_10358/main_0
Capture Clock  : Net_10358/clock_0
Path slack     : 74866p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLOCK_VT:R#1 vs. CLOCK_VT:R#2)   83333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_VT:PWMUDB:runmode_enable\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_VT:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  68998  RISE       1
Net_10358/main_0                  macrocell64   3707   4957  74866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_10358/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PUMP:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_PUMP:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_PUMP:PWMUDB:runmode_enable\/clock_0
Path slack     : 76300p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLOCK_VT:R#1 vs. CLOCK_VT:R#2)   83333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_PUMP:PWMUDB:genblk1:ctrlreg\/clock                    controlcell6        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_PUMP:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  76300  RISE       1
\PWM_PUMP:PWMUDB:runmode_enable\/main_0      macrocell61    2314   3524  76300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_PUMP:PWMUDB:runmode_enable\/clock_0                   macrocell61         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

