/// Auto-generated register definitions for FDCAN1
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32g0::fdcan1 {

// ============================================================================
// FDCAN1 - FD controller area network
// Base Address: 0x40006400
// ============================================================================

/// FDCAN1 Register Structure
struct FDCAN1_Registers {

    /// FDCAN core release register
    /// Offset: 0x0000
    /// Reset value: 0x32141218
    volatile uint32_t FDCAN_CREL;

    /// FDCAN endian register
    /// Offset: 0x0004
    /// Reset value: 0x87654321
    volatile uint32_t FDCAN_ENDN;
    uint8_t RESERVED_0008[4]; ///< Reserved

    /// FDCAN data bit timing and prescaler register
    /// Offset: 0x000C
    /// Reset value: 0x00000A33
    volatile uint32_t FDCAN_DBTP;

    /// FDCAN test register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_TEST;

    /// FDCAN RAM watchdog register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_RWD;

    /// FDCAN CC control register
    /// Offset: 0x0018
    /// Reset value: 0x00000001
    volatile uint32_t FDCAN_CCCR;

    /// FDCAN nominal bit timing and prescaler register
    /// Offset: 0x001C
    /// Reset value: 0x06000A03
    volatile uint32_t FDCAN_NBTP;

    /// FDCAN timestamp counter configuration register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_TSCC;

    /// FDCAN timestamp counter value register
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_TSCV;

    /// FDCAN timeout counter configuration register
    /// Offset: 0x0028
    /// Reset value: 0xFFFF0000
    volatile uint32_t FDCAN_TOCC;

    /// FDCAN timeout counter value register
    /// Offset: 0x002C
    /// Reset value: 0x0000FFFF
    volatile uint32_t FDCAN_TOCV;
    uint8_t RESERVED_0030[16]; ///< Reserved

    /// FDCAN error counter register
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_ECR;

    /// FDCAN protocol status register
    /// Offset: 0x0044
    /// Reset value: 0x00000707
    volatile uint32_t FDCAN_PSR;

    /// FDCAN transmitter delay compensation register
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_TDCR;
    uint8_t RESERVED_004C[4]; ///< Reserved

    /// FDCAN interrupt register
    /// Offset: 0x0050
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_IR;

    /// FDCAN interrupt enable register
    /// Offset: 0x0054
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_IE;

    /// FDCAN interrupt line select register
    /// Offset: 0x0058
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_ILS;

    /// FDCAN interrupt line enable register
    /// Offset: 0x005C
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_ILE;
    uint8_t RESERVED_0060[32]; ///< Reserved

    /// FDCAN global filter configuration register
    /// Offset: 0x0080
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_RXGFC;

    /// FDCAN extended ID and mask register
    /// Offset: 0x0084
    /// Reset value: 0x1FFFFFFF
    volatile uint32_t FDCAN_XIDAM;

    /// FDCAN high-priority message status register
    /// Offset: 0x0088
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_HPMS;
    uint8_t RESERVED_008C[4]; ///< Reserved

    /// FDCAN Rx FIFO 0 status register
    /// Offset: 0x0090
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_RXF0S;

    /// CAN Rx FIFO 0 acknowledge register
    /// Offset: 0x0094
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_RXF0A;

    /// FDCAN Rx FIFO 1 status register
    /// Offset: 0x0098
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_RXF1S;

    /// FDCAN Rx FIFO 1 acknowledge register
    /// Offset: 0x009C
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_RXF1A;
    uint8_t RESERVED_00A0[32]; ///< Reserved

    /// FDCAN Tx buffer configuration register
    /// Offset: 0x00C0
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_TXBC;

    /// FDCAN Tx FIFO/queue status register
    /// Offset: 0x00C4
    /// Reset value: 0x00000003
    volatile uint32_t FDCAN_TXFQS;

    /// FDCAN Tx buffer request pending register
    /// Offset: 0x00C8
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_TXBRP;

    /// FDCAN Tx buffer add request register
    /// Offset: 0x00CC
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_TXBAR;

    /// FDCAN Tx buffer cancellation request register
    /// Offset: 0x00D0
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_TXBCR;

    /// FDCAN Tx buffer transmission occurred register
    /// Offset: 0x00D4
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_TXBTO;

    /// FDCAN Tx buffer cancellation finished register
    /// Offset: 0x00D8
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_TXBCF;

    /// FDCAN Tx buffer transmission interrupt enable register
    /// Offset: 0x00DC
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_TXBTIE;

    /// FDCAN Tx buffer cancellation finished interrupt enable register
    /// Offset: 0x00E0
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_TXBCIE;

    /// FDCAN Tx event FIFO status register
    /// Offset: 0x00E4
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_TXEFS;

    /// FDCAN Tx event FIFO acknowledge register
    /// Offset: 0x00E8
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_TXEFA;
    uint8_t RESERVED_00EC[20]; ///< Reserved

    /// FDCAN CFG clock divider register
    /// Offset: 0x0100
    /// Reset value: 0x00000000
    volatile uint32_t FDCAN_CKDIV;
};

static_assert(sizeof(FDCAN1_Registers) >= 260, "FDCAN1_Registers size mismatch");

/// FDCAN1 peripheral instance
inline FDCAN1_Registers* FDCAN1() {
    return reinterpret_cast<FDCAN1_Registers*>(0x40006400);
}

}  // namespace alloy::hal::st::stm32g0::fdcan1
