Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan  4 16:19:22 2025
| Host         : DESKTOP-0S0F0DE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.977        0.000                      0                  146        0.166        0.000                      0                  146        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.977        0.000                      0                  146        0.166        0.000                      0                  146        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 clk_gen/u2/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/u5/Q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.118ns (23.191%)  route 3.703ns (76.809%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.644     5.247    clk_gen/u2/CLK
    SLICE_X8Y89          FDRE                                         r  clk_gen/u2/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.765 f  clk_gen/u2/Q_reg[1]/Q
                         net (fo=4, routed)           1.249     7.014    clk_gen/u2/Q_reg_n_0_[1]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.148     7.162 r  clk_gen/u2/Q[3]_i_3__0/O
                         net (fo=2, routed)           1.119     8.281    clk_gen/u2/fin__4
    SLICE_X6Y89          LUT4 (Prop_lut4_I0_O)        0.328     8.609 r  clk_gen/u2/Q[3]_i_1__1/O
                         net (fo=7, routed)           0.754     9.363    clk_gen/u4/Q_reg[0]_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I0_O)        0.124     9.487 r  clk_gen/u4/Q[3]_i_1/O
                         net (fo=4, routed)           0.580    10.067    clk_gen/u5/Q_reg[0]_1[0]
    SLICE_X3Y89          FDRE                                         r  clk_gen/u5/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.603    15.026    clk_gen/u5/CLK
    SLICE_X3Y89          FDRE                                         r  clk_gen/u5/Q_reg[1]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y89          FDRE (Setup_fdre_C_CE)      -0.205    15.044    clk_gen/u5/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 clk_gen/u2/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/u5/Q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.118ns (23.191%)  route 3.703ns (76.809%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.644     5.247    clk_gen/u2/CLK
    SLICE_X8Y89          FDRE                                         r  clk_gen/u2/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.765 f  clk_gen/u2/Q_reg[1]/Q
                         net (fo=4, routed)           1.249     7.014    clk_gen/u2/Q_reg_n_0_[1]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.148     7.162 r  clk_gen/u2/Q[3]_i_3__0/O
                         net (fo=2, routed)           1.119     8.281    clk_gen/u2/fin__4
    SLICE_X6Y89          LUT4 (Prop_lut4_I0_O)        0.328     8.609 r  clk_gen/u2/Q[3]_i_1__1/O
                         net (fo=7, routed)           0.754     9.363    clk_gen/u4/Q_reg[0]_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I0_O)        0.124     9.487 r  clk_gen/u4/Q[3]_i_1/O
                         net (fo=4, routed)           0.580    10.067    clk_gen/u5/Q_reg[0]_1[0]
    SLICE_X3Y89          FDRE                                         r  clk_gen/u5/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.603    15.026    clk_gen/u5/CLK
    SLICE_X3Y89          FDRE                                         r  clk_gen/u5/Q_reg[2]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y89          FDRE (Setup_fdre_C_CE)      -0.205    15.044    clk_gen/u5/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 clk_gen/u2/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/u5/Q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.118ns (23.191%)  route 3.703ns (76.809%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.644     5.247    clk_gen/u2/CLK
    SLICE_X8Y89          FDRE                                         r  clk_gen/u2/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.765 f  clk_gen/u2/Q_reg[1]/Q
                         net (fo=4, routed)           1.249     7.014    clk_gen/u2/Q_reg_n_0_[1]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.148     7.162 r  clk_gen/u2/Q[3]_i_3__0/O
                         net (fo=2, routed)           1.119     8.281    clk_gen/u2/fin__4
    SLICE_X6Y89          LUT4 (Prop_lut4_I0_O)        0.328     8.609 r  clk_gen/u2/Q[3]_i_1__1/O
                         net (fo=7, routed)           0.754     9.363    clk_gen/u4/Q_reg[0]_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I0_O)        0.124     9.487 r  clk_gen/u4/Q[3]_i_1/O
                         net (fo=4, routed)           0.580    10.067    clk_gen/u5/Q_reg[0]_1[0]
    SLICE_X3Y89          FDRE                                         r  clk_gen/u5/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.603    15.026    clk_gen/u5/CLK
    SLICE_X3Y89          FDRE                                         r  clk_gen/u5/Q_reg[3]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y89          FDRE (Setup_fdre_C_CE)      -0.205    15.044    clk_gen/u5/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 clk_gen/u2/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/u5/Q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.118ns (23.530%)  route 3.633ns (76.470%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.644     5.247    clk_gen/u2/CLK
    SLICE_X8Y89          FDRE                                         r  clk_gen/u2/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.765 f  clk_gen/u2/Q_reg[1]/Q
                         net (fo=4, routed)           1.249     7.014    clk_gen/u2/Q_reg_n_0_[1]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.148     7.162 r  clk_gen/u2/Q[3]_i_3__0/O
                         net (fo=2, routed)           1.119     8.281    clk_gen/u2/fin__4
    SLICE_X6Y89          LUT4 (Prop_lut4_I0_O)        0.328     8.609 r  clk_gen/u2/Q[3]_i_1__1/O
                         net (fo=7, routed)           0.754     9.363    clk_gen/u4/Q_reg[0]_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I0_O)        0.124     9.487 r  clk_gen/u4/Q[3]_i_1/O
                         net (fo=4, routed)           0.511     9.998    clk_gen/u5/Q_reg[0]_1[0]
    SLICE_X3Y88          FDRE                                         r  clk_gen/u5/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.602    15.025    clk_gen/u5/CLK
    SLICE_X3Y88          FDRE                                         r  clk_gen/u5/Q_reg[0]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.043    clk_gen/u5/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 clk_gen/u2/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.242ns (25.945%)  route 3.545ns (74.055%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.644     5.247    clk_gen/u2/CLK
    SLICE_X8Y89          FDRE                                         r  clk_gen/u2/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.765 f  clk_gen/u2/Q_reg[1]/Q
                         net (fo=4, routed)           1.249     7.014    clk_gen/u2/Q_reg_n_0_[1]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.148     7.162 r  clk_gen/u2/Q[3]_i_3__0/O
                         net (fo=2, routed)           1.119     8.281    clk_gen/u2/fin__4
    SLICE_X6Y89          LUT4 (Prop_lut4_I0_O)        0.328     8.609 r  clk_gen/u2/Q[3]_i_1__1/O
                         net (fo=7, routed)           0.329     8.939    clk_gen/u6/shift_reg_reg[2]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.124     9.063 r  clk_gen/u6/sum[7]_i_1/O
                         net (fo=15, routed)          0.847     9.910    controller/E[0]
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124    10.034 r  controller/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.034    controller/FSM_sequential_state[0]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  controller/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.603    15.026    controller/CLK
    SLICE_X3Y90          FDRE                                         r  controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y90          FDRE (Setup_fdre_C_D)        0.029    15.278    controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 seven_segment_display/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.844ns (43.314%)  route 2.413ns (56.686%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.719     5.322    seven_segment_display/CLK
    SLICE_X5Y85          FDRE                                         r  seven_segment_display/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  seven_segment_display/cnt_reg[7]/Q
                         net (fo=2, routed)           0.823     6.600    seven_segment_display/cnt_reg[7]
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.124     6.724 r  seven_segment_display/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.724    seven_segment_display/cnt1_carry_i_6_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.274 r  seven_segment_display/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.274    seven_segment_display/cnt1_carry_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  seven_segment_display/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    seven_segment_display/cnt1_carry__0_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  seven_segment_display/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.502    seven_segment_display/cnt1_carry__1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.659 f  seven_segment_display/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           0.324     7.983    seven_segment_display/cnt1
    SLICE_X4Y91          LUT2 (Prop_lut2_I1_O)        0.329     8.312 r  seven_segment_display/cnt[0]_i_1/O
                         net (fo=32, routed)          1.267     9.579    seven_segment_display/cnt[0]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  seven_segment_display/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.597    15.020    seven_segment_display/CLK
    SLICE_X5Y84          FDRE                                         r  seven_segment_display/cnt_reg[0]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.831    seven_segment_display/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 seven_segment_display/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.844ns (43.314%)  route 2.413ns (56.686%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.719     5.322    seven_segment_display/CLK
    SLICE_X5Y85          FDRE                                         r  seven_segment_display/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  seven_segment_display/cnt_reg[7]/Q
                         net (fo=2, routed)           0.823     6.600    seven_segment_display/cnt_reg[7]
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.124     6.724 r  seven_segment_display/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.724    seven_segment_display/cnt1_carry_i_6_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.274 r  seven_segment_display/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.274    seven_segment_display/cnt1_carry_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  seven_segment_display/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    seven_segment_display/cnt1_carry__0_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  seven_segment_display/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.502    seven_segment_display/cnt1_carry__1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.659 f  seven_segment_display/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           0.324     7.983    seven_segment_display/cnt1
    SLICE_X4Y91          LUT2 (Prop_lut2_I1_O)        0.329     8.312 r  seven_segment_display/cnt[0]_i_1/O
                         net (fo=32, routed)          1.267     9.579    seven_segment_display/cnt[0]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  seven_segment_display/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.597    15.020    seven_segment_display/CLK
    SLICE_X5Y84          FDRE                                         r  seven_segment_display/cnt_reg[1]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.831    seven_segment_display/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 seven_segment_display/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.844ns (43.314%)  route 2.413ns (56.686%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.719     5.322    seven_segment_display/CLK
    SLICE_X5Y85          FDRE                                         r  seven_segment_display/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  seven_segment_display/cnt_reg[7]/Q
                         net (fo=2, routed)           0.823     6.600    seven_segment_display/cnt_reg[7]
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.124     6.724 r  seven_segment_display/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.724    seven_segment_display/cnt1_carry_i_6_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.274 r  seven_segment_display/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.274    seven_segment_display/cnt1_carry_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  seven_segment_display/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    seven_segment_display/cnt1_carry__0_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  seven_segment_display/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.502    seven_segment_display/cnt1_carry__1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.659 f  seven_segment_display/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           0.324     7.983    seven_segment_display/cnt1
    SLICE_X4Y91          LUT2 (Prop_lut2_I1_O)        0.329     8.312 r  seven_segment_display/cnt[0]_i_1/O
                         net (fo=32, routed)          1.267     9.579    seven_segment_display/cnt[0]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  seven_segment_display/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.597    15.020    seven_segment_display/CLK
    SLICE_X5Y84          FDRE                                         r  seven_segment_display/cnt_reg[2]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.831    seven_segment_display/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 seven_segment_display/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.844ns (43.314%)  route 2.413ns (56.686%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.719     5.322    seven_segment_display/CLK
    SLICE_X5Y85          FDRE                                         r  seven_segment_display/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  seven_segment_display/cnt_reg[7]/Q
                         net (fo=2, routed)           0.823     6.600    seven_segment_display/cnt_reg[7]
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.124     6.724 r  seven_segment_display/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.724    seven_segment_display/cnt1_carry_i_6_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.274 r  seven_segment_display/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.274    seven_segment_display/cnt1_carry_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  seven_segment_display/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    seven_segment_display/cnt1_carry__0_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  seven_segment_display/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.502    seven_segment_display/cnt1_carry__1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.659 f  seven_segment_display/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           0.324     7.983    seven_segment_display/cnt1
    SLICE_X4Y91          LUT2 (Prop_lut2_I1_O)        0.329     8.312 r  seven_segment_display/cnt[0]_i_1/O
                         net (fo=32, routed)          1.267     9.579    seven_segment_display/cnt[0]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  seven_segment_display/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.597    15.020    seven_segment_display/CLK
    SLICE_X5Y84          FDRE                                         r  seven_segment_display/cnt_reg[3]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.831    seven_segment_display/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.419ns  (required time - arrival time)
  Source:                 seven_segment_display/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.844ns (44.796%)  route 2.272ns (55.204%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.719     5.322    seven_segment_display/CLK
    SLICE_X5Y85          FDRE                                         r  seven_segment_display/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  seven_segment_display/cnt_reg[7]/Q
                         net (fo=2, routed)           0.823     6.600    seven_segment_display/cnt_reg[7]
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.124     6.724 r  seven_segment_display/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.724    seven_segment_display/cnt1_carry_i_6_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.274 r  seven_segment_display/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.274    seven_segment_display/cnt1_carry_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  seven_segment_display/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    seven_segment_display/cnt1_carry__0_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  seven_segment_display/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.502    seven_segment_display/cnt1_carry__1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.659 f  seven_segment_display/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           0.324     7.983    seven_segment_display/cnt1
    SLICE_X4Y91          LUT2 (Prop_lut2_I1_O)        0.329     8.312 r  seven_segment_display/cnt[0]_i_1/O
                         net (fo=32, routed)          1.126     9.438    seven_segment_display/cnt[0]_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  seven_segment_display/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.598    15.021    seven_segment_display/CLK
    SLICE_X5Y85          FDRE                                         r  seven_segment_display/cnt_reg[4]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    14.857    seven_segment_display/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/sum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.920%)  route 0.121ns (39.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.603     1.522    controller/CLK
    SLICE_X3Y90          FDRE                                         r  controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  controller/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.121     1.785    controller/state__0[0]
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.048     1.833 r  controller/sum[6]_i_1/O
                         net (fo=1, routed)           0.000     1.833    datapath/D[4]
    SLICE_X2Y90          FDRE                                         r  datapath/sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.876     2.041    datapath/CLK
    SLICE_X2Y90          FDRE                                         r  datapath/sum_reg[6]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.131     1.666    datapath/sum_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/sum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.539%)  route 0.121ns (39.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.603     1.522    controller/CLK
    SLICE_X3Y90          FDRE                                         r  controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  controller/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.121     1.785    controller/state__0[0]
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.045     1.830 r  controller/sum[3]_i_1/O
                         net (fo=1, routed)           0.000     1.830    datapath/D[2]
    SLICE_X2Y90          FDRE                                         r  datapath/sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.876     2.041    datapath/CLK
    SLICE_X2Y90          FDRE                                         r  datapath/sum_reg[3]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.120     1.655    datapath/sum_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debounce_100/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_100/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.346%)  route 0.119ns (44.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.603     1.522    debounce_100/CLK
    SLICE_X2Y90          FDRE                                         r  debounce_100/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.148     1.670 r  debounce_100/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.119     1.790    debounce_100/shift_reg_reg_n_0_[1]
    SLICE_X0Y90          FDRE                                         r  debounce_100/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.876     2.041    debounce_100/CLK
    SLICE_X0Y90          FDRE                                         r  debounce_100/shift_reg_reg[2]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.017     1.555    debounce_100/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 clk_gen/u5/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/u5/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.190ns (53.021%)  route 0.168ns (46.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.602     1.521    clk_gen/u5/CLK
    SLICE_X3Y88          FDRE                                         r  clk_gen/u5/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  clk_gen/u5/Q_reg[0]/Q
                         net (fo=6, routed)           0.168     1.831    clk_gen/u5/Q_reg_n_0_[0]
    SLICE_X3Y89          LUT4 (Prop_lut4_I1_O)        0.049     1.880 r  clk_gen/u5/Q[3]_i_2__3/O
                         net (fo=1, routed)           0.000     1.880    clk_gen/u5/p_0_in__4[3]
    SLICE_X3Y89          FDRE                                         r  clk_gen/u5/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.875     2.040    clk_gen/u5/CLK
    SLICE_X3Y89          FDRE                                         r  clk_gen/u5/Q_reg[3]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.107     1.644    clk_gen/u5/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clk_gen/u0/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/u0/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.601     1.520    clk_gen/u0/CLK
    SLICE_X7Y88          FDRE                                         r  clk_gen/u0/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  clk_gen/u0/Q_reg[1]/Q
                         net (fo=4, routed)           0.167     1.829    clk_gen/u0/Q_reg_n_0_[1]
    SLICE_X7Y88          LUT3 (Prop_lut3_I0_O)        0.042     1.871 r  clk_gen/u0/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.871    clk_gen/u0/p_0_in[2]
    SLICE_X7Y88          FDRE                                         r  clk_gen/u0/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.872     2.037    clk_gen/u0/CLK
    SLICE_X7Y88          FDRE                                         r  clk_gen/u0/Q_reg[2]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.107     1.627    clk_gen/u0/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 clk_gen/u1/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/u1/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.601     1.520    clk_gen/u1/CLK
    SLICE_X7Y89          FDRE                                         r  clk_gen/u1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  clk_gen/u1/Q_reg[0]/Q
                         net (fo=7, routed)           0.169     1.830    clk_gen/u1/Q_reg_n_0_[0]
    SLICE_X7Y89          LUT4 (Prop_lut4_I1_O)        0.043     1.873 r  clk_gen/u1/Q[3]_i_2/O
                         net (fo=1, routed)           0.000     1.873    clk_gen/u1/p_0_in__0[3]
    SLICE_X7Y89          FDRE                                         r  clk_gen/u1/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.872     2.037    clk_gen/u1/CLK
    SLICE_X7Y89          FDRE                                         r  clk_gen/u1/Q_reg[3]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.107     1.627    clk_gen/u1/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 clk_gen/u5/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/u5/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.639%)  route 0.167ns (47.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.602     1.521    clk_gen/u5/CLK
    SLICE_X3Y88          FDRE                                         r  clk_gen/u5/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  clk_gen/u5/Q_reg[0]/Q
                         net (fo=6, routed)           0.167     1.830    clk_gen/u5/Q_reg_n_0_[0]
    SLICE_X3Y89          LUT4 (Prop_lut4_I1_O)        0.045     1.875 r  clk_gen/u5/Q[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.875    clk_gen/u5/p_0_in__4[1]
    SLICE_X3Y89          FDRE                                         r  clk_gen/u5/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.875     2.040    clk_gen/u5/CLK
    SLICE_X3Y89          FDRE                                         r  clk_gen/u5/Q_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.091     1.628    clk_gen/u5/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 clk_gen/u5/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/u5/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.490%)  route 0.168ns (47.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.602     1.521    clk_gen/u5/CLK
    SLICE_X3Y88          FDRE                                         r  clk_gen/u5/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  clk_gen/u5/Q_reg[0]/Q
                         net (fo=6, routed)           0.168     1.831    clk_gen/u5/Q_reg_n_0_[0]
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.045     1.876 r  clk_gen/u5/Q[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.876    clk_gen/u5/p_0_in__4[2]
    SLICE_X3Y89          FDRE                                         r  clk_gen/u5/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.875     2.040    clk_gen/u5/CLK
    SLICE_X3Y89          FDRE                                         r  clk_gen/u5/Q_reg[2]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.092     1.629    clk_gen/u5/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 debounce_100/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.465%)  route 0.198ns (51.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.603     1.522    debounce_100/CLK
    SLICE_X0Y91          FDRE                                         r  debounce_100/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  debounce_100/pulse_reg/Q
                         net (fo=2, routed)           0.198     1.861    controller/coin_100_pulse
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.045     1.906 r  controller/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.906    controller/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  controller/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.876     2.041    controller/CLK
    SLICE_X2Y91          FDRE                                         r  controller/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.121     1.659    controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 debounce_100/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.339%)  route 0.199ns (51.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.603     1.522    debounce_100/CLK
    SLICE_X0Y91          FDRE                                         r  debounce_100/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  debounce_100/pulse_reg/Q
                         net (fo=2, routed)           0.199     1.862    controller/coin_100_pulse
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.045     1.907 r  controller/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.907    controller/FSM_sequential_state[2]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  controller/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.876     2.041    controller/CLK
    SLICE_X2Y91          FDRE                                         r  controller/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.120     1.658    controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y88     clk_gen/u0/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y88     clk_gen/u0/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y88     clk_gen/u0/Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y88     clk_gen/u0/Q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89     clk_gen/u1/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89     clk_gen/u1/Q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y89     clk_gen/u2/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y89     clk_gen/u2/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y89     clk_gen/u2/Q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     clk_gen/u4/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     clk_gen/u4/Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     clk_gen/u4/Q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     clk_gen/u4/Q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     clk_gen/u5/Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     clk_gen/u5/Q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     clk_gen/u5/Q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     controller/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     datapath/sum_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     datapath/sum_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     seven_segment_display/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     seven_segment_display/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     seven_segment_display/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     seven_segment_display/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     clk_gen/u0/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     clk_gen/u0/Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     clk_gen/u0/Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     clk_gen/u0/Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     clk_gen/u0/Q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     clk_gen/u0/Q_reg[2]/C



