$date
	Mon Mar 25 17:29:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module eight_to_three_encoder_testbench $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$var reg 1 ' d $end
$var reg 1 ( e $end
$var reg 1 ) f $end
$var reg 1 * g $end
$var reg 1 + h $end
$scope module dut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 ' d $end
$var wire 1 ( e $end
$var wire 1 ) f $end
$var wire 1 * g $end
$var wire 1 + h $end
$var wire 1 # x $end
$var wire 1 " y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
1$
0#
0"
0!
$end
#100
1!
1%
0$
#200
1"
0!
1&
0%
#300
1!
1"
1'
0&
#400
0"
0!
1#
1(
0'
#500
1!
1#
1)
0(
#600
1"
0!
1#
1*
0)
#700
1!
1+
0*
#800
0#
0"
0!
0+
