# SoC-lab3

> Using verilog to design a FIR function with AXI-Lite and AXI-Stream I/O interface, and simulation on vivado using xsim.

**AXI-Lite protocol**
* Block level protocol signal: ap_start, ap_done, ap_idle
* Data length
* Tap Coefficients

**AXI-Stream protocol**
* Input data
* Output data
