{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 26 11:53:54 2018 " "Info: Processing started: Tue Jun 26 11:53:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off C_CLOCK -c C_CLOCK " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off C_CLOCK -c C_CLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WBPM_BPM_INCR_FLOW_NOT_SUPPORTED" "" "Warning: Current incremental compilation flow is not supported for the specified family" {  } {  } 0 0 "Current incremental compilation flow is not supported for the specified family" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "C_CLOCK.vho C_CLOCK_vhd.sdo E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/simulation/custom/ simulation " "Info: Generated files \"C_CLOCK.vho\" and \"C_CLOCK_vhd.sdo\" in directory \"E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/simulation/custom/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "C_CLOCK.vho C_CLOCK_vhd.sdo E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/timing/custom/ timing analysis " "Info: Generated files \"C_CLOCK.vho\" and \"C_CLOCK_vhd.sdo\" in directory \"E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/timing/custom/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Peak virtual memory: 158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 26 11:53:55 2018 " "Info: Processing ended: Tue Jun 26 11:53:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
