LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;
USE IEEE.STD_LOGIC_ARITH.all;
USE IEEE.STD_LOGIC_UNSIGNED.all;

ENTITY screen IS
	PORT(
		-- For VGA
		Clock_48Mhz 							: IN STD_LOGIC;
		VGA_Red,VGA_Green,VGA_Blue 		: OUT STD_LOGIC;
		VGA_Hsync,VGA_Vsync,
		Video_blank_out, Video_clock_out : OUT STD_LOGIC
	);
END screen;

ARCHITECTURE a OF screen IS

BEGIN
	
	
END a;

