// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "dense_latency_ap_fixed_ap_fixed_config3_0_0.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic dense_latency_ap_fixed_ap_fixed_config3_0_0::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic dense_latency_ap_fixed_ap_fixed_config3_0_0::ap_const_logic_0 = sc_dt::Log_0;
const bool dense_latency_ap_fixed_ap_fixed_config3_0_0::ap_const_boolean_1 = true;
const bool dense_latency_ap_fixed_ap_fixed_config3_0_0::ap_const_boolean_0 = false;
const sc_lv<26> dense_latency_ap_fixed_ap_fixed_config3_0_0::ap_const_lv26_6AC = "11010101100";
const sc_lv<32> dense_latency_ap_fixed_ap_fixed_config3_0_0::ap_const_lv32_A = "1010";
const sc_lv<32> dense_latency_ap_fixed_ap_fixed_config3_0_0::ap_const_lv32_19 = "11001";

dense_latency_ap_fixed_ap_fixed_config3_0_0::dense_latency_ap_fixed_ap_fixed_config3_0_0(sc_module_name name) : sc_module(name), mVcdFile(0) {
    myproject_mul_16s_12ns_26_2_0_U72 = new myproject_mul_16s_12ns_26_2_0<1,2,16,12,26>("myproject_mul_16s_12ns_26_2_0_U72");
    myproject_mul_16s_12ns_26_2_0_U72->clk(ap_clk);
    myproject_mul_16s_12ns_26_2_0_U72->reset(ap_rst);
    myproject_mul_16s_12ns_26_2_0_U72->din0(data_0_V_read);
    myproject_mul_16s_12ns_26_2_0_U72->din1(grp_fu_48_p1);
    myproject_mul_16s_12ns_26_2_0_U72->ce(grp_fu_48_ce);
    myproject_mul_16s_12ns_26_2_0_U72->dout(grp_fu_48_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_state1_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter1);

    SC_METHOD(thread_ap_return);
    sensitive << ( grp_fu_48_p2 );
    sensitive << ( ap_ce_reg );
    sensitive << ( ap_return_int_reg );

    SC_METHOD(thread_grp_fu_48_ce);
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_grp_fu_48_p1);
    sensitive << ( ap_block_pp0_stage0 );

    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "dense_latency_ap_fixed_ap_fixed_config3_0_0_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, data_0_V_read, "(port)data_0_V_read");
    sc_trace(mVcdFile, ap_return, "(port)ap_return");
    sc_trace(mVcdFile, ap_ce, "(port)ap_ce");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_block_state1_pp0_stage0_iter0, "ap_block_state1_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter1, "ap_block_state2_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, grp_fu_48_p1, "grp_fu_48_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, grp_fu_48_p2, "grp_fu_48_p2");
    sc_trace(mVcdFile, grp_fu_48_ce, "grp_fu_48_ce");
    sc_trace(mVcdFile, ap_ce_reg, "ap_ce_reg");
    sc_trace(mVcdFile, ap_return_int_reg, "ap_return_int_reg");
#endif

    }
}

dense_latency_ap_fixed_ap_fixed_config3_0_0::~dense_latency_ap_fixed_ap_fixed_config3_0_0() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete myproject_mul_16s_12ns_26_2_0_U72;
}

void dense_latency_ap_fixed_ap_fixed_config3_0_0::thread_ap_clk_no_reset_() {
    ap_ce_reg = ap_ce.read();
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_ce_reg.read())) {
        ap_return_int_reg = grp_fu_48_p2.read().range(25, 10);
    }
}

void dense_latency_ap_fixed_ap_fixed_config3_0_0::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_latency_ap_fixed_ap_fixed_config3_0_0::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_latency_ap_fixed_ap_fixed_config3_0_0::thread_ap_block_state1_pp0_stage0_iter0() {
    ap_block_state1_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_latency_ap_fixed_ap_fixed_config3_0_0::thread_ap_block_state2_pp0_stage0_iter1() {
    ap_block_state2_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_latency_ap_fixed_ap_fixed_config3_0_0::thread_ap_return() {
    if (esl_seteq<1,1,1>(ap_const_logic_0, ap_ce_reg.read())) {
        ap_return = ap_return_int_reg.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_ce_reg.read())) {
        ap_return = grp_fu_48_p2.read().range(25, 10);
    }
}

void dense_latency_ap_fixed_ap_fixed_config3_0_0::thread_grp_fu_48_ce() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_const_logic_1))) {
        grp_fu_48_ce = ap_const_logic_1;
    } else {
        grp_fu_48_ce = ap_const_logic_0;
    }
}

void dense_latency_ap_fixed_ap_fixed_config3_0_0::thread_grp_fu_48_p1() {
    grp_fu_48_p1 =  (sc_lv<12>) (ap_const_lv26_6AC);
}

}

