$date
  Thu Aug 07 16:18:21 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_comparator $end
$var reg 8 ! tb_a[7:0] $end
$var reg 8 " tb_b[7:0] $end
$var reg 1 # tb_lt $end
$var reg 1 $ tb_gt $end
$var reg 1 % tb_eq $end
$scope module comparator_module $end
$var reg 8 & a[7:0] $end
$var reg 8 ' b[7:0] $end
$var reg 1 ( lt $end
$var reg 1 ) gt $end
$var reg 1 * eq $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
b00000000 "
0#
0$
1%
b00000000 &
b00000000 '
0(
0)
1*
#10000000000000
b00000001 !
1$
0%
b00000001 &
1)
0*
#20000000000000
b00000000 !
b00000001 "
1#
0$
b00000000 &
b00000001 '
1(
0)
#30000000000000
