#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55fd147a9df0 .scope module, "rx_tb" "rx_tb" 2 5;
 .timescale 0 0;
L_0x55fd147dd560 .functor NOT 1, v0x55fd147cc0e0_0, C4<0>, C4<0>, C4<0>;
v0x55fd147cbb30_0 .var "clk", 0 0;
v0x55fd147cbbf0_0 .net "dout", 7 0, v0x55fd147cb5d0_0;  1 drivers
v0x55fd147cbcb0_0 .var "dvsr", 31 0;
v0x55fd147cbd80_0 .net "empty", 0 0, L_0x55fd147dced0;  1 drivers
v0x55fd147cbe50_0 .net "full", 0 0, L_0x55fd147dc8c0;  1 drivers
v0x55fd147cbf40_0 .net "r_data", 7 0, v0x55fd147ca170_0;  1 drivers
v0x55fd147cc010_0 .var "rd_uart", 0 0;
v0x55fd147cc0e0_0 .var "reset", 0 0;
v0x55fd147cc1d0_0 .var "rx", 0 0;
v0x55fd147cc270_0 .net "rx_done_tick", 0 0, v0x55fd147cb850_0;  1 drivers
v0x55fd147cc310_0 .net "tick", 0 0, v0x55fd147c7f60_0;  1 drivers
S_0x55fd147990b0 .scope module, "baud_gen" "baud_rate_generator" 2 17, 3 3 0, S_0x55fd147a9df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "dvsr";
    .port_info 3 /OUTPUT 1 "tick";
v0x55fd14777690_0 .net "clk", 0 0, v0x55fd147cbb30_0;  1 drivers
v0x55fd14777730_0 .var "count", 31 0;
v0x55fd147a5670_0 .net "dvsr", 31 0, v0x55fd147cbcb0_0;  1 drivers
v0x55fd147a5710_0 .net "reset", 0 0, v0x55fd147cc0e0_0;  1 drivers
v0x55fd147c7f60_0 .var "tick", 0 0;
E_0x55fd14781380 .event posedge, v0x55fd147a5710_0, v0x55fd14777690_0;
S_0x55fd147c80f0 .scope module, "fifo" "FIFO" 2 33, 4 26 0, S_0x55fd147a9df0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "wr_ack";
    .port_info 7 /OUTPUT 1 "overflow";
    .port_info 8 /OUTPUT 1 "underflow";
    .port_info 9 /OUTPUT 1 "full";
    .port_info 10 /OUTPUT 1 "empty";
    .port_info 11 /OUTPUT 1 "almostfull";
    .port_info 12 /OUTPUT 1 "almostempty";
P_0x55fd1474a530 .param/l "FIFO_DEPTH" 0 4 28, +C4<00000000000000000000000000001000>;
P_0x55fd1474a570 .param/l "FIFO_WIDTH" 0 4 27, +C4<00000000000000000000000000001000>;
P_0x55fd1474a5b0 .param/l "max_fifo_addr" 1 4 39, +C4<00000000000000000000000000000011>;
v0x55fd147c8560_0 .net *"_ivl_0", 31 0, L_0x55fd147cc400;  1 drivers
L_0x7f5fdcf2d0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fd147c8660_0 .net/2s *"_ivl_10", 1 0, L_0x7f5fdcf2d0f0;  1 drivers
v0x55fd147c8740_0 .net *"_ivl_12", 1 0, L_0x55fd147dc700;  1 drivers
v0x55fd147c8800_0 .net *"_ivl_16", 31 0, L_0x55fd147dca30;  1 drivers
L_0x7f5fdcf2d138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fd147c88e0_0 .net *"_ivl_19", 27 0, L_0x7f5fdcf2d138;  1 drivers
L_0x7f5fdcf2d180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fd147c8a10_0 .net/2u *"_ivl_20", 31 0, L_0x7f5fdcf2d180;  1 drivers
v0x55fd147c8af0_0 .net *"_ivl_22", 0 0, L_0x55fd147dcbc0;  1 drivers
L_0x7f5fdcf2d1c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55fd147c8bb0_0 .net/2s *"_ivl_24", 1 0, L_0x7f5fdcf2d1c8;  1 drivers
L_0x7f5fdcf2d210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fd147c8c90_0 .net/2s *"_ivl_26", 1 0, L_0x7f5fdcf2d210;  1 drivers
v0x55fd147c8d70_0 .net *"_ivl_28", 1 0, L_0x55fd147dcd40;  1 drivers
L_0x7f5fdcf2d018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fd147c8e50_0 .net *"_ivl_3", 27 0, L_0x7f5fdcf2d018;  1 drivers
v0x55fd147c8f30_0 .net *"_ivl_32", 31 0, L_0x55fd147dd060;  1 drivers
L_0x7f5fdcf2d258 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fd147c9010_0 .net *"_ivl_35", 27 0, L_0x7f5fdcf2d258;  1 drivers
L_0x7f5fdcf2d2a0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55fd147c90f0_0 .net/2u *"_ivl_36", 31 0, L_0x7f5fdcf2d2a0;  1 drivers
v0x55fd147c91d0_0 .net *"_ivl_38", 0 0, L_0x55fd147dd1e0;  1 drivers
L_0x7f5fdcf2d060 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55fd147c9290_0 .net/2u *"_ivl_4", 31 0, L_0x7f5fdcf2d060;  1 drivers
L_0x7f5fdcf2d2e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55fd147c9370_0 .net/2s *"_ivl_40", 1 0, L_0x7f5fdcf2d2e8;  1 drivers
L_0x7f5fdcf2d330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fd147c9450_0 .net/2s *"_ivl_42", 1 0, L_0x7f5fdcf2d330;  1 drivers
v0x55fd147c9530_0 .net *"_ivl_44", 1 0, L_0x55fd147dd330;  1 drivers
v0x55fd147c9610_0 .net *"_ivl_48", 31 0, L_0x55fd147dd5d0;  1 drivers
L_0x7f5fdcf2d378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fd147c96f0_0 .net *"_ivl_51", 27 0, L_0x7f5fdcf2d378;  1 drivers
L_0x7f5fdcf2d3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55fd147c97d0_0 .net/2u *"_ivl_52", 31 0, L_0x7f5fdcf2d3c0;  1 drivers
v0x55fd147c98b0_0 .net *"_ivl_54", 0 0, L_0x55fd147dd700;  1 drivers
L_0x7f5fdcf2d408 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55fd147c9970_0 .net/2s *"_ivl_56", 1 0, L_0x7f5fdcf2d408;  1 drivers
L_0x7f5fdcf2d450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fd147c9a50_0 .net/2s *"_ivl_58", 1 0, L_0x7f5fdcf2d450;  1 drivers
v0x55fd147c9b30_0 .net *"_ivl_6", 0 0, L_0x55fd147dc560;  1 drivers
v0x55fd147c9bf0_0 .net *"_ivl_60", 1 0, L_0x55fd147dd8c0;  1 drivers
L_0x7f5fdcf2d0a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55fd147c9cd0_0 .net/2s *"_ivl_8", 1 0, L_0x7f5fdcf2d0a8;  1 drivers
v0x55fd147c9db0_0 .net "almostempty", 0 0, L_0x55fd147dda50;  1 drivers
v0x55fd147c9e70_0 .net "almostfull", 0 0, L_0x55fd147dd470;  1 drivers
v0x55fd147c9f30_0 .net "clk", 0 0, v0x55fd147cbb30_0;  alias, 1 drivers
v0x55fd147c9fd0_0 .var "count", 3 0;
v0x55fd147ca090_0 .net "data_in", 7 0, v0x55fd147cb5d0_0;  alias, 1 drivers
v0x55fd147ca170_0 .var "data_out", 7 0;
v0x55fd147ca250_0 .net "empty", 0 0, L_0x55fd147dced0;  alias, 1 drivers
v0x55fd147ca310_0 .net "full", 0 0, L_0x55fd147dc8c0;  alias, 1 drivers
v0x55fd147ca3d0 .array "mem", 0 7, 7 0;
v0x55fd147ca490_0 .var "overflow", 0 0;
v0x55fd147ca550_0 .net "rd_en", 0 0, v0x55fd147cc010_0;  1 drivers
v0x55fd147ca610_0 .var "rd_ptr", 2 0;
v0x55fd147ca6f0_0 .net "rst_n", 0 0, L_0x55fd147dd560;  1 drivers
v0x55fd147ca7b0_0 .var "underflow", 0 0;
v0x55fd147ca870_0 .var "wr_ack", 0 0;
v0x55fd147ca930_0 .net "wr_en", 0 0, v0x55fd147cb850_0;  alias, 1 drivers
v0x55fd147ca9f0_0 .var "wr_ptr", 2 0;
E_0x55fd147824d0/0 .event negedge, v0x55fd147ca6f0_0;
E_0x55fd147824d0/1 .event posedge, v0x55fd14777690_0;
E_0x55fd147824d0 .event/or E_0x55fd147824d0/0, E_0x55fd147824d0/1;
E_0x55fd14782030 .event posedge, v0x55fd147ca6f0_0, v0x55fd14777690_0;
L_0x55fd147cc400 .concat [ 4 28 0 0], v0x55fd147c9fd0_0, L_0x7f5fdcf2d018;
L_0x55fd147dc560 .cmp/eq 32, L_0x55fd147cc400, L_0x7f5fdcf2d060;
L_0x55fd147dc700 .functor MUXZ 2, L_0x7f5fdcf2d0f0, L_0x7f5fdcf2d0a8, L_0x55fd147dc560, C4<>;
L_0x55fd147dc8c0 .part L_0x55fd147dc700, 0, 1;
L_0x55fd147dca30 .concat [ 4 28 0 0], v0x55fd147c9fd0_0, L_0x7f5fdcf2d138;
L_0x55fd147dcbc0 .cmp/eq 32, L_0x55fd147dca30, L_0x7f5fdcf2d180;
L_0x55fd147dcd40 .functor MUXZ 2, L_0x7f5fdcf2d210, L_0x7f5fdcf2d1c8, L_0x55fd147dcbc0, C4<>;
L_0x55fd147dced0 .part L_0x55fd147dcd40, 0, 1;
L_0x55fd147dd060 .concat [ 4 28 0 0], v0x55fd147c9fd0_0, L_0x7f5fdcf2d258;
L_0x55fd147dd1e0 .cmp/eq 32, L_0x55fd147dd060, L_0x7f5fdcf2d2a0;
L_0x55fd147dd330 .functor MUXZ 2, L_0x7f5fdcf2d330, L_0x7f5fdcf2d2e8, L_0x55fd147dd1e0, C4<>;
L_0x55fd147dd470 .part L_0x55fd147dd330, 0, 1;
L_0x55fd147dd5d0 .concat [ 4 28 0 0], v0x55fd147c9fd0_0, L_0x7f5fdcf2d378;
L_0x55fd147dd700 .cmp/eq 32, L_0x55fd147dd5d0, L_0x7f5fdcf2d3c0;
L_0x55fd147dd8c0 .functor MUXZ 2, L_0x7f5fdcf2d450, L_0x7f5fdcf2d408, L_0x55fd147dd700, C4<>;
L_0x55fd147dda50 .part L_0x55fd147dd8c0, 0, 1;
S_0x55fd147cac70 .scope module, "u_rx" "rx" 2 24, 5 1 0, S_0x55fd147a9df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s_tick";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 8 "dout";
    .port_info 5 /OUTPUT 1 "rx_done_tick";
P_0x55fd147cae30 .param/l "DATA" 1 5 10, C4<10>;
P_0x55fd147cae70 .param/l "IDLE" 1 5 8, C4<00>;
P_0x55fd147caeb0 .param/l "MIDBIT" 1 5 12, +C4<00000000000000000000000000001000>;
P_0x55fd147caef0 .param/l "START" 1 5 9, C4<01>;
P_0x55fd147caf30 .param/l "STOP" 1 5 11, C4<11>;
v0x55fd147cb260_0 .var "bit_count", 2 0;
v0x55fd147cb340_0 .net "clk", 0 0, v0x55fd147cbb30_0;  alias, 1 drivers
v0x55fd147cb450_0 .var "count", 3 0;
v0x55fd147cb4f0_0 .var "data_reg", 7 0;
v0x55fd147cb5d0_0 .var "dout", 7 0;
v0x55fd147cb6e0_0 .net "reset", 0 0, v0x55fd147cc0e0_0;  alias, 1 drivers
v0x55fd147cb7b0_0 .net "rx", 0 0, v0x55fd147cc1d0_0;  1 drivers
v0x55fd147cb850_0 .var "rx_done_tick", 0 0;
v0x55fd147cb920_0 .net "s_tick", 0 0, v0x55fd147c7f60_0;  alias, 1 drivers
v0x55fd147cb9f0_0 .var "state", 1 0;
    .scope S_0x55fd147990b0;
T_0 ;
    %wait E_0x55fd14781380;
    %load/vec4 v0x55fd147a5710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fd14777730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fd147c7f60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55fd14777730_0;
    %load/vec4 v0x55fd147a5670_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fd14777730_0, 0;
    %load/vec4 v0x55fd147c7f60_0;
    %inv;
    %assign/vec4 v0x55fd147c7f60_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55fd14777730_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fd14777730_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55fd147cac70;
T_1 ;
    %wait E_0x55fd14781380;
    %load/vec4 v0x55fd147cb6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fd147cb9f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fd147cb450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fd147cb260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fd147cb850_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fd147cb5d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fd147cb4f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fd147cb850_0, 0;
    %load/vec4 v0x55fd147cb920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55fd147cb9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0x55fd147cb7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55fd147cb9f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fd147cb450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fd147cb260_0, 0;
T_1.9 ;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0x55fd147cb450_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.11, 4;
    %load/vec4 v0x55fd147cb7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55fd147cb9f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fd147cb450_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fd147cb9f0_0, 0;
T_1.14 ;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v0x55fd147cb450_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55fd147cb450_0, 0;
T_1.12 ;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v0x55fd147cb450_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_1.15, 4;
    %load/vec4 v0x55fd147cb7b0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55fd147cb260_0;
    %assign/vec4/off/d v0x55fd147cb4f0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fd147cb450_0, 0;
    %load/vec4 v0x55fd147cb260_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55fd147cb9f0_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0x55fd147cb260_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55fd147cb260_0, 0;
T_1.18 ;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v0x55fd147cb450_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55fd147cb450_0, 0;
T_1.16 ;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x55fd147cb450_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_1.19, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fd147cb9f0_0, 0;
    %load/vec4 v0x55fd147cb4f0_0;
    %assign/vec4 v0x55fd147cb5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fd147cb850_0, 0;
    %jmp T_1.20;
T_1.19 ;
    %load/vec4 v0x55fd147cb450_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55fd147cb450_0, 0;
T_1.20 ;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55fd147c80f0;
T_2 ;
    %wait E_0x55fd14782030;
    %load/vec4 v0x55fd147ca6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fd147ca9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fd147ca870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fd147ca490_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55fd147ca930_0;
    %load/vec4 v0x55fd147c9fd0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55fd147ca090_0;
    %load/vec4 v0x55fd147ca9f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fd147ca3d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fd147ca870_0, 0;
    %load/vec4 v0x55fd147ca9f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55fd147ca9f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55fd147ca930_0;
    %load/vec4 v0x55fd147ca550_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.4, 4;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fd147ca870_0, 0;
    %load/vec4 v0x55fd147ca310_0;
    %load/vec4 v0x55fd147ca930_0;
    %and;
    %load/vec4 v0x55fd147ca550_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fd147ca490_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fd147ca490_0, 0;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55fd147c80f0;
T_3 ;
    %wait E_0x55fd147824d0;
    %load/vec4 v0x55fd147ca6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fd147ca610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fd147ca7b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55fd147ca550_0;
    %load/vec4 v0x55fd147c9fd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55fd147ca610_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55fd147ca3d0, 4;
    %assign/vec4 v0x55fd147ca170_0, 0;
    %load/vec4 v0x55fd147ca610_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55fd147ca610_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55fd147ca930_0;
    %load/vec4 v0x55fd147ca550_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.4, 4;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55fd147ca550_0;
    %load/vec4 v0x55fd147ca930_0;
    %nor/r;
    %and;
    %load/vec4 v0x55fd147ca250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fd147ca7b0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fd147ca7b0_0, 0;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55fd147c80f0;
T_4 ;
    %wait E_0x55fd147824d0;
    %load/vec4 v0x55fd147ca6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fd147c9fd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55fd147ca930_0;
    %load/vec4 v0x55fd147ca550_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fd147ca310_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55fd147c9fd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55fd147c9fd0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55fd147ca930_0;
    %load/vec4 v0x55fd147ca550_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fd147ca250_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55fd147c9fd0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55fd147c9fd0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x55fd147ca930_0;
    %load/vec4 v0x55fd147ca550_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fd147ca310_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x55fd147c9fd0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55fd147c9fd0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x55fd147ca930_0;
    %load/vec4 v0x55fd147ca550_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fd147ca250_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x55fd147c9fd0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55fd147c9fd0_0, 0;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55fd147a9df0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd147cbb30_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x55fd147cbb30_0;
    %inv;
    %store/vec4 v0x55fd147cbb30_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x55fd147a9df0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd147cc0e0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd147cc0e0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55fd147a9df0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fd147cbcb0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd147cc1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd147cc010_0, 0, 1;
    %vpi_call 2 61 "$dumpfile", "test_RX_UART.vcd" {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fd147a9df0 {0 0 0};
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd147cc1d0_0, 0, 1;
    %delay 320, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd147cc1d0_0, 0, 1;
    %delay 320, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd147cc1d0_0, 0, 1;
    %delay 320, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd147cc1d0_0, 0, 1;
    %delay 320, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd147cc1d0_0, 0, 1;
    %delay 320, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd147cc1d0_0, 0, 1;
    %delay 320, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd147cc1d0_0, 0, 1;
    %delay 320, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd147cc1d0_0, 0, 1;
    %delay 320, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd147cc1d0_0, 0, 1;
    %delay 320, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd147cc1d0_0, 0, 1;
    %delay 320, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd147cc010_0, 0, 1;
    %delay 320, 0;
    %vpi_call 2 95 "$display", "Received data: 0x%h", v0x55fd147cbf40_0 {0 0 0};
    %load/vec4 v0x55fd147cbbf0_0;
    %cmpi/e 165, 0, 8;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 2 97 "$display", "Test Passed!" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call 2 99 "$display", "Test failed!" {0 0 0};
T_7.1 ;
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "RX_Tb.v";
    "./baud_rate_generator.v";
    "./FIFO.v";
    "./RX.v";
