Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/luctins/repo/Image_parallel_processing/image_parallel_processing.qsys --block-symbol-file --output-directory=/home/luctins/repo/Image_parallel_processing/image_parallel_processing --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Image_parallel_processing/image_parallel_processing.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding mutex_0 [altera_avalon_mutex 16.1]
Progress: Parameterizing module mutex_0
Progress: Adding pll_0 [altera_pll 16.1]
Progress: Parameterizing module pll_0
Progress: Adding proc_0_0 [proc_0 1.0]
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding out_bridg_0 [altera_avalon_mm_bridge 16.1]
Progress: Parameterizing module out_bridg_0
Progress: Adding proc_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module proc_0
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module proc_0_0
Progress: Adding proc_1_0 [proc_1 1.0]
Progress: Reading input file
Progress: Adding clk_1 [clock_source 16.1]
Progress: Parameterizing module clk_1
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding out_bridge_1 [altera_avalon_mm_bridge 16.1]
Progress: Parameterizing module out_bridge_1
Progress: Adding proc_1 [altera_nios2_gen2 16.1]
Progress: Parameterizing module proc_1
Progress: Adding timer_1 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module proc_1_0
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram_controller
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: image_parallel_processing.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: image_parallel_processing.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: image_parallel_processing.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: image_parallel_processing.proc_0_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: image_parallel_processing.proc_1_0.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: image_parallel_processing.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/luctins/repo/Image_parallel_processing/image_parallel_processing.qsys --synthesis=VERILOG --output-directory=/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Image_parallel_processing/image_parallel_processing.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding mutex_0 [altera_avalon_mutex 16.1]
Progress: Parameterizing module mutex_0
Progress: Adding pll_0 [altera_pll 16.1]
Progress: Parameterizing module pll_0
Progress: Adding proc_0_0 [proc_0 1.0]
Progress: Parameterizing module proc_0_0
Progress: Adding proc_1_0 [proc_1 1.0]
Progress: Parameterizing module proc_1_0
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram_controller
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: image_parallel_processing.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: image_parallel_processing.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: image_parallel_processing.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: image_parallel_processing.proc_0_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: image_parallel_processing.proc_1_0.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: image_parallel_processing.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: image_parallel_processing: Generating image_parallel_processing "image_parallel_processing" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1
Info: mutex_0: Starting RTL generation for module 'image_parallel_processing_mutex_0'
Info: mutex_0:   Generation command is [exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=image_parallel_processing_mutex_0 --dir=/tmp/alt7962_7982274651628733210.dir/0001_mutex_0_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7962_7982274651628733210.dir/0001_mutex_0_gen//image_parallel_processing_mutex_0_component_configuration.pl  --do_build_sim=0  ]
Info: mutex_0: Done RTL generation for module 'image_parallel_processing_mutex_0'
Info: mutex_0: "image_parallel_processing" instantiated altera_avalon_mutex "mutex_0"
Info: pll_0: "image_parallel_processing" instantiated altera_pll "pll_0"
Info: proc_0_0: "image_parallel_processing" instantiated proc_0 "proc_0_0"
Info: proc_1_0: "image_parallel_processing" instantiated proc_1 "proc_1_0"
Info: sdram_controller: Starting RTL generation for module 'image_parallel_processing_sdram_controller'
Info: sdram_controller:   Generation command is [exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=image_parallel_processing_sdram_controller --dir=/tmp/alt7962_7982274651628733210.dir/0003_sdram_controller_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7962_7982274651628733210.dir/0003_sdram_controller_gen//image_parallel_processing_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'image_parallel_processing_sdram_controller'
Info: sdram_controller: "image_parallel_processing" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "image_parallel_processing" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "image_parallel_processing" instantiated altera_reset_controller "rst_controller"
Info: jtag_uart_0: Starting RTL generation for module 'image_parallel_processing_proc_0_0_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=image_parallel_processing_proc_0_0_jtag_uart_0 --dir=/tmp/alt7962_7982274651628733210.dir/0005_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7962_7982274651628733210.dir/0005_jtag_uart_0_gen//image_parallel_processing_proc_0_0_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'image_parallel_processing_proc_0_0_jtag_uart_0'
Info: jtag_uart_0: "proc_0_0" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: onchip_memory2_0: Starting RTL generation for module 'image_parallel_processing_proc_0_0_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=image_parallel_processing_proc_0_0_onchip_memory2_0 --dir=/tmp/alt7962_7982274651628733210.dir/0006_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7962_7982274651628733210.dir/0006_onchip_memory2_0_gen//image_parallel_processing_proc_0_0_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'image_parallel_processing_proc_0_0_onchip_memory2_0'
Info: onchip_memory2_0: "proc_0_0" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: out_bridg_0: "proc_0_0" instantiated altera_avalon_mm_bridge "out_bridg_0"
Info: proc_0: "proc_0_0" instantiated altera_nios2_gen2 "proc_0"
Info: timer_0: Starting RTL generation for module 'image_parallel_processing_proc_0_0_timer_0'
Info: timer_0:   Generation command is [exec /opt/intelFPGA_lite/16.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=image_parallel_processing_proc_0_0_timer_0 --dir=/tmp/alt7962_7982274651628733210.dir/0008_timer_0_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7962_7982274651628733210.dir/0008_timer_0_gen//image_parallel_processing_proc_0_0_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'image_parallel_processing_proc_0_0_timer_0'
Info: timer_0: "proc_0_0" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "proc_0_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "proc_0_0" instantiated altera_irq_mapper "irq_mapper"
Info: onchip_memory2_1: Starting RTL generation for module 'image_parallel_processing_proc_1_0_onchip_memory2_1'
Info: onchip_memory2_1:   Generation command is [exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=image_parallel_processing_proc_1_0_onchip_memory2_1 --dir=/tmp/alt7962_7982274651628733210.dir/0010_onchip_memory2_1_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7962_7982274651628733210.dir/0010_onchip_memory2_1_gen//image_parallel_processing_proc_1_0_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_1: Done RTL generation for module 'image_parallel_processing_proc_1_0_onchip_memory2_1'
Info: onchip_memory2_1: "proc_1_0" instantiated altera_avalon_onchip_memory2 "onchip_memory2_1"
Info: proc_1: "proc_1_0" instantiated altera_nios2_gen2 "proc_1"
Info: timer_1: Starting RTL generation for module 'image_parallel_processing_proc_1_0_timer_1'
Info: timer_1:   Generation command is [exec /opt/intelFPGA_lite/16.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=image_parallel_processing_proc_1_0_timer_1 --dir=/tmp/alt7962_7982274651628733210.dir/0011_timer_1_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7962_7982274651628733210.dir/0011_timer_1_gen//image_parallel_processing_proc_1_0_timer_1_component_configuration.pl  --do_build_sim=0  ]
Info: timer_1: Done RTL generation for module 'image_parallel_processing_proc_1_0_timer_1'
Info: timer_1: "proc_1_0" instantiated altera_avalon_timer "timer_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "proc_1_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: proc_0_0_out_bridge_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "proc_0_0_out_bridge_master_translator"
Info: mutex_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mutex_0_s1_translator"
Info: proc_0_0_out_bridge_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "proc_0_0_out_bridge_master_agent"
Info: mutex_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mutex_0_s1_agent"
Info: mutex_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "mutex_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: proc_0_0_out_bridge_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "proc_0_0_out_bridge_master_limiter"
Info: Reusing file /home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_s1_burst_adapter"
Info: Reusing file /home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_controller_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_s1_rsp_width_adapter"
Info: Reusing file /home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: cpu: Starting RTL generation for module 'image_parallel_processing_proc_0_0_proc_0_cpu'
Info: cpu:   Generation command is [exec /opt/intelFPGA_lite/16.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=image_parallel_processing_proc_0_0_proc_0_cpu --dir=/tmp/alt7962_7982274651628733210.dir/0028_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/16.1/quartus/linux64/ --verilog --config=/tmp/alt7962_7982274651628733210.dir/0028_cpu_gen//image_parallel_processing_proc_0_0_proc_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.03.07 18:58:20 (*) Starting Nios II generation
Info: cpu: # 2019.03.07 18:58:20 (*)   Checking for plaintext license.
Info: cpu: # 2019.03.07 18:58:21 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/16.1/quartus/linux64/
Info: cpu: # 2019.03.07 18:58:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.03.07 18:58:21 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.03.07 18:58:21 (*)   Plaintext license not found.
Info: cpu: # 2019.03.07 18:58:21 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.03.07 18:58:22 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/16.1/quartus/linux64/
Info: cpu: # 2019.03.07 18:58:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.03.07 18:58:22 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.03.07 18:58:22 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.03.07 18:58:22 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.03.07 18:58:22 (*)   Creating all objects for CPU
Info: cpu: # 2019.03.07 18:58:22 (*)     Testbench
Info: cpu: # 2019.03.07 18:58:22 (*)     Instruction decoding
Info: cpu: # 2019.03.07 18:58:22 (*)       Instruction fields
Info: cpu: # 2019.03.07 18:58:22 (*)       Instruction decodes
Info: cpu: # 2019.03.07 18:58:22 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.03.07 18:58:22 (*)       Instruction controls
Info: cpu: # 2019.03.07 18:58:22 (*)     Pipeline frontend
Info: cpu: # 2019.03.07 18:58:23 (*)     Pipeline backend
Info: cpu: # 2019.03.07 18:58:25 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.03.07 18:58:26 (*)   Creating encrypted RTL
Info: cpu: # 2019.03.07 18:58:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'image_parallel_processing_proc_0_0_proc_0_cpu'
Info: cpu: "proc_0" instantiated altera_nios2_gen2_unit "cpu"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cpu: Starting RTL generation for module 'image_parallel_processing_proc_1_0_proc_1_cpu'
Info: cpu:   Generation command is [exec /opt/intelFPGA_lite/16.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=image_parallel_processing_proc_1_0_proc_1_cpu --dir=/tmp/alt7962_7982274651628733210.dir/0041_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/16.1/quartus/linux64/ --verilog --config=/tmp/alt7962_7982274651628733210.dir/0041_cpu_gen//image_parallel_processing_proc_1_0_proc_1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.03.07 18:58:27 (*) Starting Nios II generation
Info: cpu: # 2019.03.07 18:58:27 (*)   Checking for plaintext license.
Info: cpu: # 2019.03.07 18:58:28 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/16.1/quartus/linux64/
Info: cpu: # 2019.03.07 18:58:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.03.07 18:58:28 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.03.07 18:58:28 (*)   Plaintext license not found.
Info: cpu: # 2019.03.07 18:58:28 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.03.07 18:58:29 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/16.1/quartus/linux64/
Info: cpu: # 2019.03.07 18:58:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.03.07 18:58:29 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.03.07 18:58:29 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.03.07 18:58:29 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.03.07 18:58:29 (*)   Creating all objects for CPU
Info: cpu: # 2019.03.07 18:58:29 (*)     Testbench
Info: cpu: # 2019.03.07 18:58:29 (*)     Instruction decoding
Info: cpu: # 2019.03.07 18:58:29 (*)       Instruction fields
Info: cpu: # 2019.03.07 18:58:29 (*)       Instruction decodes
Info: cpu: # 2019.03.07 18:58:29 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.03.07 18:58:29 (*)       Instruction controls
Info: cpu: # 2019.03.07 18:58:29 (*)     Pipeline frontend
Info: cpu: # 2019.03.07 18:58:29 (*)     Pipeline backend
Info: cpu: # 2019.03.07 18:58:31 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.03.07 18:58:32 (*)   Creating encrypted RTL
Info: cpu: # 2019.03.07 18:58:33 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'image_parallel_processing_proc_1_0_proc_1_cpu'
Info: cpu: "proc_1" instantiated altera_nios2_gen2_unit "cpu"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: image_parallel_processing: Done "image_parallel_processing" with 65 modules, 111 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
