@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_mnemonics_pkg.v":58:8:58:28|Synthesizing module miv_rv32_mnemonic_pkg in library work.
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_pkg.v":74:8:74:19|Synthesizing module miv_rv32_pkg in library work.
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_core_cfg_pkg.v":70:8:70:28|Synthesizing module miv_rv32_core_cfg_pkg in library work.
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_bist_shared_pkg.v":166:8:166:31|Synthesizing module miv_rv32_bist_shared_pkg in library work.
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_bist_seq_pkg.v":159:8:159:28|Synthesizing module miv_rv32_bist_seq_pkg in library work.
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_opsrv_debug_pkg.v":67:8:67:31|Synthesizing module miv_rv32_opsrv_debug_pkg in library work.
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_opsrv_pkg.v":69:8:69:25|Synthesizing module miv_rv32_opsrv_pkg in library work.
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_opsrv_cfg_pkg.v":69:8:69:29|Synthesizing module miv_rv32_opsrv_cfg_pkg in library work.
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":314:0:314:5|Synthesizing module work_C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v_unit in library work.
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":74:0:74:5|Synthesizing module work_C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v_unit in library work.
Selecting top level module top
@N: CG775 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 237MB peak: 237MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
Running optimization stage 1 on CoreAPB3_Z1 .......
Finished optimization stage 1 on CoreAPB3_Z1 (CPU Time 0h:00m:00s, Memory Used current: 237MB peak: 237MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\APB3\APB3.v":57:7:57:10|Synthesizing module APB3 in library work.
Running optimization stage 1 on APB3 .......
Finished optimization stage 1 on APB3 (CPU Time 0h:00m:00s, Memory Used current: 237MB peak: 237MB)
@W: CG1283 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Ignoring localparam ADDR_WIDTH_INT on the instance and using locally defined value
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE0_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE1_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE2_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE3_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE4_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE5_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE6_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE7_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE8_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE9_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE10_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE11_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE12_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE13_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE14_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE15_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE16_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE17_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE18_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE19_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE20_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE21_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE22_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE23_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE24_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE25_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE26_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE27_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE28_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE29_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE30_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE31_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE0_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE1_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE2_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE3_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE4_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE5_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE6_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE7_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE8_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE9_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE10_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE11_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE12_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE13_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE14_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE15_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE16_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE17_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE18_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE19_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE20_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE21_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE22_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE23_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE24_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE25_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE26_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE27_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE28_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE29_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE30_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE31_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE0_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE1_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE2_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE3_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE4_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE5_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE6_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE7_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE8_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE9_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE10_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE11_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE12_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE13_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE14_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE15_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE16_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE17_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE18_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE19_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE20_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE21_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE22_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE23_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE24_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE25_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE26_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE27_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE28_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE29_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE30_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE31_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE0_END_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE1_END_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE2_END_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":4470:0:4470:17|Type of parameter SLAVE3_END_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 

Only the first 100 messages of id 'CG168' are reported. To see all messages use 'report_messages -log C:\Libero_Projects\PF_Mi_V_Tut\synthesis\synlog\top_compiler.srr -id CG168' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG168} -count unlimited' in the Tcl shell.
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v":22:7:22:34|Synthesizing module caxi4interconnect_ResetSycnc in library work.
Running optimization stage 1 on caxi4interconnect_ResetSycnc .......
Finished optimization stage 1 on caxi4interconnect_ResetSycnc (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 243MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":24:7:24:36|Synthesizing module caxi4interconnect_Axi4CrossBar in library work.

	FAMILY=32'b00000000000000000000000000010011
	NUM_MASTERS=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000010
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=32'b10000000000000010000000000000000
	SLOT_MAX_VEC=32'b10001111111111111111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000000
	MASTER_WRITE_CONNECTIVITY=1'b1
	MASTER_READ_CONNECTIVITY=1'b1
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	HI_FREQ=32'b00000000000000000000000000000000
	RD_ARB_EN=32'b00000000000000000000000000000001
	READ_INTERLEAVE=1'b0
	NUM_SLAVES_INT=32'b00000000000000000000000000000010
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000010
	MASTERID_WIDTH=32'b00000000000000000000000000000010
	MASTER_READ_CONNECTIVITY_INT=2'b11
	MASTER_WRITE_CONNECTIVITY_INT=2'b11
   Generated name = caxi4interconnect_Axi4CrossBar_Z2
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":229:55:229:70|Removing wire currRDataTransID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":230:34:230:46|Removing wire openRTransDec, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":232:55:232:70|Removing wire currWDataTransID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":233:34:233:46|Removing wire openWTransDec, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":235:7:235:14|Removing wire sysReset, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":237:19:237:28|Removing wire dataFifoWr, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":238:46:238:52|Removing wire srcPort, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":239:36:239:43|Removing wire destPort, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":240:34:240:43|Removing wire wrFifoFull, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":242:19:242:30|Removing wire rdDataFifoWr, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":243:46:243:54|Removing wire rdSrcPort, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":244:36:244:45|Removing wire rdDestPort, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":245:34:245:43|Removing wire rdFifoFull, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":250:52:250:60|Removing wire DERR_ARID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":251:44:251:53|Removing wire DERR_ARLEN, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":252:41:252:52|Removing wire DERR_ARVALID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":253:41:253:52|Removing wire DERR_ARREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":255:45:255:52|Removing wire DERR_RID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":256:35:256:44|Removing wire DERR_RDATA, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":257:43:257:52|Removing wire DERR_RRESP, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":258:40:258:49|Removing wire DERR_RLAST, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":259:39:259:48|Removing wire DERR_RUSER, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":260:40:260:50|Removing wire DERR_RVALID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":261:40:261:50|Removing wire DERR_RREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":263:53:263:61|Removing wire DERR_AWID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":264:44:264:53|Removing wire DERR_AWLEN, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":265:41:265:52|Removing wire DERR_AWVALID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":266:41:266:52|Removing wire DERR_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":268:61:268:68|Removing wire DERR_WID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":269:35:269:44|Removing wire DERR_WDATA, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":270:46:270:55|Removing wire DERR_WSTRB, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":271:40:271:49|Removing wire DERR_WLAST, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":272:39:272:48|Removing wire DERR_WUSER, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":273:40:273:50|Removing wire DERR_WVALID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":274:39:274:49|Removing wire DERR_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":276:45:276:52|Removing wire DERR_BID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":277:43:277:52|Removing wire DERR_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":278:39:278:48|Removing wire DERR_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":279:41:279:51|Removing wire DERR_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":280:32:280:42|Removing wire DERR_BREADY, as there is no assignment to it.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":318:7:318:7|Object i is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z2 .......
Finished optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z2 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 243MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":25:7:25:26|Synthesizing module COREAXI4INTERCONNECT in library work.

	FAMILY=32'b00000000000000000000000000011010
	NUM_MASTERS=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	OPTIMIZATION=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ADDR_WIDTH_INT=32'b00000000000000000000000000100000
	SLAVE0_START_ADDR=32'b10000000000000010000000000000000
	SLAVE1_START_ADDR=32'b10000000000000000000000000000000
	SLAVE2_START_ADDR=32'b00010000000000000000000000000000
	SLAVE3_START_ADDR=32'b00011000000000000000000000000000
	SLAVE4_START_ADDR=32'b00100000000000000000000000000000
	SLAVE5_START_ADDR=32'b00101000000000000000000000000000
	SLAVE6_START_ADDR=32'b00110000000000000000000000000000
	SLAVE7_START_ADDR=32'b00111000000000000000000000000000
	SLAVE8_START_ADDR=32'b01000000000000000000000000000000
	SLAVE9_START_ADDR=32'b01001000000000000000000000000000
	SLAVE10_START_ADDR=32'b01010000000000000000000000000000
	SLAVE11_START_ADDR=32'b01011000000000000000000000000000
	SLAVE12_START_ADDR=32'b10010000000000000000000000000000
	SLAVE13_START_ADDR=32'b10010000001100000000000000000000
	SLAVE14_START_ADDR=32'b10010000011000000000000000000000
	SLAVE15_START_ADDR=32'b10010000100100000000000000000000
	SLAVE16_START_ADDR=32'b10010000110000000000000000000000
	SLAVE17_START_ADDR=32'b10010000111100000000000000000000
	SLAVE18_START_ADDR=32'b10010001001000000000000000000000
	SLAVE19_START_ADDR=32'b10010001010100000000000000000000
	SLAVE20_START_ADDR=32'b10010001100000000000000000000000
	SLAVE21_START_ADDR=32'b10010001101100000000000000000000
	SLAVE22_START_ADDR=32'b10010001111000000000000000000000
	SLAVE23_START_ADDR=32'b10010010000100000000000000000000
	SLAVE24_START_ADDR=32'b10010010010000000000000000000000
	SLAVE25_START_ADDR=32'b10010010011100000000000000000000
	SLAVE26_START_ADDR=32'b10010010101000000000000000000000
	SLAVE27_START_ADDR=32'b10010010110100000000000000000000
	SLAVE28_START_ADDR=32'b10010011000000000000000000000000
	SLAVE29_START_ADDR=32'b10010011001100000000000000000000
	SLAVE30_START_ADDR=32'b10010011011000000000000000000000
	SLAVE31_START_ADDR=32'b10010011100100000000000000000000
	SLAVE0_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE1_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE0_END_ADDR=32'b10001111111111111111111111111111
	SLAVE1_END_ADDR=32'b10001111111111111111111111111111
	SLAVE2_END_ADDR=32'b00010111111111111111111111111111
	SLAVE3_END_ADDR=32'b00011111111111111111111111111111
	SLAVE4_END_ADDR=32'b00100111111111111111111111111111
	SLAVE5_END_ADDR=32'b00101111111111111111111111111111
	SLAVE6_END_ADDR=32'b00110111111111111111111111111111
	SLAVE7_END_ADDR=32'b00111111111111111111111111111111
	SLAVE8_END_ADDR=32'b01000111111111111111111111111111
	SLAVE9_END_ADDR=32'b01001111111111111111111111111111
	SLAVE10_END_ADDR=32'b01010111111111111111111111111111
	SLAVE11_END_ADDR=32'b01011111111111111111111111111111
	SLAVE12_END_ADDR=32'b10010000001011111111111111111111
	SLAVE13_END_ADDR=32'b10010000010111111111111111111111
	SLAVE14_END_ADDR=32'b10010000100011111111111111111111
	SLAVE15_END_ADDR=32'b10010000101111111111111111111111
	SLAVE16_END_ADDR=32'b10010000111011111111111111111111
	SLAVE17_END_ADDR=32'b10010001000111111111111111111111
	SLAVE18_END_ADDR=32'b10010001010011111111111111111111
	SLAVE19_END_ADDR=32'b10010001011111111111111111111111
	SLAVE20_END_ADDR=32'b10010001101011111111111111111111
	SLAVE21_END_ADDR=32'b10010001110111111111111111111111
	SLAVE22_END_ADDR=32'b10010010000011111111111111111111
	SLAVE23_END_ADDR=32'b10010010001111111111111111111111
	SLAVE24_END_ADDR=32'b10010010011011111111111111111111
	SLAVE25_END_ADDR=32'b10010010100111111111111111111111
	SLAVE26_END_ADDR=32'b10010010110011111111111111111111
	SLAVE27_END_ADDR=32'b10010010111111111111111111111111
	SLAVE28_END_ADDR=32'b10010011001011111111111111111111
	SLAVE29_END_ADDR=32'b10010011010111111111111111111111
	SLAVE30_END_ADDR=32'b10010011100011111111111111111111
	SLAVE31_END_ADDR=32'b10010011101111111111111111111111
	SLAVE0_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE1_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_END_ADDR_UPPER=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000000
	MASTER0_WRITE_SLAVE0=1'b1
	MASTER0_WRITE_SLAVE1=1'b1
	MASTER0_WRITE_SLAVE2=1'b1
	MASTER0_WRITE_SLAVE3=1'b1
	MASTER0_WRITE_SLAVE4=1'b1
	MASTER0_WRITE_SLAVE5=1'b1
	MASTER0_WRITE_SLAVE6=1'b1
	MASTER0_WRITE_SLAVE7=1'b1
	MASTER0_WRITE_SLAVE8=1'b1
	MASTER0_WRITE_SLAVE9=1'b1
	MASTER0_WRITE_SLAVE10=1'b1
	MASTER0_WRITE_SLAVE11=1'b1
	MASTER0_WRITE_SLAVE12=1'b1
	MASTER0_WRITE_SLAVE13=1'b1
	MASTER0_WRITE_SLAVE14=1'b1
	MASTER0_WRITE_SLAVE15=1'b1
	MASTER0_WRITE_SLAVE16=1'b1
	MASTER0_WRITE_SLAVE17=1'b1
	MASTER0_WRITE_SLAVE18=1'b1
	MASTER0_WRITE_SLAVE19=1'b1
	MASTER0_WRITE_SLAVE20=1'b1
	MASTER0_WRITE_SLAVE21=1'b1
	MASTER0_WRITE_SLAVE22=1'b1
	MASTER0_WRITE_SLAVE23=1'b1
	MASTER0_WRITE_SLAVE24=1'b1
	MASTER0_WRITE_SLAVE25=1'b1
	MASTER0_WRITE_SLAVE26=1'b1
	MASTER0_WRITE_SLAVE27=1'b1
	MASTER0_WRITE_SLAVE28=1'b1
	MASTER0_WRITE_SLAVE29=1'b1
	MASTER0_WRITE_SLAVE30=1'b1
	MASTER0_WRITE_SLAVE31=1'b1
	MASTER1_WRITE_SLAVE0=1'b1
	MASTER1_WRITE_SLAVE1=1'b1
	MASTER1_WRITE_SLAVE2=1'b1
	MASTER1_WRITE_SLAVE3=1'b1
	MASTER1_WRITE_SLAVE4=1'b1
	MASTER1_WRITE_SLAVE5=1'b1
	MASTER1_WRITE_SLAVE6=1'b1
	MASTER1_WRITE_SLAVE7=1'b1
	MASTER1_WRITE_SLAVE8=1'b1
	MASTER1_WRITE_SLAVE9=1'b1
	MASTER1_WRITE_SLAVE10=1'b1
	MASTER1_WRITE_SLAVE11=1'b1
	MASTER1_WRITE_SLAVE12=1'b1
	MASTER1_WRITE_SLAVE13=1'b1
	MASTER1_WRITE_SLAVE14=1'b1
	MASTER1_WRITE_SLAVE15=1'b1
	MASTER1_WRITE_SLAVE16=1'b1
	MASTER1_WRITE_SLAVE17=1'b1
	MASTER1_WRITE_SLAVE18=1'b1
	MASTER1_WRITE_SLAVE19=1'b1
	MASTER1_WRITE_SLAVE20=1'b1
	MASTER1_WRITE_SLAVE21=1'b1
	MASTER1_WRITE_SLAVE22=1'b1
	MASTER1_WRITE_SLAVE23=1'b1
	MASTER1_WRITE_SLAVE24=1'b1
	MASTER1_WRITE_SLAVE25=1'b1
	MASTER1_WRITE_SLAVE26=1'b1
	MASTER1_WRITE_SLAVE27=1'b1
	MASTER1_WRITE_SLAVE28=1'b1
	MASTER1_WRITE_SLAVE29=1'b1
	MASTER1_WRITE_SLAVE30=1'b1
	MASTER1_WRITE_SLAVE31=1'b1
	MASTER2_WRITE_SLAVE0=1'b1
	MASTER2_WRITE_SLAVE1=1'b1
	MASTER2_WRITE_SLAVE2=1'b1
	MASTER2_WRITE_SLAVE3=1'b1
	MASTER2_WRITE_SLAVE4=1'b1
	MASTER2_WRITE_SLAVE5=1'b1
	MASTER2_WRITE_SLAVE6=1'b1
	MASTER2_WRITE_SLAVE7=1'b1
	MASTER2_WRITE_SLAVE8=1'b1
	MASTER2_WRITE_SLAVE9=1'b1
	MASTER2_WRITE_SLAVE10=1'b1
	MASTER2_WRITE_SLAVE11=1'b1
	MASTER2_WRITE_SLAVE12=1'b1
	MASTER2_WRITE_SLAVE13=1'b1
	MASTER2_WRITE_SLAVE14=1'b1
	MASTER2_WRITE_SLAVE15=1'b1
	MASTER2_WRITE_SLAVE16=1'b1
	MASTER2_WRITE_SLAVE17=1'b1
	MASTER2_WRITE_SLAVE18=1'b1
	MASTER2_WRITE_SLAVE19=1'b1
	MASTER2_WRITE_SLAVE20=1'b1
	MASTER2_WRITE_SLAVE21=1'b1
	MASTER2_WRITE_SLAVE22=1'b1
	MASTER2_WRITE_SLAVE23=1'b1
	MASTER2_WRITE_SLAVE24=1'b1
	MASTER2_WRITE_SLAVE25=1'b1
	MASTER2_WRITE_SLAVE26=1'b1
	MASTER2_WRITE_SLAVE27=1'b1
	MASTER2_WRITE_SLAVE28=1'b1
	MASTER2_WRITE_SLAVE29=1'b1
	MASTER2_WRITE_SLAVE30=1'b1
	MASTER2_WRITE_SLAVE31=1'b1
	MASTER3_WRITE_SLAVE0=1'b1
	MASTER3_WRITE_SLAVE1=1'b1
	MASTER3_WRITE_SLAVE2=1'b1
	MASTER3_WRITE_SLAVE3=1'b1
	MASTER3_WRITE_SLAVE4=1'b1
	MASTER3_WRITE_SLAVE5=1'b1
	MASTER3_WRITE_SLAVE6=1'b1
	MASTER3_WRITE_SLAVE7=1'b1
	MASTER3_WRITE_SLAVE8=1'b1
	MASTER3_WRITE_SLAVE9=1'b1
	MASTER3_WRITE_SLAVE10=1'b1
	MASTER3_WRITE_SLAVE11=1'b1
	MASTER3_WRITE_SLAVE12=1'b1
	MASTER3_WRITE_SLAVE13=1'b1
	MASTER3_WRITE_SLAVE14=1'b1
	MASTER3_WRITE_SLAVE15=1'b1
	MASTER3_WRITE_SLAVE16=1'b1
	MASTER3_WRITE_SLAVE17=1'b1
	MASTER3_WRITE_SLAVE18=1'b1
	MASTER3_WRITE_SLAVE19=1'b1
	MASTER3_WRITE_SLAVE20=1'b1
	MASTER3_WRITE_SLAVE21=1'b1
	MASTER3_WRITE_SLAVE22=1'b1
	MASTER3_WRITE_SLAVE23=1'b1
	MASTER3_WRITE_SLAVE24=1'b1
	MASTER3_WRITE_SLAVE25=1'b1
	MASTER3_WRITE_SLAVE26=1'b1
	MASTER3_WRITE_SLAVE27=1'b1
	MASTER3_WRITE_SLAVE28=1'b1
	MASTER3_WRITE_SLAVE29=1'b1
	MASTER3_WRITE_SLAVE30=1'b1
	MASTER3_WRITE_SLAVE31=1'b1
	MASTER4_WRITE_SLAVE0=1'b1
	MASTER4_WRITE_SLAVE1=1'b1
	MASTER4_WRITE_SLAVE2=1'b1
	MASTER4_WRITE_SLAVE3=1'b1
	MASTER4_WRITE_SLAVE4=1'b1
	MASTER4_WRITE_SLAVE5=1'b1
	MASTER4_WRITE_SLAVE6=1'b1
	MASTER4_WRITE_SLAVE7=1'b1
	MASTER4_WRITE_SLAVE8=1'b1
	MASTER4_WRITE_SLAVE9=1'b1
	MASTER4_WRITE_SLAVE10=1'b1
	MASTER4_WRITE_SLAVE11=1'b1
	MASTER4_WRITE_SLAVE12=1'b1
	MASTER4_WRITE_SLAVE13=1'b1
	MASTER4_WRITE_SLAVE14=1'b1
	MASTER4_WRITE_SLAVE15=1'b1
	MASTER4_WRITE_SLAVE16=1'b1
	MASTER4_WRITE_SLAVE17=1'b1
	MASTER4_WRITE_SLAVE18=1'b1
	MASTER4_WRITE_SLAVE19=1'b1
	MASTER4_WRITE_SLAVE20=1'b1
	MASTER4_WRITE_SLAVE21=1'b1
	MASTER4_WRITE_SLAVE22=1'b1
	MASTER4_WRITE_SLAVE23=1'b1
	MASTER4_WRITE_SLAVE24=1'b1
	MASTER4_WRITE_SLAVE25=1'b1
	MASTER4_WRITE_SLAVE26=1'b1
	MASTER4_WRITE_SLAVE27=1'b1
	MASTER4_WRITE_SLAVE28=1'b1
	MASTER4_WRITE_SLAVE29=1'b1
	MASTER4_WRITE_SLAVE30=1'b1
	MASTER4_WRITE_SLAVE31=1'b1
	MASTER5_WRITE_SLAVE0=1'b1
	MASTER5_WRITE_SLAVE1=1'b1
	MASTER5_WRITE_SLAVE2=1'b1
	MASTER5_WRITE_SLAVE3=1'b1
	MASTER5_WRITE_SLAVE4=1'b1
	MASTER5_WRITE_SLAVE5=1'b1
	MASTER5_WRITE_SLAVE6=1'b1
	MASTER5_WRITE_SLAVE7=1'b1
	MASTER5_WRITE_SLAVE8=1'b1
	MASTER5_WRITE_SLAVE9=1'b1
	MASTER5_WRITE_SLAVE10=1'b1
	MASTER5_WRITE_SLAVE11=1'b1
	MASTER5_WRITE_SLAVE12=1'b1
	MASTER5_WRITE_SLAVE13=1'b1
	MASTER5_WRITE_SLAVE14=1'b1
	MASTER5_WRITE_SLAVE15=1'b1
	MASTER5_WRITE_SLAVE16=1'b1
	MASTER5_WRITE_SLAVE17=1'b1
	MASTER5_WRITE_SLAVE18=1'b1
	MASTER5_WRITE_SLAVE19=1'b1
	MASTER5_WRITE_SLAVE20=1'b1
	MASTER5_WRITE_SLAVE21=1'b1
	MASTER5_WRITE_SLAVE22=1'b1
	MASTER5_WRITE_SLAVE23=1'b1
	MASTER5_WRITE_SLAVE24=1'b1
	MASTER5_WRITE_SLAVE25=1'b1
	MASTER5_WRITE_SLAVE26=1'b1
	MASTER5_WRITE_SLAVE27=1'b1
	MASTER5_WRITE_SLAVE28=1'b1
	MASTER5_WRITE_SLAVE29=1'b1
	MASTER5_WRITE_SLAVE30=1'b1
	MASTER5_WRITE_SLAVE31=1'b1
	MASTER6_WRITE_SLAVE0=1'b1
	MASTER6_WRITE_SLAVE1=1'b1
	MASTER6_WRITE_SLAVE2=1'b1
	MASTER6_WRITE_SLAVE3=1'b1
	MASTER6_WRITE_SLAVE4=1'b1
	MASTER6_WRITE_SLAVE5=1'b1
	MASTER6_WRITE_SLAVE6=1'b1
	MASTER6_WRITE_SLAVE7=1'b1
	MASTER6_WRITE_SLAVE8=1'b1
	MASTER6_WRITE_SLAVE9=1'b1
	MASTER6_WRITE_SLAVE10=1'b1
	MASTER6_WRITE_SLAVE11=1'b1
	MASTER6_WRITE_SLAVE12=1'b1
	MASTER6_WRITE_SLAVE13=1'b1
	MASTER6_WRITE_SLAVE14=1'b1
	MASTER6_WRITE_SLAVE15=1'b1
	MASTER6_WRITE_SLAVE16=1'b1
	MASTER6_WRITE_SLAVE17=1'b1
	MASTER6_WRITE_SLAVE18=1'b1
	MASTER6_WRITE_SLAVE19=1'b1
	MASTER6_WRITE_SLAVE20=1'b1
	MASTER6_WRITE_SLAVE21=1'b1
	MASTER6_WRITE_SLAVE22=1'b1
	MASTER6_WRITE_SLAVE23=1'b1
	MASTER6_WRITE_SLAVE24=1'b1
	MASTER6_WRITE_SLAVE25=1'b1
	MASTER6_WRITE_SLAVE26=1'b1
	MASTER6_WRITE_SLAVE27=1'b1
	MASTER6_WRITE_SLAVE28=1'b1
	MASTER6_WRITE_SLAVE29=1'b1
	MASTER6_WRITE_SLAVE30=1'b1
	MASTER6_WRITE_SLAVE31=1'b1
	MASTER7_WRITE_SLAVE0=1'b1
	MASTER7_WRITE_SLAVE1=1'b1
	MASTER7_WRITE_SLAVE2=1'b1
	MASTER7_WRITE_SLAVE3=1'b1
	MASTER7_WRITE_SLAVE4=1'b1
	MASTER7_WRITE_SLAVE5=1'b1
	MASTER7_WRITE_SLAVE6=1'b1
	MASTER7_WRITE_SLAVE7=1'b1
	MASTER7_WRITE_SLAVE8=1'b1
	MASTER7_WRITE_SLAVE9=1'b1
	MASTER7_WRITE_SLAVE10=1'b1
	MASTER7_WRITE_SLAVE11=1'b1
	MASTER7_WRITE_SLAVE12=1'b1
	MASTER7_WRITE_SLAVE13=1'b1
	MASTER7_WRITE_SLAVE14=1'b1
	MASTER7_WRITE_SLAVE15=1'b1
	MASTER7_WRITE_SLAVE16=1'b1
	MASTER7_WRITE_SLAVE17=1'b1
	MASTER7_WRITE_SLAVE18=1'b1
	MASTER7_WRITE_SLAVE19=1'b1
	MASTER7_WRITE_SLAVE20=1'b1
	MASTER7_WRITE_SLAVE21=1'b1
	MASTER7_WRITE_SLAVE22=1'b1
	MASTER7_WRITE_SLAVE23=1'b1
	MASTER7_WRITE_SLAVE24=1'b1
	MASTER7_WRITE_SLAVE25=1'b1
	MASTER7_WRITE_SLAVE26=1'b1
	MASTER7_WRITE_SLAVE27=1'b1
	MASTER7_WRITE_SLAVE28=1'b1
	MASTER7_WRITE_SLAVE29=1'b1
	MASTER7_WRITE_SLAVE30=1'b1
	MASTER7_WRITE_SLAVE31=1'b1
	MASTER8_WRITE_SLAVE0=1'b1
	MASTER8_WRITE_SLAVE1=1'b1
	MASTER8_WRITE_SLAVE2=1'b1
	MASTER8_WRITE_SLAVE3=1'b1
	MASTER8_WRITE_SLAVE4=1'b1
	MASTER8_WRITE_SLAVE5=1'b1
	MASTER8_WRITE_SLAVE6=1'b1
	MASTER8_WRITE_SLAVE7=1'b1
	MASTER8_WRITE_SLAVE8=1'b1
	MASTER8_WRITE_SLAVE9=1'b1
	MASTER8_WRITE_SLAVE10=1'b1
	MASTER8_WRITE_SLAVE11=1'b1
	MASTER8_WRITE_SLAVE12=1'b1
	MASTER8_WRITE_SLAVE13=1'b1
	MASTER8_WRITE_SLAVE14=1'b1
	MASTER8_WRITE_SLAVE15=1'b1
	MASTER8_WRITE_SLAVE16=1'b1
	MASTER8_WRITE_SLAVE17=1'b1
	MASTER8_WRITE_SLAVE18=1'b1
	MASTER8_WRITE_SLAVE19=1'b1
	MASTER8_WRITE_SLAVE20=1'b1
	MASTER8_WRITE_SLAVE21=1'b1
	MASTER8_WRITE_SLAVE22=1'b1
	MASTER8_WRITE_SLAVE23=1'b1
	MASTER8_WRITE_SLAVE24=1'b1
	MASTER8_WRITE_SLAVE25=1'b1
	MASTER8_WRITE_SLAVE26=1'b1
	MASTER8_WRITE_SLAVE27=1'b1
	MASTER8_WRITE_SLAVE28=1'b1
	MASTER8_WRITE_SLAVE29=1'b1
	MASTER8_WRITE_SLAVE30=1'b1
	MASTER8_WRITE_SLAVE31=1'b1
	MASTER9_WRITE_SLAVE0=1'b1
	MASTER9_WRITE_SLAVE1=1'b1
	MASTER9_WRITE_SLAVE2=1'b1
	MASTER9_WRITE_SLAVE3=1'b1
	MASTER9_WRITE_SLAVE4=1'b1
	MASTER9_WRITE_SLAVE5=1'b1
	MASTER9_WRITE_SLAVE6=1'b1
	MASTER9_WRITE_SLAVE7=1'b1
	MASTER9_WRITE_SLAVE8=1'b1
	MASTER9_WRITE_SLAVE9=1'b1
	MASTER9_WRITE_SLAVE10=1'b1
	MASTER9_WRITE_SLAVE11=1'b1
	MASTER9_WRITE_SLAVE12=1'b1
	MASTER9_WRITE_SLAVE13=1'b1
	MASTER9_WRITE_SLAVE14=1'b1
	MASTER9_WRITE_SLAVE15=1'b1
	MASTER9_WRITE_SLAVE16=1'b1
	MASTER9_WRITE_SLAVE17=1'b1
	MASTER9_WRITE_SLAVE18=1'b1
	MASTER9_WRITE_SLAVE19=1'b1
	MASTER9_WRITE_SLAVE20=1'b1
	MASTER9_WRITE_SLAVE21=1'b1
	MASTER9_WRITE_SLAVE22=1'b1
	MASTER9_WRITE_SLAVE23=1'b1
	MASTER9_WRITE_SLAVE24=1'b1
	MASTER9_WRITE_SLAVE25=1'b1
	MASTER9_WRITE_SLAVE26=1'b1
	MASTER9_WRITE_SLAVE27=1'b1
	MASTER9_WRITE_SLAVE28=1'b1
	MASTER9_WRITE_SLAVE29=1'b1
	MASTER9_WRITE_SLAVE30=1'b1
	MASTER9_WRITE_SLAVE31=1'b1
	MASTER10_WRITE_SLAVE0=1'b1
	MASTER10_WRITE_SLAVE1=1'b1
	MASTER10_WRITE_SLAVE2=1'b1
	MASTER10_WRITE_SLAVE3=1'b1
	MASTER10_WRITE_SLAVE4=1'b1
	MASTER10_WRITE_SLAVE5=1'b1
	MASTER10_WRITE_SLAVE6=1'b1
	MASTER10_WRITE_SLAVE7=1'b1
	MASTER10_WRITE_SLAVE8=1'b1
	MASTER10_WRITE_SLAVE9=1'b1
	MASTER10_WRITE_SLAVE10=1'b1
	MASTER10_WRITE_SLAVE11=1'b1
	MASTER10_WRITE_SLAVE12=1'b1
	MASTER10_WRITE_SLAVE13=1'b1
	MASTER10_WRITE_SLAVE14=1'b1
	MASTER10_WRITE_SLAVE15=1'b1
	MASTER10_WRITE_SLAVE16=1'b1
	MASTER10_WRITE_SLAVE17=1'b1
	MASTER10_WRITE_SLAVE18=1'b1
	MASTER10_WRITE_SLAVE19=1'b1
	MASTER10_WRITE_SLAVE20=1'b1
	MASTER10_WRITE_SLAVE21=1'b1
	MASTER10_WRITE_SLAVE22=1'b1
	MASTER10_WRITE_SLAVE23=1'b1
	MASTER10_WRITE_SLAVE24=1'b1
	MASTER10_WRITE_SLAVE25=1'b1
	MASTER10_WRITE_SLAVE26=1'b1
	MASTER10_WRITE_SLAVE27=1'b1
	MASTER10_WRITE_SLAVE28=1'b1
	MASTER10_WRITE_SLAVE29=1'b1
	MASTER10_WRITE_SLAVE30=1'b1
	MASTER10_WRITE_SLAVE31=1'b1
	MASTER11_WRITE_SLAVE0=1'b1
	MASTER11_WRITE_SLAVE1=1'b1
	MASTER11_WRITE_SLAVE2=1'b1
	MASTER11_WRITE_SLAVE3=1'b1
	MASTER11_WRITE_SLAVE4=1'b1
	MASTER11_WRITE_SLAVE5=1'b1
	MASTER11_WRITE_SLAVE6=1'b1
	MASTER11_WRITE_SLAVE7=1'b1
	MASTER11_WRITE_SLAVE8=1'b1
	MASTER11_WRITE_SLAVE9=1'b1
	MASTER11_WRITE_SLAVE10=1'b1
	MASTER11_WRITE_SLAVE11=1'b1
	MASTER11_WRITE_SLAVE12=1'b1
	MASTER11_WRITE_SLAVE13=1'b1
	MASTER11_WRITE_SLAVE14=1'b1
	MASTER11_WRITE_SLAVE15=1'b1
	MASTER11_WRITE_SLAVE16=1'b1
	MASTER11_WRITE_SLAVE17=1'b1
	MASTER11_WRITE_SLAVE18=1'b1
	MASTER11_WRITE_SLAVE19=1'b1
	MASTER11_WRITE_SLAVE20=1'b1
	MASTER11_WRITE_SLAVE21=1'b1
	MASTER11_WRITE_SLAVE22=1'b1
	MASTER11_WRITE_SLAVE23=1'b1
	MASTER11_WRITE_SLAVE24=1'b1
	MASTER11_WRITE_SLAVE25=1'b1
	MASTER11_WRITE_SLAVE26=1'b1
	MASTER11_WRITE_SLAVE27=1'b1
	MASTER11_WRITE_SLAVE28=1'b1
	MASTER11_WRITE_SLAVE29=1'b1
	MASTER11_WRITE_SLAVE30=1'b1
	MASTER11_WRITE_SLAVE31=1'b1
	MASTER12_WRITE_SLAVE0=1'b1
	MASTER12_WRITE_SLAVE1=1'b1
	MASTER12_WRITE_SLAVE2=1'b1
	MASTER12_WRITE_SLAVE3=1'b1
	MASTER12_WRITE_SLAVE4=1'b1
	MASTER12_WRITE_SLAVE5=1'b1
	MASTER12_WRITE_SLAVE6=1'b1
	MASTER12_WRITE_SLAVE7=1'b1
	MASTER12_WRITE_SLAVE8=1'b1
	MASTER12_WRITE_SLAVE9=1'b1
	MASTER12_WRITE_SLAVE10=1'b1
	MASTER12_WRITE_SLAVE11=1'b1
	MASTER12_WRITE_SLAVE12=1'b1
	MASTER12_WRITE_SLAVE13=1'b1
	MASTER12_WRITE_SLAVE14=1'b1
	MASTER12_WRITE_SLAVE15=1'b1
	MASTER12_WRITE_SLAVE16=1'b1
	MASTER12_WRITE_SLAVE17=1'b1
	MASTER12_WRITE_SLAVE18=1'b1
	MASTER12_WRITE_SLAVE19=1'b1
	MASTER12_WRITE_SLAVE20=1'b1
	MASTER12_WRITE_SLAVE21=1'b1
	MASTER12_WRITE_SLAVE22=1'b1
	MASTER12_WRITE_SLAVE23=1'b1
	MASTER12_WRITE_SLAVE24=1'b1
	MASTER12_WRITE_SLAVE25=1'b1
	MASTER12_WRITE_SLAVE26=1'b1
	MASTER12_WRITE_SLAVE27=1'b1
	MASTER12_WRITE_SLAVE28=1'b1
	MASTER12_WRITE_SLAVE29=1'b1
	MASTER12_WRITE_SLAVE30=1'b1
	MASTER12_WRITE_SLAVE31=1'b1
	MASTER13_WRITE_SLAVE0=1'b1
	MASTER13_WRITE_SLAVE1=1'b1
	MASTER13_WRITE_SLAVE2=1'b1
	MASTER13_WRITE_SLAVE3=1'b1
	MASTER13_WRITE_SLAVE4=1'b1
	MASTER13_WRITE_SLAVE5=1'b1
	MASTER13_WRITE_SLAVE6=1'b1
	MASTER13_WRITE_SLAVE7=1'b1
	MASTER13_WRITE_SLAVE8=1'b1
	MASTER13_WRITE_SLAVE9=1'b1
	MASTER13_WRITE_SLAVE10=1'b1
	MASTER13_WRITE_SLAVE11=1'b1
	MASTER13_WRITE_SLAVE12=1'b1
	MASTER13_WRITE_SLAVE13=1'b1
	MASTER13_WRITE_SLAVE14=1'b1
	MASTER13_WRITE_SLAVE15=1'b1
	MASTER13_WRITE_SLAVE16=1'b1
	MASTER13_WRITE_SLAVE17=1'b1
	MASTER13_WRITE_SLAVE18=1'b1
	MASTER13_WRITE_SLAVE19=1'b1
	MASTER13_WRITE_SLAVE20=1'b1
	MASTER13_WRITE_SLAVE21=1'b1
	MASTER13_WRITE_SLAVE22=1'b1
	MASTER13_WRITE_SLAVE23=1'b1
	MASTER13_WRITE_SLAVE24=1'b1
	MASTER13_WRITE_SLAVE25=1'b1
	MASTER13_WRITE_SLAVE26=1'b1
	MASTER13_WRITE_SLAVE27=1'b1
	MASTER13_WRITE_SLAVE28=1'b1
	MASTER13_WRITE_SLAVE29=1'b1
	MASTER13_WRITE_SLAVE30=1'b1
	MASTER13_WRITE_SLAVE31=1'b1
	MASTER14_WRITE_SLAVE0=1'b1
	MASTER14_WRITE_SLAVE1=1'b1
	MASTER14_WRITE_SLAVE2=1'b1
	MASTER14_WRITE_SLAVE3=1'b1
	MASTER14_WRITE_SLAVE4=1'b1
	MASTER14_WRITE_SLAVE5=1'b1
	MASTER14_WRITE_SLAVE6=1'b1
	MASTER14_WRITE_SLAVE7=1'b1
	MASTER14_WRITE_SLAVE8=1'b1
	MASTER14_WRITE_SLAVE9=1'b1
	MASTER14_WRITE_SLAVE10=1'b1
	MASTER14_WRITE_SLAVE11=1'b1
	MASTER14_WRITE_SLAVE12=1'b1
	MASTER14_WRITE_SLAVE13=1'b1
	MASTER14_WRITE_SLAVE14=1'b1
	MASTER14_WRITE_SLAVE15=1'b1
	MASTER14_WRITE_SLAVE16=1'b1
	MASTER14_WRITE_SLAVE17=1'b1
	MASTER14_WRITE_SLAVE18=1'b1
	MASTER14_WRITE_SLAVE19=1'b1
	MASTER14_WRITE_SLAVE20=1'b1
	MASTER14_WRITE_SLAVE21=1'b1
	MASTER14_WRITE_SLAVE22=1'b1
	MASTER14_WRITE_SLAVE23=1'b1
	MASTER14_WRITE_SLAVE24=1'b1
	MASTER14_WRITE_SLAVE25=1'b1
	MASTER14_WRITE_SLAVE26=1'b1
	MASTER14_WRITE_SLAVE27=1'b1
	MASTER14_WRITE_SLAVE28=1'b1
	MASTER14_WRITE_SLAVE29=1'b1
	MASTER14_WRITE_SLAVE30=1'b1
	MASTER14_WRITE_SLAVE31=1'b1
	MASTER15_WRITE_SLAVE0=1'b1
	MASTER15_WRITE_SLAVE1=1'b1
	MASTER15_WRITE_SLAVE2=1'b1
	MASTER15_WRITE_SLAVE3=1'b1
	MASTER15_WRITE_SLAVE4=1'b1
	MASTER15_WRITE_SLAVE5=1'b1
	MASTER15_WRITE_SLAVE6=1'b1
	MASTER15_WRITE_SLAVE7=1'b1
	MASTER15_WRITE_SLAVE8=1'b1
	MASTER15_WRITE_SLAVE9=1'b1
	MASTER15_WRITE_SLAVE10=1'b1
	MASTER15_WRITE_SLAVE11=1'b1
	MASTER15_WRITE_SLAVE12=1'b1
	MASTER15_WRITE_SLAVE13=1'b1
	MASTER15_WRITE_SLAVE14=1'b1
	MASTER15_WRITE_SLAVE15=1'b1
	MASTER15_WRITE_SLAVE16=1'b1
	MASTER15_WRITE_SLAVE17=1'b1
	MASTER15_WRITE_SLAVE18=1'b1
	MASTER15_WRITE_SLAVE19=1'b1
	MASTER15_WRITE_SLAVE20=1'b1
	MASTER15_WRITE_SLAVE21=1'b1
	MASTER15_WRITE_SLAVE22=1'b1
	MASTER15_WRITE_SLAVE23=1'b1
	MASTER15_WRITE_SLAVE24=1'b1
	MASTER15_WRITE_SLAVE25=1'b1
	MASTER15_WRITE_SLAVE26=1'b1
	MASTER15_WRITE_SLAVE27=1'b1
	MASTER15_WRITE_SLAVE28=1'b1
	MASTER15_WRITE_SLAVE29=1'b1
	MASTER15_WRITE_SLAVE30=1'b1
	MASTER15_WRITE_SLAVE31=1'b1
	MASTER0_READ_SLAVE0=1'b1
	MASTER0_READ_SLAVE1=1'b1
	MASTER0_READ_SLAVE2=1'b1
	MASTER0_READ_SLAVE3=1'b1
	MASTER0_READ_SLAVE4=1'b1
	MASTER0_READ_SLAVE5=1'b1
	MASTER0_READ_SLAVE6=1'b1
	MASTER0_READ_SLAVE7=1'b1
	MASTER0_READ_SLAVE8=1'b1
	MASTER0_READ_SLAVE9=1'b1
	MASTER0_READ_SLAVE10=1'b1
	MASTER0_READ_SLAVE11=1'b1
	MASTER0_READ_SLAVE12=1'b1
	MASTER0_READ_SLAVE13=1'b1
	MASTER0_READ_SLAVE14=1'b1
	MASTER0_READ_SLAVE15=1'b1
	MASTER0_READ_SLAVE16=1'b1
	MASTER0_READ_SLAVE17=1'b1
	MASTER0_READ_SLAVE18=1'b1
	MASTER0_READ_SLAVE19=1'b1
	MASTER0_READ_SLAVE20=1'b1
	MASTER0_READ_SLAVE21=1'b1
	MASTER0_READ_SLAVE22=1'b1
	MASTER0_READ_SLAVE23=1'b1
	MASTER0_READ_SLAVE24=1'b1
	MASTER0_READ_SLAVE25=1'b1
	MASTER0_READ_SLAVE26=1'b1
	MASTER0_READ_SLAVE27=1'b1
	MASTER0_READ_SLAVE28=1'b1
	MASTER0_READ_SLAVE29=1'b1
	MASTER0_READ_SLAVE30=1'b1
	MASTER0_READ_SLAVE31=1'b1
	MASTER1_READ_SLAVE0=1'b1
	MASTER1_READ_SLAVE1=1'b1
	MASTER1_READ_SLAVE2=1'b1
	MASTER1_READ_SLAVE3=1'b1
	MASTER1_READ_SLAVE4=1'b1
	MASTER1_READ_SLAVE5=1'b1
	MASTER1_READ_SLAVE6=1'b1
	MASTER1_READ_SLAVE7=1'b1
	MASTER1_READ_SLAVE8=1'b1
	MASTER1_READ_SLAVE9=1'b1
	MASTER1_READ_SLAVE10=1'b1
	MASTER1_READ_SLAVE11=1'b1
	MASTER1_READ_SLAVE12=1'b1
	MASTER1_READ_SLAVE13=1'b1
	MASTER1_READ_SLAVE14=1'b1
	MASTER1_READ_SLAVE15=1'b1
	MASTER1_READ_SLAVE16=1'b1
	MASTER1_READ_SLAVE17=1'b1
	MASTER1_READ_SLAVE18=1'b1
	MASTER1_READ_SLAVE19=1'b1
	MASTER1_READ_SLAVE20=1'b1
	MASTER1_READ_SLAVE21=1'b1
	MASTER1_READ_SLAVE22=1'b1
	MASTER1_READ_SLAVE23=1'b1
	MASTER1_READ_SLAVE24=1'b1
	MASTER1_READ_SLAVE25=1'b1
	MASTER1_READ_SLAVE26=1'b1
	MASTER1_READ_SLAVE27=1'b1
	MASTER1_READ_SLAVE28=1'b1
	MASTER1_READ_SLAVE29=1'b1
	MASTER1_READ_SLAVE30=1'b1
	MASTER1_READ_SLAVE31=1'b1
	MASTER2_READ_SLAVE0=1'b1
	MASTER2_READ_SLAVE1=1'b1
	MASTER2_READ_SLAVE2=1'b1
	MASTER2_READ_SLAVE3=1'b1
	MASTER2_READ_SLAVE4=1'b1
	MASTER2_READ_SLAVE5=1'b1
	MASTER2_READ_SLAVE6=1'b1
	MASTER2_READ_SLAVE7=1'b1
	MASTER2_READ_SLAVE8=1'b1
	MASTER2_READ_SLAVE9=1'b1
	MASTER2_READ_SLAVE10=1'b1
	MASTER2_READ_SLAVE11=1'b1
	MASTER2_READ_SLAVE12=1'b1
	MASTER2_READ_SLAVE13=1'b1
	MASTER2_READ_SLAVE14=1'b1
	MASTER2_READ_SLAVE15=1'b1
	MASTER2_READ_SLAVE16=1'b1
	MASTER2_READ_SLAVE17=1'b1
	MASTER2_READ_SLAVE18=1'b1
	MASTER2_READ_SLAVE19=1'b1
	MASTER2_READ_SLAVE20=1'b1
	MASTER2_READ_SLAVE21=1'b1
	MASTER2_READ_SLAVE22=1'b1
	MASTER2_READ_SLAVE23=1'b1
	MASTER2_READ_SLAVE24=1'b1
	MASTER2_READ_SLAVE25=1'b1
	MASTER2_READ_SLAVE26=1'b1
	MASTER2_READ_SLAVE27=1'b1
	MASTER2_READ_SLAVE28=1'b1
	MASTER2_READ_SLAVE29=1'b1
	MASTER2_READ_SLAVE30=1'b1
	MASTER2_READ_SLAVE31=1'b1
	MASTER3_READ_SLAVE0=1'b1
	MASTER3_READ_SLAVE1=1'b1
	MASTER3_READ_SLAVE2=1'b1
	MASTER3_READ_SLAVE3=1'b1
	MASTER3_READ_SLAVE4=1'b1
	MASTER3_READ_SLAVE5=1'b1
	MASTER3_READ_SLAVE6=1'b1
	MASTER3_READ_SLAVE7=1'b1
	MASTER3_READ_SLAVE8=1'b1
	MASTER3_READ_SLAVE9=1'b1
	MASTER3_READ_SLAVE10=1'b1
	MASTER3_READ_SLAVE11=1'b1
	MASTER3_READ_SLAVE12=1'b1
	MASTER3_READ_SLAVE13=1'b1
	MASTER3_READ_SLAVE14=1'b1
	MASTER3_READ_SLAVE15=1'b1
	MASTER3_READ_SLAVE16=1'b1
	MASTER3_READ_SLAVE17=1'b1
	MASTER3_READ_SLAVE18=1'b1
	MASTER3_READ_SLAVE19=1'b1
	MASTER3_READ_SLAVE20=1'b1
	MASTER3_READ_SLAVE21=1'b1
	MASTER3_READ_SLAVE22=1'b1
	MASTER3_READ_SLAVE23=1'b1
	MASTER3_READ_SLAVE24=1'b1
	MASTER3_READ_SLAVE25=1'b1
	MASTER3_READ_SLAVE26=1'b1
	MASTER3_READ_SLAVE27=1'b1
	MASTER3_READ_SLAVE28=1'b1
	MASTER3_READ_SLAVE29=1'b1
	MASTER3_READ_SLAVE30=1'b1
	MASTER3_READ_SLAVE31=1'b1
	MASTER4_READ_SLAVE0=1'b1
	MASTER4_READ_SLAVE1=1'b1
	MASTER4_READ_SLAVE2=1'b1
	MASTER4_READ_SLAVE3=1'b1
	MASTER4_READ_SLAVE4=1'b1
	MASTER4_READ_SLAVE5=1'b1
	MASTER4_READ_SLAVE6=1'b1
	MASTER4_READ_SLAVE7=1'b1
	MASTER4_READ_SLAVE8=1'b1
	MASTER4_READ_SLAVE9=1'b1
	MASTER4_READ_SLAVE10=1'b1
	MASTER4_READ_SLAVE11=1'b1
	MASTER4_READ_SLAVE12=1'b1
	MASTER4_READ_SLAVE13=1'b1
	MASTER4_READ_SLAVE14=1'b1
	MASTER4_READ_SLAVE15=1'b1
	MASTER4_READ_SLAVE16=1'b1
	MASTER4_READ_SLAVE17=1'b1
	MASTER4_READ_SLAVE18=1'b1
	MASTER4_READ_SLAVE19=1'b1
	MASTER4_READ_SLAVE20=1'b1
	MASTER4_READ_SLAVE21=1'b1
	MASTER4_READ_SLAVE22=1'b1
	MASTER4_READ_SLAVE23=1'b1
	MASTER4_READ_SLAVE24=1'b1
	MASTER4_READ_SLAVE25=1'b1
	MASTER4_READ_SLAVE26=1'b1
	MASTER4_READ_SLAVE27=1'b1
	MASTER4_READ_SLAVE28=1'b1
	MASTER4_READ_SLAVE29=1'b1
	MASTER4_READ_SLAVE30=1'b1
	MASTER4_READ_SLAVE31=1'b1
	MASTER5_READ_SLAVE0=1'b1
	MASTER5_READ_SLAVE1=1'b1
	MASTER5_READ_SLAVE2=1'b1
	MASTER5_READ_SLAVE3=1'b1
	MASTER5_READ_SLAVE4=1'b1
	MASTER5_READ_SLAVE5=1'b1
	MASTER5_READ_SLAVE6=1'b1
	MASTER5_READ_SLAVE7=1'b1
	MASTER5_READ_SLAVE8=1'b1
	MASTER5_READ_SLAVE9=1'b1
	MASTER5_READ_SLAVE10=1'b1
	MASTER5_READ_SLAVE11=1'b1
	MASTER5_READ_SLAVE12=1'b1
	MASTER5_READ_SLAVE13=1'b1
	MASTER5_READ_SLAVE14=1'b1
	MASTER5_READ_SLAVE15=1'b1
	MASTER5_READ_SLAVE16=1'b1
	MASTER5_READ_SLAVE17=1'b1
	MASTER5_READ_SLAVE18=1'b1
	MASTER5_READ_SLAVE19=1'b1
	MASTER5_READ_SLAVE20=1'b1
	MASTER5_READ_SLAVE21=1'b1
	MASTER5_READ_SLAVE22=1'b1
	MASTER5_READ_SLAVE23=1'b1
	MASTER5_READ_SLAVE24=1'b1
	MASTER5_READ_SLAVE25=1'b1
	MASTER5_READ_SLAVE26=1'b1
	MASTER5_READ_SLAVE27=1'b1
	MASTER5_READ_SLAVE28=1'b1
	MASTER5_READ_SLAVE29=1'b1
	MASTER5_READ_SLAVE30=1'b1
	MASTER5_READ_SLAVE31=1'b1
	MASTER6_READ_SLAVE0=1'b1
	MASTER6_READ_SLAVE1=1'b1
	MASTER6_READ_SLAVE2=1'b1
	MASTER6_READ_SLAVE3=1'b1
	MASTER6_READ_SLAVE4=1'b1
	MASTER6_READ_SLAVE5=1'b1
	MASTER6_READ_SLAVE6=1'b1
	MASTER6_READ_SLAVE7=1'b1
	MASTER6_READ_SLAVE8=1'b1
	MASTER6_READ_SLAVE9=1'b1
	MASTER6_READ_SLAVE10=1'b1
	MASTER6_READ_SLAVE11=1'b1
	MASTER6_READ_SLAVE12=1'b1
	MASTER6_READ_SLAVE13=1'b1
	MASTER6_READ_SLAVE14=1'b1
	MASTER6_READ_SLAVE15=1'b1
	MASTER6_READ_SLAVE16=1'b1
	MASTER6_READ_SLAVE17=1'b1
	MASTER6_READ_SLAVE18=1'b1
	MASTER6_READ_SLAVE19=1'b1
	MASTER6_READ_SLAVE20=1'b1
	MASTER6_READ_SLAVE21=1'b1
	MASTER6_READ_SLAVE22=1'b1
	MASTER6_READ_SLAVE23=1'b1
	MASTER6_READ_SLAVE24=1'b1
	MASTER6_READ_SLAVE25=1'b1
	MASTER6_READ_SLAVE26=1'b1
	MASTER6_READ_SLAVE27=1'b1
	MASTER6_READ_SLAVE28=1'b1
	MASTER6_READ_SLAVE29=1'b1
	MASTER6_READ_SLAVE30=1'b1
	MASTER6_READ_SLAVE31=1'b1
	MASTER7_READ_SLAVE0=1'b1
	MASTER7_READ_SLAVE1=1'b1
	MASTER7_READ_SLAVE2=1'b1
	MASTER7_READ_SLAVE3=1'b1
	MASTER7_READ_SLAVE4=1'b1
	MASTER7_READ_SLAVE5=1'b1
	MASTER7_READ_SLAVE6=1'b1
	MASTER7_READ_SLAVE7=1'b1
	MASTER7_READ_SLAVE8=1'b1
	MASTER7_READ_SLAVE9=1'b1
	MASTER7_READ_SLAVE10=1'b1
	MASTER7_READ_SLAVE11=1'b1
	MASTER7_READ_SLAVE12=1'b1
	MASTER7_READ_SLAVE13=1'b1
	MASTER7_READ_SLAVE14=1'b1
	MASTER7_READ_SLAVE15=1'b1
	MASTER7_READ_SLAVE16=1'b1
	MASTER7_READ_SLAVE17=1'b1
	MASTER7_READ_SLAVE18=1'b1
	MASTER7_READ_SLAVE19=1'b1
	MASTER7_READ_SLAVE20=1'b1
	MASTER7_READ_SLAVE21=1'b1
	MASTER7_READ_SLAVE22=1'b1
	MASTER7_READ_SLAVE23=1'b1
	MASTER7_READ_SLAVE24=1'b1
	MASTER7_READ_SLAVE25=1'b1
	MASTER7_READ_SLAVE26=1'b1
	MASTER7_READ_SLAVE27=1'b1
	MASTER7_READ_SLAVE28=1'b1
	MASTER7_READ_SLAVE29=1'b1
	MASTER7_READ_SLAVE30=1'b1
	MASTER7_READ_SLAVE31=1'b1
	MASTER8_READ_SLAVE0=1'b1
	MASTER8_READ_SLAVE1=1'b1
	MASTER8_READ_SLAVE2=1'b1
	MASTER8_READ_SLAVE3=1'b1
	MASTER8_READ_SLAVE4=1'b1
	MASTER8_READ_SLAVE5=1'b1
	MASTER8_READ_SLAVE6=1'b1
	MASTER8_READ_SLAVE7=1'b1
	MASTER8_READ_SLAVE8=1'b1
	MASTER8_READ_SLAVE9=1'b1
	MASTER8_READ_SLAVE10=1'b1
	MASTER8_READ_SLAVE11=1'b1
	MASTER8_READ_SLAVE12=1'b1
	MASTER8_READ_SLAVE13=1'b1
	MASTER8_READ_SLAVE14=1'b1
	MASTER8_READ_SLAVE15=1'b1
	MASTER8_READ_SLAVE16=1'b1
	MASTER8_READ_SLAVE17=1'b1
	MASTER8_READ_SLAVE18=1'b1
	MASTER8_READ_SLAVE19=1'b1
	MASTER8_READ_SLAVE20=1'b1
	MASTER8_READ_SLAVE21=1'b1
	MASTER8_READ_SLAVE22=1'b1
	MASTER8_READ_SLAVE23=1'b1
	MASTER8_READ_SLAVE24=1'b1
	MASTER8_READ_SLAVE25=1'b1
	MASTER8_READ_SLAVE26=1'b1
	MASTER8_READ_SLAVE27=1'b1
	MASTER8_READ_SLAVE28=1'b1
	MASTER8_READ_SLAVE29=1'b1
	MASTER8_READ_SLAVE30=1'b1
	MASTER8_READ_SLAVE31=1'b1
	MASTER9_READ_SLAVE0=1'b1
	MASTER9_READ_SLAVE1=1'b1
	MASTER9_READ_SLAVE2=1'b1
	MASTER9_READ_SLAVE3=1'b1
	MASTER9_READ_SLAVE4=1'b1
	MASTER9_READ_SLAVE5=1'b1
	MASTER9_READ_SLAVE6=1'b1
	MASTER9_READ_SLAVE7=1'b1
	MASTER9_READ_SLAVE8=1'b1
	MASTER9_READ_SLAVE9=1'b1
	MASTER9_READ_SLAVE10=1'b1
	MASTER9_READ_SLAVE11=1'b1
	MASTER9_READ_SLAVE12=1'b1
	MASTER9_READ_SLAVE13=1'b1
	MASTER9_READ_SLAVE14=1'b1
	MASTER9_READ_SLAVE15=1'b1
	MASTER9_READ_SLAVE16=1'b1
	MASTER9_READ_SLAVE17=1'b1
	MASTER9_READ_SLAVE18=1'b1
	MASTER9_READ_SLAVE19=1'b1
	MASTER9_READ_SLAVE20=1'b1
	MASTER9_READ_SLAVE21=1'b1
	MASTER9_READ_SLAVE22=1'b1
	MASTER9_READ_SLAVE23=1'b1
	MASTER9_READ_SLAVE24=1'b1
	MASTER9_READ_SLAVE25=1'b1
	MASTER9_READ_SLAVE26=1'b1
	MASTER9_READ_SLAVE27=1'b1
	MASTER9_READ_SLAVE28=1'b1
	MASTER9_READ_SLAVE29=1'b1
	MASTER9_READ_SLAVE30=1'b1
	MASTER9_READ_SLAVE31=1'b1
	MASTER10_READ_SLAVE0=1'b1
	MASTER10_READ_SLAVE1=1'b1
	MASTER10_READ_SLAVE2=1'b1
	MASTER10_READ_SLAVE3=1'b1
	MASTER10_READ_SLAVE4=1'b1
	MASTER10_READ_SLAVE5=1'b1
	MASTER10_READ_SLAVE6=1'b1
	MASTER10_READ_SLAVE7=1'b1
	MASTER10_READ_SLAVE8=1'b1
	MASTER10_READ_SLAVE9=1'b1
	MASTER10_READ_SLAVE10=1'b1
	MASTER10_READ_SLAVE11=1'b1
	MASTER10_READ_SLAVE12=1'b1
	MASTER10_READ_SLAVE13=1'b1
	MASTER10_READ_SLAVE14=1'b1
	MASTER10_READ_SLAVE15=1'b1
	MASTER10_READ_SLAVE16=1'b1
	MASTER10_READ_SLAVE17=1'b1
	MASTER10_READ_SLAVE18=1'b1
	MASTER10_READ_SLAVE19=1'b1
	MASTER10_READ_SLAVE20=1'b1
	MASTER10_READ_SLAVE21=1'b1
	MASTER10_READ_SLAVE22=1'b1
	MASTER10_READ_SLAVE23=1'b1
	MASTER10_READ_SLAVE24=1'b1
	MASTER10_READ_SLAVE25=1'b1
	MASTER10_READ_SLAVE26=1'b1
	MASTER10_READ_SLAVE27=1'b1
	MASTER10_READ_SLAVE28=1'b1
	MASTER10_READ_SLAVE29=1'b1
	MASTER10_READ_SLAVE30=1'b1
	MASTER10_READ_SLAVE31=1'b1
	MASTER11_READ_SLAVE0=1'b1
	MASTER11_READ_SLAVE1=1'b1
	MASTER11_READ_SLAVE2=1'b1
	MASTER11_READ_SLAVE3=1'b1
	MASTER11_READ_SLAVE4=1'b1
	MASTER11_READ_SLAVE5=1'b1
	MASTER11_READ_SLAVE6=1'b1
	MASTER11_READ_SLAVE7=1'b1
	MASTER11_READ_SLAVE8=1'b1
	MASTER11_READ_SLAVE9=1'b1
	MASTER11_READ_SLAVE10=1'b1
	MASTER11_READ_SLAVE11=1'b1
	MASTER11_READ_SLAVE12=1'b1
	MASTER11_READ_SLAVE13=1'b1
	MASTER11_READ_SLAVE14=1'b1
	MASTER11_READ_SLAVE15=1'b1
	MASTER11_READ_SLAVE16=1'b1
	MASTER11_READ_SLAVE17=1'b1
	MASTER11_READ_SLAVE18=1'b1
	MASTER11_READ_SLAVE19=1'b1
	MASTER11_READ_SLAVE20=1'b1
	MASTER11_READ_SLAVE21=1'b1
	MASTER11_READ_SLAVE22=1'b1
	MASTER11_READ_SLAVE23=1'b1
	MASTER11_READ_SLAVE24=1'b1
	MASTER11_READ_SLAVE25=1'b1
	MASTER11_READ_SLAVE26=1'b1
	MASTER11_READ_SLAVE27=1'b1
	MASTER11_READ_SLAVE28=1'b1
	MASTER11_READ_SLAVE29=1'b1
	MASTER11_READ_SLAVE30=1'b1
	MASTER11_READ_SLAVE31=1'b1
	MASTER12_READ_SLAVE0=1'b1
	MASTER12_READ_SLAVE1=1'b1
	MASTER12_READ_SLAVE2=1'b1
	MASTER12_READ_SLAVE3=1'b1
	MASTER12_READ_SLAVE4=1'b1
	MASTER12_READ_SLAVE5=1'b1
	MASTER12_READ_SLAVE6=1'b1
	MASTER12_READ_SLAVE7=1'b1
	MASTER12_READ_SLAVE8=1'b1
	MASTER12_READ_SLAVE9=1'b1
	MASTER12_READ_SLAVE10=1'b1
	MASTER12_READ_SLAVE11=1'b1
	MASTER12_READ_SLAVE12=1'b1
	MASTER12_READ_SLAVE13=1'b1
	MASTER12_READ_SLAVE14=1'b1
	MASTER12_READ_SLAVE15=1'b1
	MASTER12_READ_SLAVE16=1'b1
	MASTER12_READ_SLAVE17=1'b1
	MASTER12_READ_SLAVE18=1'b1
	MASTER12_READ_SLAVE19=1'b1
	MASTER12_READ_SLAVE20=1'b1
	MASTER12_READ_SLAVE21=1'b1
	MASTER12_READ_SLAVE22=1'b1
	MASTER12_READ_SLAVE23=1'b1
	MASTER12_READ_SLAVE24=1'b1
	MASTER12_READ_SLAVE25=1'b1
	MASTER12_READ_SLAVE26=1'b1
	MASTER12_READ_SLAVE27=1'b1
	MASTER12_READ_SLAVE28=1'b1
	MASTER12_READ_SLAVE29=1'b1
	MASTER12_READ_SLAVE30=1'b1
	MASTER12_READ_SLAVE31=1'b1
	MASTER13_READ_SLAVE0=1'b1
	MASTER13_READ_SLAVE1=1'b1
	MASTER13_READ_SLAVE2=1'b1
	MASTER13_READ_SLAVE3=1'b1
	MASTER13_READ_SLAVE4=1'b1
	MASTER13_READ_SLAVE5=1'b1
	MASTER13_READ_SLAVE6=1'b1
	MASTER13_READ_SLAVE7=1'b1
	MASTER13_READ_SLAVE8=1'b1
	MASTER13_READ_SLAVE9=1'b1
	MASTER13_READ_SLAVE10=1'b1
	MASTER13_READ_SLAVE11=1'b1
	MASTER13_READ_SLAVE12=1'b1
	MASTER13_READ_SLAVE13=1'b1
	MASTER13_READ_SLAVE14=1'b1
	MASTER13_READ_SLAVE15=1'b1
	MASTER13_READ_SLAVE16=1'b1
	MASTER13_READ_SLAVE17=1'b1
	MASTER13_READ_SLAVE18=1'b1
	MASTER13_READ_SLAVE19=1'b1
	MASTER13_READ_SLAVE20=1'b1
	MASTER13_READ_SLAVE21=1'b1
	MASTER13_READ_SLAVE22=1'b1
	MASTER13_READ_SLAVE23=1'b1
	MASTER13_READ_SLAVE24=1'b1
	MASTER13_READ_SLAVE25=1'b1
	MASTER13_READ_SLAVE26=1'b1
	MASTER13_READ_SLAVE27=1'b1
	MASTER13_READ_SLAVE28=1'b1
	MASTER13_READ_SLAVE29=1'b1
	MASTER13_READ_SLAVE30=1'b1
	MASTER13_READ_SLAVE31=1'b1
	MASTER14_READ_SLAVE0=1'b1
	MASTER14_READ_SLAVE1=1'b1
	MASTER14_READ_SLAVE2=1'b1
	MASTER14_READ_SLAVE3=1'b1
	MASTER14_READ_SLAVE4=1'b1
	MASTER14_READ_SLAVE5=1'b1
	MASTER14_READ_SLAVE6=1'b1
	MASTER14_READ_SLAVE7=1'b1
	MASTER14_READ_SLAVE8=1'b1
	MASTER14_READ_SLAVE9=1'b1
	MASTER14_READ_SLAVE10=1'b1
	MASTER14_READ_SLAVE11=1'b1
	MASTER14_READ_SLAVE12=1'b1
	MASTER14_READ_SLAVE13=1'b1
	MASTER14_READ_SLAVE14=1'b1
	MASTER14_READ_SLAVE15=1'b1
	MASTER14_READ_SLAVE16=1'b1
	MASTER14_READ_SLAVE17=1'b1
	MASTER14_READ_SLAVE18=1'b1
	MASTER14_READ_SLAVE19=1'b1
	MASTER14_READ_SLAVE20=1'b1
	MASTER14_READ_SLAVE21=1'b1
	MASTER14_READ_SLAVE22=1'b1
	MASTER14_READ_SLAVE23=1'b1
	MASTER14_READ_SLAVE24=1'b1
	MASTER14_READ_SLAVE25=1'b1
	MASTER14_READ_SLAVE26=1'b1
	MASTER14_READ_SLAVE27=1'b1
	MASTER14_READ_SLAVE28=1'b1
	MASTER14_READ_SLAVE29=1'b1
	MASTER14_READ_SLAVE30=1'b1
	MASTER14_READ_SLAVE31=1'b1
	MASTER15_READ_SLAVE0=1'b1
	MASTER15_READ_SLAVE1=1'b1
	MASTER15_READ_SLAVE2=1'b1
	MASTER15_READ_SLAVE3=1'b1
	MASTER15_READ_SLAVE4=1'b1
	MASTER15_READ_SLAVE5=1'b1
	MASTER15_READ_SLAVE6=1'b1
	MASTER15_READ_SLAVE7=1'b1
	MASTER15_READ_SLAVE8=1'b1
	MASTER15_READ_SLAVE9=1'b1
	MASTER15_READ_SLAVE10=1'b1
	MASTER15_READ_SLAVE11=1'b1
	MASTER15_READ_SLAVE12=1'b1
	MASTER15_READ_SLAVE13=1'b1
	MASTER15_READ_SLAVE14=1'b1
	MASTER15_READ_SLAVE15=1'b1
	MASTER15_READ_SLAVE16=1'b1
	MASTER15_READ_SLAVE17=1'b1
	MASTER15_READ_SLAVE18=1'b1
	MASTER15_READ_SLAVE19=1'b1
	MASTER15_READ_SLAVE20=1'b1
	MASTER15_READ_SLAVE21=1'b1
	MASTER15_READ_SLAVE22=1'b1
	MASTER15_READ_SLAVE23=1'b1
	MASTER15_READ_SLAVE24=1'b1
	MASTER15_READ_SLAVE25=1'b1
	MASTER15_READ_SLAVE26=1'b1
	MASTER15_READ_SLAVE27=1'b1
	MASTER15_READ_SLAVE28=1'b1
	MASTER15_READ_SLAVE29=1'b1
	MASTER15_READ_SLAVE30=1'b1
	MASTER15_READ_SLAVE31=1'b1
	RD_ARB_EN=32'b00000000000000000000000000000001
	MASTER0_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER1_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER2_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER3_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER4_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER5_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER6_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER7_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER8_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER9_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER10_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER11_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER12_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER13_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER14_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER15_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE0_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE1_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE2_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE3_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE4_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE5_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE6_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE7_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE8_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE9_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE10_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE11_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE12_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE13_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE14_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE15_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE16_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE17_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE18_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE19_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE20_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE21_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE22_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE23_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE24_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE25_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE26_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE27_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE28_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE29_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE30_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE31_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER0_TYPE=2'b00
	MASTER1_TYPE=2'b00
	MASTER2_TYPE=2'b00
	MASTER3_TYPE=2'b00
	MASTER4_TYPE=2'b00
	MASTER5_TYPE=2'b00
	MASTER6_TYPE=2'b00
	MASTER7_TYPE=2'b00
	MASTER8_TYPE=2'b00
	MASTER9_TYPE=2'b00
	MASTER10_TYPE=2'b00
	MASTER11_TYPE=2'b00
	MASTER12_TYPE=2'b00
	MASTER13_TYPE=2'b00
	MASTER14_TYPE=2'b00
	MASTER15_TYPE=2'b00
	SLAVE0_TYPE=2'b00
	SLAVE1_TYPE=2'b00
	SLAVE2_TYPE=2'b00
	SLAVE3_TYPE=2'b00
	SLAVE4_TYPE=2'b00
	SLAVE5_TYPE=2'b00
	SLAVE6_TYPE=2'b00
	SLAVE7_TYPE=2'b00
	SLAVE8_TYPE=2'b00
	SLAVE9_TYPE=2'b00
	SLAVE10_TYPE=2'b00
	SLAVE11_TYPE=2'b00
	SLAVE12_TYPE=2'b00
	SLAVE13_TYPE=2'b00
	SLAVE14_TYPE=2'b00
	SLAVE15_TYPE=2'b00
	SLAVE16_TYPE=2'b00
	SLAVE17_TYPE=2'b00
	SLAVE18_TYPE=2'b00
	SLAVE19_TYPE=2'b00
	SLAVE20_TYPE=2'b00
	SLAVE21_TYPE=2'b00
	SLAVE22_TYPE=2'b00
	SLAVE23_TYPE=2'b00
	SLAVE24_TYPE=2'b00
	SLAVE25_TYPE=2'b00
	SLAVE26_TYPE=2'b00
	SLAVE27_TYPE=2'b00
	SLAVE28_TYPE=2'b00
	SLAVE29_TYPE=2'b00
	SLAVE30_TYPE=2'b00
	SLAVE31_TYPE=2'b00
	MASTER0_DATA_WIDTH=32'b00000000000000000000000000100000
	MASTER1_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER2_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER3_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER4_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER5_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER6_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER7_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER8_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER9_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER10_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER11_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER12_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER13_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER14_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE0_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE1_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE2_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE3_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE4_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE5_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE6_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE7_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE8_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE9_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE10_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE11_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE12_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE13_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE14_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE16_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE17_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE18_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE19_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE20_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE21_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE22_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE23_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE24_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE25_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE26_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE27_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE28_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE29_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE30_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE31_DATA_WIDTH=32'b00000000000000000000000001000000
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MASTER0_CHAN_RS=1'b1
	MASTER1_CHAN_RS=1'b1
	MASTER2_CHAN_RS=1'b1
	MASTER3_CHAN_RS=1'b1
	MASTER4_CHAN_RS=1'b1
	MASTER5_CHAN_RS=1'b1
	MASTER6_CHAN_RS=1'b1
	MASTER7_CHAN_RS=1'b1
	MASTER8_CHAN_RS=1'b1
	MASTER9_CHAN_RS=1'b1
	MASTER10_CHAN_RS=1'b1
	MASTER11_CHAN_RS=1'b1
	MASTER12_CHAN_RS=1'b1
	MASTER13_CHAN_RS=1'b1
	MASTER14_CHAN_RS=1'b1
	MASTER15_CHAN_RS=1'b1
	SLAVE0_CHAN_RS=1'b1
	SLAVE1_CHAN_RS=1'b1
	SLAVE2_CHAN_RS=1'b1
	SLAVE3_CHAN_RS=1'b1
	SLAVE4_CHAN_RS=1'b1
	SLAVE5_CHAN_RS=1'b1
	SLAVE6_CHAN_RS=1'b1
	SLAVE7_CHAN_RS=1'b1
	SLAVE8_CHAN_RS=1'b1
	SLAVE9_CHAN_RS=1'b1
	SLAVE10_CHAN_RS=1'b1
	SLAVE11_CHAN_RS=1'b1
	SLAVE12_CHAN_RS=1'b1
	SLAVE13_CHAN_RS=1'b1
	SLAVE14_CHAN_RS=1'b1
	SLAVE15_CHAN_RS=1'b1
	SLAVE16_CHAN_RS=1'b1
	SLAVE17_CHAN_RS=1'b1
	SLAVE18_CHAN_RS=1'b1
	SLAVE19_CHAN_RS=1'b1
	SLAVE20_CHAN_RS=1'b1
	SLAVE21_CHAN_RS=1'b1
	SLAVE22_CHAN_RS=1'b1
	SLAVE23_CHAN_RS=1'b1
	SLAVE24_CHAN_RS=1'b1
	SLAVE25_CHAN_RS=1'b1
	SLAVE26_CHAN_RS=1'b1
	SLAVE27_CHAN_RS=1'b1
	SLAVE28_CHAN_RS=1'b1
	SLAVE29_CHAN_RS=1'b1
	SLAVE30_CHAN_RS=1'b1
	SLAVE31_CHAN_RS=1'b1
	SLAVE0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE16_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE17_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE18_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE19_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE20_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE21_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE22_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE23_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE24_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE25_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE26_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE27_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE28_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE29_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE30_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE31_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	MASTER0_READ_INTERLEAVE=1'b0
	MASTER1_READ_INTERLEAVE=1'b0
	MASTER2_READ_INTERLEAVE=1'b0
	MASTER3_READ_INTERLEAVE=1'b0
	MASTER4_READ_INTERLEAVE=1'b0
	MASTER5_READ_INTERLEAVE=1'b0
	MASTER6_READ_INTERLEAVE=1'b0
	MASTER7_READ_INTERLEAVE=1'b0
	MASTER8_READ_INTERLEAVE=1'b0
	MASTER9_READ_INTERLEAVE=1'b0
	MASTER10_READ_INTERLEAVE=1'b0
	MASTER11_READ_INTERLEAVE=1'b0
	MASTER12_READ_INTERLEAVE=1'b0
	MASTER13_READ_INTERLEAVE=1'b0
	MASTER14_READ_INTERLEAVE=1'b0
	MASTER15_READ_INTERLEAVE=1'b0
	SLAVE0_READ_INTERLEAVE=1'b0
	SLAVE1_READ_INTERLEAVE=1'b0
	SLAVE2_READ_INTERLEAVE=1'b0
	SLAVE3_READ_INTERLEAVE=1'b0
	SLAVE4_READ_INTERLEAVE=1'b0
	SLAVE5_READ_INTERLEAVE=1'b0
	SLAVE6_READ_INTERLEAVE=1'b0
	SLAVE7_READ_INTERLEAVE=1'b0
	SLAVE8_READ_INTERLEAVE=1'b0
	SLAVE9_READ_INTERLEAVE=1'b0
	SLAVE10_READ_INTERLEAVE=1'b0
	SLAVE11_READ_INTERLEAVE=1'b0
	SLAVE12_READ_INTERLEAVE=1'b0
	SLAVE13_READ_INTERLEAVE=1'b0
	SLAVE14_READ_INTERLEAVE=1'b0
	SLAVE15_READ_INTERLEAVE=1'b0
	SLAVE16_READ_INTERLEAVE=1'b0
	SLAVE17_READ_INTERLEAVE=1'b0
	SLAVE18_READ_INTERLEAVE=1'b0
	SLAVE19_READ_INTERLEAVE=1'b0
	SLAVE20_READ_INTERLEAVE=1'b0
	SLAVE21_READ_INTERLEAVE=1'b0
	SLAVE22_READ_INTERLEAVE=1'b0
	SLAVE23_READ_INTERLEAVE=1'b0
	SLAVE24_READ_INTERLEAVE=1'b0
	SLAVE25_READ_INTERLEAVE=1'b0
	SLAVE26_READ_INTERLEAVE=1'b0
	SLAVE27_READ_INTERLEAVE=1'b0
	SLAVE28_READ_INTERLEAVE=1'b0
	SLAVE29_READ_INTERLEAVE=1'b0
	SLAVE30_READ_INTERLEAVE=1'b0
	SLAVE31_READ_INTERLEAVE=1'b0
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	TGIGEN_DISPLAY_SYMBOL=32'b00000000000000000000000000000001
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT0_MIN_VEC=32'b10000000000000010000000000000000
	SLOT1_MIN_VEC=32'b10000000000000000000000000000000
	SLOT2_MIN_VEC=32'b00010000000000000000000000000000
	SLOT3_MIN_VEC=32'b00011000000000000000000000000000
	SLOT4_MIN_VEC=32'b00100000000000000000000000000000
	SLOT5_MIN_VEC=32'b00101000000000000000000000000000
	SLOT6_MIN_VEC=32'b00110000000000000000000000000000
	SLOT7_MIN_VEC=32'b00111000000000000000000000000000
	SLOT8_MIN_VEC=32'b01000000000000000000000000000000
	SLOT9_MIN_VEC=32'b01001000000000000000000000000000
	SLOT10_MIN_VEC=32'b01010000000000000000000000000000
	SLOT11_MIN_VEC=32'b01011000000000000000000000000000
	SLOT12_MIN_VEC=32'b10010000000000000000000000000000
	SLOT13_MIN_VEC=32'b10010000001100000000000000000000
	SLOT14_MIN_VEC=32'b10010000011000000000000000000000
	SLOT15_MIN_VEC=32'b10010000100100000000000000000000
	SLOT16_MIN_VEC=32'b10010000110000000000000000000000
	SLOT17_MIN_VEC=32'b10010000111100000000000000000000
	SLOT18_MIN_VEC=32'b10010001001000000000000000000000
	SLOT19_MIN_VEC=32'b10010001010100000000000000000000
	SLOT20_MIN_VEC=32'b10010001100000000000000000000000
	SLOT21_MIN_VEC=32'b10010001101100000000000000000000
	SLOT22_MIN_VEC=32'b10010001111000000000000000000000
	SLOT23_MIN_VEC=32'b10010010000100000000000000000000
	SLOT24_MIN_VEC=32'b10010010010000000000000000000000
	SLOT25_MIN_VEC=32'b10010010011100000000000000000000
	SLOT26_MIN_VEC=32'b10010010101000000000000000000000
	SLOT27_MIN_VEC=32'b10010010110100000000000000000000
	SLOT28_MIN_VEC=32'b10010011000000000000000000000000
	SLOT29_MIN_VEC=32'b10010011001100000000000000000000
	SLOT30_MIN_VEC=32'b10010011011000000000000000000000
	SLOT31_MIN_VEC=32'b10010011100100000000000000000000
	SLOT0_MAX_VEC=32'b10001111111111111111111111111111
	SLOT1_MAX_VEC=32'b10001111111111111111111111111111
	SLOT2_MAX_VEC=32'b00010111111111111111111111111111
	SLOT3_MAX_VEC=32'b00011111111111111111111111111111
	SLOT4_MAX_VEC=32'b00100111111111111111111111111111
	SLOT5_MAX_VEC=32'b00101111111111111111111111111111
	SLOT6_MAX_VEC=32'b00110111111111111111111111111111
	SLOT7_MAX_VEC=32'b00111111111111111111111111111111
	SLOT8_MAX_VEC=32'b01000111111111111111111111111111
	SLOT9_MAX_VEC=32'b01001111111111111111111111111111
	SLOT10_MAX_VEC=32'b01010111111111111111111111111111
	SLOT11_MAX_VEC=32'b01011111111111111111111111111111
	SLOT12_MAX_VEC=32'b10010000001011111111111111111111
	SLOT13_MAX_VEC=32'b10010000010111111111111111111111
	SLOT14_MAX_VEC=32'b10010000100011111111111111111111
	SLOT15_MAX_VEC=32'b10010000101111111111111111111111
	SLOT16_MAX_VEC=32'b10010000111011111111111111111111
	SLOT17_MAX_VEC=32'b10010001000111111111111111111111
	SLOT18_MAX_VEC=32'b10010001010011111111111111111111
	SLOT19_MAX_VEC=32'b10010001011111111111111111111111
	SLOT20_MAX_VEC=32'b10010001101011111111111111111111
	SLOT21_MAX_VEC=32'b10010001110111111111111111111111
	SLOT22_MAX_VEC=32'b10010010000011111111111111111111
	SLOT23_MAX_VEC=32'b10010010001111111111111111111111
	SLOT24_MAX_VEC=32'b10010010011011111111111111111111
	SLOT25_MAX_VEC=32'b10010010100111111111111111111111
	SLOT26_MAX_VEC=32'b10010010110011111111111111111111
	SLOT27_MAX_VEC=32'b10010010111111111111111111111111
	SLOT28_MAX_VEC=32'b10010011001011111111111111111111
	SLOT29_MAX_VEC=32'b10010011010111111111111111111111
	SLOT30_MAX_VEC=32'b10010011100011111111111111111111
	SLOT31_MAX_VEC=32'b10010011101111111111111111111111
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000010
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	MAX_TRANS=32'b00000000000000000000000000000010
	SLOT0_BASE_VEC=32'b00000000000000000000000000000000
	SLOT1_BASE_VEC=32'b00000000000000000000000000000001
	SLOT2_BASE_VEC=32'b00000000000000000000000000000010
	SLOT3_BASE_VEC=32'b00000000000000000000000000000011
	SLOT4_BASE_VEC=32'b00000000000000000000000000000100
	SLOT5_BASE_VEC=32'b00000000000000000000000000000101
	SLOT6_BASE_VEC=32'b00000000000000000000000000000110
	SLOT7_BASE_VEC=32'b00000000000000000000000000000111
	SLOT8_BASE_VEC=32'b00000000000000000000000000001000
	SLOT9_BASE_VEC=32'b00000000000000000000000000001001
	SLOT10_BASE_VEC=32'b00000000000000000000000000001010
	SLOT11_BASE_VEC=32'b00000000000000000000000000001011
	SLOT12_BASE_VEC=32'b00000000000000000000000000001100
	SLOT13_BASE_VEC=32'b00000000000000000000000000001101
	SLOT14_BASE_VEC=32'b00000000000000000000000000001110
	SLOT15_BASE_VEC=32'b00000000000000000000000000001111
	SLOT16_BASE_VEC=32'b00000000000000000000000000010000
	SLOT17_BASE_VEC=32'b00000000000000000000000000010001
	SLOT18_BASE_VEC=32'b00000000000000000000000000010010
	SLOT19_BASE_VEC=32'b00000000000000000000000000010011
	SLOT20_BASE_VEC=32'b00000000000000000000000000010100
	SLOT21_BASE_VEC=32'b00000000000000000000000000010101
	SLOT22_BASE_VEC=32'b00000000000000000000000000010110
	SLOT23_BASE_VEC=32'b00000000000000000000000000010111
	SLOT24_BASE_VEC=32'b00000000000000000000000000011000
	SLOT25_BASE_VEC=32'b00000000000000000000000000011001
	SLOT26_BASE_VEC=32'b00000000000000000000000000011010
	SLOT27_BASE_VEC=32'b00000000000000000000000000011011
	SLOT28_BASE_VEC=32'b00000000000000000000000000011100
	SLOT29_BASE_VEC=32'b00000000000000000000000000011101
	SLOT30_BASE_VEC=32'b00000000000000000000000000011110
	SLOT31_BASE_VEC=32'b00000000000000000000000000011111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	SLAVE0_READ_ZERO_SLAVE_ID=1'b1
	SLAVE1_READ_ZERO_SLAVE_ID=1'b1
	SLAVE2_READ_ZERO_SLAVE_ID=1'b1
	SLAVE3_READ_ZERO_SLAVE_ID=1'b1
	SLAVE4_READ_ZERO_SLAVE_ID=1'b1
	SLAVE5_READ_ZERO_SLAVE_ID=1'b1
	SLAVE6_READ_ZERO_SLAVE_ID=1'b1
	SLAVE7_READ_ZERO_SLAVE_ID=1'b1
	SLAVE8_READ_ZERO_SLAVE_ID=1'b1
	SLAVE9_READ_ZERO_SLAVE_ID=1'b1
	SLAVE10_READ_ZERO_SLAVE_ID=1'b1
	SLAVE11_READ_ZERO_SLAVE_ID=1'b1
	SLAVE12_READ_ZERO_SLAVE_ID=1'b1
	SLAVE13_READ_ZERO_SLAVE_ID=1'b1
	SLAVE14_READ_ZERO_SLAVE_ID=1'b1
	SLAVE15_READ_ZERO_SLAVE_ID=1'b1
	SLAVE16_READ_ZERO_SLAVE_ID=1'b1
	SLAVE17_READ_ZERO_SLAVE_ID=1'b1
	SLAVE18_READ_ZERO_SLAVE_ID=1'b1
	SLAVE19_READ_ZERO_SLAVE_ID=1'b1
	SLAVE20_READ_ZERO_SLAVE_ID=1'b1
	SLAVE21_READ_ZERO_SLAVE_ID=1'b1
	SLAVE22_READ_ZERO_SLAVE_ID=1'b1
	SLAVE23_READ_ZERO_SLAVE_ID=1'b1
	SLAVE24_READ_ZERO_SLAVE_ID=1'b1
	SLAVE25_READ_ZERO_SLAVE_ID=1'b1
	SLAVE26_READ_ZERO_SLAVE_ID=1'b1
	SLAVE27_READ_ZERO_SLAVE_ID=1'b1
	SLAVE28_READ_ZERO_SLAVE_ID=1'b1
	SLAVE29_READ_ZERO_SLAVE_ID=1'b1
	SLAVE30_READ_ZERO_SLAVE_ID=1'b1
	SLAVE31_READ_ZERO_SLAVE_ID=1'b1
	SLAVE0_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE1_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE2_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE3_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE4_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE5_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE6_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE7_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE8_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE9_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE10_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE11_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE12_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE13_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE14_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE15_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE16_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE17_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE18_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE19_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE20_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE21_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE22_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE23_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE24_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE25_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE26_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE27_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE28_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE29_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE30_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE31_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER0_AWCHAN_RS=1'b1
	MASTER1_AWCHAN_RS=1'b1
	MASTER2_AWCHAN_RS=1'b1
	MASTER3_AWCHAN_RS=1'b1
	MASTER4_AWCHAN_RS=1'b1
	MASTER5_AWCHAN_RS=1'b1
	MASTER6_AWCHAN_RS=1'b1
	MASTER7_AWCHAN_RS=1'b1
	MASTER8_AWCHAN_RS=1'b1
	MASTER9_AWCHAN_RS=1'b1
	MASTER10_AWCHAN_RS=1'b1
	MASTER11_AWCHAN_RS=1'b1
	MASTER12_AWCHAN_RS=1'b1
	MASTER13_AWCHAN_RS=1'b1
	MASTER14_AWCHAN_RS=1'b1
	MASTER15_AWCHAN_RS=1'b1
	MASTER0_ARCHAN_RS=1'b1
	MASTER1_ARCHAN_RS=1'b1
	MASTER2_ARCHAN_RS=1'b1
	MASTER3_ARCHAN_RS=1'b1
	MASTER4_ARCHAN_RS=1'b1
	MASTER5_ARCHAN_RS=1'b1
	MASTER6_ARCHAN_RS=1'b1
	MASTER7_ARCHAN_RS=1'b1
	MASTER8_ARCHAN_RS=1'b1
	MASTER9_ARCHAN_RS=1'b1
	MASTER10_ARCHAN_RS=1'b1
	MASTER11_ARCHAN_RS=1'b1
	MASTER12_ARCHAN_RS=1'b1
	MASTER13_ARCHAN_RS=1'b1
	MASTER14_ARCHAN_RS=1'b1
	MASTER15_ARCHAN_RS=1'b1
	MASTER0_WCHAN_RS=1'b1
	MASTER1_WCHAN_RS=1'b1
	MASTER2_WCHAN_RS=1'b1
	MASTER3_WCHAN_RS=1'b1
	MASTER4_WCHAN_RS=1'b1
	MASTER5_WCHAN_RS=1'b1
	MASTER6_WCHAN_RS=1'b1
	MASTER7_WCHAN_RS=1'b1
	MASTER8_WCHAN_RS=1'b1
	MASTER9_WCHAN_RS=1'b1
	MASTER10_WCHAN_RS=1'b1
	MASTER11_WCHAN_RS=1'b1
	MASTER12_WCHAN_RS=1'b1
	MASTER13_WCHAN_RS=1'b1
	MASTER14_WCHAN_RS=1'b1
	MASTER15_WCHAN_RS=1'b1
	MASTER0_RCHAN_RS=1'b1
	MASTER1_RCHAN_RS=1'b1
	MASTER2_RCHAN_RS=1'b1
	MASTER3_RCHAN_RS=1'b1
	MASTER4_RCHAN_RS=1'b1
	MASTER5_RCHAN_RS=1'b1
	MASTER6_RCHAN_RS=1'b1
	MASTER7_RCHAN_RS=1'b1
	MASTER8_RCHAN_RS=1'b1
	MASTER9_RCHAN_RS=1'b1
	MASTER10_RCHAN_RS=1'b1
	MASTER11_RCHAN_RS=1'b1
	MASTER12_RCHAN_RS=1'b1
	MASTER13_RCHAN_RS=1'b1
	MASTER14_RCHAN_RS=1'b1
	MASTER15_RCHAN_RS=1'b1
	MASTER0_BCHAN_RS=1'b1
	MASTER1_BCHAN_RS=1'b1
	MASTER2_BCHAN_RS=1'b1
	MASTER3_BCHAN_RS=1'b1
	MASTER4_BCHAN_RS=1'b1
	MASTER5_BCHAN_RS=1'b1
	MASTER6_BCHAN_RS=1'b1
	MASTER7_BCHAN_RS=1'b1
	MASTER8_BCHAN_RS=1'b1
	MASTER9_BCHAN_RS=1'b1
	MASTER10_BCHAN_RS=1'b1
	MASTER11_BCHAN_RS=1'b1
	MASTER12_BCHAN_RS=1'b1
	MASTER13_BCHAN_RS=1'b1
	MASTER14_BCHAN_RS=1'b1
	MASTER15_BCHAN_RS=1'b1
	SLAVE0_AWCHAN_RS=1'b1
	SLAVE1_AWCHAN_RS=1'b1
	SLAVE2_AWCHAN_RS=1'b1
	SLAVE3_AWCHAN_RS=1'b1
	SLAVE4_AWCHAN_RS=1'b1
	SLAVE5_AWCHAN_RS=1'b1
	SLAVE6_AWCHAN_RS=1'b1
	SLAVE7_AWCHAN_RS=1'b1
	SLAVE8_AWCHAN_RS=1'b1
	SLAVE9_AWCHAN_RS=1'b1
	SLAVE10_AWCHAN_RS=1'b1
	SLAVE11_AWCHAN_RS=1'b1
	SLAVE12_AWCHAN_RS=1'b1
	SLAVE13_AWCHAN_RS=1'b1
	SLAVE14_AWCHAN_RS=1'b1
	SLAVE15_AWCHAN_RS=1'b1
	SLAVE16_AWCHAN_RS=1'b1
	SLAVE17_AWCHAN_RS=1'b1
	SLAVE18_AWCHAN_RS=1'b1
	SLAVE19_AWCHAN_RS=1'b1
	SLAVE20_AWCHAN_RS=1'b1
	SLAVE21_AWCHAN_RS=1'b1
	SLAVE22_AWCHAN_RS=1'b1
	SLAVE23_AWCHAN_RS=1'b1
	SLAVE24_AWCHAN_RS=1'b1
	SLAVE25_AWCHAN_RS=1'b1
	SLAVE26_AWCHAN_RS=1'b1
	SLAVE27_AWCHAN_RS=1'b1
	SLAVE28_AWCHAN_RS=1'b1
	SLAVE29_AWCHAN_RS=1'b1
	SLAVE30_AWCHAN_RS=1'b1
	SLAVE31_AWCHAN_RS=1'b1
	SLAVE0_ARCHAN_RS=1'b1
	SLAVE1_ARCHAN_RS=1'b1
	SLAVE2_ARCHAN_RS=1'b1
	SLAVE3_ARCHAN_RS=1'b1
	SLAVE4_ARCHAN_RS=1'b1
	SLAVE5_ARCHAN_RS=1'b1
	SLAVE6_ARCHAN_RS=1'b1
	SLAVE7_ARCHAN_RS=1'b1
	SLAVE8_ARCHAN_RS=1'b1
	SLAVE9_ARCHAN_RS=1'b1
	SLAVE10_ARCHAN_RS=1'b1
	SLAVE11_ARCHAN_RS=1'b1
	SLAVE12_ARCHAN_RS=1'b1
	SLAVE13_ARCHAN_RS=1'b1
	SLAVE14_ARCHAN_RS=1'b1
	SLAVE15_ARCHAN_RS=1'b1
	SLAVE16_ARCHAN_RS=1'b1
	SLAVE17_ARCHAN_RS=1'b1
	SLAVE18_ARCHAN_RS=1'b1
	SLAVE19_ARCHAN_RS=1'b1
	SLAVE20_ARCHAN_RS=1'b1
	SLAVE21_ARCHAN_RS=1'b1
	SLAVE22_ARCHAN_RS=1'b1
	SLAVE23_ARCHAN_RS=1'b1
	SLAVE24_ARCHAN_RS=1'b1
	SLAVE25_ARCHAN_RS=1'b1
	SLAVE26_ARCHAN_RS=1'b1
	SLAVE27_ARCHAN_RS=1'b1
	SLAVE28_ARCHAN_RS=1'b1
	SLAVE29_ARCHAN_RS=1'b1
	SLAVE30_ARCHAN_RS=1'b1
	SLAVE31_ARCHAN_RS=1'b1
	SLAVE0_WCHAN_RS=1'b1
	SLAVE1_WCHAN_RS=1'b1
	SLAVE2_WCHAN_RS=1'b1
	SLAVE3_WCHAN_RS=1'b1
	SLAVE4_WCHAN_RS=1'b1
	SLAVE5_WCHAN_RS=1'b1
	SLAVE6_WCHAN_RS=1'b1
	SLAVE7_WCHAN_RS=1'b1
	SLAVE8_WCHAN_RS=1'b1
	SLAVE9_WCHAN_RS=1'b1
	SLAVE10_WCHAN_RS=1'b1
	SLAVE11_WCHAN_RS=1'b1
	SLAVE12_WCHAN_RS=1'b1
	SLAVE13_WCHAN_RS=1'b1
	SLAVE14_WCHAN_RS=1'b1
	SLAVE15_WCHAN_RS=1'b1
	SLAVE16_WCHAN_RS=1'b1
	SLAVE17_WCHAN_RS=1'b1
	SLAVE18_WCHAN_RS=1'b1
	SLAVE19_WCHAN_RS=1'b1
	SLAVE20_WCHAN_RS=1'b1
	SLAVE21_WCHAN_RS=1'b1
	SLAVE22_WCHAN_RS=1'b1
	SLAVE23_WCHAN_RS=1'b1
	SLAVE24_WCHAN_RS=1'b1
	SLAVE25_WCHAN_RS=1'b1
	SLAVE26_WCHAN_RS=1'b1
	SLAVE27_WCHAN_RS=1'b1
	SLAVE28_WCHAN_RS=1'b1
	SLAVE29_WCHAN_RS=1'b1
	SLAVE30_WCHAN_RS=1'b1
	SLAVE31_WCHAN_RS=1'b1
	SLAVE0_RCHAN_RS=1'b1
	SLAVE1_RCHAN_RS=1'b1
	SLAVE2_RCHAN_RS=1'b1
	SLAVE3_RCHAN_RS=1'b1
	SLAVE4_RCHAN_RS=1'b1
	SLAVE5_RCHAN_RS=1'b1
	SLAVE6_RCHAN_RS=1'b1
	SLAVE7_RCHAN_RS=1'b1
	SLAVE8_RCHAN_RS=1'b1
	SLAVE9_RCHAN_RS=1'b1
	SLAVE10_RCHAN_RS=1'b1
	SLAVE11_RCHAN_RS=1'b1
	SLAVE12_RCHAN_RS=1'b1
	SLAVE13_RCHAN_RS=1'b1
	SLAVE14_RCHAN_RS=1'b1
	SLAVE15_RCHAN_RS=1'b1
	SLAVE16_RCHAN_RS=1'b1
	SLAVE17_RCHAN_RS=1'b1
	SLAVE18_RCHAN_RS=1'b1
	SLAVE19_RCHAN_RS=1'b1
	SLAVE20_RCHAN_RS=1'b1
	SLAVE21_RCHAN_RS=1'b1
	SLAVE22_RCHAN_RS=1'b1
	SLAVE23_RCHAN_RS=1'b1
	SLAVE24_RCHAN_RS=1'b1
	SLAVE25_RCHAN_RS=1'b1
	SLAVE26_RCHAN_RS=1'b1
	SLAVE27_RCHAN_RS=1'b1
	SLAVE28_RCHAN_RS=1'b1
	SLAVE29_RCHAN_RS=1'b1
	SLAVE30_RCHAN_RS=1'b1
	SLAVE31_RCHAN_RS=1'b1
	SLAVE0_BCHAN_RS=1'b1
	SLAVE1_BCHAN_RS=1'b1
	SLAVE2_BCHAN_RS=1'b1
	SLAVE3_BCHAN_RS=1'b1
	SLAVE4_BCHAN_RS=1'b1
	SLAVE5_BCHAN_RS=1'b1
	SLAVE6_BCHAN_RS=1'b1
	SLAVE7_BCHAN_RS=1'b1
	SLAVE8_BCHAN_RS=1'b1
	SLAVE9_BCHAN_RS=1'b1
	SLAVE10_BCHAN_RS=1'b1
	SLAVE11_BCHAN_RS=1'b1
	SLAVE12_BCHAN_RS=1'b1
	SLAVE13_BCHAN_RS=1'b1
	SLAVE14_BCHAN_RS=1'b1
	SLAVE15_BCHAN_RS=1'b1
	SLAVE16_BCHAN_RS=1'b1
	SLAVE17_BCHAN_RS=1'b1
	SLAVE18_BCHAN_RS=1'b1
	SLAVE19_BCHAN_RS=1'b1
	SLAVE20_BCHAN_RS=1'b1
	SLAVE21_BCHAN_RS=1'b1
	SLAVE22_BCHAN_RS=1'b1
	SLAVE23_BCHAN_RS=1'b1
	SLAVE24_BCHAN_RS=1'b1
	SLAVE25_BCHAN_RS=1'b1
	SLAVE26_BCHAN_RS=1'b1
	SLAVE27_BCHAN_RS=1'b1
	SLAVE28_BCHAN_RS=1'b1
	SLAVE29_BCHAN_RS=1'b1
	SLAVE30_BCHAN_RS=1'b1
	SLAVE31_BCHAN_RS=1'b1
	MASTER0_DEF_BURST_LEN=8'b00000000
	MASTER1_DEF_BURST_LEN=8'b00000000
	MASTER2_DEF_BURST_LEN=8'b00000000
	MASTER3_DEF_BURST_LEN=8'b00000000
	MASTER4_DEF_BURST_LEN=8'b00000000
	MASTER5_DEF_BURST_LEN=8'b00000000
	MASTER6_DEF_BURST_LEN=8'b00000000
	MASTER7_DEF_BURST_LEN=8'b00000000
	MASTER8_DEF_BURST_LEN=8'b00000000
	MASTER9_DEF_BURST_LEN=8'b00000000
	MASTER10_DEF_BURST_LEN=8'b00000000
	MASTER11_DEF_BURST_LEN=8'b00000000
	MASTER12_DEF_BURST_LEN=8'b00000000
	MASTER13_DEF_BURST_LEN=8'b00000000
	MASTER14_DEF_BURST_LEN=8'b00000000
	MASTER15_DEF_BURST_LEN=8'b00000000
	AHB_MASTER0_BRESP_CHECK_MODE=2'b00
	AHB_MASTER1_BRESP_CHECK_MODE=2'b00
	AHB_MASTER2_BRESP_CHECK_MODE=2'b00
	AHB_MASTER3_BRESP_CHECK_MODE=2'b00
	AHB_MASTER4_BRESP_CHECK_MODE=2'b00
	AHB_MASTER5_BRESP_CHECK_MODE=2'b00
	AHB_MASTER6_BRESP_CHECK_MODE=2'b00
	AHB_MASTER7_BRESP_CHECK_MODE=2'b00
	AHB_MASTER8_BRESP_CHECK_MODE=2'b00
	AHB_MASTER9_BRESP_CHECK_MODE=2'b00
	AHB_MASTER10_BRESP_CHECK_MODE=2'b00
	AHB_MASTER11_BRESP_CHECK_MODE=2'b00
	AHB_MASTER12_BRESP_CHECK_MODE=2'b00
	AHB_MASTER13_BRESP_CHECK_MODE=2'b00
	AHB_MASTER14_BRESP_CHECK_MODE=2'b00
	AHB_MASTER15_BRESP_CHECK_MODE=2'b00
	AHB_MASTER0_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER1_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER2_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER3_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER4_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER5_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER6_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER7_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER8_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER9_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER10_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER11_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER12_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER13_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER14_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER15_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	HI_FREQ=32'b00000000000000000000000000000000
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000010
	BASE_WIDTH=32'b00000000000000000000000000100000
	SLOT_BASE_VEC=32'b00000000000000000000000000000000
	CMPR_WIDTH=32'b00000000000000000000000000100000
	SLOT_MIN_VEC=32'b10000000000000010000000000000000
	SLOT_MAX_VEC=32'b10001111111111111111111111111111
	MASTER_TYPE=2'b00
	SLAVE_TYPE=2'b00
	SLAVE_READ_ZERO_SLAVE_ID=1'b1
	SLAVE_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER_AWCHAN_RS=1'b1
	MASTER_ARCHAN_RS=1'b1
	MASTER_WCHAN_RS=1'b1
	MASTER_RCHAN_RS=1'b1
	MASTER_BCHAN_RS=1'b1
	SLAVE_AWCHAN_RS=1'b1
	SLAVE_ARCHAN_RS=1'b1
	SLAVE_WCHAN_RS=1'b1
	SLAVE_RCHAN_RS=1'b1
	SLAVE_BCHAN_RS=1'b1
	AHB_MASTER_PORTS_BRESP_CHECK_MODE=2'b00
	AHB_MASTER_PORTS_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	MASTER_PORTS_DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE_PORTS_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH_PORT=32'b00000000000000000000001111100000
	MDW0_UPPER=13'b0000000100000
	MDW1_UPPER=13'b0000001100000
	MDW2_UPPER=13'b0000010100000
	MDW3_UPPER=13'b0000011100000
	MDW4_UPPER=13'b0000100100000
	MDW5_UPPER=13'b0000101100000
	MDW6_UPPER=13'b0000110100000
	MDW7_UPPER=13'b0000111100000
	MDW8_UPPER=13'b0001000100000
	MDW9_UPPER=13'b0001001100000
	MDW10_UPPER=13'b0001010100000
	MDW11_UPPER=13'b0001011100000
	MDW12_UPPER=13'b0001100100000
	MDW13_UPPER=13'b0001101100000
	MDW14_UPPER=13'b0001110100000
	MDW15_UPPER=13'b0001111100000
	SLAVE_DATA_WIDTH_PORT=32'b00000000000000000000100000000000
	SDW0_UPPER=13'b0000001000000
	SDW1_UPPER=13'b0000010000000
	SDW2_UPPER=13'b0000011000000
	SDW3_UPPER=13'b0000100000000
	SDW4_UPPER=13'b0000101000000
	SDW5_UPPER=13'b0000110000000
	SDW6_UPPER=13'b0000111000000
	SDW7_UPPER=13'b0001000000000
	SDW8_UPPER=13'b0001001000000
	SDW9_UPPER=13'b0001010000000
	SDW10_UPPER=13'b0001011000000
	SDW11_UPPER=13'b0001100000000
	SDW12_UPPER=13'b0001101000000
	SDW13_UPPER=13'b0001110000000
	SDW14_UPPER=13'b0001111000000
	SDW15_UPPER=13'b0010000000000
	SDW16_UPPER=13'b0010001000000
	SDW17_UPPER=13'b0010010000000
	SDW18_UPPER=13'b0010011000000
	SDW19_UPPER=13'b0010100000000
	SDW20_UPPER=13'b0010101000000
	SDW21_UPPER=13'b0010110000000
	SDW22_UPPER=13'b0010111000000
	SDW23_UPPER=13'b0011000000000
	SDW24_UPPER=13'b0011001000000
	SDW25_UPPER=13'b0011010000000
	SDW26_UPPER=13'b0011011000000
	SDW27_UPPER=13'b0011100000000
	SDW28_UPPER=13'b0011101000000
	SDW29_UPPER=13'b0011110000000
	SDW30_UPPER=13'b0011111000000
	SDW31_UPPER=13'b0100000000000
	MDW_UPPER_VEC=13'b0000000100000
	MDW_LOWER_VEC=13'b0000000000000
	SDW_UPPER_VEC=13'b0000001000000
	SDW_LOWER_VEC=13'b0000000000000
	MASTER_STRB_WIDTH_PORT=32'b00000000000000000000000001111100
	SLAVE_STRB_WIDTH_PORT=32'b00000000000000000000000100000000
	MASTER0_WRITE_CONNECTIVITY=1'b1
	MASTER1_WRITE_CONNECTIVITY=1'b1
	MASTER2_WRITE_CONNECTIVITY=1'b1
	MASTER3_WRITE_CONNECTIVITY=1'b1
	MASTER4_WRITE_CONNECTIVITY=1'b1
	MASTER5_WRITE_CONNECTIVITY=1'b1
	MASTER6_WRITE_CONNECTIVITY=1'b1
	MASTER7_WRITE_CONNECTIVITY=1'b1
	MASTER8_WRITE_CONNECTIVITY=1'b1
	MASTER9_WRITE_CONNECTIVITY=1'b1
	MASTER10_WRITE_CONNECTIVITY=1'b1
	MASTER11_WRITE_CONNECTIVITY=1'b1
	MASTER12_WRITE_CONNECTIVITY=1'b1
	MASTER13_WRITE_CONNECTIVITY=1'b1
	MASTER14_WRITE_CONNECTIVITY=1'b1
	MASTER15_WRITE_CONNECTIVITY=1'b1
	MASTER0_READ_CONNECTIVITY=1'b1
	MASTER1_READ_CONNECTIVITY=1'b1
	MASTER2_READ_CONNECTIVITY=1'b1
	MASTER3_READ_CONNECTIVITY=1'b1
	MASTER4_READ_CONNECTIVITY=1'b1
	MASTER5_READ_CONNECTIVITY=1'b1
	MASTER6_READ_CONNECTIVITY=1'b1
	MASTER7_READ_CONNECTIVITY=1'b1
	MASTER8_READ_CONNECTIVITY=1'b1
	MASTER9_READ_CONNECTIVITY=1'b1
	MASTER10_READ_CONNECTIVITY=1'b1
	MASTER11_READ_CONNECTIVITY=1'b1
	MASTER12_READ_CONNECTIVITY=1'b1
	MASTER13_READ_CONNECTIVITY=1'b1
	MASTER14_READ_CONNECTIVITY=1'b1
	MASTER15_READ_CONNECTIVITY=1'b1
	MASTER_WRITE_CONNECTIVITY=1'b1
	MASTER_READ_CONNECTIVITY=1'b1
	MASTER_DEF_BURST_LEN=8'b00000000
	SLAVE_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	S_CDC=1'b1
	M_CDC=1'b0
	MASTER_READ_INTERLEAVE=1'b0
	SLAVE_READ_INTERLEAVE=1'b0
	CROSSBAR_INTERLEAVE=1'b0
   Generated name = COREAXI4INTERCONNECT_Z3
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v":22:7:22:37|Synthesizing module caxi4interconnect_RegisterSlice in library work.

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001000000
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_64s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_64s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_64s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 246MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001000101
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_69s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_69s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_69s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 246MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001001011
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_75s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_75s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_75s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 246MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000000000100
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_4s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_4s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_4s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 246MB)
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s .......
Finished optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 246MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v":23:7:23:41|Synthesizing module caxi4interconnect_MstrDataWidthConv in library work.

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	DATA_FIFO_DEPTH=14'b00000000010000
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_MstrDataWidthConv_Z4
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":20:7:20:43|Synthesizing module caxi4interconnect_DWC_UpConv_AChannel in library work.

	ADDR_WIDTH=32'b00000000000000000000000000100000
	ID_WIDTH=32'b00000000000000000000000000000001
	USER_WIDTH=32'b00000000000000000000000000000001
	DATA_WIDTH_IN=32'b00000000000000000000000000100000
	DATA_WIDTH_OUT=32'b00000000000000000000000001000000
	CMD_FIFO_DATA_WIDTH=32'b00000000000000000000000000011110
	TOTAL_IDS=32'b00000000000000000000000000000001
	READ_INTERLEAVE=1'b0
	SEND_TRANS=1'b0
	WAIT_AVALID=1'b1
   Generated name = caxi4interconnect_DWC_UpConv_AChannel_32s_1s_1s_32s_64s_30s_1s_0_0_1
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":226:30:226:42|Object SLAVE_AID_REG is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_DWC_UpConv_AChannel_32s_1s_1s_32s_64s_30s_1s_0_0_1 .......
@A: CL282 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":333:3:333:8|Feedback mux created for signal wrap_flag. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":333:3:333:8|Feedback mux created for signal aid_mst[0:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":333:3:333:8|Feedback mux created for signal SLAVE_ASIZE[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":396:3:396:8|Pruning unused register alen_wrap_reg[7:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_DWC_UpConv_AChannel_32s_1s_1s_32s_64s_30s_1s_0_0_1 (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 249MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v":21:7:21:37|Synthesizing module caxi4interconnect_Hold_Reg_Ctrl in library work.
Running optimization stage 1 on caxi4interconnect_Hold_Reg_Ctrl .......
Finished optimization stage 1 on caxi4interconnect_Hold_Reg_Ctrl (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 249MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v":24:7:24:50|Synthesizing module caxi4interconnect_DWC_UpConv_preCalcAChannel in library work.

	DATA_WIDTH_OUT=32'b00000000000000000000000001000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_1s
Running optimization stage 1 on caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_1s .......
Finished optimization stage 1 on caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 249MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v":25:7:25:33|Synthesizing module caxi4interconnect_FIFO_CTRL in library work.

	FIFO_SIZE=32'b00000000000000000000000000010000
	NEARLY_FULL=32'b00000000000000000000000000001111
	NEARLY_EMPTY=32'b00000000000000000000000000001011
	ADDRESS_WIDTH=32'b00000000000000000000000000000100
	fmax=32'b00000000000000000000000000010000
	fdiff=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s
Running optimization stage 1 on caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 250MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v":22:7:22:37|Synthesizing module caxi4interconnect_FIFO_upsizing in library work.

	MEM_DEPTH=32'b00000000000000000000000000010000
	DATA_WIDTH_IN=32'b00000000000000000000000000100100
	DATA_WIDTH_OUT=32'b00000000000000000000000001001000
	EXTRA_DATA_WIDTH=32'b00000000000000000000000000000010
	NEARLY_FULL_THRESH=32'b00000000000000000000000000001111
	NEARLY_EMPTY_THRESH=32'b00000000000000000000000000001011
	FIFO_SIZE=32'b00000000000000000000000000010000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000100
	NEARLY_EMPTY=32'b00000000000000000000000000001011
	NEARLY_FULL=32'b00000000000000000000000000001111
   Generated name = caxi4interconnect_FIFO_upsizing_16s_36s_72s_2s_15s_11s_16s_4s_11s_15s
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":22:7:22:33|Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000010000
	ADDR_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000100100
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_16s_4s_36s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_16s_4s_36s_0s .......
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":65:7:65:12|Found RAM mem, depth=16, width=36
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_16s_4s_36s_0s (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 250MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":22:7:22:33|Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000010000
	ADDR_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000000010
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_16s_4s_2s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_16s_4s_2s_0s .......
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":65:7:65:12|Found RAM mem, depth=16, width=2
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_16s_4s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 250MB)
Running optimization stage 1 on caxi4interconnect_FIFO_upsizing_16s_36s_72s_2s_15s_11s_16s_4s_11s_15s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_upsizing_16s_36s_72s_2s_15s_11s_16s_4s_11s_15s (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 250MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v":25:7:25:33|Synthesizing module caxi4interconnect_FIFO_CTRL in library work.

	FIFO_SIZE=32'b00000000000000000000000000000100
	NEARLY_FULL=32'b00000000000000000000000000000011
	NEARLY_EMPTY=32'b00000000000000000000000000000000
	ADDRESS_WIDTH=32'b00000000000000000000000000000010
	fmax=32'b00000000000000000000000000000100
	fdiff=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s
Running optimization stage 1 on caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 250MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v":20:7:20:28|Synthesizing module caxi4interconnect_FIFO in library work.

	MEM_DEPTH=32'b00000000000000000000000000000100
	DATA_WIDTH_IN=32'b00000000000000000000000000011001
	DATA_WIDTH_OUT=32'b00000000000000000000000000011001
	NEARLY_FULL_THRESH=32'b00000000000000000000000000000011
	NEARLY_EMPTY_THRESH=32'b00000000000000000000000000000000
	FIFO_SIZE=32'b00000000000000000000000000000100
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000010
	NEARLY_EMPTY=32'b00000000000000000000000000000000
	NEARLY_FULL=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":22:7:22:33|Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000000010
	DATA_WIDTH=32'b00000000000000000000000000011001
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_4s_2s_25s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_4s_2s_25s_0s .......
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":65:7:65:12|Found RAM mem, depth=4, width=25
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_4s_2s_25s_0s (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 250MB)
Running optimization stage 1 on caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 250MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v":25:7:25:33|Synthesizing module caxi4interconnect_FIFO_CTRL in library work.

	FIFO_SIZE=32'b00000000000000000000000000000100
	NEARLY_FULL=32'b00000000000000000000000000000011
	NEARLY_EMPTY=32'b00000000000000000000000000000001
	ADDRESS_WIDTH=32'b00000000000000000000000000000010
	fmax=32'b00000000000000000000000000000100
	fdiff=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s
Running optimization stage 1 on caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 250MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v":20:7:20:28|Synthesizing module caxi4interconnect_FIFO in library work.

	MEM_DEPTH=32'b00000000000000000000000000000100
	DATA_WIDTH_IN=32'b00000000000000000000000000001000
	DATA_WIDTH_OUT=32'b00000000000000000000000000001000
	NEARLY_FULL_THRESH=32'b00000000000000000000000000000011
	NEARLY_EMPTY_THRESH=32'b00000000000000000000000000000001
	FIFO_SIZE=32'b00000000000000000000000000000100
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000010
	NEARLY_EMPTY=32'b00000000000000000000000000000001
	NEARLY_FULL=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":22:7:22:33|Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000000010
	DATA_WIDTH=32'b00000000000000000000000000001000
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_4s_2s_8s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_4s_2s_8s_0s .......
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":65:7:65:12|Found RAM mem, depth=4, width=8
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_4s_2s_8s_0s (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 250MB)
Running optimization stage 1 on caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 250MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v":22:7:22:49|Synthesizing module caxi4interconnect_DWC_UpConv_WChan_Hold_Reg in library work.

	DATA_WIDTH_IN=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	DATA_WIDTH_OUT=32'b00000000000000000000000001000000
	WIDTH_OUT_BYTES=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s
Running optimization stage 1 on caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s .......
Finished optimization stage 1 on caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 250MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":36:7:36:58|Synthesizing module caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl in library work.

	DATA_WIDTH_IN=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	DATA_WIDTH_OUT=32'b00000000000000000000000001000000
	ID_WIDTH=32'b00000000000000000000000000000001
	WIDTH_IN_BYTES=32'b00000000000000000000000000000100
	WIDTH_IN_ENCODED=32'b00000000000000000000000000000010
	WIDTH_OUT_BYTES=32'b00000000000000000000000000001000
	WIDTH_OUT_ENCODED=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_1s_4s_2s_8s_3s
Running optimization stage 1 on caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_1s_4s_2s_8s_3s .......
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":184:1:184:6|Pruning unused register beat_cnt_reg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":157:1:157:6|Pruning unused register offset_latched[5:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":184:1:184:6|Pruning unused bits 11 to 6 of beat_cnt_reg_shifted[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":157:1:157:6|Pruning unused register reached_wrap_boundary_accepted_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":157:1:157:6|Pruning unused register end_ext_wrap_burst_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":157:1:157:6|Pruning unused register addr_reg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":157:1:157:6|Pruning unused register end_cycle_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":157:1:157:6|Pruning unused register fixed_flag_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v":184:1:184:6|Pruning unused register beat_cnt_reg_eq_0. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_1s_4s_2s_8s_3s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v":19:7:19:57|Synthesizing module caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl in library work.

	SIZE_OUT=32'b00000000000000000000000000000011
	LOG_OPEN_TX=32'b00000000000000000000000000000010
	IDLE=1'b0
	SEND_DATA=1'b1
   Generated name = caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_2s_0_1
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v":109:20:109:30|Removing wire actual_wlen, as there is no assignment to it.
Running optimization stage 1 on caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_2s_0_1 .......
Finished optimization stage 1 on caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_2s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v":33:7:33:43|Synthesizing module caxi4interconnect_DWC_UpConv_WChannel in library work.

	ID_WIDTH=32'b00000000000000000000000000000001
	USER_WIDTH=32'b00000000000000000000000000000001
	DATA_FIFO_DEPTH=32'b00000000000000000000000000010000
	ADDR_FIFO_DEPTH=32'b00000000000000000000000000000100
	DATA_WIDTH_IN=32'b00000000000000000000000000100000
	DATA_WIDTH_OUT=32'b00000000000000000000000001000000
	FIFO_DATA_WIDTH_IN=32'b00000000000000000000000000100100
	FIFO_DATA_WIDTH_OUT=32'b00000000000000000000000001001000
	CONV_RATIO=32'b00000000000000000000000000000010
	DATA_NEARLY_FULL=32'b00000000000000000000000000001111
	DATA_NEARLY_EMPTY=32'b00000000000000000000000000001011
   Generated name = caxi4interconnect_DWC_UpConv_WChannel_Z5
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v":160:16:160:32|Removing wire size_one_hot_hold, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v":161:16:161:33|Removing wire mask_addr_msb_hold, as there is no assignment to it.
Running optimization stage 1 on caxi4interconnect_DWC_UpConv_WChannel_Z5 .......
Finished optimization stage 1 on caxi4interconnect_DWC_UpConv_WChannel_Z5 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v":29:7:29:43|Synthesizing module caxi4interconnect_DWC_UpConv_BChannel in library work.

	ID_WIDTH=32'b00000000000000000000000000000001
	USER_WIDTH=32'b00000000000000000000000000000001
	ADDR_FIFO_DEPTH=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
	TOTAL_IDS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_DWC_UpConv_BChannel_1s_1s_4s_0_1s
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v":20:7:20:28|Synthesizing module caxi4interconnect_FIFO in library work.

	MEM_DEPTH=32'b00000000000000000000000000000100
	DATA_WIDTH_IN=32'b00000000000000000000000000000010
	DATA_WIDTH_OUT=32'b00000000000000000000000000000010
	NEARLY_FULL_THRESH=32'b00000000000000000000000000000011
	NEARLY_EMPTY_THRESH=32'b00000000000000000000000000000000
	FIFO_SIZE=32'b00000000000000000000000000000100
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000010
	NEARLY_EMPTY=32'b00000000000000000000000000000000
	NEARLY_FULL=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_FIFO_4s_2s_2s_3s_0s_4s_2s_0s_3s
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":22:7:22:33|Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000000010
	DATA_WIDTH=32'b00000000000000000000000000000010
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_4s_2s_2s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_4s_2s_2s_0s .......
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":65:7:65:12|Found RAM mem, depth=4, width=2
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_4s_2s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 1 on caxi4interconnect_FIFO_4s_2s_2s_3s_0s_4s_2s_0s_3s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_4s_2s_2s_3s_0s_4s_2s_0s_3s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v":20:7:20:37|Synthesizing module caxi4interconnect_DWC_brespCtrl in library work.

	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_DWC_brespCtrl_1s_1s
Running optimization stage 1 on caxi4interconnect_DWC_brespCtrl_1s_1s .......
Finished optimization stage 1 on caxi4interconnect_DWC_brespCtrl_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v":66:22:66:40|Removing wire cmd_fifo_empty_temp, as there is no assignment to it.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v":74:7:74:14|Object id_range is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_DWC_UpConv_BChannel_1s_1s_4s_0_1s .......
Finished optimization stage 1 on caxi4interconnect_DWC_UpConv_BChannel_1s_1s_4s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v":32:7:32:43|Synthesizing module caxi4interconnect_DWC_UpConv_RChannel in library work.

	ID_WIDTH=32'b00000000000000000000000000000001
	USER_WIDTH=32'b00000000000000000000000000000001
	DATA_FIFO_DEPTH=32'b00000000000000000000000000010000
	ADDR_FIFO_DEPTH=32'b00000000000000000000000000000100
	DATA_WIDTH_IN=32'b00000000000000000000000001000000
	DATA_WIDTH_OUT=32'b00000000000000000000000000100000
	READ_INTERLEAVE=1'b0
	TOTAL_IDS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_DWC_UpConv_RChannel_1s_1s_16s_4s_64s_32s_0_1s
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v":20:7:20:28|Synthesizing module caxi4interconnect_FIFO in library work.

	MEM_DEPTH=32'b00000000000000000000000000000100
	DATA_WIDTH_IN=32'b00000000000000000000000000011010
	DATA_WIDTH_OUT=32'b00000000000000000000000000011010
	NEARLY_FULL_THRESH=32'b00000000000000000000000000000011
	NEARLY_EMPTY_THRESH=32'b00000000000000000000000000000001
	FIFO_SIZE=32'b00000000000000000000000000000100
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000010
	NEARLY_EMPTY=32'b00000000000000000000000000000001
	NEARLY_FULL=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_FIFO_4s_26s_26s_3s_1s_4s_2s_1s_3s
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":22:7:22:33|Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000000010
	DATA_WIDTH=32'b00000000000000000000000000011010
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_4s_2s_26s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_4s_2s_26s_0s .......
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":65:7:65:12|Found RAM mem, depth=4, width=26
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_4s_2s_26s_0s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 1 on caxi4interconnect_FIFO_4s_26s_26s_3s_1s_4s_2s_1s_3s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_4s_26s_26s_3s_1s_4s_2s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":22:7:22:33|Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000010000
	ADDR_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000011
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_16s_4s_67s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_16s_4s_67s_0s .......
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":65:7:65:12|Found RAM mem, depth=16, width=67
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_16s_4s_67s_0s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v":25:7:25:33|Synthesizing module caxi4interconnect_FIFO_CTRL in library work.

	FIFO_SIZE=32'b00000000000000000000000000010000
	NEARLY_FULL=32'b00000000000000000000000000001111
	NEARLY_EMPTY=32'b00000000000000000000000000000001
	ADDRESS_WIDTH=32'b00000000000000000000000000000100
	fmax=32'b00000000000000000000000000010000
	fdiff=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s
Running optimization stage 1 on caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 251MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v":20:7:20:39|Synthesizing module caxi4interconnect_FIFO_downsizing in library work.

	MEM_DEPTH=32'b00000000000000000000000000010000
	DATA_WIDTH_IN=32'b00000000000000000000000001000000
	DATA_WIDTH_OUT=32'b00000000000000000000000000100000
	EXTRA_DATA_WIDTH=32'b00000000000000000000000000000011
	NEARLY_FULL_THRESH=32'b00000000000000000000000000001111
	NEARLY_EMPTY_THRESH=32'b00000000000000000000000000000001
	FIFO_SIZE=32'b00000000000000000000000000010000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000100
	NEARLY_EMPTY=32'b00000000000000000000000000000001
	NEARLY_FULL=32'b00000000000000000000000000001111
   Generated name = caxi4interconnect_FIFO_downsizing_16s_64s_32s_3s_15s_1s_16s_4s_1s_15s
Running optimization stage 1 on caxi4interconnect_FIFO_downsizing_16s_64s_32s_3s_15s_1s_16s_4s_1s_15s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_downsizing_16s_64s_32s_3s_15s_1s_16s_4s_1s_15s (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 251MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v":20:7:20:45|Synthesizing module caxi4interconnect_DWC_UpConv_RChan_Ctrl in library work.

	DATA_WIDTH_IN=32'b00000000000000000000000001000000
	DATA_WIDTH_OUT=32'b00000000000000000000000000100000
	ID_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_1s
Running optimization stage 1 on caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_1s .......
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v":369:3:369:8|Pruning unused register fixed_flag_reg. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_1s (CPU Time 0h:00m:00s, Memory Used current: 252MB peak: 253MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v":24:7:24:52|Synthesizing module caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl in library work.

	DATA_WIDTH_IN=32'b00000000000000000000000001000000
	DATA_WIDTH_OUT=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_1s
Running optimization stage 1 on caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_1s .......
Finished optimization stage 1 on caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 252MB peak: 253MB)
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v":83:7:83:7|Object i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v":83:9:83:9|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v":83:11:83:11|Object l is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_DWC_UpConv_RChannel_1s_1s_16s_4s_64s_32s_0_1s .......
Finished optimization stage 1 on caxi4interconnect_DWC_UpConv_RChannel_1s_1s_16s_4s_64s_32s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 252MB peak: 253MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v":20:7:20:35|Synthesizing module caxi4interconnect_UpConverter in library work.

	ID_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	WRITE_ADDR_FIFO_DEPTH=32'b00000000000000000000000000000100
	READ_ADDR_FIFO_DEPTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	DATA_WIDTH_IN=32'b00000000000000000000000000100000
	DATA_WIDTH_OUT=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DATA_FIFO_DEPTH=14'b00000000010000
	READ_INTERLEAVE=1'b0
	TOTAL_IDS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_UpConverter_Z6
Running optimization stage 1 on caxi4interconnect_UpConverter_Z6 .......
Finished optimization stage 1 on caxi4interconnect_UpConverter_Z6 (CPU Time 0h:00m:00s, Memory Used current: 252MB peak: 253MB)
Running optimization stage 1 on caxi4interconnect_MstrDataWidthConv_Z4 .......
Finished optimization stage 1 on caxi4interconnect_MstrDataWidthConv_Z4 (CPU Time 0h:00m:00s, Memory Used current: 252MB peak: 253MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v":21:7:21:47|Synthesizing module caxi4interconnect_MstrClockDomainCrossing in library work.

	ADDR_WIDTH=32'b00000000000000000000000000100000
	ID_WIDTH=32'b00000000000000000000000000000001
	MASTER_DATA_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	MASTER_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001000000
	WCHAN_WIDTH=32'b00000000000000000000000000100110
	BCHAN_WIDTH=32'b00000000000000000000000000000100
	RCHAN_WIDTH=32'b00000000000000000000000000100101
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_MstrClockDomainCrossing_Z7
Running optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_Z7 .......
Finished optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_Z7 (CPU Time 0h:00m:00s, Memory Used current: 252MB peak: 253MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":23:7:23:39|Synthesizing module caxi4interconnect_MasterConvertor in library work.

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000000100000
	DEF_BURST_LEN=8'b00000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
	AHB_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_BRESP_CHECK_MODE=2'b00
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_MasterConvertor_Z8
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":25:7:25:45|Synthesizing module caxi4interconnect_MstrProtocolConverter in library work.

	NUM_MASTERS=32'b00000000000000000000000000000100
	MASTER_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000000100000
	MASTER_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_0_1s_1s
Running optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_0_1s_1s .......
Finished optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_0_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 252MB peak: 253MB)
Running optimization stage 1 on caxi4interconnect_MasterConvertor_Z8 .......
Finished optimization stage 1 on caxi4interconnect_MasterConvertor_Z8 (CPU Time 0h:00m:00s, Memory Used current: 252MB peak: 253MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v":22:7:22:37|Synthesizing module caxi4interconnect_RegisterSlice in library work.

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001000001
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_65s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_65s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_65s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 253MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001000110
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_70s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_70s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_70s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 253MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001001100
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_76s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_76s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_76s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 253MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000000000101
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_5s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_5s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_5s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 253MB)
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s .......
Finished optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 253MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v":23:7:23:45|Synthesizing module caxi4interconnect_SlvDataWidthConverter in library work.

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	SLAVE_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000010
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z9
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z9 .......
Finished optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z9 (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 253MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v":26:7:26:44|Synthesizing module caxi4interconnect_SlvProtocolConverter in library work.

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000010
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000000010
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvProtocolConverter_Z10
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v":19:7:19:45|Synthesizing module caxi4interconnect_SlvAxi4ProtConvAXI4ID in library work.

	ZERO_SLAVE_ID=1'b1
	ID_WIDTH=32'b00000000000000000000000000000010
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_2s_4s_0
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v":25:7:25:33|Synthesizing module caxi4interconnect_FIFO_CTRL in library work.

	FIFO_SIZE=32'b00000000000000000000000000010000
	NEARLY_FULL=32'b00000000000000000000000000001111
	NEARLY_EMPTY=32'b00000000000000000000000000000000
	ADDRESS_WIDTH=32'b00000000000000000000000000000100
	fmax=32'b00000000000000000000000000010000
	fdiff=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s
Running optimization stage 1 on caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 254MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v":20:7:20:28|Synthesizing module caxi4interconnect_FIFO in library work.

	MEM_DEPTH=32'b00000000000000000000000000010000
	DATA_WIDTH_IN=32'b00000000000000000000000000000010
	DATA_WIDTH_OUT=32'b00000000000000000000000000000010
	NEARLY_FULL_THRESH=32'b00000000000000000000000000001111
	NEARLY_EMPTY_THRESH=32'b00000000000000000000000000000000
	FIFO_SIZE=32'b00000000000000000000000000010000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000100
	NEARLY_EMPTY=32'b00000000000000000000000000000000
	NEARLY_FULL=32'b00000000000000000000000000001111
   Generated name = caxi4interconnect_FIFO_16s_2s_2s_15s_0s_16s_4s_0s_15s
Running optimization stage 1 on caxi4interconnect_FIFO_16s_2s_2s_15s_0s_16s_4s_0s_15s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_16s_2s_2s_15s_0s_16s_4s_0s_15s (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 254MB)
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_2s_4s_0 .......
Finished optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_2s_4s_0 (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 254MB)
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z10 .......
Finished optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z10 (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 254MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":21:7:21:46|Synthesizing module caxi4interconnect_SlvClockDomainCrossing in library work.

	ADDR_WIDTH=32'b00000000000000000000000000100000
	ID_WIDTH=32'b00000000000000000000000000000010
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001000001
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000000101
	RCHAN_WIDTH=32'b00000000000000000000000001000110
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_SlvClockDomainCrossing_Z11
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":22:7:22:33|Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000001000001
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_8s_3s_65s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_8s_3s_65s_0s .......
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":65:7:65:12|Found RAM mem, depth=8, width=65
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_8s_3s_65s_0s (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 254MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v":23:7:23:32|Synthesizing module caxi4interconnect_Bin2Gray in library work.

	n_bits=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_Bin2Gray_3s
Running optimization stage 1 on caxi4interconnect_Bin2Gray_3s .......
Finished optimization stage 1 on caxi4interconnect_Bin2Gray_3s (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 254MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v":21:7:21:43|Synthesizing module caxi4interconnect_CDC_grayCodeCounter in library work.

	bin_rstValue=32'b00000000000000000000000000000001
	gray_rstValue=32'b00000000000000000000000000000000
	n_bits=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s
Running optimization stage 1 on caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s .......
Finished optimization stage 1 on caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 254MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v":21:7:21:43|Synthesizing module caxi4interconnect_CDC_grayCodeCounter in library work.

	bin_rstValue=32'b00000000000000000000000000000010
	gray_rstValue=32'b00000000000000000000000000000001
	n_bits=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s
Running optimization stage 1 on caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s .......
Finished optimization stage 1 on caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 254MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v":21:7:21:43|Synthesizing module caxi4interconnect_CDC_grayCodeCounter in library work.

	bin_rstValue=32'b00000000000000000000000000000011
	gray_rstValue=32'b00000000000000000000000000000011
	n_bits=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s
Running optimization stage 1 on caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s .......
Finished optimization stage 1 on caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 254MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v":21:7:21:34|Synthesizing module caxi4interconnect_CDC_wrCtrl in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_wrCtrl_3s
Running optimization stage 1 on caxi4interconnect_CDC_wrCtrl_3s .......
Finished optimization stage 1 on caxi4interconnect_CDC_wrCtrl_3s (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 254MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v":20:7:20:34|Synthesizing module caxi4interconnect_CDC_rdCtrl in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_rdCtrl_3s
Running optimization stage 1 on caxi4interconnect_CDC_rdCtrl_3s .......
Finished optimization stage 1 on caxi4interconnect_CDC_rdCtrl_3s (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 254MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v":22:7:22:32|Synthesizing module caxi4interconnect_CDC_FIFO in library work.

	MEM_DEPTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000001000001
	MASTER_BCHAN=32'b00000000000000000000000000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_FIFO_8s_65s_0s_3s
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v":45:9:45:9|Object i is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_CDC_FIFO_8s_65s_0s_3s .......
Finished optimization stage 1 on caxi4interconnect_CDC_FIFO_8s_65s_0s_3s (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 254MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":22:7:22:33|Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000001000110
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_8s_3s_70s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_8s_3s_70s_0s .......
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":65:7:65:12|Found RAM mem, depth=8, width=70
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_8s_3s_70s_0s (CPU Time 0h:00m:00s, Memory Used current: 253MB peak: 254MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v":22:7:22:32|Synthesizing module caxi4interconnect_CDC_FIFO in library work.

	MEM_DEPTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000001000110
	MASTER_BCHAN=32'b00000000000000000000000000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_FIFO_8s_70s_0s_3s
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v":45:9:45:9|Object i is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_CDC_FIFO_8s_70s_0s_3s .......
Finished optimization stage 1 on caxi4interconnect_CDC_FIFO_8s_70s_0s_3s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 254MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":22:7:22:33|Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000000000101
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_8s_3s_5s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_8s_3s_5s_0s .......
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":65:7:65:12|Found RAM mem, depth=8, width=5
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_8s_3s_5s_0s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 254MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v":22:7:22:32|Synthesizing module caxi4interconnect_CDC_FIFO in library work.

	MEM_DEPTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000000000101
	MASTER_BCHAN=32'b00000000000000000000000000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_FIFO_8s_5s_0s_3s
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v":45:9:45:9|Object i is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_CDC_FIFO_8s_5s_0s_3s .......
Finished optimization stage 1 on caxi4interconnect_CDC_FIFO_8s_5s_0s_3s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 254MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":22:7:22:33|Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000001001010
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s .......
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v":65:7:65:12|Found RAM mem, depth=8, width=74
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 254MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v":22:7:22:32|Synthesizing module caxi4interconnect_CDC_FIFO in library work.

	MEM_DEPTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000001001010
	MASTER_BCHAN=32'b00000000000000000000000000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_FIFO_8s_74s_0s_3s
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v":45:9:45:9|Object i is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_CDC_FIFO_8s_74s_0s_3s .......
Finished optimization stage 1 on caxi4interconnect_CDC_FIFO_8s_74s_0s_3s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 254MB)
Running optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z11 .......
Finished optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z11 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 254MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v":24:7:24:38|Synthesizing module caxi4interconnect_SlaveConvertor in library work.

	ID_WIDTH=32'b00000000000000000000000000000010
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b1
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
	MAX_TRANS=32'b00000000000000000000000000000010
   Generated name = caxi4interconnect_SlaveConvertor_Z12
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z12 .......
Finished optimization stage 1 on caxi4interconnect_SlaveConvertor_Z12 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 254MB)
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":112:2:112:16|Removing wire MASTER1_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":126:2:126:16|Removing wire MASTER2_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":140:2:140:16|Removing wire MASTER3_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":154:2:154:16|Removing wire MASTER4_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":168:2:168:16|Removing wire MASTER5_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":182:2:182:16|Removing wire MASTER6_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":196:2:196:16|Removing wire MASTER7_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":210:2:210:16|Removing wire MASTER8_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":224:2:224:16|Removing wire MASTER9_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":238:2:238:17|Removing wire MASTER10_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":252:2:252:17|Removing wire MASTER11_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":266:2:266:17|Removing wire MASTER12_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":280:2:280:17|Removing wire MASTER13_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":294:2:294:17|Removing wire MASTER14_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":308:2:308:17|Removing wire MASTER15_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":326:2:326:15|Removing wire MASTER1_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":334:2:334:15|Removing wire MASTER2_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":342:2:342:15|Removing wire MASTER3_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":350:2:350:15|Removing wire MASTER4_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":358:2:358:15|Removing wire MASTER5_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":366:2:366:15|Removing wire MASTER6_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":374:2:374:15|Removing wire MASTER7_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":382:2:382:15|Removing wire MASTER8_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":390:2:390:15|Removing wire MASTER9_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":398:2:398:16|Removing wire MASTER10_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":406:2:406:16|Removing wire MASTER11_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":414:2:414:16|Removing wire MASTER12_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":422:2:422:16|Removing wire MASTER13_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":430:2:430:16|Removing wire MASTER14_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":438:2:438:16|Removing wire MASTER15_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":447:2:447:12|Removing wire MASTER1_BID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":448:2:448:14|Removing wire MASTER1_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":449:2:449:14|Removing wire MASTER1_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":450:2:450:15|Removing wire MASTER1_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":453:2:453:12|Removing wire MASTER2_BID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":454:2:454:14|Removing wire MASTER2_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":455:2:455:14|Removing wire MASTER2_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":456:2:456:15|Removing wire MASTER2_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":459:2:459:12|Removing wire MASTER3_BID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":460:2:460:14|Removing wire MASTER3_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":461:2:461:14|Removing wire MASTER3_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":462:2:462:15|Removing wire MASTER3_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":465:2:465:12|Removing wire MASTER4_BID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":466:2:466:14|Removing wire MASTER4_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":467:2:467:14|Removing wire MASTER4_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":468:2:468:15|Removing wire MASTER4_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":471:2:471:12|Removing wire MASTER5_BID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":472:2:472:14|Removing wire MASTER5_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":473:2:473:14|Removing wire MASTER5_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":474:2:474:15|Removing wire MASTER5_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":477:2:477:12|Removing wire MASTER6_BID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":478:2:478:14|Removing wire MASTER6_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":479:2:479:14|Removing wire MASTER6_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":480:2:480:15|Removing wire MASTER6_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":483:2:483:12|Removing wire MASTER7_BID, as there is no assignment to it.

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log C:\Libero_Projects\PF_Mi_V_Tut\synthesis\synlog\top_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on COREAXI4INTERCONNECT_Z3 .......
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":112:2:112:16|*Output MASTER1_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":126:2:126:16|*Output MASTER2_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":140:2:140:16|*Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":154:2:154:16|*Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":168:2:168:16|*Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":182:2:182:16|*Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":196:2:196:16|*Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":210:2:210:16|*Output MASTER8_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":224:2:224:16|*Output MASTER9_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":238:2:238:17|*Output MASTER10_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":252:2:252:17|*Output MASTER11_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":266:2:266:17|*Output MASTER12_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":280:2:280:17|*Output MASTER13_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":294:2:294:17|*Output MASTER14_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":308:2:308:17|*Output MASTER15_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":326:2:326:15|*Output MASTER1_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":334:2:334:15|*Output MASTER2_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":342:2:342:15|*Output MASTER3_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":350:2:350:15|*Output MASTER4_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":358:2:358:15|*Output MASTER5_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":366:2:366:15|*Output MASTER6_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":374:2:374:15|*Output MASTER7_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":382:2:382:15|*Output MASTER8_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":390:2:390:15|*Output MASTER9_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":398:2:398:16|*Output MASTER10_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":406:2:406:16|*Output MASTER11_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":414:2:414:16|*Output MASTER12_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":422:2:422:16|*Output MASTER13_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":430:2:430:16|*Output MASTER14_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":438:2:438:16|*Output MASTER15_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":447:2:447:12|*Output MASTER1_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":448:2:448:14|*Output MASTER1_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":449:2:449:14|*Output MASTER1_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":450:2:450:15|*Output MASTER1_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":453:2:453:12|*Output MASTER2_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":454:2:454:14|*Output MASTER2_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":455:2:455:14|*Output MASTER2_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":456:2:456:15|*Output MASTER2_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":459:2:459:12|*Output MASTER3_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":460:2:460:14|*Output MASTER3_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":461:2:461:14|*Output MASTER3_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":462:2:462:15|*Output MASTER3_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":465:2:465:12|*Output MASTER4_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":466:2:466:14|*Output MASTER4_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":467:2:467:14|*Output MASTER4_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":468:2:468:15|*Output MASTER4_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":471:2:471:12|*Output MASTER5_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":472:2:472:14|*Output MASTER5_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":473:2:473:14|*Output MASTER5_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":474:2:474:15|*Output MASTER5_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":477:2:477:12|*Output MASTER6_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":478:2:478:14|*Output MASTER6_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":479:2:479:14|*Output MASTER6_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":480:2:480:15|*Output MASTER6_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":483:2:483:12|*Output MASTER7_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":484:2:484:14|*Output MASTER7_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":485:2:485:14|*Output MASTER7_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":486:2:486:15|*Output MASTER7_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":489:2:489:12|*Output MASTER8_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":490:2:490:14|*Output MASTER8_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":491:2:491:14|*Output MASTER8_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":492:2:492:15|*Output MASTER8_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":495:2:495:12|*Output MASTER9_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":496:2:496:14|*Output MASTER9_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":497:2:497:14|*Output MASTER9_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":498:2:498:15|*Output MASTER9_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":501:2:501:13|*Output MASTER10_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":502:2:502:15|*Output MASTER10_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":503:2:503:15|*Output MASTER10_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":504:2:504:16|*Output MASTER10_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":507:2:507:13|*Output MASTER11_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":508:2:508:15|*Output MASTER11_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":509:2:509:15|*Output MASTER11_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":510:2:510:16|*Output MASTER11_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":513:2:513:13|*Output MASTER12_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":514:2:514:15|*Output MASTER12_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":515:2:515:15|*Output MASTER12_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":516:2:516:16|*Output MASTER12_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":519:2:519:13|*Output MASTER13_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":520:2:520:15|*Output MASTER13_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":521:2:521:15|*Output MASTER13_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":522:2:522:16|*Output MASTER13_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":525:2:525:13|*Output MASTER14_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":526:2:526:15|*Output MASTER14_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":527:2:527:15|*Output MASTER14_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":528:2:528:16|*Output MASTER14_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":531:2:531:13|*Output MASTER15_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":532:2:532:15|*Output MASTER15_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":533:2:533:15|*Output MASTER15_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":534:2:534:16|*Output MASTER15_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":565:2:565:16|*Output MASTER1_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":579:2:579:16|*Output MASTER2_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":593:2:593:16|*Output MASTER3_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":607:2:607:16|*Output MASTER4_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":621:2:621:16|*Output MASTER5_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":635:2:635:16|*Output MASTER6_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":649:2:649:16|*Output MASTER7_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":663:2:663:16|*Output MASTER8_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":677:2:677:16|*Output MASTER9_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":691:2:691:17|*Output MASTER10_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.

Only the first 100 messages of id 'CL318' are reported. To see all messages use 'report_messages -log C:\Libero_Projects\PF_Mi_V_Tut\synthesis\synlog\top_compiler.srr -id CL318' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL318} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on COREAXI4INTERCONNECT_Z3 (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 256MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\Axi4Interconnect\Axi4Interconnect.v":1476:7:1476:22|Synthesizing module Axi4Interconnect in library work.
Running optimization stage 1 on Axi4Interconnect .......
Finished optimization stage 1 on Axi4Interconnect (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 257MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v":489:7:489:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 257MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\polarfire_syn_comps.v":3694:7:3694:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 257MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v":504:7:504:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 257MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v":500:7:500:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 257MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CCC_C0\CCC_C0_0\CCC_C0_CCC_C0_0_PF_CCC.v":5:7:5:28|Synthesizing module CCC_C0_CCC_C0_0_PF_CCC in library work.
Running optimization stage 1 on CCC_C0_CCC_C0_0_PF_CCC .......
Finished optimization stage 1 on CCC_C0_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 257MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CCC_C0\CCC_C0.v":264:7:264:12|Synthesizing module CCC_C0 in library work.
Running optimization stage 1 on CCC_C0 .......
Finished optimization stage 1 on CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 257MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":23:7:23:38|Synthesizing module CoreGPIO_0_CoreGPIO_0_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000000100
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b1
	FIXED_CONFIG_3=1'b1
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b01
	IO_TYPE_1=2'b01
	IO_TYPE_2=2'b01
	IO_TYPE_3=2'b01
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11110000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0101010100000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_0_CoreGPIO_0_0_CoreGPIO_Z13
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":512:16:512:28|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":515:16:515:28|Removing redundant assignment.
Running optimization stage 1 on CoreGPIO_0_CoreGPIO_0_0_CoreGPIO_Z13 .......
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreGPIO_0_CoreGPIO_0_0_CoreGPIO_Z13 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 258MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\CoreGPIO_0\CoreGPIO_0.v":153:7:153:16|Synthesizing module CoreGPIO_0 in library work.
Running optimization stage 1 on CoreGPIO_0 .......
Finished optimization stage 1 on CoreGPIO_0 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 258MB)
@N: CG775 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":22:7:22:19|Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":22:7:22:19|Synthesizing module COREJTAGDEBUG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011010
	NUM_DEBUG_TGTS=32'b00000000000000000000000000000001
	TGT_ACTIVE_HIGH_RESET_0=32'b00000000000000000000000000000000
	IR_CODE_TGT_0=8'b01010101
	TGT_ACTIVE_HIGH_RESET_1=32'b00000000000000000000000000000000
	IR_CODE_TGT_1=8'b01010110
	TGT_ACTIVE_HIGH_RESET_2=32'b00000000000000000000000000000000
	IR_CODE_TGT_2=8'b01010111
	TGT_ACTIVE_HIGH_RESET_3=32'b00000000000000000000000000000000
	IR_CODE_TGT_3=8'b01011000
	TGT_ACTIVE_HIGH_RESET_4=32'b00000000000000000000000000000000
	IR_CODE_TGT_4=8'b01011001
	TGT_ACTIVE_HIGH_RESET_5=32'b00000000000000000000000000000000
	IR_CODE_TGT_5=8'b01011010
	TGT_ACTIVE_HIGH_RESET_6=32'b00000000000000000000000000000000
	IR_CODE_TGT_6=8'b01011011
	TGT_ACTIVE_HIGH_RESET_7=32'b00000000000000000000000000000000
	IR_CODE_TGT_7=8'b01011100
	TGT_ACTIVE_HIGH_RESET_8=32'b00000000000000000000000000000000
	IR_CODE_TGT_8=8'b01011101
	TGT_ACTIVE_HIGH_RESET_9=32'b00000000000000000000000000000000
	IR_CODE_TGT_9=8'b01011110
	TGT_ACTIVE_HIGH_RESET_10=32'b00000000000000000000000000000000
	IR_CODE_TGT_10=8'b01011111
	TGT_ACTIVE_HIGH_RESET_11=32'b00000000000000000000000000000000
	IR_CODE_TGT_11=8'b01100000
	TGT_ACTIVE_HIGH_RESET_12=32'b00000000000000000000000000000000
	IR_CODE_TGT_12=8'b01100001
	TGT_ACTIVE_HIGH_RESET_13=32'b00000000000000000000000000000000
	IR_CODE_TGT_13=8'b01100010
	TGT_ACTIVE_HIGH_RESET_14=32'b00000000000000000000000000000000
	IR_CODE_TGT_14=8'b01100011
	TGT_ACTIVE_HIGH_RESET_15=32'b00000000000000000000000000000000
	IR_CODE_TGT_15=8'b01100100
	UJTAG_BYPASS=32'b00000000000000000000000000000000
	UJTAG_SEC_EN=1'b0
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=128'b01100100011000110110001001100001011000000101111101011110010111010101110001011011010110100101100101011000010101110101011001010101
	TGT_ACTIVE_HIGH_RESET=16'b0000000000000000
	USE_NEW_UJTAG=32'b00000000000000000000000000000001
	USE_UJTAG_WRAPPER=32'b00000000000000000000000000000000
	USE_UJTAG_SEC=32'b00000000000000000000000000000000
   Generated name = COREJTAGDEBUG_Z14
@N: CG364 :"C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v":1442:7:1442:11|Synthesizing module UJTAG in library work.
Running optimization stage 1 on UJTAG .......
Finished optimization stage 1 on UJTAG (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 258MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v":20:7:20:24|Synthesizing module corejtagdebug_bufd in library COREJTAGDEBUG_LIB.

	DELAY_NUM=32'b00000000000000000000000000100010
   Generated name = corejtagdebug_bufd_34s
@N: CG364 :"C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v":229:7:229:10|Synthesizing module BUFD in library work.
Running optimization stage 1 on BUFD .......
Finished optimization stage 1 on BUFD (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 258MB)
Running optimization stage 1 on corejtagdebug_bufd_34s .......
Finished optimization stage 1 on corejtagdebug_bufd_34s (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 258MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v":47:7:47:27|Synthesizing module COREJTAGDEBUG_UJ_JTAG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=8'b01010101
	NUM_LEAD_PAD_BITS=8'b00000000
	NUM_TRAIL_PAD_BITS=8'b00000000
   Generated name = COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0
Running optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 .......
Finished optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 (CPU Time 0h:00m:00s, Memory Used current: 258MB peak: 258MB)
Running optimization stage 1 on COREJTAGDEBUG_Z14 .......
Finished optimization stage 1 on COREJTAGDEBUG_Z14 (CPU Time 0h:00m:00s, Memory Used current: 258MB peak: 258MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\COREJTAGDEBUG_0\COREJTAGDEBUG_0.v":56:7:56:21|Synthesizing module COREJTAGDEBUG_0 in library work.
Running optimization stage 1 on COREJTAGDEBUG_0 .......
Finished optimization stage 1 on COREJTAGDEBUG_0 (CPU Time 0h:00m:00s, Memory Used current: 258MB peak: 258MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\polarfire_syn_comps.v":1470:7:1470:15|Synthesizing module HS_IO_CLK in library work.
Running optimization stage 1 on HS_IO_CLK .......
Finished optimization stage 1 on HS_IO_CLK (CPU Time 0h:00m:00s, Memory Used current: 258MB peak: 258MB)
@N: CG364 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0\CCC_0\DDR3_0_CCC_0_PF_CCC.v":5:7:5:25|Synthesizing module DDR3_0_CCC_0_PF_CCC in library work.
Running optimization stage 1 on DDR3_0_CCC_0_PF_CCC .......
Finished optimization stage 1 on DDR3_0_CCC_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 258MB peak: 258MB)
Running optimization stage 1 on C0_util_sync_flops_0 .......
Finished optimization stage 1 on C0_util_sync_flops_0 (CPU Time 0h:00m:00s, Memory Used current: 260MB peak: 260MB)
Running optimization stage 1 on C0_util_sync_1s_0_0 .......
Finished optimization stage 1 on C0_util_sync_1s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 260MB peak: 260MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\Libero_Projects\PF_Mi_V_Tut\synthesis\synlog\top_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on C0_util_sync_4s_0_0 .......
Finished optimization stage 1 on C0_util_sync_4s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 260MB peak: 260MB)
Running optimization stage 1 on C0_util_sync_reset .......
Finished optimization stage 1 on C0_util_sync_reset (CPU Time 0h:00m:00s, Memory Used current: 260MB peak: 261MB)
Running optimization stage 1 on C0_util_sync_one_shot_1s .......
Finished optimization stage 1 on C0_util_sync_one_shot_1s (CPU Time 0h:00m:00s, Memory Used current: 260MB peak: 261MB)
Running optimization stage 1 on C0_ddr4_nwl_phy_init_Z15 .......
Finished optimization stage 1 on C0_ddr4_nwl_phy_init_Z15 (CPU Time 0h:00m:00s, Memory Used current: 265MB peak: 266MB)
Running optimization stage 1 on C0_phy_top_Z16 .......
Finished optimization stage 1 on C0_phy_top_Z16 (CPU Time 0h:00m:00s, Memory Used current: 265MB peak: 266MB)
Running optimization stage 1 on C0_util_param_latency_4s_0s_0_1s .......
Finished optimization stage 1 on C0_util_param_latency_4s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 265MB peak: 266MB)
Running optimization stage 1 on C0_util_param_latency_2s_0s_0_1s .......
Finished optimization stage 1 on C0_util_param_latency_2s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 265MB peak: 266MB)
Running optimization stage 1 on C0_util_param_latency_32s_0s_0_1s .......
Finished optimization stage 1 on C0_util_param_latency_32s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 265MB peak: 266MB)
Running optimization stage 1 on C0_wrap_calc_Z17 .......
Finished optimization stage 1 on C0_wrap_calc_Z17 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 267MB)
Running optimization stage 1 on C0_util_pulse_extender .......
Finished optimization stage 1 on C0_util_pulse_extender (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 267MB)
Running optimization stage 1 on C0_util_handshake_sync_2s .......
Finished optimization stage 1 on C0_util_handshake_sync_2s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 267MB)
Running optimization stage 1 on C0_util_bin_to_gray_5s .......
Finished optimization stage 1 on C0_util_bin_to_gray_5s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 267MB)
Running optimization stage 1 on C0_util_sync_5s_0_0 .......
Finished optimization stage 1 on C0_util_sync_5s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 267MB)
Running optimization stage 1 on C0_util_gray_to_bin_5s .......
Finished optimization stage 1 on C0_util_gray_to_bin_5s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 267MB)
Running optimization stage 1 on C0_util_gray_sync_bin_5s .......
Finished optimization stage 1 on C0_util_gray_sync_bin_5s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 267MB)
Running optimization stage 1 on C0_util_lat1_to_lat0_95s .......
Finished optimization stage 1 on C0_util_lat1_to_lat0_95s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 268MB)
Running optimization stage 1 on C0_util_fifo_core_Z18 .......
Finished optimization stage 1 on C0_util_fifo_core_Z18 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 268MB)
Running optimization stage 1 on C0_util_ram_4s_95s_32s_2s_0s_0s_16s .......
Finished optimization stage 1 on C0_util_ram_4s_95s_32s_2s_0s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 268MB)
Running optimization stage 1 on C0_util_fifo_Z19 .......
Finished optimization stage 1 on C0_util_fifo_Z19 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 268MB)
Running optimization stage 1 on C0_addr_tran_1s_32s_10s_31s_22s .......
Finished optimization stage 1 on C0_addr_tran_1s_32s_10s_31s_22s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 268MB)
Running optimization stage 1 on C0_util_lat1_to_lat0_6s .......
Finished optimization stage 1 on C0_util_lat1_to_lat0_6s (CPU Time 0h:00m:00s, Memory Used current: 270MB peak: 270MB)
Running optimization stage 1 on C0_util_fifo_core_Z21 .......
Finished optimization stage 1 on C0_util_fifo_core_Z21 (CPU Time 0h:00m:00s, Memory Used current: 270MB peak: 271MB)
Running optimization stage 1 on C0_util_ram_4s_6s_6s_1s_0s_0s_16s .......
Finished optimization stage 1 on C0_util_ram_4s_6s_6s_1s_0s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 270MB peak: 271MB)
Running optimization stage 1 on C0_util_fifo_Z22 .......
Finished optimization stage 1 on C0_util_fifo_Z22 (CPU Time 0h:00m:00s, Memory Used current: 270MB peak: 271MB)
Running optimization stage 1 on C0_simple_buffer_2s_5s_32s .......
Finished optimization stage 1 on C0_simple_buffer_2s_5s_32s (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on C0_util_bin_to_gray_11s .......
Finished optimization stage 1 on C0_util_bin_to_gray_11s (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on C0_util_sync_11s_0_0 .......
Finished optimization stage 1 on C0_util_sync_11s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on C0_util_gray_to_bin_11s .......
Finished optimization stage 1 on C0_util_gray_to_bin_11s (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on C0_util_gray_sync_bin_11s .......
Finished optimization stage 1 on C0_util_gray_sync_bin_11s (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on C0_util_lat1_to_lat0_46s .......
Finished optimization stage 1 on C0_util_lat1_to_lat0_46s (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on C0_util_fifo_core_Z23 .......
Finished optimization stage 1 on C0_util_fifo_core_Z23 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on C0_util_ram_10s_46s_32s_1s_0s_0s_1024s .......
Finished optimization stage 1 on C0_util_ram_10s_46s_32s_1s_0s_0s_1024s (CPU Time 0h:00m:00s, Memory Used current: 272MB peak: 273MB)
Running optimization stage 1 on C0_util_fifo_Z24 .......
Finished optimization stage 1 on C0_util_fifo_Z24 (CPU Time 0h:00m:00s, Memory Used current: 272MB peak: 273MB)
Running optimization stage 1 on C0_util_lat1_to_lat0_129s .......
Finished optimization stage 1 on C0_util_lat1_to_lat0_129s (CPU Time 0h:00m:00s, Memory Used current: 272MB peak: 273MB)
Running optimization stage 1 on C0_util_fifo_core_Z25 .......
Finished optimization stage 1 on C0_util_fifo_core_Z25 (CPU Time 0h:00m:00s, Memory Used current: 272MB peak: 273MB)
Running optimization stage 1 on C0_util_ram_10s_129s_32s_4s_0s_0s_1024s .......
Finished optimization stage 1 on C0_util_ram_10s_129s_32s_4s_0s_0s_1024s (CPU Time 0h:00m:00s, Memory Used current: 273MB peak: 274MB)
Running optimization stage 1 on C0_util_fifo_Z26 .......
Finished optimization stage 1 on C0_util_fifo_Z26 (CPU Time 0h:00m:00s, Memory Used current: 273MB peak: 274MB)
Running optimization stage 1 on C0_util_bin_to_gray_10s .......
Finished optimization stage 1 on C0_util_bin_to_gray_10s (CPU Time 0h:00m:00s, Memory Used current: 273MB peak: 274MB)
Running optimization stage 1 on C0_util_sync_10s_0_0 .......
Finished optimization stage 1 on C0_util_sync_10s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 273MB peak: 274MB)
Running optimization stage 1 on C0_util_gray_to_bin_10s .......
Finished optimization stage 1 on C0_util_gray_to_bin_10s (CPU Time 0h:00m:00s, Memory Used current: 274MB peak: 274MB)
Running optimization stage 1 on C0_util_gray_sync_bin_10s .......
Finished optimization stage 1 on C0_util_gray_sync_bin_10s (CPU Time 0h:00m:00s, Memory Used current: 274MB peak: 274MB)
Running optimization stage 1 on C0_util_lat1_to_lat0_145s .......
Finished optimization stage 1 on C0_util_lat1_to_lat0_145s (CPU Time 0h:00m:00s, Memory Used current: 274MB peak: 275MB)
Running optimization stage 1 on C0_util_fifo_core_Z27 .......
Finished optimization stage 1 on C0_util_fifo_core_Z27 (CPU Time 0h:00m:00s, Memory Used current: 274MB peak: 275MB)
Running optimization stage 1 on C0_util_ram_9s_145s_32s_4s_0s_0s_512s .......
Finished optimization stage 1 on C0_util_ram_9s_145s_32s_4s_0s_0s_512s (CPU Time 0h:00m:00s, Memory Used current: 274MB peak: 275MB)
Running optimization stage 1 on C0_util_fifo_Z28 .......
Finished optimization stage 1 on C0_util_fifo_Z28 (CPU Time 0h:00m:00s, Memory Used current: 274MB peak: 275MB)
Running optimization stage 1 on C0_util_lat1_to_lat0_77s .......
Finished optimization stage 1 on C0_util_lat1_to_lat0_77s (CPU Time 0h:00m:00s, Memory Used current: 275MB peak: 275MB)
Running optimization stage 1 on C0_util_fifo_core_Z29 .......
Finished optimization stage 1 on C0_util_fifo_core_Z29 (CPU Time 0h:00m:00s, Memory Used current: 275MB peak: 275MB)
Running optimization stage 1 on C0_util_ram_8s_77s_32s_2s_0s_0s_256s .......
Finished optimization stage 1 on C0_util_ram_8s_77s_32s_2s_0s_0s_256s (CPU Time 0h:00m:00s, Memory Used current: 275MB peak: 275MB)
Running optimization stage 1 on C0_util_fifo_Z30 .......
Finished optimization stage 1 on C0_util_fifo_Z30 (CPU Time 0h:00m:00s, Memory Used current: 275MB peak: 275MB)
Running optimization stage 1 on C0_util_lat1_to_lat0_70s .......
Finished optimization stage 1 on C0_util_lat1_to_lat0_70s (CPU Time 0h:00m:00s, Memory Used current: 275MB peak: 276MB)
Running optimization stage 1 on C0_util_fifo_core_Z31 .......
Finished optimization stage 1 on C0_util_fifo_core_Z31 (CPU Time 0h:00m:00s, Memory Used current: 275MB peak: 276MB)
Running optimization stage 1 on C0_util_ram_9s_70s_32s_2s_0s_0s_512s .......
Finished optimization stage 1 on C0_util_ram_9s_70s_32s_2s_0s_0s_512s (CPU Time 0h:00m:00s, Memory Used current: 275MB peak: 276MB)
Running optimization stage 1 on C0_util_fifo_Z32 .......
Finished optimization stage 1 on C0_util_fifo_Z32 (CPU Time 0h:00m:00s, Memory Used current: 275MB peak: 276MB)
Running optimization stage 1 on C0_axi_if_Z20 .......
Finished optimization stage 1 on C0_axi_if_Z20 (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 279MB)
Running optimization stage 1 on C0_mpfe_arbiter_1s_32s .......
Finished optimization stage 1 on C0_mpfe_arbiter_1s_32s (CPU Time 0h:00m:00s, Memory Used current: 359MB peak: 359MB)
Running optimization stage 1 on C0_util_fifo_reg_64s_5s_32s_16s_0s_1s_0s_31s .......
Finished optimization stage 1 on C0_util_fifo_reg_64s_5s_32s_16s_0s_1s_0s_31s (CPU Time 0h:00m:00s, Memory Used current: 359MB peak: 360MB)
Running optimization stage 1 on C0_mpfe_req_tracking_Z33 .......
Finished optimization stage 1 on C0_mpfe_req_tracking_Z33 (CPU Time 0h:00m:00s, Memory Used current: 359MB peak: 360MB)
Running optimization stage 1 on C0_util_lat1_to_lat0_64s .......
Finished optimization stage 1 on C0_util_lat1_to_lat0_64s (CPU Time 0h:00m:00s, Memory Used current: 359MB peak: 360MB)
Running optimization stage 1 on C0_util_fifo_core_Z35 .......
Finished optimization stage 1 on C0_util_fifo_core_Z35 (CPU Time 0h:00m:00s, Memory Used current: 359MB peak: 360MB)
Running optimization stage 1 on C0_util_ram_5s_64s_32s_2s_0s_0s_32s .......
Finished optimization stage 1 on C0_util_ram_5s_64s_32s_2s_0s_0s_32s (CPU Time 0h:00m:00s, Memory Used current: 359MB peak: 360MB)
Running optimization stage 1 on C0_util_fifo_Z36 .......
Finished optimization stage 1 on C0_util_fifo_Z36 (CPU Time 0h:00m:00s, Memory Used current: 359MB peak: 360MB)
Running optimization stage 1 on C0_mpfe_req_tracking_Z34 .......
Finished optimization stage 1 on C0_mpfe_req_tracking_Z34 (CPU Time 0h:00m:00s, Memory Used current: 359MB peak: 360MB)
Running optimization stage 1 on C0_lb_fifo_13s_1s_37s_50s_1s_115s .......
Finished optimization stage 1 on C0_lb_fifo_13s_1s_37s_50s_1s_115s (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 361MB)
Running optimization stage 1 on C0_mpfe_starve_timer .......
Finished optimization stage 1 on C0_mpfe_starve_timer (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 361MB)
Running optimization stage 1 on C0_mpfe_Z37 .......
Finished optimization stage 1 on C0_mpfe_Z37 (CPU Time 0h:00m:00s, Memory Used current: 362MB peak: 362MB)
Running optimization stage 1 on C0_write_dbi .......
Finished optimization stage 1 on C0_write_dbi (CPU Time 0h:00m:00s, Memory Used current: 362MB peak: 362MB)
Running optimization stage 1 on C0_ddr4_byte_bit_map_0s .......
Finished optimization stage 1 on C0_ddr4_byte_bit_map_0s (CPU Time 0h:00m:00s, Memory Used current: 362MB peak: 362MB)
Running optimization stage 1 on C0_ddr4_byte_bit_map_1s .......
Finished optimization stage 1 on C0_ddr4_byte_bit_map_1s (CPU Time 0h:00m:00s, Memory Used current: 362MB peak: 363MB)
Running optimization stage 1 on C0_write_crc_dbi_Z38 .......

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log C:\Libero_Projects\PF_Mi_V_Tut\synthesis\synlog\top_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on C0_write_crc_dbi_Z38 (CPU Time 0h:00m:00s, Memory Used current: 363MB peak: 364MB)
Running optimization stage 1 on C0_read_dbi .......
Finished optimization stage 1 on C0_read_dbi (CPU Time 0h:00m:00s, Memory Used current: 363MB peak: 364MB)
Running optimization stage 1 on C0_dbi_Z39 .......
Finished optimization stage 1 on C0_dbi_Z39 (CPU Time 0h:00m:00s, Memory Used current: 363MB peak: 364MB)
Running optimization stage 1 on C0_util_fifo_reg_28s_5s_32s_16s_0s_1s_0s_31s .......
Finished optimization stage 1 on C0_util_fifo_reg_28s_5s_32s_16s_0s_1s_0s_31s (CPU Time 0h:00m:00s, Memory Used current: 363MB peak: 364MB)
Running optimization stage 1 on C0_mpfe_req_tracking_Z40 .......
Finished optimization stage 1 on C0_mpfe_req_tracking_Z40 (CPU Time 0h:00m:00s, Memory Used current: 363MB peak: 364MB)
Running optimization stage 1 on C0_util_param_latency_1s_2s_0_0s .......
Finished optimization stage 1 on C0_util_param_latency_1s_2s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 363MB peak: 364MB)
Running optimization stage 1 on C0_util_param_latency_3s_2s_0_0s .......
Finished optimization stage 1 on C0_util_param_latency_3s_2s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 363MB peak: 364MB)
Running optimization stage 1 on C0_util_param_latency_1s_3s_0_0s .......
Finished optimization stage 1 on C0_util_param_latency_1s_3s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 363MB peak: 364MB)
Running optimization stage 1 on C0_util_param_latency_16s_2s_0_0s .......
Finished optimization stage 1 on C0_util_param_latency_16s_2s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 363MB peak: 364MB)
Running optimization stage 1 on C0_util_param_latency_1s_0s_0_1s .......
Finished optimization stage 1 on C0_util_param_latency_1s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 363MB peak: 364MB)
Running optimization stage 1 on C0_multiburst_qr_Z42 .......
Finished optimization stage 1 on C0_multiburst_qr_Z42 (CPU Time 0h:00m:00s, Memory Used current: 365MB peak: 365MB)
Running optimization stage 1 on C0_rmw_Z41 .......
Finished optimization stage 1 on C0_rmw_Z41 (CPU Time 0h:00m:00s, Memory Used current: 370MB peak: 372MB)
Running optimization stage 1 on C0_init_cal_interface .......
Finished optimization stage 1 on C0_init_cal_interface (CPU Time 0h:00m:00s, Memory Used current: 370MB peak: 372MB)
Running optimization stage 1 on C0_dfi_rddata_align_Z43 .......
Finished optimization stage 1 on C0_dfi_rddata_align_Z43 (CPU Time 0h:00m:00s, Memory Used current: 370MB peak: 372MB)
Running optimization stage 1 on C0_util_sync_toggle_pos_0s .......
Finished optimization stage 1 on C0_util_sync_toggle_pos_0s (CPU Time 0h:00m:00s, Memory Used current: 370MB peak: 372MB)
Running optimization stage 1 on C0_util_sync_bus_16s_0_1024s .......
Finished optimization stage 1 on C0_util_sync_bus_16s_0_1024s (CPU Time 0h:00m:00s, Memory Used current: 370MB peak: 372MB)
Running optimization stage 1 on C0_sbref_generator_4s_4s .......
Finished optimization stage 1 on C0_sbref_generator_4s_4s (CPU Time 0h:00m:00s, Memory Used current: 370MB peak: 372MB)
Running optimization stage 1 on C0_nwl_rolling_timer_4s_7s_3s_86s_128s_3s .......
Finished optimization stage 1 on C0_nwl_rolling_timer_4s_7s_3s_86s_128s_3s (CPU Time 0h:00m:00s, Memory Used current: 370MB peak: 372MB)
Running optimization stage 1 on C0_dlr_tracking .......
Finished optimization stage 1 on C0_dlr_tracking (CPU Time 0h:00m:00s, Memory Used current: 378MB peak: 379MB)
Running optimization stage 1 on C0_odt_gen_Z44 .......
Finished optimization stage 1 on C0_odt_gen_Z44 (CPU Time 0h:00m:00s, Memory Used current: 379MB peak: 379MB)
Running optimization stage 1 on C0_preamble_phase_shift_Z45 .......
Finished optimization stage 1 on C0_preamble_phase_shift_Z45 (CPU Time 0h:00m:00s, Memory Used current: 379MB peak: 379MB)
Running optimization stage 1 on C0_prog_pipe_delay_4s_0_7s_40s .......
Finished optimization stage 1 on C0_prog_pipe_delay_4s_0_7s_40s (CPU Time 0h:00m:00s, Memory Used current: 379MB peak: 379MB)
Running optimization stage 1 on C0_prog_pipe_delay_1s_0_7s_40s .......
Finished optimization stage 1 on C0_prog_pipe_delay_1s_0_7s_40s (CPU Time 0h:00m:00s, Memory Used current: 379MB peak: 379MB)
Running optimization stage 1 on C0_prog_pipe_delay_2s_0_7s_40s .......
Finished optimization stage 1 on C0_prog_pipe_delay_2s_0_7s_40s (CPU Time 0h:00m:00s, Memory Used current: 379MB peak: 380MB)
Running optimization stage 1 on C0_prog_pipe_delay_34s_0_7s_13s .......
Finished optimization stage 1 on C0_prog_pipe_delay_34s_0_7s_13s (CPU Time 0h:00m:00s, Memory Used current: 380MB peak: 380MB)
Running optimization stage 1 on C0_wrcmd_data_delay_Z46 .......
Finished optimization stage 1 on C0_wrcmd_data_delay_Z46 (CPU Time 0h:00m:00s, Memory Used current: 380MB peak: 380MB)
Running optimization stage 1 on C0_wrcmd_data_delay_Z47 .......
Finished optimization stage 1 on C0_wrcmd_data_delay_Z47 (CPU Time 0h:00m:00s, Memory Used current: 380MB peak: 380MB)
Running optimization stage 1 on C0_wrcmd_data_delay_Z48 .......
Finished optimization stage 1 on C0_wrcmd_data_delay_Z48 (CPU Time 0h:00m:00s, Memory Used current: 380MB peak: 380MB)
Running optimization stage 1 on C0_sr_clk_mgr_Z49 .......
Finished optimization stage 1 on C0_sr_clk_mgr_Z49 (CPU Time 0h:00m:00s, Memory Used current: 380MB peak: 380MB)
Running optimization stage 1 on C0_prog_pipe_delay_1s_0_2s_2s .......
Finished optimization stage 1 on C0_prog_pipe_delay_1s_0_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 380MB peak: 380MB)
Running optimization stage 1 on C0_util_param_latency_130s_3s_0s_1s .......
Finished optimization stage 1 on C0_util_param_latency_130s_3s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 380MB peak: 380MB)
Running optimization stage 1 on C0_util_param_latency_48s_3s_1s_1s .......
Finished optimization stage 1 on C0_util_param_latency_48s_3s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 380MB peak: 380MB)
Running optimization stage 1 on C0_openbank .......
Finished optimization stage 1 on C0_openbank (CPU Time 0h:00m:00s, Memory Used current: 384MB peak: 385MB)
Running optimization stage 1 on C0_nwl_rolling_timer_4s_9s_3s_86s_512s_3s .......
Finished optimization stage 1 on C0_nwl_rolling_timer_4s_9s_3s_86s_512s_3s (CPU Time 0h:00m:00s, Memory Used current: 390MB peak: 391MB)
Running optimization stage 1 on C0_nwl_rolling_timer_8s_15s_4s_32767s_32768s_7s .......
Finished optimization stage 1 on C0_nwl_rolling_timer_8s_15s_4s_32767s_32768s_7s (CPU Time 0h:00m:00s, Memory Used current: 391MB peak: 391MB)
Running optimization stage 1 on C0_rw_tracking_Z51 .......
Finished optimization stage 1 on C0_rw_tracking_Z51 (CPU Time 0h:00m:00s, Memory Used current: 391MB peak: 393MB)
Running optimization stage 1 on C0_wtr_tracking_Z52 .......
Finished optimization stage 1 on C0_wtr_tracking_Z52 (CPU Time 0h:00m:00s, Memory Used current: 391MB peak: 393MB)
Running optimization stage 1 on C0_wtr_tracking_Z53 .......
Finished optimization stage 1 on C0_wtr_tracking_Z53 (CPU Time 0h:00m:00s, Memory Used current: 391MB peak: 393MB)
Running optimization stage 1 on C0_openrank_Z54 .......
Finished optimization stage 1 on C0_openrank_Z54 (CPU Time 0h:00m:00s, Memory Used current: 332MB peak: 393MB)
Running optimization stage 1 on C0_qm_Z55 .......

Only the first 100 messages of id 'CL190' are reported. To see all messages use 'report_messages -log C:\Libero_Projects\PF_Mi_V_Tut\synthesis\synlog\top_compiler.srr -id CL190' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL190} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on C0_qm_Z55 (CPU Time 0h:00m:00s, Memory Used current: 337MB peak: 393MB)
Running optimization stage 1 on C0_prog_pipe_delay_1s_1s_2s_2s .......
Finished optimization stage 1 on C0_prog_pipe_delay_1s_1s_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 358MB peak: 393MB)
Running optimization stage 1 on C0_prog_pipe_delay_1s_1s_1s_1s .......
Finished optimization stage 1 on C0_prog_pipe_delay_1s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 358MB peak: 393MB)
Running optimization stage 1 on C0_prog_pipe_delay_1s_0_1s_1s .......
Finished optimization stage 1 on C0_prog_pipe_delay_1s_0_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 358MB peak: 393MB)
Running optimization stage 1 on C0_fastsdram_Z50 .......
Finished optimization stage 1 on C0_fastsdram_Z50 (CPU Time 0h:00m:02s, Memory Used current: 475MB peak: 476MB)
Running optimization stage 1 on C0_pipeline_timer_8s_4s_4095_1_0 .......
Finished optimization stage 1 on C0_pipeline_timer_8s_4s_4095_1_0 (CPU Time 0h:00m:00s, Memory Used current: 475MB peak: 476MB)
Running optimization stage 1 on C0_util_sync_bus_2s_0_0 .......
Finished optimization stage 1 on C0_util_sync_bus_2s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 475MB peak: 476MB)
Running optimization stage 1 on C0_util_sync_16s_0_0 .......
Finished optimization stage 1 on C0_util_sync_16s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 475MB peak: 476MB)
Running optimization stage 1 on C0_read_cal_timer .......
Finished optimization stage 1 on C0_read_cal_timer (CPU Time 0h:00m:00s, Memory Used current: 476MB peak: 476MB)
Running optimization stage 1 on C0_fastinit_Z56 .......
Finished optimization stage 1 on C0_fastinit_Z56 (CPU Time 0h:00m:00s, Memory Used current: 477MB peak: 479MB)
Running optimization stage 1 on C0_dfi_phase_shift_static_4s_0s_0 .......
Finished optimization stage 1 on C0_dfi_phase_shift_static_4s_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 477MB peak: 479MB)
Running optimization stage 1 on C0_dfi_phase_shift_static_4s_0s_1 .......
Finished optimization stage 1 on C0_dfi_phase_shift_static_4s_0s_1 (CPU Time 0h:00m:00s, Memory Used current: 477MB peak: 479MB)
Running optimization stage 1 on C0_freq_ratio_cac_Z57 .......
Finished optimization stage 1 on C0_freq_ratio_cac_Z57 (CPU Time 0h:00m:00s, Memory Used current: 477MB peak: 479MB)
Running optimization stage 1 on C0_dfi_phase_shift_dynamic_4s_1s_0 .......
Finished optimization stage 1 on C0_dfi_phase_shift_dynamic_4s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 477MB peak: 479MB)
Running optimization stage 1 on C0_dfi_phase_shift_dynamic_4s_0s_0 .......
Finished optimization stage 1 on C0_dfi_phase_shift_dynamic_4s_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 478MB peak: 479MB)
Running optimization stage 1 on C0_freq_ratio_data_Z58 .......
Finished optimization stage 1 on C0_freq_ratio_data_Z58 (CPU Time 0h:00m:00s, Memory Used current: 478MB peak: 479MB)
Running optimization stage 1 on C0_prog_pipe_delay_160s_0_1s_1s .......
Finished optimization stage 1 on C0_prog_pipe_delay_160s_0_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 478MB peak: 479MB)
Running optimization stage 1 on C0_prog_pipe_delay_64s_1_1s_1s .......
Finished optimization stage 1 on C0_prog_pipe_delay_64s_1_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 478MB peak: 479MB)
Running optimization stage 1 on C0_force_wrdata_en_Z59 .......
Finished optimization stage 1 on C0_force_wrdata_en_Z59 (CPU Time 0h:00m:00s, Memory Used current: 479MB peak: 479MB)
Running optimization stage 1 on C0_dfi_phyupd_ack_gen_Z60 .......
Finished optimization stage 1 on C0_dfi_phyupd_ack_gen_Z60 (CPU Time 0h:00m:00s, Memory Used current: 479MB peak: 480MB)
Running optimization stage 1 on C0_prog_pipe_delay_34s_0_5s_23s .......
Finished optimization stage 1 on C0_prog_pipe_delay_34s_0_5s_23s (CPU Time 0h:00m:00s, Memory Used current: 479MB peak: 480MB)
Running optimization stage 1 on C0_dfi_timing_gen_Z61 .......
Finished optimization stage 1 on C0_dfi_timing_gen_Z61 (CPU Time 0h:00m:00s, Memory Used current: 479MB peak: 480MB)
Running optimization stage 1 on C0_sdram_addr_ctrl_parity_Z62 .......
Finished optimization stage 1 on C0_sdram_addr_ctrl_parity_Z62 (CPU Time 0h:00m:00s, Memory Used current: 479MB peak: 480MB)
Running optimization stage 1 on C0_controller_busy_Z63 .......
Finished optimization stage 1 on C0_controller_busy_Z63 (CPU Time 0h:00m:00s, Memory Used current: 480MB peak: 480MB)
Running optimization stage 1 on C0_pending_rw_Z64 .......
Finished optimization stage 1 on C0_pending_rw_Z64 (CPU Time 0h:00m:00s, Memory Used current: 480MB peak: 480MB)
Running optimization stage 1 on C0_init_pda_mrs_interface_Z65 .......
Finished optimization stage 1 on C0_init_pda_mrs_interface_Z65 (CPU Time 0h:00m:00s, Memory Used current: 480MB peak: 480MB)
Running optimization stage 1 on C0_automatic_sr_pd_Z66 .......
Finished optimization stage 1 on C0_automatic_sr_pd_Z66 (CPU Time 0h:00m:00s, Memory Used current: 480MB peak: 480MB)
Running optimization stage 1 on C0_util_ram_1s_128s_32s_4s_0s_0s_2s .......
Finished optimization stage 1 on C0_util_ram_1s_128s_32s_4s_0s_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 480MB peak: 481MB)
Running optimization stage 1 on C0_init_read_capture_128s_4s_1s .......
Finished optimization stage 1 on C0_init_read_capture_128s_4s_1s (CPU Time 0h:00m:00s, Memory Used current: 480MB peak: 481MB)
Running optimization stage 1 on C0_merge_read_valid_40s_32s_5s_0_1 .......
Finished optimization stage 1 on C0_merge_read_valid_40s_32s_5s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 481MB peak: 486MB)
Running optimization stage 1 on C0_sdram_lb_Z67 .......
Finished optimization stage 1 on C0_sdram_lb_Z67 (CPU Time 0h:00m:00s, Memory Used current: 481MB peak: 486MB)
Running optimization stage 1 on C0_sdram_sys_top_Z68 .......
Finished optimization stage 1 on C0_sdram_sys_top_Z68 (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
Running optimization stage 1 on DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z69 .......
Finished optimization stage 1 on DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z69 (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
Running optimization stage 1 on CLKINT_PRESERVE .......
Finished optimization stage 1 on CLKINT_PRESERVE (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
Running optimization stage 1 on DFN1 .......
Finished optimization stage 1 on DFN1 (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
Running optimization stage 1 on TRIBUFF .......
Finished optimization stage 1 on TRIBUFF (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
Running optimization stage 1 on IOD .......
Finished optimization stage 1 on IOD (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":227:59:227:59|Input RX_P on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":227:68:227:68|Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":228:18:228:18|Input TX_DATA_9 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":228:32:228:32|Input TX_DATA_8 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":267:59:267:59|Input RX_P on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":267:68:267:68|Input RX_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":268:18:268:18|Input TX_DATA_9 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":268:32:268:32|Input TX_DATA_8 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":309:59:309:59|Input RX_P on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":309:68:309:68|Input RX_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":310:18:310:18|Input TX_DATA_9 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":310:32:310:32|Input TX_DATA_8 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":351:59:351:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":351:68:351:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":352:18:352:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":352:32:352:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":397:59:397:59|Input RX_P on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":397:68:397:68|Input RX_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":398:18:398:18|Input TX_DATA_9 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":398:32:398:32|Input TX_DATA_8 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":437:59:437:59|Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":437:68:437:68|Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":438:18:438:18|Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":438:32:438:32|Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":479:59:479:59|Input RX_P on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":479:68:479:68|Input RX_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":480:18:480:18|Input TX_DATA_9 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":480:32:480:32|Input TX_DATA_8 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":521:59:521:59|Input RX_P on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":521:68:521:68|Input RX_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":522:18:522:18|Input TX_DATA_9 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":522:32:522:32|Input TX_DATA_8 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":563:59:563:59|Input RX_P on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":563:68:563:68|Input RX_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":564:18:564:18|Input TX_DATA_9 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":564:32:564:32|Input TX_DATA_8 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":603:59:603:59|Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":603:68:603:68|Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":604:18:604:18|Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":604:32:604:32|Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":645:59:645:59|Input RX_P on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":645:68:645:68|Input RX_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":646:18:646:18|Input TX_DATA_9 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":646:32:646:32|Input TX_DATA_8 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":691:59:691:59|Input RX_P on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":691:68:691:68|Input RX_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":692:18:692:18|Input TX_DATA_9 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":692:32:692:32|Input TX_DATA_8 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":368:8:368:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v":79:13:79:13|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v":79:27:79:27|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v":79:41:79:41|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v":50:8:50:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":95:59:95:59|Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":95:68:95:68|Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":96:18:96:18|Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":96:32:96:32|Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":137:59:137:59|Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":137:68:137:68|Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":138:18:138:18|Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":138:32:138:32|Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":181:59:181:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":181:68:181:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":182:18:182:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":182:32:182:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":152:8:152:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v":67:45:67:45|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v":67:54:67:54|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v":38:8:38:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v":63:60:63:60|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD .......
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

Only the first 100 messages of id 'CG781' are reported. To see all messages use 'report_messages -log C:\Libero_Projects\PF_Mi_V_Tut\synthesis\synlog\top_compiler.srr -id CG781' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG781} -count unlimited' in the Tcl shell.
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)

	PIPELINE=32'b00000000000000000000000000000000
	IOG_DQS_LANES=32'b00000000000000000000000000000010
   Generated name = register_bank_0s_2s
Running optimization stage 1 on register_bank_0s_2s .......
Finished optimization stage 1 on register_bank_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 482MB peak: 486MB)
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v":114:20:114:32|Object read_access_p is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on APB_IF .......
@A: CL282 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v":206:3:206:8|Feedback mux created for signal wait_cnt[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v":206:3:206:8|Feedback mux created for signal apb_we_p. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v":206:3:206:8|Feedback mux created for signal apb_re_p. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on APB_IF (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 486MB)
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v":518:17:518:23|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v":534:17:534:23|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v":576:36:576:45|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v":675:24:675:37|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v":683:26:683:41|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v":691:23:691:35|Removing redundant assignment.
Running optimization stage 1 on trn_cmd_addr .......
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v":696:0:696:5|Found RAM outdly, depth=8, width=8
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v":696:0:696:5|Found RAM indly, depth=8, width=8
Finished optimization stage 1 on trn_cmd_addr (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 486MB)

	data_width=32'b00000000000000000000000000000001
   Generated name = noisy_data_detector_1s
Running optimization stage 1 on noisy_data_detector_1s .......
Finished optimization stage 1 on noisy_data_detector_1s (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 486MB)

	data_width=32'b00000000000000000000000000000001
   Generated name = data_transition_detector_1s
Running optimization stage 1 on data_transition_detector_1s .......
Finished optimization stage 1 on data_transition_detector_1s (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 486MB)

	data_width=32'b00000000000000000000000000000001
   Generated name = flag_generator_1s
Running optimization stage 1 on flag_generator_1s .......
Finished optimization stage 1 on flag_generator_1s (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 486MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	NUM_BCLKS=32'b00000000000000000000000000000001
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_DQSW=32'b00000000000000000000000000000001
	FSM_BCLK=32'b00000000000000000000000000000010
	FSM_CMND=32'b00000000000000000000000000000011
	FSM_DONE=32'b00000000000000000000000000000100
   Generated name = TRN_CLK_2s_1s_0s_1s_2s_3s_4s
@W: CG1340 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v":292:10:292:21|Index into variable dqsw_done could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v":429:22:429:33|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v":359:17:359:23|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v":432:26:432:39|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v":440:29:440:45|Removing redundant assignment.
Running optimization stage 1 on trn_dqsw .......
Finished optimization stage 1 on trn_dqsw (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 486MB)
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v":177:22:177:33|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v":249:23:249:35|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v":269:27:269:43|Removing redundant assignment.
Running optimization stage 1 on trn_bclksclk .......
Finished optimization stage 1 on trn_bclksclk (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 486MB)
Running optimization stage 1 on TRN_CLK_2s_1s_0s_1s_2s_3s_4s .......
Finished optimization stage 1 on TRN_CLK_2s_1s_0s_1s_2s_3s_4s (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 486MB)
Running optimization stage 1 on DLL_MON .......
Finished optimization stage 1 on DLL_MON (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 486MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
   Generated name = RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8
@W: CG296 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v":376:13:381:132|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v":1317:21:1317:22|Referenced variable MIN_READS_THRESHOLD is not in sensitivity list.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v":2497:22:2497:26|Removing redundant assignment.
Running optimization stage 1 on gate_training .......
@W: CL265 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v":1793:3:1793:8|Removing unused bit 0 of phase_move_reg[3:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v":1793:3:1793:8|Removing unused bit 0 of phase_move_reg_plus1[4:0]. Either assign all bits or reduce the width of the signal.
@A: CL282 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Feedback mux created for signal incr_fuzzy. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Pruning register bit 3 of set_error[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v":2112:3:2112:8|Pruning register bits 23 to 16 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v":2112:3:2112:8|Pruning register bit 0 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v":2243:3:2243:8|Pruning register bits 23 to 16 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v":2243:3:2243:8|Pruning register bit 0 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v":2374:3:2374:8|Pruning register bits 23 to 16 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v":2374:3:2374:8|Pruning register bit 0 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on gate_training (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 486MB)
Running optimization stage 1 on dq_align_dqs_optimization .......
@W: CL118 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1415:2:1415:5|Latch generated from always block for signal apb_data_out[7:0]; possible missing assignment in an if or case statement.
Finished optimization stage 1 on dq_align_dqs_optimization (CPU Time 0h:00m:00s, Memory Used current: 485MB peak: 486MB)
Running optimization stage 1 on RDLVL_TRAIN .......
Finished optimization stage 1 on RDLVL_TRAIN (CPU Time 0h:00m:00s, Memory Used current: 485MB peak: 486MB)
Running optimization stage 1 on RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8 .......
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v":203:0:203:5|Pruning unused bits 8 to 2 of read_access_internal[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8 (CPU Time 0h:00m:00s, Memory Used current: 485MB peak: 486MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
   Generated name = RDLVL_2s_8_8_8_8_8_8_8_8_8
Running optimization stage 1 on RDLVL_2s_8_8_8_8_8_8_8_8_8 .......
Finished optimization stage 1 on RDLVL_2s_8_8_8_8_8_8_8_8_8 (CPU Time 0h:00m:00s, Memory Used current: 485MB peak: 486MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
   Generated name = WRLVL_2s
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v":142:19:142:27|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v":143:21:143:31|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v":172:20:172:29|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v":173:20:173:29|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v":190:18:190:25|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v":235:26:235:41|Removing redundant assignment.
Running optimization stage 1 on WRLVL_BOT .......
Finished optimization stage 1 on WRLVL_BOT (CPU Time 0h:00m:00s, Memory Used current: 485MB peak: 486MB)
Running optimization stage 1 on WRLVL_2s .......
Finished optimization stage 1 on WRLVL_2s (CPU Time 0h:00m:00s, Memory Used current: 485MB peak: 486MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
   Generated name = VREF_TR_2s
Running optimization stage 1 on VREF_TR_2s .......
Finished optimization stage 1 on VREF_TR_2s (CPU Time 0h:00m:00s, Memory Used current: 485MB peak: 486MB)
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v":285:25:285:33|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v":288:31:288:45|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v":299:35:299:41|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v":300:43:300:57|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v":305:37:305:45|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v":307:43:307:57|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v":312:37:312:45|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v":313:35:313:41|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v":324:37:324:45|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v":325:35:325:41|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v":326:43:326:57|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v":332:28:332:36|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v":335:34:335:48|Removing redundant assignment.
Running optimization stage 1 on APB_IOG_CTRL_SM .......
Finished optimization stage 1 on APB_IOG_CTRL_SM (CPU Time 0h:00m:00s, Memory Used current: 485MB peak: 486MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	IOG_DQS_LANES_9=32'b00000000000000000000000000010010
	RDLVL=1'b0
	WRLVL=1'b1
   Generated name = IOG_IF_2s_18s_0_1
Running optimization stage 1 on IOG_IF_2s_18s_0_1 .......
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 18 of direction_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 18 of load_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 18 of move_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 2 of apb_pause_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 2 of apb_block_fifo_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 18 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 19 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 20 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 21 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 22 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 23 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 24 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 25 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 26 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 27 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 28 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 29 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 30 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 31 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 32 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 33 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 34 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 35 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 36 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 37 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 38 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 39 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 40 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 41 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 42 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 43 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 44 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 45 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 46 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 47 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 48 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 49 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 50 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 51 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 52 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 53 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 54 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 55 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 56 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 57 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 58 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 59 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 60 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 61 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 62 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 63 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 64 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 65 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 66 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 67 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 68 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 69 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 70 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 71 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 72 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 73 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 74 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 75 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 76 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 77 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 78 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 79 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 80 of out_of_range_reg[80:0] assign 0, register removed by optimization.
Finished optimization stage 1 on IOG_IF_2s_18s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 485MB peak: 486MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	ASSERT_RDLVL_RESP=4'b0000
	ASSERT_RDLVL_RESP_2=4'b0001
	DO_VREF=4'b0010
	FINISH=4'b0011
	RESPOND_TO_GATE_TRAINING=4'b0100
	TRN_INITIAL=4'b0101
	WAIT_RDLVL=4'b0110
	WAIT_RDLVL_REQ_RANK_1=4'b0111
	WAIT_RDLVL_RESP_RANK_1=4'b1000
	WAIT_RD_LVL_RESP_RANK_0=4'b1001
   Generated name = TRN_COMPLETE_Z70
Running optimization stage 1 on TRN_COMPLETE_Z70 .......
Finished optimization stage 1 on TRN_COMPLETE_Z70 (CPU Time 0h:00m:00s, Memory Used current: 485MB peak: 486MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
   Generated name = LEVELLING_2s_8_8_8_8_8_8_8_8_8

	WIDTH=32'b00000000000000000000000000001000
	RESET_VAL=32'b00000000000000000000000000000001
   Generated name = DELAY_CTRL_8s_1s
Running optimization stage 1 on DELAY_CTRL_8s_1s .......
Finished optimization stage 1 on DELAY_CTRL_8s_1s (CPU Time 0h:00m:00s, Memory Used current: 485MB peak: 486MB)
Running optimization stage 1 on LEVELLING_2s_8_8_8_8_8_8_8_8_8 .......
Finished optimization stage 1 on LEVELLING_2s_8_8_8_8_8_8_8_8_8 (CPU Time 0h:00m:00s, Memory Used current: 485MB peak: 486MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	HOLD_ODT_CYCLES=32'b00000000000000000000000000000010
   Generated name = PHY_SIG_MOD_2s_2s
Running optimization stage 1 on PHY_SIG_MOD_2s_2s .......
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 121 to 120 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 113 to 112 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 105 to 104 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 97 to 96 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 89 to 88 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 81 to 80 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 73 to 72 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 65 to 64 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 57 to 56 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 49 to 48 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 41 to 40 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 33 to 32 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 25 to 24 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 17 to 16 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 9 to 8 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 1 to 0 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 9 to 8 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 1 to 0 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on PHY_SIG_MOD_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 485MB peak: 486MB)
Running optimization stage 1 on ddr4_vref .......
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 17 to 8 of cal_init_mr_wr_data[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 7 to 3 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bit 0 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 7 to 0 of cal_init_mr_wr_mask[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on ddr4_vref (CPU Time 0h:00m:00s, Memory Used current: 485MB peak: 486MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	WRITE_CALLIBRATION_PATTERN_PARAM=64'b0110011001000100100110011111111110101010110011000011001101010101
	SM_WAIT_FOR_CTRLR_READY=32'b00000000000000000000000000000000
	SM_DO_WRITE_WAIT_FOR_BUS=32'b00000000000000000000000000000001
	SM_DO_WRITE_REQ=32'b00000000000000000000000000000010
	SM_DO_WRITE_WAIT_FOR_D_REQ=32'b00000000000000000000000000000011
	SM_DO_WRITE=32'b00000000000000000000000000000100
	SM_WAIT=32'b00000000000000000000000000000101
	SM_DO_READ_WAIT_FOR_BUS=32'b00000000000000000000000000000110
	SM_DO_READ_REQ=32'b00000000000000000000000000000111
	SM_WAIT_FOR_R_VALID=32'b00000000000000000000000000001000
	SM_INCREMENT_LANE=32'b00000000000000000000000000001001
	SM_ADD_OFSET=32'b00000000000000000000000000001010
	SM_DO_WRITE_ZERO_WAIT_FOR_BUS=32'b00000000000000000000000000001011
	SM_DO_WRITE_ZERO_REQ=32'b00000000000000000000000000001100
	SM_DO_WRITE_ZERO_WAIT_FOR_D_REQ=32'b00000000000000000000000000001101
	SM_DO_WRITE_ZERO=32'b00000000000000000000000000001110
	SM_CHECK_DATA=32'b00000000000000000000000000001111
	SM_DONE=32'b00000000000000000000000000010000
	WAIT_COUNTER_VALUE=4'b1111
   Generated name = write_callibrator_Z71
@W: CG1340 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v":83:42:83:53|Index into variable data_match could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v":461:23:461:35|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v":490:20:490:29|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v":505:22:505:33|Removing redundant assignment.
Running optimization stage 1 on write_callibrator_Z71 .......
@A: CL291 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v":449:0:449:5|Register write_counter with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@W: CL207 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|All reachable assignments to cal_l_dm_in[15:0] assign 0, register removed by optimization.
Finished optimization stage 1 on write_callibrator_Z71 (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	NUM_BCLKS=32'b00000000000000000000000000000001
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
   Generated name = TIP_CTRL_BLK_Z72
Running optimization stage 1 on TIP_CTRL_BLK_Z72 .......
@A: CL282 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v":603:0:603:5|Feedback mux created for signal dqs_oe_p3_internal_reg[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v":603:0:603:5|Feedback mux created for signal dqs_oe_p2_internal_reg[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on TIP_CTRL_BLK_Z72 (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	MIN_ENTRIES_IN_FIFO=32'b00000000000000000000000000000001
   Generated name = LANE_CTRL_2s_1s
Running optimization stage 1 on LANE_CTRL_2s_1s .......
Finished optimization stage 1 on LANE_CTRL_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	FIFO_DEPTH=32'b00000000000000000000000000000010
	FIF_DEPTH=32'b00000000000000000000000000000011
	FIFO_ADDRESS_WIDTH=32'b00000000000000000000000000000111
   Generated name = LANE_ALIGNMENT_2s_2s_3s_7s

	FIF_DEPTH=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000001000000
	FIF_ADDR_WIDTH=32'b00000000000000000000000000000010
	FIFOTOP=32'b00000000000000000000000000000010
   Generated name = ram_simple_dp_3s_64s_2s_2s
Running optimization stage 1 on ram_simple_dp_3s_64s_2s_2s .......
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|Found RAM mem, depth=3, width=64
Finished optimization stage 1 on ram_simple_dp_3s_64s_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)

	FIF_DEPTH=32'b00000000000000000000000000000011
	FIF_ADDR_WIDTH=32'b00000000000000000000000000000010
   Generated name = FIFO_BLK_3s_2s
Running optimization stage 1 on FIFO_BLK_3s_2s .......
Finished optimization stage 1 on FIFO_BLK_3s_2s (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)
Running optimization stage 1 on LANE_ALIGNMENT_2s_2s_3s_7s .......
@W: CL177 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v":152:2:152:7|Sharing sequential element genblk1[0].fifo_reset_n and merging genblk1[1].fifo_reset_n. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on LANE_ALIGNMENT_2s_2s_3s_7s (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v":45:71:45:85|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v":54:65:54:77|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v":56:65:56:77|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v":61:72:61:89|Removing redundant assignment.
Running optimization stage 1 on ddr_init_iterator .......
Finished optimization stage 1 on ddr_init_iterator (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)

	FAMILY=32'b00000000000000000000000000011010
	IOG_DQS_LANES=32'b00000000000000000000000000000010
	FIFO_DEPTH=32'b00000000000000000000000000000010
	FIFO_ADDRESS_WIDTH=32'b00000000000000000000000000000111
	NUM_BCLKS=32'b00000000000000000000000000000001
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
	PIPELINE=32'b00000000000000000000000000000000
   Generated name = COREDDR_TIP_INT_Z73
Running optimization stage 1 on COREDDR_TIP_INT_Z73 .......
Finished optimization stage 1 on COREDDR_TIP_INT_Z73 (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)

	FAMILY=32'b00000000000000000000000000011010
	FIFO_ADDRESS_WIDTH=32'b00000000000000000000000000000111
	FIFO_DEPTH=32'b00000000000000000000000000000010
	IOG_DQS_LANES=32'b00000000000000000000000000000010
	NUM_BCLKS=32'b00000000000000000000000000000001
	IOG_DQ_WIDTH_L0=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L1=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L2=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L3=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L4=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L5=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L6=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L7=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L8=32'b00000000000000000000000000001000
	PIPELINE=32'b00000000000000000000000000000000
	SIM_TRAINING=32'b00000000000000000000000000000001
   Generated name = COREDDR_TIP_Z74
Running optimization stage 1 on COREDDR_TIP_Z74 .......
Finished optimization stage 1 on COREDDR_TIP_Z74 (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v":40:8:40:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)
Running optimization stage 1 on LANECTRL .......
Finished optimization stage 1 on LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)

	ENABLE_PAUSE_EXTENSION=2'b00
   Generated name = DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v":20:5:20:15|Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v":20:18:20:28|Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v":20:31:20:35|Object pause is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0 (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL .......
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)
Running optimization stage 1 on TRIBUFF_FEEDBACK .......
Finished optimization stage 1 on TRIBUFF_FEEDBACK (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v":41:8:41:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)
Running optimization stage 1 on BIBUF .......
Finished optimization stage 1 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v":330:8:330:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)
Running optimization stage 1 on BIBUF_DIFF_DQS .......
Finished optimization stage 1 on BIBUF_DIFF_DQS (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v":64:8:64:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD .......
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v":54:8:54:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)

	ENABLE_PAUSE_EXTENSION=2'b00
   Generated name = DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v":20:5:20:15|Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v":20:18:20:28|Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v":20:31:20:35|Object pause is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0 (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL .......
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v":41:8:41:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 486MB)
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v":330:8:330:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 487MB)
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v":64:8:64:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 487MB)
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD .......
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 487MB)
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v":54:8:54:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 487MB)

	ENABLE_PAUSE_EXTENSION=2'b00
   Generated name = DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v":20:5:20:15|Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v":20:18:20:28|Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v":20:31:20:35|Object pause is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0 .......
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0 (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 487MB)
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL .......
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 487MB)
Running optimization stage 1 on OUTBUF_FEEDBACK .......
Finished optimization stage 1 on OUTBUF_FEEDBACK (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 487MB)
Running optimization stage 1 on OUTBUF_FEEDBACK_DIFF .......
Finished optimization stage 1 on OUTBUF_FEEDBACK_DIFF (CPU Time 0h:00m:00s, Memory Used current: 486MB peak: 487MB)
@W: CG184 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15699:43:15699:73|Removing wire DFI_ADDRESS_P0_1919_unconnected, as it has the load but no drivers.
@W: CG184 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15700:43:15700:73|Removing wire DFI_ADDRESS_P0_1818_unconnected, as it has the load but no drivers.
@W: CG184 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15701:43:15701:73|Removing wire DFI_ADDRESS_P0_1717_unconnected, as it has the load but no drivers.
@W: CG184 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15702:43:15702:73|Removing wire DFI_ADDRESS_P0_1616_unconnected, as it has the load but no drivers.
@W: CG184 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15704:43:15704:73|Removing wire DFI_ADDRESS_P1_1919_unconnected, as it has the load but no drivers.
@W: CG184 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15705:43:15705:73|Removing wire DFI_ADDRESS_P1_1818_unconnected, as it has the load but no drivers.
@W: CG184 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15706:43:15706:73|Removing wire DFI_ADDRESS_P1_1717_unconnected, as it has the load but no drivers.
@W: CG184 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15707:43:15707:73|Removing wire DFI_ADDRESS_P1_1616_unconnected, as it has the load but no drivers.
@W: CG184 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15709:43:15709:73|Removing wire DFI_ADDRESS_P2_1919_unconnected, as it has the load but no drivers.
@W: CG184 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15710:43:15710:73|Removing wire DFI_ADDRESS_P2_1818_unconnected, as it has the load but no drivers.
@W: CG184 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15711:43:15711:73|Removing wire DFI_ADDRESS_P2_1717_unconnected, as it has the load but no drivers.
@W: CG184 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15712:43:15712:73|Removing wire DFI_ADDRESS_P2_1616_unconnected, as it has the load but no drivers.
@W: CG184 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15714:43:15714:73|Removing wire DFI_ADDRESS_P3_1919_unconnected, as it has the load but no drivers.
@W: CG184 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15715:43:15715:73|Removing wire DFI_ADDRESS_P3_1818_unconnected, as it has the load but no drivers.
@W: CG184 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15716:43:15716:73|Removing wire DFI_ADDRESS_P3_1717_unconnected, as it has the load but no drivers.
@W: CG184 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15717:43:15717:73|Removing wire DFI_ADDRESS_P3_1616_unconnected, as it has the load but no drivers.
Running optimization stage 1 on DDR3_0_DDRPHY_BLK .......
Finished optimization stage 1 on DDR3_0_DDRPHY_BLK (CPU Time 0h:00m:00s, Memory Used current: 487MB peak: 488MB)
Running optimization stage 1 on DLL .......
Finished optimization stage 1 on DLL (CPU Time 0h:00m:00s, Memory Used current: 487MB peak: 488MB)
Running optimization stage 1 on DDR3_0_DLL_0_PF_CCC .......
Finished optimization stage 1 on DDR3_0_DLL_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 487MB peak: 488MB)

	SKIP_STARTUP_DELAY_SIMULATION=32'b00000000000000000000000000000001
	SKIP_TRAINING_SIMULATION=32'b00000000000000000000000000000000
	DEF_CFG_ZQINIT_CAL_DURATION=32'b00000000000000000000001000000000
	DEF_CFG_ZQ_CAL_TYPE=32'b00000000000000000000000000000000
	DEF_CFG_ZQ_CAL_S_DURATION=32'b00000000000000000000000001000000
	DEF_CFG_ZQ_CAL_R_DURATION=32'b00000000000000000000000000000000
	DEF_CFG_ZQ_CAL_PER=32'b00000000000000100000100011010110
	DEF_CFG_ZQ_CAL_L_DURATION=32'b00000000000000000000000100000000
	DEF_CFG_XSR=32'b00000000000000000000000000000000
	DEF_CFG_XSDLL=32'b00000000000000000000000000000000
	DEF_CFG_XS=32'b00000000000000000000000011110000
	DEF_CFG_XPR=32'b00000000000000000000000011110000
	DEF_CFG_XP=32'b00000000000000000000000000000000
	DEF_CFG_WTR_S_CRC_DM=32'b00000000000000000000000000000000
	DEF_CFG_WTR_S=32'b00000000000000000000000000000000
	DEF_CFG_WTR_L_CRC_DM=32'b00000000000000000000000000000000
	DEF_CFG_WTR_L=32'b00000000000000000000000000000000
	DEF_CFG_WTR=32'b00000000000000000000000000000101
	DEF_CFG_WRITE_TO_WRITE_ODT=32'b00000000000000000000000000000000
	DEF_CFG_WRITE_TO_WRITE=32'b00000000000000000000000000000000
	DEF_CFG_WRITE_TO_READ_ODT=32'b00000000000000000000000000000001
	DEF_CFG_WRITE_TO_READ=32'b00000000000000000000000000000001
	DEF_CFG_WRITE_DBI=32'b00000000000000000000000000000000
	DEF_CFG_WRITE_CRC=32'b00000000000000000000000000000000
	DEF_CFG_WR_PREAMBLE=32'b00000000000000000000000000000000
	DEF_CFG_WR_CRC_DM=32'b00000000000000000000000000000000
	DEF_CFG_WR_CMD_LAT_CRC_DM=32'b00000000000000000000000000000000
	DEF_CFG_WR=32'b00000000000000000000000000001010
	DEF_CFG_WL=32'b00000000000000000000000000000000
	DEF_CFG_VREFDQ_TRN_VALUE=32'b00000000000000000000000000000000
	DEF_CFG_VREFDQ_TRN_RANGE=32'b00000000000000000000000000000000
	DEF_CFG_VREFDQ_TRN_ENABLE=32'b00000000000000000000000000000000
	DEF_CFG_TWO_T_SEL_CYCLE=32'b00000000000000000000000000000001
	DEF_CFG_TWO_T=32'b00000000000000000000000000000000
	DEF_CFG_TRIG_MODE=32'b00000000000000000000000000000000
	DEF_CFG_TRIG_MASK=32'b00000000000000000000000000000000
	DEF_CFG_TEMP_SENSOR_READOUT=32'b00000000000000000000000000000000
	DEF_CFG_TEMP_CTRL_REF_RANGE=32'b00000000000000000000000000000000
	DEF_CFG_TEMP_CTRL_REF_MODE=32'b00000000000000000000000000000000
	DEF_CFG_TDQS=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P7=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P6=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P5=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P4=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P3=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P2=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P1=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P0=32'b00000000000000000000000000000000
	DEF_CFG_PRE_TRIG_CYCS=32'b00000000000000000000000000000000
	DEF_CFG_STARTUP_DELAY=32'b00000000000000100000100011010110
	DEF_CFG_SRT=32'b00000000000000000000000000000000
	DEF_CFG_SR_ABORT=32'b00000000000000000000000000000000
	DEF_CFG_RTT_WR=32'b00000000000000000000000000000000
	DEF_CFG_RTT_PARK=32'b00000000000000000000000000000000
	DEF_CFG_RTT=32'b00000000000000000000000000000000
	DEF_CFG_RTP=32'b00000000000000000000000000000101
	DEF_CFG_RRD_S=32'b00000000000000000000000000000000
	DEF_CFG_RRD_L=32'b00000000000000000000000000000000
	DEF_CFG_RRD_DLR=32'b00000000000000000000000000000000
	DEF_CFG_RRD=32'b00000000000000000000000000000101
	DEF_CFG_RP=32'b00000000000000000000000000001001
	DEF_CFG_ROWADDR_MAP_3=32'b00000000000000000000011101011100
	DEF_CFG_ROWADDR_MAP_2=32'b00000110110110100110010110000101
	DEF_CFG_ROWADDR_MAP_1=32'b00001101011001010101010001001101
	DEF_CFG_ROWADDR_MAP_0=32'b00000010010001010000001111001110
	DEF_CFG_RMW_EN=32'b00000000000000000000000000000000
	DEF_CFG_RL=32'b00000000000000000000000000000000
	DEF_CFG_RFC_DLR4=32'b00000000000000000000000000000000
	DEF_CFG_RFC_DLR2=32'b00000000000000000000000000000000
	DEF_CFG_RFC_DLR1=32'b00000000000000000000000000000000
	DEF_CFG_RFC4=32'b00000000000000000000000000000000
	DEF_CFG_RFC2=32'b00000000000000000000000000000000
	DEF_CFG_RFC1=32'b00000000000000000000000000000000
	DEF_CFG_RFC=32'b00000000000000000000000011101010
	DEF_CFG_REGDIMM=32'b00000000000000000000000000000000
	DEF_CFG_REF_PER=32'b00000000000000000001010001010000
	DEF_CFG_READ_TO_WRITE_ODT=32'b00000000000000000000000000000001
	DEF_CFG_READ_TO_WRITE=32'b00000000000000000000000000000001
	DEF_CFG_READ_TO_READ_ODT=32'b00000000000000000000000000000001
	DEF_CFG_READ_TO_READ=32'b00000000000000000000000000000001
	DEF_CFG_READ_DBI=32'b00000000000000000000000000000000
	DEF_CFG_RDIMM_LAT=32'b00000000000000000000000000000000
	DEF_CFG_RDIMM_BSIDE_INVERT=32'b00000000000000000000000000000000
	DEF_CFG_RD_PREAMBLE=32'b00000000000000000000000000000000
	DEF_CFG_RD_PREAMB_TRN_MODE=32'b00000000000000000000000000000000
	DEF_CFG_RCD_STAB=32'b00000000000000000000000000000000
	DEF_CFG_RCD=32'b00000000000000000000000000001001
	DEF_CFG_RC=32'b00000000000000000000000000100001
	DEF_CFG_RAS=32'b00000000000000000000000000011000
	DEF_CFG_QUAD_RANK=32'b00000000000000000000000000000000
	DEF_CFG_QOFF=32'b00000000000000000000000000000000
	DEF_CFG_POST_TRIG_CYCS=32'b00000000000000000000000000000000
	DEF_CFG_PHYUPD_ACK_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_PER_DRAM_ADDR_EN=32'b00000000000000000000000000000000
	DEF_CFG_PASR_SEG=32'b00000000000000000000000000000000
	DEF_CFG_PASR_BANK=32'b00000000000000000000000000000000
	DEF_CFG_PASR=32'b00000000000000000000000000000000
	DEF_CFG_PARITY_RDIMM_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_ONLY_SRANK_CMDS=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_TURN_ON=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_TURN_OFF=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS7=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS6=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS5=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS4=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS3=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS2=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS1=32'b00000000000000000000000000000010
	DEF_CFG_ODT_WR_MAP_CS0=32'b00000000000000000000000000000001
	DEF_CFG_ODT_RD_TURN_ON=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_TURN_OFF=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS7=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS6=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS5=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS4=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS3=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS2=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS1=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS0=32'b00000000000000000000000000000000
	DEF_CFG_ODT_POWERDOWN=32'b00000000000000000000000000000000
	DEF_CFG_ODT_INBUF_4_PD=32'b00000000000000000000000000000000
	DEF_CFG_NUM_RANKS=32'b00000000000000000000000000000001
	DEF_CFG_NUM_LOGICAL_RANKS_PER_3DS=32'b00000000000000000000000000000000
	DEF_CFG_NUM_CAL_READS=32'b00000000000000000000000000000001
	DEF_CFG_NIBBLE_DEVICES=32'b00000000000000000000000000000000
	DEF_CFG_MRW=32'b00000000000000000000000000000000
	DEF_CFG_MRRI=32'b00000000000000000000000000000000
	DEF_CFG_MRR=32'b00000000000000000000000000000000
	DEF_CFG_MPR_READ_FORMAT=32'b00000000000000000000000000000000
	DEF_CFG_MOD=32'b00000000000000000000000000001100
	DEF_CFG_MIRROR_X16_BG0_BG1=32'b00000000000000000000000000000000
	DEF_CFG_MIN_READ_IDLE=32'b00000000000000000000000000000001
	DEF_CFG_MEMORY_TYPE=32'b00000000000000000000000000001000
	DEF_CFG_MEM_ROWBITS=32'b00000000000000000000000000010000
	DEF_CFG_MEM_COLBITS=32'b00000000000000000000000000001011
	DEF_CFG_MEM_BANKBITS=32'b00000000000000000000000000000011
	DEF_CFG_MB_AUTOPCH_COL_BIT_POS_LOW=32'b00000000000000000000000000000000
	DEF_CFG_MB_AUTOPCH_COL_BIT_POS_HIGH=32'b00000000000000000000000000000000
	DEF_CFG_MAX_PWR_DOWN_MODE=32'b00000000000000000000000000000000
	DEF_CFG_MANUAL_ADDRESS_MAP=32'b00000000000000000000000000000000
	DEF_CFG_LRDIMM=32'b00000000000000000000000000000000
	DEF_CFG_LP_ASR=32'b00000000000000000000000000000000
	DEF_CFG_LOOKAHEAD_PCH=32'b00000000000000000000000000000000
	DEF_CFG_LOOKAHEAD_ACT=32'b00000000000000000000000000000000
	DEF_CFG_INT_VREF_MON=32'b00000000000000000000000000000000
	DEF_CFG_INIT_DURATION=32'b00000000000000000000000000000000
	DEF_CFG_IDLE_TIME_TO_SELF_REFRESH=32'b00000000000000000000000000000000
	DEF_CFG_IDLE_TIME_TO_POWER_DOWN=32'b00000000000000000000000000000000
	DEF_CFG_GEARDOWN_MODE=32'b00000000000000000000000000000000
	DEF_CFG_FINE_GRAN_REF_MODE=32'b00000000000000000000000000000000
	DEF_CFG_FAW_DLR=32'b00000000000000000000000000000000
	DEF_CFG_FAW=32'b00000000000000000000000000010100
	DEF_CFG_ERROR_GROUP_SEL=32'b00000000000000000000000000000000
	DEF_CFG_EN_MASK=32'b00000000000000000000000000000000
	DEF_CFG_EMR3=32'b00000000000000000000000000000000
	DEF_CFG_ECC_CORRECTION_EN=32'b00000000000000000000000000000000
	DEF_CFG_EARLY_RANK_TO_WR_START=32'b00000000000000000000000000000000
	DEF_CFG_EARLY_RANK_TO_RD_START=32'b00000000000000000000000000000000
	DEF_CFG_DS=32'b00000000000000000000000000000000
	DEF_CFG_DRAM_CLK_DISABLE_IN_SELF_REFRESH=32'b00000000000000000000000000000000
	DEF_CFG_DM_EN=32'b00000000000000000000000000000001
	DEF_CFG_DLL_DISABLE=32'b00000000000000000000000000000000
	DEF_CFG_DFI_T_RDDATA_EN=32'b00000000000000000000000000011100
	DEF_CFG_DFI_T_RDDATA_EN_SIM=32'b00000000000000000000000000011100
	DEF_CFG_DFI_T_PHY_WRLAT=32'b00000000000000000000000000000100
	DEF_CFG_DFI_T_PHY_WRLAT_SIM=32'b00000000000000000000000000000100
	DEF_CFG_DFI_T_PHY_RDLAT=32'b00000000000000000000000000000101
	DEF_CFG_DFI_T_DRAM_CLK_ENABLE=32'b00000000000000000000000000000000
	DEF_CFG_DFI_T_CTRLUPD_MAX=32'b00000000000000000000000000000000
	DEF_CFG_DFI_T_CTRL_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_DFI_PHYUPD_EN=32'b00000000000000000000000000000000
	DEF_CFG_DFI_LVL_SEL=32'b00000000000000000000000000000000
	DEF_CFG_DFI_LVL_PERIODIC=32'b00000000000000000000000000000000
	DEF_CFG_DFI_LVL_PATTERN=32'b00000000000000000000000000000000
	DEF_CFG_DFI_DATA_BYTE_DISABLE=32'b00000000000000000000000000000000
	DEF_CFG_DATA_SEL=32'b00000000000000000000000000000000
	DEF_CFG_DATA_SEL_FIRST_ERROR=32'b00000000000000000000000000000000
	DEF_CFG_DATA_MASK=32'b00000000000000000000000000000001
	DEF_CFG_CWL=32'b00000000000000000000000000000111
	DEF_CFG_CTRLUPD_TRIG=32'b00000000000000000000000000000000
	DEF_CFG_CTRLUPD_START_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_INIT_DISABLE=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_VALUE=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_TURN_OFF_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_SLOW_RESTART_WINDOW=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_SEL=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_RESTART_HOLDOFF=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_ENABLE=32'b00000000000000000000000000000000
	DEF_CFG_CS_TO_CMDADDR_LATENCY=32'b00000000000000000000000000000000
	DEF_CFG_CRC_ERROR_CLEAR=32'b00000000000000000000000000000000
	DEF_CFG_COLADDR_MAP_3=32'b00000000000000000000000000000000
	DEF_CFG_COLADDR_MAP_2=32'b00000000000000000000000010100010
	DEF_CFG_COLADDR_MAP_1=32'b00000100100000011100011000010100
	DEF_CFG_COLADDR_MAP_0=32'b00000100000011000010000001000000
	DEF_CFG_CL=32'b00000000000000000000000000001001
	DEF_CFG_CKSRX=32'b00000000000000000000000000000000
	DEF_CFG_CKSRE=32'b00000000000000000000000000000000
	DEF_CFG_CIDADDR_MAP=32'b00000000000000000000000000000000
	DEF_CFG_CHIPADDR_MAP=32'b00000000000000000000000000011110
	DEF_CFG_CCD_S=32'b00000000000000000000000000000000
	DEF_CFG_CCD_L=32'b00000000000000000000000000000000
	DEF_CFG_CAL_READ_PERIOD=32'b00000000000000000000000000000000
	DEF_CFG_CA_PARITY_PERSIST_ERR=32'b00000000000000000000000000000000
	DEF_CFG_CA_PARITY_LATENCY=32'b00000000000000000000000000000000
	DEF_CFG_CA_PARITY_ERR_STATUS=32'b00000000000000000000000000000000
	DEF_CFG_BURST_RW_REFRESH_HOLDOFF=32'b00000000000000000000000000000000
	DEF_CFG_BT=32'b00000000000000000000000000000000
	DEF_CFG_BL_MODE=32'b00000000000000000000000000000000
	DEF_CFG_BL=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS9=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS8=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS7=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS6=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS5=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS4=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS3=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS2=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS15=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS14=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS13=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS12=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS11=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS10=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS1=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS0=32'b00000000000000000000000000000000
	DEF_CFG_BG_INTERLEAVE=32'b00000000000000000000000000000000
	DEF_CFG_BANKADDR_MAP=32'b00000000000000001101001100001011
	DEF_CFG_AUTO_ZQ_CAL_EN=32'b00000000000000000000000000000000
	DEF_CFG_AUTO_SR=32'b00000000000000000000000000000000
	DEF_CFG_AUTO_REF_EN=32'b00000000000000000000000000000001
	DEF_CFG_ASYNC_ODT=32'b00000000000000000000000000000000
	DEF_CFG_AL_MODE=32'b00000000000000000000000000000000
	DEF_CFG_ADDR_MIRROR=32'b00000000000000000000000000000000
	DEF_AXI0_CFG_AXI_START_ADDRESS=32'b00000000000000000000000000000000
	DEF_AXI0_CFG_AXI_END_ADDRESS=32'b11111111111111111111111111111111
	DEF_AXI0_CFG_MEM_START_ADDRESS=32'b00000000000000000000000000000000
	DEF_AXI0_CFG_ENABLE_BUS_HOLD=32'b00000000000000000000000000000000
	DEF_PHY_TRAIN_STEP_ENABLE=32'b00000000000000000000000000011000
	DEF_PHY_TRAIN_STEP_ENABLE_SIM=32'b00000000000000000000000000000000
	DEF_ADDR_WAIT_COUNT=32'b00000000000000000000001111111111
	DEF_WRCAL_WRITE_COUNTER_VALUE=32'b00000000000000000000000011111111
	DEF_RDGATE_MIN_READS_THRESHOLD=32'b00000000000000000000000001000000
	DEF_PHY_GATE_TRAIN_DELAY=32'b00000000000000000000000000101111
	DEF_PHY_EYE_TRAIN_DELAY=32'b00000000000000000000000000101111
	DEF_ADDR_WAIT_COUNT_SIM=32'b00000000000000000000000000000010
	DEF_WRCAL_WRITE_COUNTER_VALUE_SIM=32'b00000000000000000000000000000010
	DEF_RDGATE_MIN_READS_THRESHOLD_SIM=32'b00000000000000000000000000000100
	DEF_PHY_GATE_TRAIN_DELAY_SIM=32'b00000000000000000000000000000110
	DEF_PHY_EYE_TRAIN_DELAY_SIM=32'b00000000000000000000000000011111
	FAST_TRAINING_SIMULTION=32'b00000000000000000000000000000001
	DEF_ADDR_VCOPHS_OFFSET=32'b00000000000000000000000000000000
	DEF_ADDR_VCOPHS_OFFSET_SIM=32'b00000000000000000000000000000000
   Generated name = PF_DDR_CFG_INIT_Z75
Running optimization stage 1 on PF_DDR_CFG_INIT_Z75 .......
Finished optimization stage 1 on PF_DDR_CFG_INIT_Z75 (CPU Time 0h:00m:00s, Memory Used current: 487MB peak: 488MB)
@W: CS263 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0\DDR3_0.v":1471:48:1471:67|Port-width mismatch for port l_b_size. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0\DDR3_0.v":1511:48:1511:70|Port-width mismatch for port l_b_size_p0. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0\DDR3_0.v":1549:48:1549:70|Port-width mismatch for port l_b_size_p1. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0\DDR3_0.v":1588:48:1588:70|Port-width mismatch for port l_b_size_p2. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0\DDR3_0.v":1627:48:1627:70|Port-width mismatch for port l_b_size_p3. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0\DDR3_0.v":1666:48:1666:70|Port-width mismatch for port l_b_size_p4. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0\DDR3_0.v":1703:48:1703:70|Port-width mismatch for port l_b_size_p5. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0\DDR3_0.v":1742:48:1742:70|Port-width mismatch for port l_b_size_p6. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0\DDR3_0.v":1781:48:1781:70|Port-width mismatch for port l_b_size_p7. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on DDR3_0 .......
Finished optimization stage 1 on DDR3_0 (CPU Time 0h:00m:00s, Memory Used current: 488MB peak: 488MB)
Running optimization stage 1 on INIT .......
Finished optimization stage 1 on INIT (CPU Time 0h:00m:00s, Memory Used current: 488MB peak: 488MB)
Running optimization stage 1 on BANKEN .......
Finished optimization stage 1 on BANKEN (CPU Time 0h:00m:00s, Memory Used current: 488MB peak: 488MB)
Running optimization stage 1 on BANKCTRL_HSIO .......
Finished optimization stage 1 on BANKCTRL_HSIO (CPU Time 0h:00m:00s, Memory Used current: 488MB peak: 488MB)
Running optimization stage 1 on INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR .......
Finished optimization stage 1 on INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 488MB peak: 488MB)
Running optimization stage 1 on INIT_Monitor .......
Finished optimization stage 1 on INIT_Monitor (CPU Time 0h:00m:00s, Memory Used current: 488MB peak: 488MB)

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	RESP_ERROR_WIDTH=32'b00000000000000000000000000000010
	BUFF_DEPTH=32'b00000000000000000000000000000011
	LOG2_BUFF_DEPTH=32'b00000000000000000000000000000010
   Generated name = miv_rv32_ifu_iab_32s_2s_3s_2s
Running optimization stage 1 on miv_rv32_ifu_iab_32s_2s_3s_2s .......
Finished optimization stage 1 on miv_rv32_ifu_iab_32s_2s_3s_2s (CPU Time 0h:00m:00s, Memory Used current: 489MB peak: 489MB)

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	l_core_reset_vector=32'b10000000000000000000000000000000
	IAB_BUFF_DEPTH=32'b00000000000000000000000000000011
	LOG2_IAB_BUFF_DEPTH=32'b00000000000000000000000000000010
	MAX_IFU_EMI_OS=32'b00000000000000000000000000000011
	LOG2_MAX_IFU_EMI_OS=32'b00000000000000000000000000000010
	RESP_ERROR_WIDTH=32'b00000000000000000000000000000010
	IFU_MEM_ERROR_BIT=32'b00000000000000000000000000000000
	IFU_PARITY_ERROR_BIT=32'b00000000000000000000000000000001
   Generated name = miv_rv32_fetch_unit_32s_2147483648_3s_2s_3s_2s_2s_0s_1s
Running optimization stage 1 on miv_rv32_fetch_unit_32s_2147483648_3s_2s_3s_2s_2s_0s_1s .......
Finished optimization stage 1 on miv_rv32_fetch_unit_32s_2147483648_3s_2s_3s_2s_2s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 489MB peak: 489MB)

	D_ADDR_WIDTH=32'b00000000000000000000000000100000
	REQ_BUFF_DEPTH=32'b00000000000000000000000000000010
	LOG2_REQ_BUFF_DEPTH=32'b00000000000000000000000000000001
	OS_COUNT_WIDTH=32'b00000000000000000000000000000010
	MAX_OS=32'b00000000000000000000000000000010
   Generated name = miv_rv32_lsu_32s_2s_1s_2s_2s
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":16466:38:16466:51|Object req_resp_fault is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":16474:38:16474:57|Object lsu_emi_req_accepted is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":16477:38:16477:53|Object emi_req_os_count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":16478:38:16478:58|Object next_emi_req_os_count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":16479:38:16479:62|Object emi_req_os_count_at_flush is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":16480:38:16480:67|Object next_emi_req_os_count_at_flush is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":16481:38:16481:49|Object inc_os_count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":16482:38:16482:49|Object dec_os_count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":16483:38:16483:56|Object emi_req_os_at_flush is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":16484:38:16484:52|Object next_emi_req_os is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_lsu_32s_2s_1s_2s_2s .......
Finished optimization stage 1 on miv_rv32_lsu_32s_2s_1s_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 489MB peak: 489MB)

	GEN_DECODE_RV32I=1'b1
	GEN_DECODE_RV32M=32'b00000000000000000000000000000000
	GEN_DECODE_RV32C=32'b00000000000000000000000000000000
   Generated name = miv_rv32_idecode_1_0s_0s
Running optimization stage 1 on miv_rv32_idecode_1_0s_0s .......
Finished optimization stage 1 on miv_rv32_idecode_1_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 491MB peak: 491MB)

	CHECK_ILLEGAL=32'b00000000000000000000000000000001
	l_core_cfg_hw_debug=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_decode_1s_0s
Running optimization stage 1 on miv_rv32_csr_decode_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_decode_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 491MB peak: 491MB)

	USE_FORMAL=32'b00000000000000000000000000000001
	USE_SIM=32'b00000000000000000000000000000001
	l_core_cfg_hw_debug=1'b1
	l_core_cfg_hw_multiply_divide=32'b00000000000000000000000000000000
	l_core_cfg_hw_macc_multiplier=32'b00000000000000000000000000000000
	cfg_div_en=32'b00000000000000000000000000000000
	cfg_fast_mul=32'b00000000000000000000000000000000
	cfg_slow_mul=32'b00000000000000000000000000000000
   Generated name = miv_rv32_exu_1s_1s_1_0s_0s_0_0_0
Running optimization stage 1 on miv_rv32_exu_1s_1s_1_0s_0s_0_0_0 .......
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":10661:2:10661:7|Pruning unused bits 64 to 32 of exu_result_reg_int[64:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on miv_rv32_exu_1s_1s_1_0s_0s_0_0_0 (CPU Time 0h:00m:00s, Memory Used current: 492MB peak: 492MB)
Running optimization stage 1 on miv_rv32_bcu .......
Finished optimization stage 1 on miv_rv32_bcu (CPU Time 0h:00m:00s, Memory Used current: 492MB peak: 492MB)

	IRQ_STICKY_CAPTURE=32'b00000000000000000000000000000000
   Generated name = miv_rv32_irq_reg_0s
Running optimization stage 1 on miv_rv32_irq_reg_0s .......
Finished optimization stage 1 on miv_rv32_irq_reg_0s (CPU Time 0h:00m:00s, Memory Used current: 492MB peak: 492MB)

	l_core_num_sys_ext_irqs=4'b1000
	l_core_cfg_gpr_ecc_uncorrectable_irq=1'b0
	l_core_cfg_gpr_ecc_correctable_irq=1'b0
   Generated name = miv_rv32_priv_irq_8_0_0
Running optimization stage 1 on miv_rv32_priv_irq_8_0_0 .......
Finished optimization stage 1 on miv_rv32_priv_irq_8_0_0 (CPU Time 0h:00m:00s, Memory Used current: 492MB peak: 492MB)

	CHECK_ILLEGAL=32'b00000000000000000000000000000000
	l_core_cfg_hw_debug=1'b1
   Generated name = miv_rv32_csr_decode_0s_1
Running optimization stage 1 on miv_rv32_csr_decode_0s_1 .......
Finished optimization stage 1 on miv_rv32_csr_decode_0s_1 (CPU Time 0h:00m:00s, Memory Used current: 492MB peak: 493MB)

	WIDTH=32'b00000000000000000000000000000001
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_1s_1s_0s
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":5448:8:5448:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_1s_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 492MB peak: 493MB)

	WIDTH=32'b00000000000000000000000000000001
	FIELD_RESET_EN=32'b00000000000000000000000000000000
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_1s_0s_0s
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":5448:8:5448:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_1s_0s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_1s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 492MB peak: 493MB)

	WIDTH=32'b00000000000000000000000000011111
	FIELD_RESET_EN=32'b00000000000000000000000000000000
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_31s_0s_0s
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":5448:8:5448:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_31s_0s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_31s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 493MB peak: 493MB)

	WIDTH=32'b00000000000000000000000000000101
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=5'b00000
   Generated name = miv_rv32_csr_gpr_state_reg_5s_1s_0
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":5448:8:5448:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_5s_1s_0 .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_5s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 493MB peak: 493MB)

	WIDTH=32'b00000000000000000000000000100000
	FIELD_RESET_EN=32'b00000000000000000000000000000000
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_32s_0s_0s
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":5448:8:5448:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_0s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 493MB peak: 493MB)

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	l_core_cfg_hw_debug=1'b1
	l_core_cfg_num_triggers=32'b00000000000000000000000000000010
	l_core_cfg_trigger_bus_width=32'b00000000000000000000000000000010
	l_core_cfg_hw_multiply_divide=32'b00000000000000000000000000000000
	l_core_cfg_hw_compressed=32'b00000000000000000000000000000000
	l_core_reset_vector=32'b10000000000000000000000000000000
	l_core_static_mtvec_base=32'b10000000000000000000000000000100
	l_core_cfg_static_mtvec_base=1'b0
	l_core_cfg_static_mtvec_mode=1'b1
	l_core_static_mtvec_mode=2'b00
	l_core_num_sys_ext_irqs=4'b1000
	l_core_cfg_time_count_width=32'b00000000000000000000000001000000
	l_core_cfg_gpr_ecc_uncorrectable_irq=1'b0
	l_core_cfg_gpr_ecc_correctable_irq=1'b0
   Generated name = miv_rv32_csr_privarch_Z76

	WIDTH=32'b00000000000000000000000000011110
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_30s_1s_0s
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":5448:8:5448:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_30s_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_30s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 493MB peak: 494MB)

	WIDTH=32'b00000000000000000000000000100000
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_32s_1s_0
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":5448:8:5448:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_0 .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 493MB peak: 494MB)
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3976:18:3976:51|Object machine_init_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3977:18:3977:53|Object machine_init_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3978:18:3978:49|Object machine_sw_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3979:18:3979:51|Object machine_sw_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3989:18:3989:61|Object machine_init_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3990:18:3990:63|Object machine_init_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3991:18:3991:59|Object machine_sw_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3992:18:3992:61|Object machine_sw_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3996:18:3996:43|Object tdata1_mcontrol_action_reg is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3997:18:3997:61|Object machine_init_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3998:18:3998:63|Object machine_init_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3999:18:3999:59|Object machine_sw_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":4000:18:4000:61|Object machine_sw_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":4004:18:4004:56|Object machine_init_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":4005:18:4005:58|Object machine_init_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":4006:18:4006:54|Object machine_sw_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":4007:18:4007:56|Object machine_sw_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3976:18:3976:51|Object machine_init_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3977:18:3977:53|Object machine_init_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3978:18:3978:49|Object machine_sw_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3979:18:3979:51|Object machine_sw_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3989:18:3989:61|Object machine_init_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3990:18:3990:63|Object machine_init_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3991:18:3991:59|Object machine_sw_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3992:18:3992:61|Object machine_sw_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3996:18:3996:43|Object tdata1_mcontrol_action_reg is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3997:18:3997:61|Object machine_init_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3998:18:3998:63|Object machine_init_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":3999:18:3999:59|Object machine_sw_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":4000:18:4000:61|Object machine_sw_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":4004:18:4004:56|Object machine_init_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":4005:18:4005:58|Object machine_init_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":4006:18:4006:54|Object machine_sw_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":4007:18:4007:56|Object machine_sw_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.

	WIDTH=32'b00000000000000000000000000000011
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_3s_1s_0s
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":5448:8:5448:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_3s_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_3s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 493MB peak: 494MB)

	WIDTH=32'b00000000000000000000000000100000
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b10000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_32s_1s_2147483648
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":5448:8:5448:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_2147483648 .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_2147483648 (CPU Time 0h:00m:00s, Memory Used current: 494MB peak: 494MB)
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":1815:32:1815:40|Object irq_m_swi is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":1992:32:1992:47|Object mcause_sw_rd_sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":1993:32:1993:47|Object mcause_sw_wr_sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":2096:50:2096:63|Object sw_rd_en_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":2101:50:2101:64|Object ext_msip_retime is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":2102:50:2102:64|Object ext_mtip_retime is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":2103:50:2103:64|Object ext_meip_retime is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":2121:50:2121:69|Object debugger_rd_en_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":2122:50:2122:69|Object debugger_wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_privarch_Z76 .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":4093:6:4093:26|Removing instance gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_hit because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on miv_rv32_csr_privarch_Z76 (CPU Time 0h:00m:00s, Memory Used current: 413MB peak: 494MB)

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	D_ADDR_WIDTH=32'b00000000000000000000000000100000
	I_DATA_BYTES=32'b00000000000000000000000000000100
	D_DATA_BYTES=32'b00000000000000000000000000000100
	l_core_cfg_hw_debug=1'b1
	l_core_cfg_num_triggers=32'b00000000000000000000000000000010
	l_core_cfg_hw_multiply_divide=32'b00000000000000000000000000000000
	l_core_cfg_hw_macc_multiplier=32'b00000000000000000000000000000000
	l_core_cfg_hw_compressed=32'b00000000000000000000000000000000
	l_core_reset_vector=32'b10000000000000000000000000000000
	l_core_static_mtvec_base=32'b10000000000000000000000000000100
	l_core_cfg_static_mtvec_base=1'b0
	l_core_cfg_static_mtvec_mode=1'b1
	l_core_static_mtvec_mode=2'b00
	l_core_num_sys_ext_irqs=4'b1000
	l_core_cfg_time_count_width=32'b00000000000000000000000001000000
	l_core_cfg_lsu_fwd=1'b0
	l_core_cfg_csr_fwd=1'b0
	l_core_cfg_exu_fwd=1'b0
	l_core_cfg_gpr_type=1'b0
	ECC_ENABLE=32'b00000000000000000000000000000000
	l_core_cfg_trigger_bus_width=32'b00000000000000000000000000000010
	l_core_cfg_gpr_ecc_uncorrectable_irq=1'b0
	l_core_cfg_gpr_ecc_correctable_irq=1'b0
	l_core_cfg_gpr_fwd_hzd=1'b0
   Generated name = miv_rv32_expipe_Z77

	ECC_ENABLE=32'b00000000000000000000000000000000
	l_core_cfg_gpr_fwd_hzd=1'b0
   Generated name = miv_rv32_gpr_ram_0s_0
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":5850:72:5850:89|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":5851:72:5851:89|Removing redundant assignment.

	d_width=32'b00000000000000000000000000100000
	addr_width_gpr=32'b00000000000000000000000000000101
	mem_depth=32'b00000000000000000000000000100000
   Generated name = miv_rv32_gpr_ram_array_32s_5s_32s
Running optimization stage 1 on miv_rv32_gpr_ram_array_32s_5s_32s .......
@N: CL214 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":6037:35:6037:46|Found multi-write port RAM mem, number of write ports=2, depth=32, width=32
@N: CL214 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":6036:35:6036:46|Found multi-write port RAM mem, number of write ports=2, depth=32, width=32
Finished optimization stage 1 on miv_rv32_gpr_ram_array_32s_5s_32s (CPU Time 0h:00m:00s, Memory Used current: 413MB peak: 494MB)
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":5816:16:5816:32|Object gpr_ram_init_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":5817:16:5817:32|Object gpr_ram_init_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":5818:16:5818:36|Object gpr_ram_init_write_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":5821:16:5821:27|Object gpr_mux_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":5822:16:5822:27|Object gpr_mux_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":5823:16:5823:31|Object gpr_mux_write_en is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_gpr_ram_0s_0 .......
Finished optimization stage 1 on miv_rv32_gpr_ram_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 413MB peak: 494MB)
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":7302:48:7302:66|Object next_stage_ready_de is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":7305:48:7305:75|Object update_ex_retr_ctrl_attbs_de is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":7312:48:7312:68|Object trigger_breakpoint_de is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":7336:48:7336:62|Object exu_op_abort_de is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":7378:48:7378:66|Object next_stage_ready_ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":7441:48:7441:67|Object sw_csr_rd_illegal_ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":7548:48:7548:72|Object exu_result_reg_ready_retr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":7632:48:7632:70|Object soft_reset_pending_retr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":7633:48:7633:75|Object next_soft_reset_pending_retr is declared but not assigned. Either assign a value or remove the declaration.

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\Libero_Projects\PF_Mi_V_Tut\synthesis\synlog\top_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on miv_rv32_expipe_Z77 .......
Finished optimization stage 1 on miv_rv32_expipe_Z77 (CPU Time 0h:00m:00s, Memory Used current: 415MB peak: 494MB)

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	D_ADDR_WIDTH=32'b00000000000000000000000000100000
	I_DATA_BYTES=32'b00000000000000000000000000000100
	D_DATA_BYTES=32'b00000000000000000000000000000100
	l_core_cfg_hw_debug=1'b1
	l_core_cfg_num_triggers=32'b00000000000000000000000000000010
	l_core_cfg_hw_multiply_divide=32'b00000000000000000000000000000000
	l_core_cfg_hw_compressed=32'b00000000000000000000000000000000
	l_core_reset_vector=32'b10000000000000000000000000000000
	l_core_static_mtvec_base=32'b10000000000000000000000000000100
	l_core_cfg_static_mtvec_base=1'b0
	l_core_cfg_static_mtvec_mode=1'b1
	l_core_static_mtvec_mode=2'b00
	l_core_num_sys_ext_irqs=4'b1000
	l_core_cfg_hw_macc_multiplier=32'b00000000000000000000000000000000
	l_core_cfg_time_count_width=32'b00000000000000000000000001000000
	l_core_cfg_lsu_fwd=1'b0
	l_core_cfg_csr_fwd=1'b0
	l_core_cfg_exu_fwd=1'b0
	l_core_cfg_gpr_type=1'b0
	ECC_ENABLE=32'b00000000000000000000000000000000
   Generated name = miv_rv32_core_Z78
Running optimization stage 1 on miv_rv32_core_Z78 .......
Finished optimization stage 1 on miv_rv32_core_Z78 (CPU Time 0h:00m:00s, Memory Used current: 415MB peak: 494MB)

	BUFF_WIDTH=32'b00000000000000000000000000000110
	BUFF_SIZE=32'b00000000000000000000000000000010
	PTR_SIZE=32'b00000000000000000000000000000001
	BUFF_MAX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_buffer_6s_2s_1s_1s
Running optimization stage 1 on miv_rv32_buffer_6s_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_buffer_6s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 415MB peak: 494MB)

	BUFF_WIDTH=32'b00000000000000000000000000001011
	BUFF_SIZE=32'b00000000000000000000000000000010
	PTR_SIZE=32'b00000000000000000000000000000001
	BUFF_MAX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_buffer_11s_2s_1s_1s
Running optimization stage 1 on miv_rv32_buffer_11s_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_buffer_11s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 415MB peak: 494MB)

	BUFF_WIDTH=32'b00000000000000000000000000000100
	BUFF_SIZE=32'b00000000000000000000000000000010
	PTR_SIZE=32'b00000000000000000000000000000001
	BUFF_MAX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_buffer_4s_2s_1s_1s
Running optimization stage 1 on miv_rv32_buffer_4s_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_buffer_4s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 415MB peak: 494MB)

	REGS_ADDR_WIDTH=32'b00000000000000000000000000001100
	ECC_ENABLE=32'b00000000000000000000000000000000
	l_opsrv_cfg_tcm0_present=32'b00000000000000000000000000000001
	l_opsrv_cfg_axi_mstr_present=32'b00000000000000000000000000000001
	REQ_BUFF_WIDTH=32'b00000000000000000000000000000100
	REQ_BUFF_DEPTH=32'b00000000000000000000000000000010
	LOG2_REQ_BUFF_DEPTH=32'b00000000000000000000000000000001
   Generated name = miv_rv32_opsrv_regs_12s_0s_1s_1s_4s_2s_1s
Running optimization stage 1 on miv_rv32_opsrv_regs_12s_0s_1s_1s_4s_2s_1s .......
@W: CL168 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":13773:2:13773:31|Removing instance u_opsrv_core_gpr_ded_reset_reg because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on miv_rv32_opsrv_regs_12s_0s_1s_1s_4s_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 415MB peak: 494MB)

	CPU_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_MSTR_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_MSTR_ADDR_WIDTH=32'b00000000000000000000000000100000
	AHB_MSTR_ADDR_WIDTH=32'b00000000000000000000000000100000
	UDMA_CTRL_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM1_ADDR_WIDTH=32'b00000000000000000000000000100000
	ECC_ENABLE=32'b00000000000000000000000000000000
	l_opsrv_cfg_tcm0_present=32'b00000000000000000000000000000001
	l_opsrv_cfg_tcm1_present=32'b00000000000000000000000000000000
	l_opsrv_cfg_axi_mstr_present=32'b00000000000000000000000000000001
	l_opsrv_cfg_ahb_mstr_present=32'b00000000000000000000000000000000
	MAX_OS_I_TRX=32'b00000000000000000000000000000010
	LOG2_MAX_OS_I_TRX=32'b00000000000000000000000000000001
	MAX_OS_D_TRX=32'b00000000000000000000000000000010
	LOG2_MAX_OS_D_TRX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_opsrv_interconnect_Z79
Running optimization stage 1 on miv_rv32_opsrv_interconnect_Z79 .......
Finished optimization stage 1 on miv_rv32_opsrv_interconnect_Z79 (CPU Time 0h:00m:00s, Memory Used current: 416MB peak: 494MB)

	FAMILY=32'b00000000000000000000000000011010
	CPU_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_MSTR_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_MSTR_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_MSTR_REGISTER_IO=32'b00000000000000000000000000000001
	AHB_MSTR_ADDR_WIDTH=32'b00000000000000000000000000100000
	UDMA_PRESENT=32'b00000000000000000000000000000000
	UDMA_CTRL_ADDR_WIDTH=32'b00000000000000000000000000100000
	OPSRV_CFG_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_UDMA_PRESENT=32'b00000000000000000000000000000000
	TCM0_CPU_I_PRESENT=32'b00000000000000000000000000000001
	TCM0_CPU_D_PRESENT=32'b00000000000000000000000000000001
	TCM0_USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	TCM_DAP_ADDR_WIDTH=32'b00000000000000000000000000100000
	USE_BUS_PARITY=32'b00000000000000000000000000000000
	TCM1_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM1_CPU_I_PRESENT=32'b00000000000000000000000000000001
	TCM1_CPU_D_PRESENT=32'b00000000000000000000000000000001
	TCM1_USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	l_axi_mstr_start_addr=32'b10000000000000010000000000000000
	l_axi_mstr_end_addr=32'b10001111111111111111111111111111
	l_apb_mstr_start_addr=32'b01100000000000000000000000000000
	l_apb_mstr_end_addr=32'b01101111111111111111111111111111
	l_ahb_mstr_start_addr=32'b00001111111111111111111111101000
	l_ahb_mstr_end_addr=32'b00001111111111111111111111101001
	l_udma_ctrl_start_addr=32'b00001111111111111111111111100000
	l_udma_ctrl_end_addr=32'b00001111111111111111111111110001
	l_opsrv_cfg_start_addr=32'b00000000000000000110000000000000
	l_opsrv_cfg_end_addr=32'b00000000000000000110111111111111
	l_tcm0_start_addr=32'b10000000000000000000000000000000
	l_tcm0_end_addr=32'b10000000000000001111111111111111
	l_tcm1_start_addr=32'b00000000000000001010000000000000
	l_tcm1_end_addr=32'b00000000000000001010001000000000
	l_tcm_dap_udma_ctrl_start_addr=32'b00001111111111111111111111101110
	l_tcm_dap_udma_ctrl_end_addr=32'b00001111111111111111111111101111
	l_tcm_dap_tcm0_start_addr=32'b00001111111111111111111111100100
	l_tcm_dap_tcm0_end_addr=32'b00001111111111111111111111100101
	l_tcm_dap_tcm1_start_addr=32'b00001111111111111111111111101100
	l_tcm_dap_tcm1_end_addr=32'b00001111111111111111111111101101
	l_opsrv_cfg_tcm_dap_present=32'b00000000000000000000000000000000
	l_opsrv_cfg_tcm0_dap_present=32'b00000000000000000000000000000000
	l_opsrv_cfg_tcm0_present=32'b00000000000000000000000000000001
	l_opsrv_cfg_tcm1_present=32'b00000000000000000000000000000000
	l_opsrv_cfg_axi_mstr_present=32'b00000000000000000000000000000001
	l_opsrv_cfg_ahb_mstr_present=32'b00000000000000000000000000000000
	l_opsrv_cfg_apb_mstr_present=32'b00000000000000000000000000000001
	l_opsrv_cfg_core_debug=1'b1
	l_core_cfg_hw_debug=1'b1
	l_core_cfg_num_triggers=32'b00000000000000000000000000000010
	l_core_cfg_hw_multiply_divide=32'b00000000000000000000000000000000
	l_core_cfg_hw_compressed=32'b00000000000000000000000000000000
	l_core_reset_vector=32'b10000000000000000000000000000000
	l_core_static_mtvec_base=32'b10000000000000000000000000000100
	l_core_cfg_static_mtvec_base=1'b0
	l_core_cfg_static_mtvec_mode=1'b1
	l_core_static_mtvec_mode=2'b00
	l_core_num_sys_ext_irqs=4'b1000
	l_core_cfg_hw_macc_multiplier=32'b00000000000000000000000000000000
	l_core_cfg_time_count_width=32'b00000000000000000000000001000000
	RAM_SB_IN_WIDTH=32'b00000000000000000000000000000100
	RAM_SB_OUT_WIDTH=32'b00000000000000000000000000000100
	l_core_cfg_lsu_fwd=1'b0
	l_core_cfg_csr_fwd=1'b0
	l_core_cfg_exu_fwd=1'b0
	l_core_cfg_gpr_type=1'b0
	ECC_ENABLE=32'b00000000000000000000000000000000
	INTERNAL_MTIME=32'b00000000000000000000000000000001
	INTERNAL_MTIME_IRQ=32'b00000000000000000000000000000001
	MTIME_PRESCALER=32'b00000000000000000000000001100100
	BOOTROM_SRC_START_ADDR=32'b10000000000000000000000000000000
	BOOTROM_SRC_END_ADDR=32'b10000000000000000011111111111111
	BOOTROM_DEST_ADDR=32'b01000000000000000000000000000000
	RECONFIG_BOOTROM=32'b00000000000000000000000000000000
	TCM0_DEPTH=32'b00000000000000000100000000000000
	TCM1_DEPTH=32'b00000000000000000000000010000001
   Generated name = miv_rv32_opsrv_Z80

	l_opsrv_cfg_core_debug=1'b1
   Generated name = miv_rv32_opsrv_dtm_jtag_1
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12880:67:12880:73|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12888:67:12888:73|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12908:48:12908:54|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12909:48:12909:54|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12910:48:12910:54|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12911:48:12911:55|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":13087:45:13087:49|Removing redundant assignment.
Running optimization stage 1 on miv_rv32_opsrv_dtm_jtag_1 .......
Finished optimization stage 1 on miv_rv32_opsrv_dtm_jtag_1 (CPU Time 0h:00m:00s, Memory Used current: 416MB peak: 494MB)

	DEPTH_LG_2=32'b00000000000000000000000000000001
	WIDTH=32'b00000000000000000000000000101001
	RESET_SYNC_WR_2_RD=32'b00000000000000000000000000000001
	ECC_ENABLE=32'b00000000000000000000000000000000
	DEPTH=32'b00000000000000000000000000000010
   Generated name = miv_rv32_opsrv_debug_fifo_1s_41s_1s_0s_2s
Running optimization stage 1 on miv_rv32_opsrv_debug_fifo_1s_41s_1s_0s_2s .......
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12426:12:12426:20|Found RAM fifoMem, depth=2, width=41
Finished optimization stage 1 on miv_rv32_opsrv_debug_fifo_1s_41s_1s_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 416MB peak: 494MB)

	DEPTH_LG_2=32'b00000000000000000000000000000001
	WIDTH=32'b00000000000000000000000000100010
	RESET_SYNC_WR_2_RD=32'b00000000000000000000000000000001
	ECC_ENABLE=32'b00000000000000000000000000000000
	DEPTH=32'b00000000000000000000000000000010
   Generated name = miv_rv32_opsrv_debug_fifo_1s_34s_1s_0s_2s
Running optimization stage 1 on miv_rv32_opsrv_debug_fifo_1s_34s_1s_0s_2s .......
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12426:12:12426:20|Found RAM fifoMem, depth=2, width=34
Finished optimization stage 1 on miv_rv32_opsrv_debug_fifo_1s_34s_1s_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 416MB peak: 494MB)
Running optimization stage 1 on miv_rv32_opsrv_debug_sba .......
Finished optimization stage 1 on miv_rv32_opsrv_debug_sba (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 494MB)
Running optimization stage 1 on miv_rv32_opsrv_debug_du .......
@W: CL265 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":10991:0:10991:8|Removing unused bit 23 of command_reg[31:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":10991:0:10991:8|Pruning unused bits 19 to 18 of command_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on miv_rv32_opsrv_debug_du (CPU Time 0h:00m:00s, Memory Used current: 423MB peak: 494MB)

	l_opsrv_cfg_core_debug=1'b1
   Generated name = miv_rv32_opsrv_debug_1
Running optimization stage 1 on miv_rv32_opsrv_debug_1 .......
Finished optimization stage 1 on miv_rv32_opsrv_debug_1 (CPU Time 0h:00m:00s, Memory Used current: 423MB peak: 494MB)

	NUM_REQS=32'b00000000000000000000000000000010
	USE_FORMAL=32'b00000000000000000000000000000001
	USE_SIM=32'b00000000000000000000000000000001
   Generated name = miv_rv32_rr_pri_arb_2s_1s_1s

	NUM_REQS=32'b00000000000000000000000000000010
   Generated name = miv_rv32_fixed_arb_2s
Running optimization stage 1 on miv_rv32_fixed_arb_2s .......
Finished optimization stage 1 on miv_rv32_fixed_arb_2s (CPU Time 0h:00m:00s, Memory Used current: 423MB peak: 494MB)
Running optimization stage 1 on miv_rv32_rr_pri_arb_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_rr_pri_arb_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 423MB peak: 494MB)

	APB_MSTR_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_MSTR_REGISTER_IO=32'b00000000000000000000000000000001
	l_opsrv_cfg_apb_byte_shim=1'b1
	IDLE_ST=3'b000
	SETUP_ST=3'b001
	ACCESS_ST=3'b010
	BH_READ_0_ST=3'b011
	BH_READ_1_ST=3'b100
	BH_WRITE_ST=3'b101
   Generated name = miv_rv32_opsrv_apb_mstr_32s_1s_1_0_1_2_3_4_5
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6149:36:6149:48|Removing redundant assignment.
Running optimization stage 1 on miv_rv32_opsrv_apb_mstr_32s_1s_1_0_1_2_3_4_5 .......
Finished optimization stage 1 on miv_rv32_opsrv_apb_mstr_32s_1s_1_0_1_2_3_4_5 (CPU Time 0h:00m:00s, Memory Used current: 423MB peak: 494MB)

	NUM_REQS=32'b00000000000000000000000000000011
	USE_FORMAL=32'b00000000000000000000000000000001
	USE_SIM=32'b00000000000000000000000000000001
   Generated name = miv_rv32_rr_pri_arb_3s_1s_1s

	NUM_REQS=32'b00000000000000000000000000000011
   Generated name = miv_rv32_fixed_arb_3s
Running optimization stage 1 on miv_rv32_fixed_arb_3s .......
Finished optimization stage 1 on miv_rv32_fixed_arb_3s (CPU Time 0h:00m:00s, Memory Used current: 423MB peak: 494MB)
Running optimization stage 1 on miv_rv32_rr_pri_arb_3s_1s_1s .......
Finished optimization stage 1 on miv_rv32_rr_pri_arb_3s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 423MB peak: 494MB)

	FAMILY=32'b00000000000000000000000000011010
	TCM_ADDR_WIDTH=32'b00000000000000000000000000100000
	UDMA_PRESENT=32'b00000000000000000000000000000000
	TCM_DAP_PRESENT=32'b00000000000000000000000000000000
	DEBUG_PRESENT=1'b1
	CPU_I_PRESENT=32'b00000000000000000000000000000001
	CPU_D_PRESENT=32'b00000000000000000000000000000001
	USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	RAM_SB_IN_WIDTH=32'b00000000000000000000000000000100
	RAM_SB_OUT_WIDTH=32'b00000000000000000000000000000100
	RAM_DEPTH=32'b00000000000000000100000000000000
	ECC_ENABLE=32'b00000000000000000000000000000000
	ROM=32'b00000000000000000000000000000000
	BOOTROM_SRC_START_ADDR=32'b00000000000000000000000000000000
	BOOTROM_SRC_END_ADDR=32'b00000000000000000000000000000000
	BOOTROM_DEST_ADDR=32'b00000000000000000000000000000000
	RECONFIG_BOOTROM=32'b00000000000000000000000000000000
	l_opsrv_cfg_tcm_byte_shim=32'b00000000000000000000000000000001
	RAM_DATA_WIDTH=32'b00000000000000000000000000100000
	CPU_D_DEBUG_PRESENT=32'b00000000000000000000000000000001
	NUM_REQUESTERS=32'b00000000000000000000000000000010
	RAM_WEN_WIDTH=32'b00000000000000000000000000000001
	UDMA_DAP_PRESENT=32'b00000000000000000000000000000000
	BH_INIT=2'b00
	BH_READ=2'b01
	BH_WRITE=2'b10
   Generated name = miv_rv32_opsrv_tcm_Z81

	RAM_DEPTH=32'b00000000000000000100000000000000
	ADDR_WIDTH=32'b00000000000000000000000000011100
	DATA_WIDTH=32'b00000000000000000000000000100000
	WEN_WIDTH=32'b00000000000000000000000000000001
	RAM_SB_IN_WIDTH=32'b00000000000000000000000000000100
	RAM_SB_OUT_WIDTH=32'b00000000000000000000000000000100
   Generated name = miv_rv32_ram_singleport_addreg_16384_28s_32s_1s_4s_4s
Running optimization stage 1 on miv_rv32_ram_singleport_addreg_16384_28s_32s_1s_4s_4s .......
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14682:4:14682:9|Pruning unused bits 1 to 0 of genblk1.addr_reg[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14698:18:14698:52|Found RAM mem, depth=16384, width=32
@W: CL297 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14682:4:14682:9|The read address covers a larger address space than the RAM depth. Access beyond the memory depth will be treated as a "don't-care"
Finished optimization stage 1 on miv_rv32_ram_singleport_addreg_16384_28s_32s_1s_4s_4s (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)
Running optimization stage 1 on miv_rv32_opsrv_tcm_Z81 .......
@W: CL265 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9510:2:9510:7|Removing unused bit 2 of resp_dest[2:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9303:2:9303:7|Pruning unused bits 31 to 28 of cpu_d_req_addr_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on miv_rv32_opsrv_tcm_Z81 (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)

	NUM_BYTES=32'b00000000000000000000000000000100
   Generated name = miv_rv32_strb_to_addr_4s
Running optimization stage 1 on miv_rv32_strb_to_addr_4s .......
Finished optimization stage 1 on miv_rv32_strb_to_addr_4s (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)

	BUFF_WIDTH=32'b00000000000000000000000000101000
	BUFF_SIZE=32'b00000000000000000000000000000010
	PTR_SIZE=32'b00000000000000000000000000000001
	BUFF_MAX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_buffer_40s_2s_1s_1s
Running optimization stage 1 on miv_rv32_buffer_40s_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_buffer_40s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)

	BUFF_WIDTH=32'b00000000000000000000000000101000
   Generated name = miv_rv32_axi_egress_slip_buffer_40s
Running optimization stage 1 on miv_rv32_axi_egress_slip_buffer_40s .......
Finished optimization stage 1 on miv_rv32_axi_egress_slip_buffer_40s (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)

	BUFF_WIDTH=32'b00000000000000000000000000100111
	BUFF_SIZE=32'b00000000000000000000000000000010
	PTR_SIZE=32'b00000000000000000000000000000001
	BUFF_MAX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_axi_ingress_buffer_39s_2s_1s_1s
Running optimization stage 1 on miv_rv32_axi_ingress_buffer_39s_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_axi_ingress_buffer_39s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)

	BUFF_WIDTH=32'b00000000000000000000000000011110
	BUFF_SIZE=32'b00000000000000000000000000000010
	PTR_SIZE=32'b00000000000000000000000000000001
	BUFF_MAX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_buffer_30s_2s_1s_1s
Running optimization stage 1 on miv_rv32_buffer_30s_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_buffer_30s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)

	AXI_MSTR_RADDR_WIDTH=32'b00000000000000000000000000100000
	NUM_REQUESTERS=32'b00000000000000000000000000000010
	NUM_OS_READS=32'b00000000000000000000000000000010
	LOG2_NUM_OS_READS=32'b00000000000000000000000000000001
	AR_BUFF_WIDTH=32'b00000000000000000000000000101000
	R_BUFF_WIDTH=32'b00000000000000000000000000100111
	RESP_OKAY=2'b00
	RESP_EXOKAY=2'b01
	RESP_SLVERR=2'b10
	RESP_DECERR=2'b11
   Generated name = miv_rv32_axi_rchan_32s_2s_2s_1s_40s_39s_0_1_2_3
Running optimization stage 1 on miv_rv32_axi_rchan_32s_2s_2s_1s_40s_39s_0_1_2_3 .......
Finished optimization stage 1 on miv_rv32_axi_rchan_32s_2s_2s_1s_40s_39s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)

	NUM_REQS=32'b00000000000000000000000000000001
	USE_FORMAL=32'b00000000000000000000000000000001
	USE_SIM=32'b00000000000000000000000000000001
   Generated name = miv_rv32_rr_pri_arb_1s_1s_1s

	NUM_REQS=32'b00000000000000000000000000000001
   Generated name = miv_rv32_fixed_arb_1s
Running optimization stage 1 on miv_rv32_fixed_arb_1s .......
Finished optimization stage 1 on miv_rv32_fixed_arb_1s (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)
Running optimization stage 1 on miv_rv32_rr_pri_arb_1s_1s_1s .......
Finished optimization stage 1 on miv_rv32_rr_pri_arb_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)

	BUFF_WIDTH=32'b00000000000000000000000000101001
	BUFF_SIZE=32'b00000000000000000000000000000010
	PTR_SIZE=32'b00000000000000000000000000000001
	BUFF_MAX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_buffer_41s_2s_1s_1s
Running optimization stage 1 on miv_rv32_buffer_41s_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_buffer_41s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)

	BUFF_WIDTH=32'b00000000000000000000000000101001
   Generated name = miv_rv32_axi_egress_slip_buffer_41s
Running optimization stage 1 on miv_rv32_axi_egress_slip_buffer_41s .......
Finished optimization stage 1 on miv_rv32_axi_egress_slip_buffer_41s (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)

	BUFF_WIDTH=32'b00000000000000000000000000011101
	BUFF_SIZE=32'b00000000000000000000000000000010
	PTR_SIZE=32'b00000000000000000000000000000001
	BUFF_MAX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_buffer_29s_2s_1s_1s
Running optimization stage 1 on miv_rv32_buffer_29s_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_buffer_29s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)

	AXI_MSTR_WADDR_WIDTH=32'b00000000000000000000000000100000
	NUM_REQUESTERS=32'b00000000000000000000000000000001
	NUM_OS_WRITES=32'b00000000000000000000000000000010
	LOG2_NUM_OS_WRITES=32'b00000000000000000000000000000001
	AW_BUFF_WIDTH=32'b00000000000000000000000000101000
	W_BUFF_WIDTH=32'b00000000000000000000000000101001
	RESP_OKAY=2'b00
	RESP_EXOKAY=2'b01
	RESP_SLVERR=2'b10
	RESP_DECERR=2'b11
   Generated name = miv_rv32_axi_wchan_32s_1s_2s_1s_40s_41s_0_1_2_3
Running optimization stage 1 on miv_rv32_axi_wchan_32s_1s_2s_1s_40s_41s_0_1_2_3 .......
@W: CL265 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3982:2:3982:7|Removing unused bit 0 of bresp_buff[1:0]. Either assign all bits or reduce the width of the signal.
Finished optimization stage 1 on miv_rv32_axi_wchan_32s_1s_2s_1s_40s_41s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)

	AXI_MSTR_ADDR_WIDTH=32'b00000000000000000000000000100000
	NUM_READ_REQUESTERS=32'b00000000000000000000000000000010
	NUM_WRITE_REQUESTERS=32'b00000000000000000000000000000001
	NUM_OS_WRITES=32'b00000000000000000000000000000010
	LOG2_NUM_OS_WRITES=32'b00000000000000000000000000000001
	NUM_OS_READS=32'b00000000000000000000000000000010
	LOG2_NUM_OS_READS=32'b00000000000000000000000000000001
   Generated name = miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s
Running optimization stage 1 on miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s .......
Finished optimization stage 1 on miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)

	INTERNAL_MTIME=32'b00000000000000000000000000000001
	INTERNAL_MTIME_IRQ=32'b00000000000000000000000000000001
	MTIME_PRESCALER=32'b00000000000000000000000001100100
	SYNC_RESET=32'b00000000000000000000000000000001
	l_mtime_addr_u=32'b00000010000000001011111111111100
	l_mtimecmp_addr_u=32'b00000010000000000100000000000100
   Generated name = miv_rv32_mtime_irq_1s_1s_100s_1s_33603580_33570820
@W: CG296 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":5389:17:5389:40|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":5394:52:5394:59|Referenced variable mtimecmp is not in sensitivity list.
@W: CG290 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":5396:52:5396:66|Referenced variable mtime_count_sel is not in sensitivity list.
Running optimization stage 1 on miv_rv32_mtime_irq_1s_1s_100s_1s_33603580_33570820 .......
Finished optimization stage 1 on miv_rv32_mtime_irq_1s_1s_100s_1s_33603580_33570820 (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)
Running optimization stage 1 on miv_rv32_opsrv_Z80 .......
Finished optimization stage 1 on miv_rv32_opsrv_Z80 (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)

	FAMILY=32'b00000000000000000000000000011010
	RESET_VECTOR_ADDR_1=16'b1000000000000000
	RESET_VECTOR_ADDR_0=16'b0000000000000000
	DEBUGGER=1'b1
	AXI_MASTER_TYPE=32'b00000000000000000000000000000010
	AXI_SLAVE_MIRROR=32'b00000000000000000000000000000000
	AXI_START_ADDR_1=16'b1000000000000001
	AXI_START_ADDR_0=16'b0000000000000000
	AXI_END_ADDR_1=16'b1000111111111111
	AXI_END_ADDR_0=16'b1111111111111111
	AHB_MASTER_TYPE=32'b00000000000000000000000000000000
	AHB_SLAVE_MIRROR=32'b00000000000000000000000000000000
	AHB_START_ADDR_1=16'b1000000000000000
	AHB_START_ADDR_0=16'b0000000000000000
	AHB_END_ADDR_1=16'b1000111111111111
	AHB_END_ADDR_0=16'b1111111111111111
	APB_MASTER_TYPE=32'b00000000000000000000000000000001
	APB_SLAVE_MIRROR=32'b00000000000000000000000000000000
	APB_START_ADDR_1=16'b0110000000000000
	APB_START_ADDR_0=16'b0000000000000000
	APB_END_ADDR_1=16'b0110111111111111
	APB_END_ADDR_0=16'b1111111111111111
	TCM_PRESENT=32'b00000000000000000000000000000001
	TCM_START_ADDR_1=16'b1000000000000000
	TCM_START_ADDR_0=16'b0000000000000000
	TCM_END_ADDR_1=16'b1000000000000000
	TCM_END_ADDR_0=16'b1111111111111111
	TCM_TAS_PRESENT=32'b00000000000000000000000000000000
	TAS_START_ADDR_1=16'b0100000000000000
	TAS_START_ADDR_0=16'b0000000000000000
	TAS_END_ADDR_1=16'b0100000000000000
	TAS_END_ADDR_0=16'b0011111111111111
	GEN_DECODE_RV32=32'b00000000000000000000000000000000
	GEN_MUL_TYPE=32'b00000000000000000000000000000000
	VECTORED_INTERRUPTS=32'b00000000000000000000000000000000
	NUM_EXT_IRQS=32'b00000000000000000000000000000000
	FWD_REGS=32'b00000000000000000000000000000000
	ECC_ENABLE=32'b00000000000000000000000000000000
	INTERNAL_MTIME=32'b00000000000000000000000000000001
	INTERNAL_MTIME_IRQ=32'b00000000000000000000000000000001
	MTIME_PRESCALER=32'b00000000000000000000000001100100
	GPR_REGS=32'b00000000000000000000000000000000
	BOOTROM_PRESENT=32'b00000000000000000000000000000000
	BOOTROM_SRC_START_ADDR_UPPER=16'b1000000000000000
	BOOTROM_SRC_START_ADDR_LOWER=16'b0000000000000000
	BOOTROM_SRC_END_ADDR_UPPER=16'b1000000000000000
	BOOTROM_SRC_END_ADDR_LOWER=16'b0011111111111111
	BOOTROM_DEST_ADDR_UPPER=16'b0100000000000000
	BOOTROM_DEST_ADDR_LOWER=16'b0000000000000000
	RECONFIG_BOOTROM=32'b00000000000000000000000000000000
	l_hart_id=32'b00000000000000000000000000000000
	USE_BUS_PARITY=32'b00000000000000000000000000000000
	TCM0_UDMA_PRESENT=32'b00000000000000000000000000000000
	APB_MSTR_REGISTER_IO=32'b00000000000000000000000000000001
	CPU_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_MSTR_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_MSTR_ADDR_WIDTH=32'b00000000000000000000000000100000
	AHB_MSTR_ADDR_WIDTH=32'b00000000000000000000000000100000
	UDMA_PRESENT=32'b00000000000000000000000000000000
	UDMA_CTRL_ADDR_WIDTH=32'b00000000000000000000000000100000
	OPSRV_CFG_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_CPU_I_PRESENT=32'b00000000000000000000000000000001
	TCM0_CPU_D_PRESENT=32'b00000000000000000000000000000001
	TCM0_USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	TCM_TAS_ADDR_WIDTH=32'b00000000000000000000000000100000
	MAX_EXT_IRQS=32'b00000000000000000000000000000110
	TCM1_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM1_CPU_I_PRESENT=32'b00000000000000000000000000000001
	TCM1_CPU_D_PRESENT=32'b00000000000000000000000000000001
	TCM1_USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	l_opsrv_cfg_axi_mstr_present=32'b00000000000000000000000000000001
	l_opsrv_cfg_ahb_mstr_present=32'b00000000000000000000000000000000
	l_opsrv_cfg_apb_mstr_present=32'b00000000000000000000000000000001
	l_opsrv_cfg_core_debug=1'b1
	l_core_cfg_hw_debug=1'b1
	l_core_cfg_num_triggers=32'b00000000000000000000000000000010
	l_opsrv_cfg_tcm_tas_present=32'b00000000000000000000000000000000
	l_opsrv_cfg_tcm0_tas_present=32'b00000000000000000000000000000000
	l_apb_mstr_start_addr=32'b01100000000000000000000000000000
	l_apb_mstr_end_addr=32'b01101111111111111111111111111111
	l_tcm0_start_addr=32'b10000000000000000000000000000000
	l_tcm0_end_addr=32'b10000000000000001111111111111111
	l_tcm_tas_tcm0_start_addr=32'b00001111111111111111111111100100
	l_tcm_tas_tcm0_end_addr=32'b00001111111111111111111111100101
	l_axi_mstr_start_addr=32'b10000000000000010000000000000000
	l_axi_mstr_end_addr=32'b10001111111111111111111111111111
	l_ahb_mstr_start_addr=32'b00001111111111111111111111101000
	l_ahb_mstr_end_addr=32'b00001111111111111111111111101001
	l_tcm1_start_addr=32'b00000000000000001010000000000000
	l_tcm1_end_addr=32'b00000000000000001010001000000000
	l_tcm_tas_tcm1_start_addr=32'b00001111111111111111111111101100
	l_tcm_tas_tcm1_end_addr=32'b00001111111111111111111111101101
	l_tcm_tas_udma_ctrl_start_addr=32'b00001111111111111111111111101110
	l_tcm_tas_udma_ctrl_end_addr=32'b00001111111111111111111111101111
	l_udma_ctrl_start_addr=32'b00001111111111111111111111100000
	l_udma_ctrl_end_addr=32'b00001111111111111111111111110001
	l_opsrv_cfg_start_addr=32'b00000000000000000110000000000000
	l_opsrv_cfg_end_addr=32'b00000000000000000110111111111111
	l_core_cfg_time_count_width=32'b00000000000000000000000001000000
	l_opsrv_cfg_tcm0_present=32'b00000000000000000000000000000001
	l_opsrv_cfg_tcm1_present=32'b00000000000000000000000000000000
	BOOTROM_SRC_START_ADDR=32'b10000000000000000000000000000000
	BOOTROM_SRC_END_ADDR=32'b10000000000000000011111111111111
	BOOTROM_DEST_ADDR=32'b01000000000000000000000000000000
	l_core_reset_vector=32'b10000000000000000000000000000000
	l_core_mtvec_offset=28'b0000000000000000000000000100
	l_core_static_mtvec_base=32'b10000000000000000000000000000100
	l_core_cfg_static_mtvec_base=1'b0
	l_core_cfg_static_mtvec_mode=1'b1
	l_core_static_mtvec_mode=2'b00
	l_core_cfg_hw_multiply_divide=32'b00000000000000000000000000000000
	l_core_cfg_hw_compressed=32'b00000000000000000000000000000000
	l_core_cfg_hw_macc_multiplier=32'b00000000000000000000000000000000
	l_core_num_sys_ext_irqs=4'b1000
	l_core_cfg_lsu_fwd=1'b0
	l_core_cfg_csr_fwd=1'b0
	l_core_cfg_exu_fwd=1'b0
	l_core_cfg_gpr_type=1'b0
   Generated name = MIV_RV32_C1_MIV_RV32_C1_0_MIV_RV32_Z82
@W: CG184 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\MIV_RV32_C1\MIV_RV32_C1_0\miv_rv32.v":319:13:319:29|Removing wire APB_MSTR_PRDATA_P, as it has the load but no drivers.
Running optimization stage 1 on MIV_RV32_C1_MIV_RV32_C1_0_MIV_RV32_Z82 .......
Finished optimization stage 1 on MIV_RV32_C1_MIV_RV32_C1_0_MIV_RV32_Z82 (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)
@W: CS263 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\MIV_RV32_C1\MIV_RV32_C1.v":458:34:458:52|Port-width mismatch for port MSYS_EI. The port definition is 2 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on MIV_RV32_C1 .......
Finished optimization stage 1 on MIV_RV32_C1 (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)
Running optimization stage 1 on reset_syn_0_reset_syn_0_0_CORERESET_PF .......
Finished optimization stage 1 on reset_syn_0_reset_syn_0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)
Running optimization stage 1 on reset_syn_0 .......
Finished optimization stage 1 on reset_syn_0 (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)
Running optimization stage 1 on reset_syn_1_reset_syn_1_0_CORERESET_PF .......
Finished optimization stage 1 on reset_syn_1_reset_syn_1_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)
Running optimization stage 1 on reset_syn_1 .......
Finished optimization stage 1 on reset_syn_1 (CPU Time 0h:00m:00s, Memory Used current: 456MB peak: 494MB)

	depth=32'b00000000000000000000000000001000
	THRESHOLD=32'b00000000000000000000000000000100
	TIMER_WIDTH=32'b00000000000000000000000001000000
	WRITE_POINTER_WIDTH=32'b00000000000000000000000000000011
   Generated name = scheduler_8s_4s_64s_3s
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":94:29:94:44|Removing redundant assignment.
Running optimization stage 1 on scheduler_8s_4s_64s_3s .......
@A: CL291 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register triger_reg with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL282 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Feedback mux created for signal i[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[0] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[1] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[2] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[3] is always 1.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[4] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[5] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[6] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[7] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[8] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[9] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[10] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[11] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[12] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[13] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[14] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[15] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[16] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[17] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[18] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[19] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[20] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[21] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[22] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[23] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[24] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[25] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[26] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[27] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[28] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[29] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[30] is always 0.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":82:0:82:5|Register bit i[31] is always 0.
Finished optimization stage 1 on scheduler_8s_4s_64s_3s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
@N: CG775 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v":27:0:27:6|Component CORESPI not found in library "work" or "__hyper__lib__", but found in library CORESPI_LIB

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000010000
	ZEROS=32'b00000000000000000000000000000000
   Generated name = spi_rf_32s_16s_0
Running optimization stage 1 on spi_rf_32s_16s_0 .......
@W: CL208 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":134:0:134:5|All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.
Finished optimization stage 1 on spi_rf_32s_16s_0 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)

	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
   Generated name = spi_control_8s
Running optimization stage 1 on spi_control_8s .......
Finished optimization stage 1 on spi_control_8s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)

	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	PTR_WIDTH=32'b00000000000000000000000000000101
   Generated name = spi_fifo_8s_32s_5
Running optimization stage 1 on spi_fifo_8s_32s_5 .......
Finished optimization stage 1 on spi_fifo_8s_32s_5 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 1 on spi_clockmux .......
Finished optimization stage 1 on spi_clockmux (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)

	SPH=1'b0
	SPO=1'b0
	SPS=1'b1
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_CLKRATE=32'b00000000000000000000000000010000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000000100
	MTX_IDLE1=4'b0000
	MTX_IDLE2=4'b0001
	MTX_MOTSTART=4'b0010
	MTX_TISTART1=4'b0011
	MTX_TISTART2=4'b0100
	MTX_NSCSTART1=4'b0101
	MTX_NSCSTART2=4'b0110
	MTX_SHIFT1=4'b0111
	MTX_SHIFT2=4'b1000
	MTX_END=4'b1001
	STXS_IDLE=1'b0
	STXS_SHIFT=1'b1
	MOTMODE=1'b1
	TIMODE=1'b0
	NSCMODE=1'b0
	MOTNOSSEL=1'b1
	NSCNOSSEL=1'b0
	cfg_framesizeM1=32'b00000000000000000000000000000111
   Generated name = spi_chanctrl_Z83
@W: CG1340 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Index into variable txfifo_dhold could be out of range ; a simulation mismatch is possible.
Running optimization stage 1 on spi_chanctrl_Z83 .......
@W: CL177 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":343:0:343:5|Sharing sequential element cfg_enable_P1 and merging msrx_async_reset_ok. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on spi_chanctrl_Z83 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000010000
	SPO=1'b0
	SPH=1'b0
	SPS=1'b1
	CFG_MODE=32'b00000000000000000000000000000000
   Generated name = spi_32s_8s_32s_16s_0_0_1_0s
Running optimization stage 1 on spi_32s_8s_32s_16s_0_0_1_0s .......
Finished optimization stage 1 on spi_32s_8s_32s_16s_0_0_1_0s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000010000
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_MOT_MODE=32'b00000000000000000000000000000000
	CFG_MOT_SSEL=32'b00000000000000000000000000000001
	CFG_TI_NSC_CUSTOM=32'b00000000000000000000000000000000
	CFG_TI_NSC_FRC=32'b00000000000000000000000000000000
	CFG_TI_JMB_FRAMES=32'b00000000000000000000000000000000
	CFG_NSC_OPERATION=32'b00000000000000000000000000000000
	SPS=1'b1
	SPO=1'b0
	SPH=1'b0
   Generated name = CORESPI_Z84
Running optimization stage 1 on CORESPI_Z84 .......
Finished optimization stage 1 on CORESPI_Z84 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 1 on SPI_Controller .......
Finished optimization stage 1 on SPI_Controller (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = UART_apb_UART_apb_0_Clock_gen_0s_0s
Running optimization stage 1 on UART_apb_UART_apb_0_Clock_gen_0s_0s .......
Finished optimization stage 1 on UART_apb_UART_apb_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	CUARTI1ll=32'b00000000000000000000000000000000
	CUARTl1ll=32'b00000000000000000000000000000001
	CUARTOO0l=32'b00000000000000000000000000000010
	CUARTIO0l=32'b00000000000000000000000000000011
	CUARTlO0l=32'b00000000000000000000000000000100
	CUARTOI0l=32'b00000000000000000000000000000101
	CUARTII0l=32'b00000000000000000000000000000110
   Generated name = UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
@W: CG1340 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v":605:0:605:5|Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v":605:0:605:5|Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v":870:0:870:8|Removing redundant assignment.
Running optimization stage 1 on UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
Finished optimization stage 1 on UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	CUARTOIIl=32'b00000000000000000000000000000000
	CUARTIIIl=32'b00000000000000000000000000000001
	CUARTlIIl=32'b00000000000000000000000000000010
	CUARTOlIl=32'b00000000000000000000000000000011
   Generated name = UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v":750:0:750:7|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v":857:0:857:8|Removing redundant assignment.
Running optimization stage 1 on UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@W: CL177 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v":1613:0:1613:5|Sharing sequential element CUARTI1l and merging CUARTIO0. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUART.v":1338:0:1338:7|Removing redundant assignment.
Running optimization stage 1 on UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s .......
Finished optimization stage 1 on UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)

	FAMILY=32'b00000000000000000000000000011010
	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = UART_apb_UART_apb_0_CoreUARTapb_Z85
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":785:0:785:8|Removing redundant assignment.
@N: CG179 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":868:0:868:8|Removing redundant assignment.
Running optimization stage 1 on UART_apb_UART_apb_0_CoreUARTapb_Z85 .......
Finished optimization stage 1 on UART_apb_UART_apb_0_CoreUARTapb_Z85 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 1 on UART_apb .......
Finished optimization stage 1 on UART_apb (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on top .......
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on UART_apb .......
Finished optimization stage 2 on UART_apb (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on UART_apb_UART_apb_0_CoreUARTapb_Z85 .......
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":126:0:126:4|Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":283:0:283:8|*Unassigned bits of CUARTI1OI[2:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on UART_apb_UART_apb_0_CoreUARTapb_Z85 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s .......
Finished optimization stage 2 on UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v":871:0:871:5|Trying to extract state machine for register CUARTll0.
Extracted state machine for register CUARTll0
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v":301:0:301:5|Trying to extract state machine for register CUARTlI0l.
Extracted state machine for register CUARTlI0l
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v":81:0:81:7|Input CUARTI1I is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v":84:0:84:7|Input CUARTlO1 is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v":87:0:87:7|Input CUARTOI1 is unused.
Finished optimization stage 2 on UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on UART_apb_UART_apb_0_Clock_gen_0s_0s .......
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Clock_gen.v":75:0:75:16|Input BAUD_VAL_FRACTION is unused.
Finished optimization stage 2 on UART_apb_UART_apb_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on SPI_Controller .......
Finished optimization stage 2 on SPI_Controller (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on CORESPI_Z84 .......
Finished optimization stage 2 on CORESPI_Z84 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on spi_32s_8s_32s_16s_0_0_1_0s .......
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v":70:12:70:16|Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on spi_32s_8s_32s_16s_0_0_1_0s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on spi_chanctrl_Z83 .......
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Trying to extract state machine for register mtx_state.
Extracted state machine for register mtx_state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0111
   1000
   1001
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":54:37:54:48|Input txfifo_count is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":59:37:59:48|Input rxfifo_count is unused.
Finished optimization stage 2 on spi_chanctrl_Z83 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on spi_clockmux .......
Finished optimization stage 2 on spi_clockmux (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on spi_fifo_8s_32s_5 .......
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Found RAM fifo_mem_q, depth=32, width=1
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Found RAM fifo_mem_q, depth=32, width=8
Finished optimization stage 2 on spi_fifo_8s_32s_5 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on spi_control_8s .......
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":27:35:27:41|Input aresetn is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":28:35:28:41|Input sresetn is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":34:35:34:44|Input cfg_master is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":35:35:35:47|Input rx_fifo_empty is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":36:35:36:47|Input tx_fifo_empty is unused.
Finished optimization stage 2 on spi_control_8s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on spi_rf_32s_16s_0 .......
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":42:45:42:50|Input port bits 31 to 8 of wrdata[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":52:35:52:46|Input tx_fifo_read is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":55:35:55:46|Input rx_fifo_full is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":56:35:56:51|Input rx_fifo_full_next is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":58:35:58:52|Input rx_fifo_empty_next is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":61:35:61:51|Input tx_fifo_full_next is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":62:35:62:47|Input tx_fifo_empty is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":63:35:63:52|Input tx_fifo_empty_next is unused.
Finished optimization stage 2 on spi_rf_32s_16s_0 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on scheduler_8s_4s_64s_3s .......
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":41:0:41:5|Pruning register bits 63 to 34 of prdata[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":41:0:41:5|Register bit prdata[33] is always 0.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":41:0:41:5|Pruning register bit 33 of prdata[33:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":10:23:10:27|Input port bits 31 to 3 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\hdl\scheduler.sv":9:30:9:36|Input penable is unused.
Finished optimization stage 2 on scheduler_8s_4s_64s_3s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on reset_syn_1 .......
Finished optimization stage 2 on reset_syn_1 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on reset_syn_1_reset_syn_1_0_CORERESET_PF .......
@N: CL135 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v":58:0:58:5|Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on reset_syn_1_reset_syn_1_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on reset_syn_0 .......
Finished optimization stage 2 on reset_syn_0 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on reset_syn_0_reset_syn_0_0_CORERESET_PF .......
@N: CL135 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v":58:0:58:5|Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on reset_syn_0_reset_syn_0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on MIV_RV32_C1 .......
Finished optimization stage 2 on MIV_RV32_C1 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on MIV_RV32_C1_MIV_RV32_C1_0_MIV_RV32_Z82 .......
@W: CL156 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\MIV_RV32_C1\MIV_RV32_C1_0\miv_rv32.v":319:13:319:29|*Input APB_MSTR_PRDATA_P[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\MIV_RV32_C1\MIV_RV32_C1_0\miv_rv32.v":465:45:465:67|*Input tcm1_dap_access_disable to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on MIV_RV32_C1_MIV_RV32_C1_0_MIV_RV32_Z82 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_mtime_irq_1s_1s_100s_1s_33603580_33570820 .......
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":5291:27:5291:40|Input mtime_count_in is unused.
Finished optimization stage 2 on miv_rv32_mtime_irq_1s_1s_100s_1s_33603580_33570820 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s .......
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6386:49:6386:62|Input port bits 1 to 0 of cpu_i_req_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6399:49:6399:62|Input port bits 1 to 0 of cpu_d_req_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6418:49:6418:61|Input port bits 1 to 0 of udma_req_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6387:49:6387:64|Input cpu_i_req_addr_p is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6400:49:6400:64|Input cpu_d_req_addr_p is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6419:49:6419:63|Input udma_req_addr_p is unused.
Finished optimization stage 2 on miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_axi_wchan_32s_1s_2s_1s_40s_41s_0_1_2_3 .......
@W: CL247 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3569:64:3569:76|Input port bit 0 of aximstr_bresp[1:0] is unused

@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3543:64:3543:78|Input opsrv_parity_en is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3544:64:3544:76|Input cfg_fence_all is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3570:64:3570:74|Input aximstr_bid is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3585:64:3585:85|Input cpu_axi_fence_wr_flush is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3589:64:3589:78|Input udma_axi_awaddr is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3590:64:3590:77|Input udma_axi_awlen is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3591:64:3591:78|Input udma_axi_awsize is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3593:64:3593:79|Input udma_axi_awvalid is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3594:64:3594:77|Input udma_axi_wdata is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3595:64:3595:79|Input udma_axi_wdata_p is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3596:64:3596:77|Input udma_axi_wlast is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3597:64:3597:77|Input udma_axi_wstrb is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3599:64:3599:78|Input udma_axi_wvalid is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3600:64:3600:86|Input udma_axi_fence_wr_flush is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3602:64:3602:79|Input udma_axi_war_hzd is unused.
Finished optimization stage 2 on miv_rv32_axi_wchan_32s_1s_2s_1s_40s_41s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_buffer_29s_2s_1s_1s .......
Finished optimization stage 2 on miv_rv32_buffer_29s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_axi_egress_slip_buffer_41s .......
Finished optimization stage 2 on miv_rv32_axi_egress_slip_buffer_41s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_buffer_41s_2s_1s_1s .......
Finished optimization stage 2 on miv_rv32_buffer_41s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_fixed_arb_1s .......
Finished optimization stage 2 on miv_rv32_fixed_arb_1s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_rr_pri_arb_1s_1s_1s .......
Finished optimization stage 2 on miv_rv32_rr_pri_arb_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_axi_rchan_32s_2s_2s_1s_40s_39s_0_1_2_3 .......
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":2968:57:2968:67|Input aximstr_rid is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3004:57:3004:71|Input udma_axi_araddr is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3005:57:3005:70|Input udma_axi_arlen is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3006:57:3006:71|Input udma_axi_arsize is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3008:57:3008:72|Input udma_axi_arvalid is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3009:57:3009:71|Input udma_axi_rready is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3015:57:3015:79|Input udma_axi_fence_rd_flush is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3017:57:3017:72|Input udma_axi_raw_hzd is unused.
Finished optimization stage 2 on miv_rv32_axi_rchan_32s_2s_2s_1s_40s_39s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_buffer_30s_2s_1s_1s .......
Finished optimization stage 2 on miv_rv32_buffer_30s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_axi_ingress_buffer_39s_2s_1s_1s .......
Finished optimization stage 2 on miv_rv32_axi_ingress_buffer_39s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_axi_egress_slip_buffer_40s .......
Finished optimization stage 2 on miv_rv32_axi_egress_slip_buffer_40s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_buffer_40s_2s_1s_1s .......
Finished optimization stage 2 on miv_rv32_buffer_40s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_strb_to_addr_4s .......
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14468:45:14468:50|Input resetn is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14469:45:14469:47|Input clk is unused.
Finished optimization stage 2 on miv_rv32_strb_to_addr_4s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_ram_singleport_addreg_16384_28s_32s_1s_4s_4s .......
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14641:48:14641:51|Input port bits 1 to 0 of addr[27:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14639:48:14639:51|Input rstb is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14642:48:14642:49|Input ce is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14644:48:14644:52|Input ret1n is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14645:48:14645:58|Input pg_override is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14646:48:14646:57|Input ecc_bypass is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14647:48:14647:61|Input ram_err_inject is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14652:48:14652:56|Input ram_sb_in is unused.
Finished optimization stage 2 on miv_rv32_ram_singleport_addreg_16384_28s_32s_1s_4s_4s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_opsrv_tcm_Z81 .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9303:2:9303:7|Trying to extract state machine for register cpu_d_wr_rd_state.
Extracted state machine for register cpu_d_wr_rd_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9303:2:9303:7|Pruning register bits 3 to 1 of cpu_d_req_wr_byte_en_int[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9075:48:9075:61|Input port bits 31 to 28 of cpu_i_req_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9088:48:9088:61|Input port bits 31 to 28 of cpu_d_req_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9065:49:9065:63|Input opsrv_parity_en is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9074:49:9074:68|Input cpu_i_req_rd_byte_en is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9076:49:9076:64|Input cpu_i_req_addr_p is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9078:49:9078:64|Input cpu_i_resp_ready is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9084:49:9084:68|Input cpu_d_req_rd_byte_en is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9086:49:9086:62|Input cpu_d_req_read is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9087:49:9087:63|Input cpu_d_req_write is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9089:49:9089:64|Input cpu_d_req_addr_p is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9091:49:9091:67|Input cpu_d_req_wr_data_p is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9093:49:9093:64|Input cpu_d_resp_ready is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9099:49:9099:62|Input udma_req_valid is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9101:49:9101:67|Input udma_req_rd_byte_en is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9102:49:9102:67|Input udma_req_wr_byte_en is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9103:49:9103:61|Input udma_req_read is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9104:49:9104:62|Input udma_req_write is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9105:49:9105:61|Input udma_req_addr is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9106:49:9106:63|Input udma_req_addr_p is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9107:49:9107:60|Input udma_req_len is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9108:49:9108:64|Input udma_req_wr_data is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9109:49:9109:66|Input udma_req_wr_data_p is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9111:49:9111:63|Input udma_resp_ready is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9118:49:9118:70|Input tcm_dma_access_disable is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9119:49:9119:70|Input tcm_dap_access_disable is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9120:49:9120:65|Input tcm_dap_req_valid is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9122:49:9122:70|Input tcm_dap_req_rd_byte_en is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9123:49:9123:70|Input tcm_dap_req_wr_byte_en is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9124:48:9124:63|Input tcm_dap_req_addr is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9125:49:9125:66|Input tcm_dap_req_addr_p is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9126:49:9126:67|Input tcm_dap_req_wr_data is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9127:49:9127:69|Input tcm_dap_req_wr_data_p is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":9129:49:9129:66|Input tcm_dap_resp_ready is unused.
Finished optimization stage 2 on miv_rv32_opsrv_tcm_Z81 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_fixed_arb_3s .......
Finished optimization stage 2 on miv_rv32_fixed_arb_3s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_rr_pri_arb_3s_1s_1s .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14288:2:14288:7|Trying to extract state machine for register hipri_req_ptr.
Extracted state machine for register hipri_req_ptr
State machine has 7 reachable states with original encodings of:
   001
   010
   011
   100
   101
   110
   111
Finished optimization stage 2 on miv_rv32_rr_pri_arb_3s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_opsrv_apb_mstr_32s_1s_1_0_1_2_3_4_5 .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6099:6:6099:11|Trying to extract state machine for register gen_apb_byte_shim.apb_st.
Extracted state machine for register gen_apb_byte_shim.apb_st
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":5931:49:5931:63|Input opsrv_parity_en is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":5938:49:5938:68|Input cpu_i_req_rd_byte_en is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":5940:49:5940:64|Input cpu_i_req_addr_p is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":5942:49:5942:64|Input cpu_i_resp_ready is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":5948:49:5948:68|Input cpu_d_req_rd_byte_en is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":5951:49:5951:64|Input cpu_d_req_addr_p is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":5955:49:5955:64|Input cpu_d_resp_ready is unused.
Finished optimization stage 2 on miv_rv32_opsrv_apb_mstr_32s_1s_1_0_1_2_3_4_5 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_fixed_arb_2s .......
Finished optimization stage 2 on miv_rv32_fixed_arb_2s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_rr_pri_arb_2s_1s_1s .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14288:2:14288:7|Trying to extract state machine for register hipri_req_ptr.
Extracted state machine for register hipri_req_ptr
State machine has 3 reachable states with original encodings of:
   01
   10
   11
Finished optimization stage 2 on miv_rv32_rr_pri_arb_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_opsrv_debug_1 .......
Finished optimization stage 2 on miv_rv32_opsrv_debug_1 (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_opsrv_debug_du .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":11381:0:11381:8|Trying to extract state machine for register debug_state.
Extracted state machine for register debug_state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":10991:0:10991:8|Trying to extract state machine for register command_reg_state.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":10455:39:10455:52|Input dmi_resp_ready is unused.
Finished optimization stage 2 on miv_rv32_opsrv_debug_du (CPU Time 0h:00m:00s, Memory Used current: 457MB peak: 494MB)
Running optimization stage 2 on miv_rv32_opsrv_debug_sba .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":11826:0:11826:8|Trying to extract state machine for register sba_state.
Extracted state machine for register sba_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on miv_rv32_opsrv_debug_sba (CPU Time 0h:00m:00s, Memory Used current: 464MB peak: 494MB)
Running optimization stage 2 on miv_rv32_opsrv_debug_fifo_1s_34s_1s_0s_2s .......
Finished optimization stage 2 on miv_rv32_opsrv_debug_fifo_1s_34s_1s_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 464MB peak: 494MB)
Running optimization stage 2 on miv_rv32_opsrv_debug_fifo_1s_41s_1s_0s_2s .......
Finished optimization stage 2 on miv_rv32_opsrv_debug_fifo_1s_41s_1s_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 464MB peak: 494MB)
Running optimization stage 2 on miv_rv32_opsrv_dtm_jtag_1 .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12852:12:12852:20|Trying to extract state machine for register gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat.
Extracted state machine for register gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12732:12:12732:20|Trying to extract state machine for register gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState.
Extracted state machine for register gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12661:48:12661:60|Input dtm_req_ready is unused.
Finished optimization stage 2 on miv_rv32_opsrv_dtm_jtag_1 (CPU Time 0h:00m:00s, Memory Used current: 464MB peak: 494MB)
Running optimization stage 2 on miv_rv32_opsrv_Z80 .......
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":172:50:172:60|Input m_timer_irq is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":208:50:208:72|Input tcm1_cpu_access_disable is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":209:50:209:72|Input tcm1_dma_access_disable is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":210:50:210:72|Input tcm1_dap_access_disable is unused.
@N: CL159 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":211:50:211:70|Input tcm_dap_apb_slv_paddr is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\Libero_Projects\PF_Mi_V_Tut\synthesis\synlog\top_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on miv_rv32_opsrv_Z80 (CPU Time 0h:00m:00s, Memory Used current: 464MB peak: 494MB)
Running optimization stage 2 on miv_rv32_opsrv_interconnect_Z79 .......
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":7096:49:7096:71|Input port bits 11 to 0 of cfg_axi_mstr_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":7097:49:7097:69|Input port bits 11 to 0 of cfg_axi_mstr_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":7098:49:7098:71|Input port bits 11 to 0 of cfg_apb_mstr_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":7099:49:7099:69|Input port bits 11 to 0 of cfg_apb_mstr_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":7104:49:7104:72|Input port bits 11 to 0 of cfg_opsrv_cfg_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":7105:49:7105:70|Input port bits 11 to 0 of cfg_opsrv_cfg_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":7106:49:7106:67|Input port bits 11 to 0 of cfg_tcm0_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":7107:49:7107:65|Input port bits 11 to 0 of cfg_tcm0_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on miv_rv32_opsrv_interconnect_Z79 (CPU Time 0h:00m:00s, Memory Used current: 464MB peak: 494MB)
Running optimization stage 2 on miv_rv32_opsrv_regs_12s_0s_1s_1s_4s_2s_1s .......
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":13201:49:13201:71|Input port bits 3 to 1 of cpu_regs_req_wr_byte_en[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":13206:49:13206:68|Input port bits 31 to 5 of cpu_regs_req_wr_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":13206:49:13206:68|Input port bits 3 to 2 of cpu_regs_req_wr_data[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on miv_rv32_opsrv_regs_12s_0s_1s_1s_4s_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 464MB peak: 494MB)
Running optimization stage 2 on miv_rv32_buffer_4s_2s_1s_1s .......
Finished optimization stage 2 on miv_rv32_buffer_4s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 464MB peak: 494MB)
Running optimization stage 2 on miv_rv32_buffer_11s_2s_1s_1s .......
Finished optimization stage 2 on miv_rv32_buffer_11s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 464MB peak: 494MB)
Running optimization stage 2 on miv_rv32_buffer_6s_2s_1s_1s .......
Finished optimization stage 2 on miv_rv32_buffer_6s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 464MB peak: 494MB)
Running optimization stage 2 on miv_rv32_core_Z78 .......
Finished optimization stage 2 on miv_rv32_core_Z78 (CPU Time 0h:00m:00s, Memory Used current: 464MB peak: 494MB)
Running optimization stage 2 on miv_rv32_gpr_ram_array_32s_5s_32s .......
Finished optimization stage 2 on miv_rv32_gpr_ram_array_32s_5s_32s (CPU Time 0h:00m:00s, Memory Used current: 464MB peak: 494MB)
Running optimization stage 2 on miv_rv32_gpr_ram_0s_0 .......
Finished optimization stage 2 on miv_rv32_gpr_ram_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 464MB peak: 494MB)
Running optimization stage 2 on miv_rv32_expipe_Z77 .......
Finished optimization stage 2 on miv_rv32_expipe_Z77 (CPU Time 0h:00m:01s, Memory Used current: 483MB peak: 494MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_2147483648 .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_2147483648 (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 494MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_3s_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_3s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 494MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_0 .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 494MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_30s_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_30s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 494MB)
Running optimization stage 2 on miv_rv32_csr_privarch_Z76 .......
@W: CL247 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":1738:60:1738:72|Input port bit 1 of excpt_trigger[1:0] is unused

Finished optimization stage 2 on miv_rv32_csr_privarch_Z76 (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 494MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_0s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 494MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_5s_1s_0 .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_5s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 494MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_31s_0s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_31s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 494MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_1s_0s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_1s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 494MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_1s_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 494MB)
Running optimization stage 2 on miv_rv32_csr_decode_0s_1 .......
Finished optimization stage 2 on miv_rv32_csr_decode_0s_1 (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 494MB)
Running optimization stage 2 on miv_rv32_priv_irq_8_0_0 .......
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":6537:43:6537:44|Input port bits 23 to 12 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":6537:43:6537:44|Input port bits 10 to 8 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":6537:43:6537:44|Input port bits 6 to 4 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":6537:43:6537:44|Input port bits 2 to 0 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on miv_rv32_priv_irq_8_0_0 (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 494MB)
Running optimization stage 2 on miv_rv32_irq_reg_0s .......
Finished optimization stage 2 on miv_rv32_irq_reg_0s (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 494MB)
Running optimization stage 2 on miv_rv32_bcu .......
Finished optimization stage 2 on miv_rv32_bcu (CPU Time 0h:00m:00s, Memory Used current: 483MB peak: 494MB)
Running optimization stage 2 on miv_rv32_exu_1s_1s_1_0s_0s_0_0_0 .......
Finished optimization stage 2 on miv_rv32_exu_1s_1s_1_0s_0s_0_0_0 (CPU Time 0h:00m:01s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on miv_rv32_csr_decode_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_decode_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on miv_rv32_idecode_1_0s_0s .......
Finished optimization stage 2 on miv_rv32_idecode_1_0s_0s (CPU Time 0h:00m:01s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on miv_rv32_lsu_32s_2s_1s_2s_2s .......
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":16782:4:16782:9|Pruning register bit 3 of gen_req_buff_loop[1].req_buff_resp_fault[1][3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":16782:4:16782:9|Pruning register bit 3 of gen_req_buff_loop[0].req_buff_resp_fault[0][3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":16782:4:16782:9|Pruning register bit 1 of gen_req_buff_loop[0].req_buff_resp_fault[0][2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":16782:4:16782:9|Pruning register bit 1 of gen_req_buff_loop[1].req_buff_resp_fault[1][2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on miv_rv32_lsu_32s_2s_1s_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on miv_rv32_fetch_unit_32s_2147483648_3s_2s_3s_2s_2s_0s_1s .......
Finished optimization stage 2 on miv_rv32_fetch_unit_32s_2147483648_3s_2s_3s_2s_2s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on miv_rv32_ifu_iab_32s_2s_3s_2s .......
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Found RAM gen_buff_loop[0].buff_entry_data_resp, depth=3, width=16
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Found RAM gen_buff_loop[0].buff_entry_data_resp, depth=3, width=32
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Found RAM gen_buff_loop[0].buff_entry_error_resp, depth=3, width=2
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Found RAM gen_buff_loop[0].buff_entry_error_resp, depth=3, width=2
Finished optimization stage 2 on miv_rv32_ifu_iab_32s_2s_3s_2s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on INIT_Monitor .......
Finished optimization stage 2 on INIT_Monitor (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR .......
Finished optimization stage 2 on INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on BANKCTRL_HSIO .......
Finished optimization stage 2 on BANKCTRL_HSIO (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on BANKEN .......
Finished optimization stage 2 on BANKEN (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on INIT .......
Finished optimization stage 2 on INIT (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0 .......
Finished optimization stage 2 on DDR3_0 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on PF_DDR_CFG_INIT_Z75 .......
Finished optimization stage 2 on PF_DDR_CFG_INIT_Z75 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DLL_0_PF_CCC .......
Finished optimization stage 2 on DDR3_0_DLL_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DLL .......
Finished optimization stage 2 on DLL (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK .......
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":251:15:251:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":252:15:252:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":253:15:253:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":254:15:254:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":270:15:270:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":271:15:271:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":272:15:272:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":273:15:273:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15703:43:15703:637|*Input un1_DFI_ADDRESS_P0[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15708:43:15708:637|*Input un1_DFI_ADDRESS_P1[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15713:43:15713:637|*Input un1_DFI_ADDRESS_P2[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Libero_Projects\PF_Mi_V_Tut\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":15718:43:15718:637|*Input un1_DFI_ADDRESS_P3[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on OUTBUF_FEEDBACK_DIFF .......
Finished optimization stage 2 on OUTBUF_FEEDBACK_DIFF (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on OUTBUF_FEEDBACK .......
Finished optimization stage 2 on OUTBUF_FEEDBACK (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0 .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on BIBUF_DIFF_DQS .......
Finished optimization stage 2 on BIBUF_DIFF_DQS (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on BIBUF .......
Finished optimization stage 2 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on TRIBUFF_FEEDBACK .......
Finished optimization stage 2 on TRIBUFF_FEEDBACK (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on LANECTRL .......
Finished optimization stage 2 on LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on COREDDR_TIP_Z74 .......
Finished optimization stage 2 on COREDDR_TIP_Z74 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on COREDDR_TIP_INT_Z73 .......
@N: CL135 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v":1438:0:1438:5|Found sequential shift reset_n_int with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v":1475:0:1475:5|Found sequential shift dfi_rddata_en_p0 with address depth of 4 words and data bit width of 1.
Finished optimization stage 2 on COREDDR_TIP_INT_Z73 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on ddr_init_iterator .......
Finished optimization stage 2 on ddr_init_iterator (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on FIFO_BLK_3s_2s .......
Finished optimization stage 2 on FIFO_BLK_3s_2s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on ram_simple_dp_3s_64s_2s_2s .......
Finished optimization stage 2 on ram_simple_dp_3s_64s_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on LANE_ALIGNMENT_2s_2s_3s_7s .......
Finished optimization stage 2 on LANE_ALIGNMENT_2s_2s_3s_7s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on LANE_CTRL_2s_1s .......
Finished optimization stage 2 on LANE_CTRL_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on TIP_CTRL_BLK_Z72 .......
Finished optimization stage 2 on TIP_CTRL_BLK_Z72 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on write_callibrator_Z71 .......
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 127 to 120 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 111 to 104 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 95 to 88 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 79 to 72 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 63 to 56 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 47 to 40 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 31 to 24 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 15 to 8 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v":465:0:465:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 14 reachable states with original encodings of:
   0000000
   0000001
   0000010
   0000011
   0000100
   0000101
   0000110
   0000111
   0001000
   0001001
   0001010
   0001011
   0001111
   0010000
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v":37:42:37:49|Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on write_callibrator_Z71 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on ddr4_vref .......
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bit 2 of cal_init_mr_addr[2:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 17 to 9 of cal_init_mr_wr_mask[17:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
Finished optimization stage 2 on ddr4_vref (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on PHY_SIG_MOD_2s_2s .......
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on PHY_SIG_MOD_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DELAY_CTRL_8s_1s .......
Finished optimization stage 2 on DELAY_CTRL_8s_1s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on LEVELLING_2s_8_8_8_8_8_8_8_8_8 .......
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LEVELLING.v":118:15:118:25|Input port bits 6 to 1 of read_access[6:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on LEVELLING_2s_8_8_8_8_8_8_8_8_8 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on TRN_COMPLETE_Z70 .......
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v":236:3:236:8|Pruning register bit 1 of dfi_rdlvl_resp_extrnl[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v":236:3:236:8|Trying to extract state machine for register visual_trn_compl_current.
Extracted state machine for register visual_trn_compl_current
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Finished optimization stage 2 on TRN_COMPLETE_Z70 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on IOG_IF_2s_18s_0_1 .......
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning register bit 1 of apb_pause_int[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on IOG_IF_2s_18s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on APB_IOG_CTRL_SM .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v":234:3:234:8|Trying to extract state machine for register visual_APB_IOG_CONTROLLER_current.
@W: CL177 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v":234:3:234:8|Sharing sequential element move and merging visual_APB_IOG_CONTROLLER_current. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v":59:17:59:24|Input port bits 15 to 3 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on APB_IOG_CTRL_SM (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on VREF_TR_2s .......
Finished optimization stage 2 on VREF_TR_2s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on WRLVL_BOT .......
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v":179:0:179:5|Pruning register bit 5 of wait_cnt[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v":179:0:179:5|Pruning register bit 4 of wait_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v":114:0:114:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 17 reachable states with original encodings of:
   0000000000000000000
   0000000000000000010
   0000000000000001000
   0000000000000010000
   0000000000000100000
   0000000000001000000
   0000000000010000000
   0000000000100000000
   0000000001000000000
   0000000010000000000
   0000000100000000000
   0000001000000000000
   0000010000000000000
   0000100000000000000
   0001000000000000000
   0010000000000000000
   1000000000000000000
Finished optimization stage 2 on WRLVL_BOT (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on WRLVL_2s .......
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v":54:15:54:22|Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v":61:34:61:48|Input port bits 16 to 9 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v":61:34:61:48|Input port bits 7 to 0 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on WRLVL_2s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on RDLVL_2s_8_8_8_8_8_8_8_8_8 .......
Finished optimization stage 2 on RDLVL_2s_8_8_8_8_8_8_8_8_8 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on RDLVL_TRAIN .......
Finished optimization stage 2 on RDLVL_TRAIN (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on dq_align_dqs_optimization .......
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Pruning register bits 7 to 1 of pre_rd_dq_load[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1701:3:1701:8|Pruning register bit 2 of hold_fifo_block_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1701:3:1701:8|Trying to extract state machine for register visual_Lane_Fifo_Protect_current.
Extracted state machine for register visual_Lane_Fifo_Protect_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":977:3:977:8|Trying to extract state machine for register visual_rx_valid_current.
Extracted state machine for register visual_rx_valid_current
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Trying to extract state machine for register visual_dq_dqs_optimisation_current.
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":69:20:69:27|Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on dq_align_dqs_optimization (CPU Time 0h:00m:01s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on gate_training .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v":2374:3:2374:8|Trying to extract state machine for register visual_shim_logic_2_current.
Extracted state machine for register visual_shim_logic_2_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v":2243:3:2243:8|Trying to extract state machine for register visual_shim_logic_1_current.
Extracted state machine for register visual_shim_logic_1_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v":2112:3:2112:8|Trying to extract state machine for register visual_shim_logic_0_current.
Extracted state machine for register visual_shim_logic_0_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Trying to extract state machine for register visual_gate_training_current.
Extracted state machine for register visual_gate_training_current
State machine has 29 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v":63:20:63:27|Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on gate_training (CPU Time 0h:00m:01s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8 .......
Finished optimization stage 2 on RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DLL_MON .......
Finished optimization stage 2 on DLL_MON (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on trn_bclksclk .......
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v":293:0:293:5|Found RAM late, depth=8, width=1
@N: CL134 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v":293:0:293:5|Found RAM early, depth=8, width=1
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v":316:0:316:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 16 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
Finished optimization stage 2 on trn_bclksclk (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on trn_dqsw .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v":229:0:229:5|Trying to extract state machine for register current_state.
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v":229:0:229:5|Pruning register bits 8 to 5 of current_state[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on trn_dqsw (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on TRN_CLK_2s_1s_0s_1s_2s_3s_4s .......
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v":418:0:418:5|Pruning register bits 3 to 1 of current_lane[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v":328:0:328:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@W: CL247 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v":244:32:244:47|Input port bit 3 of dqsw270_igear_rx[3:0] is unused

@W: CL247 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v":244:32:244:47|Input port bit 1 of dqsw270_igear_rx[3:0] is unused

@W: CL247 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v":245:32:245:44|Input port bit 3 of dqsw_igear_rx[3:0] is unused

@W: CL247 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v":245:32:245:44|Input port bit 1 of dqsw_igear_rx[3:0] is unused

Finished optimization stage 2 on TRN_CLK_2s_1s_0s_1s_2s_3s_4s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on flag_generator_1s .......
Finished optimization stage 2 on flag_generator_1s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on data_transition_detector_1s .......
Finished optimization stage 2 on data_transition_detector_1s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on noisy_data_detector_1s .......
Finished optimization stage 2 on noisy_data_detector_1s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on trn_cmd_addr .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v":353:0:353:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 29 reachable states with original encodings of:
   00000000000000000000000000001
   00000000000000000000000000010
   00000000000000000000000000100
   00000000000000000000000001000
   00000000000000000000000010000
   00000000000000000000000100000
   00000000000000000000001000000
   00000000000000000000010000000
   00000000000000000000100000000
   00000000000000000001000000000
   00000000000000000010000000000
   00000000000000000100000000000
   00000000000000001000000000000
   00000000000000010000000000000
   00000000000000100000000000000
   00000000000001000000000000000
   00000000000010000000000000000
   00000000000100000000000000000
   00000000001000000000000000000
   00000000010000000000000000000
   00000000100000000000000000000
   00000001000000000000000000000
   00000010000000000000000000000
   00000100000000000000000000000
   00001000000000000000000000000
   00010000000000000000000000000
   00100000000000000000000000000
   01000000000000000000000000000
   10000000000000000000000000000
@W: CL246 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v":49:28:49:35|Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on trn_cmd_addr (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on APB_IF .......
@N: CL189 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v":206:3:206:8|Register bit wait_cnt[2] is always 0.
@W: CL260 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v":206:3:206:8|Pruning register bit 2 of wait_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v":206:3:206:8|Trying to extract state machine for register visual_Start_current.
Extracted state machine for register visual_Start_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on APB_IF (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on register_bank_0s_2s .......
Finished optimization stage 2 on register_bank_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD .......
Finished optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on IOD .......
Finished optimization stage 2 on IOD (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on TRIBUFF .......
Finished optimization stage 2 on TRIBUFF (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DFN1 .......
Finished optimization stage 2 on DFN1 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on CLKINT_PRESERVE .......
Finished optimization stage 2 on CLKINT_PRESERVE (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z69 .......
Finished optimization stage 2 on DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z69 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_sdram_sys_top_Z68 .......
Finished optimization stage 2 on C0_sdram_sys_top_Z68 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_merge_read_valid_40s_32s_5s_0_1 .......
Finished optimization stage 2 on C0_merge_read_valid_40s_32s_5s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_init_read_capture_128s_4s_1s .......
Finished optimization stage 2 on C0_init_read_capture_128s_4s_1s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_util_ram_1s_128s_32s_4s_0s_0s_2s .......
Finished optimization stage 2 on C0_util_ram_1s_128s_32s_4s_0s_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_sdram_lb_Z67 .......
Finished optimization stage 2 on C0_sdram_lb_Z67 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_automatic_sr_pd_Z66 .......
Finished optimization stage 2 on C0_automatic_sr_pd_Z66 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_init_pda_mrs_interface_Z65 .......
Finished optimization stage 2 on C0_init_pda_mrs_interface_Z65 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_pending_rw_Z64 .......
Finished optimization stage 2 on C0_pending_rw_Z64 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_controller_busy_Z63 .......
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on C0_controller_busy_Z63 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_sdram_addr_ctrl_parity_Z62 .......
Finished optimization stage 2 on C0_sdram_addr_ctrl_parity_Z62 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_dfi_timing_gen_Z61 .......
Finished optimization stage 2 on C0_dfi_timing_gen_Z61 (CPU Time 0h:00m:19s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_prog_pipe_delay_34s_0_5s_23s .......
Finished optimization stage 2 on C0_prog_pipe_delay_34s_0_5s_23s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_dfi_phyupd_ack_gen_Z60 .......
Finished optimization stage 2 on C0_dfi_phyupd_ack_gen_Z60 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_force_wrdata_en_Z59 .......
Finished optimization stage 2 on C0_force_wrdata_en_Z59 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_prog_pipe_delay_64s_1_1s_1s .......
Finished optimization stage 2 on C0_prog_pipe_delay_64s_1_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_prog_pipe_delay_160s_0_1s_1s .......
Finished optimization stage 2 on C0_prog_pipe_delay_160s_0_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_dfi_phase_shift_dynamic_4s_0s_0 .......
Finished optimization stage 2 on C0_dfi_phase_shift_dynamic_4s_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_dfi_phase_shift_dynamic_4s_1s_0 .......
Finished optimization stage 2 on C0_dfi_phase_shift_dynamic_4s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 494MB)
Running optimization stage 2 on C0_freq_ratio_data_Z58 .......
Finished optimization stage 2 on C0_freq_ratio_data_Z58 (CPU Time 0h:00m:01s, Memory Used current: 498MB peak: 498MB)
Running optimization stage 2 on C0_freq_ratio_cac_Z57 .......
Finished optimization stage 2 on C0_freq_ratio_cac_Z57 (CPU Time 0h:00m:00s, Memory Used current: 498MB peak: 498MB)
Running optimization stage 2 on C0_dfi_phase_shift_static_4s_0s_1 .......
Finished optimization stage 2 on C0_dfi_phase_shift_static_4s_0s_1 (CPU Time 0h:00m:00s, Memory Used current: 498MB peak: 498MB)
Running optimization stage 2 on C0_dfi_phase_shift_static_4s_0s_0 .......
Finished optimization stage 2 on C0_dfi_phase_shift_static_4s_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 498MB peak: 498MB)
Running optimization stage 2 on C0_fastinit_Z56 .......
Extracted state machine for register srx_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
Extracted state machine for register lp4_zqcal_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Extracted state machine for register init_sm
State machine has 52 reachable states with original encodings of:
   0000000
   0000001
   0000010
   0000011
   0000100
   0000101
   0000110
   0000111
   0001000
   0001001
   0001010
   0001011
   0001100
   0001101
   0001110
   0001111
   0010000
   0010001
   0010010
   0010011
   0010100
   0011011
   0011100
   0011101
   0011110
   0011111
   0100000
   0100001
   0100010
   0100011
   0101001
   0101010
   0101011
   0101100
   0101101
   0101110
   0101111
   0110000
   0110001
   0110010
   0110011
   0110100
   0110101
   0110110
   0110111
   0111000
   0111001
   0111010
   0111011
   0111100
   0111101
   0111110
Extracted state machine for register mr_reload_sm
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Finished optimization stage 2 on C0_fastinit_Z56 (CPU Time 0h:00m:02s, Memory Used current: 498MB peak: 500MB)
Running optimization stage 2 on C0_read_cal_timer .......
Finished optimization stage 2 on C0_read_cal_timer (CPU Time 0h:00m:00s, Memory Used current: 498MB peak: 500MB)
Running optimization stage 2 on C0_util_sync_16s_0_0 .......
Finished optimization stage 2 on C0_util_sync_16s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 498MB peak: 500MB)
Running optimization stage 2 on C0_util_sync_bus_2s_0_0 .......
Finished optimization stage 2 on C0_util_sync_bus_2s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 498MB peak: 500MB)
Running optimization stage 2 on C0_pipeline_timer_8s_4s_4095_1_0 .......
Finished optimization stage 2 on C0_pipeline_timer_8s_4s_4095_1_0 (CPU Time 0h:00m:00s, Memory Used current: 498MB peak: 500MB)
Running optimization stage 2 on C0_prog_pipe_delay_1s_0_1s_1s .......
Finished optimization stage 2 on C0_prog_pipe_delay_1s_0_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 498MB peak: 500MB)
Running optimization stage 2 on C0_prog_pipe_delay_1s_1s_1s_1s .......
Finished optimization stage 2 on C0_prog_pipe_delay_1s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 498MB peak: 500MB)
Running optimization stage 2 on C0_prog_pipe_delay_1s_1s_2s_2s .......
Finished optimization stage 2 on C0_prog_pipe_delay_1s_1s_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 498MB peak: 500MB)
Running optimization stage 2 on C0_qm_Z55 .......
Finished optimization stage 2 on C0_qm_Z55 (CPU Time 0h:00m:03s, Memory Used current: 543MB peak: 543MB)
Running optimization stage 2 on C0_openrank_Z54 .......
Finished optimization stage 2 on C0_openrank_Z54 (CPU Time 0h:00m:01s, Memory Used current: 502MB peak: 549MB)
Running optimization stage 2 on C0_wtr_tracking_Z53 .......
Finished optimization stage 2 on C0_wtr_tracking_Z53 (CPU Time 0h:00m:00s, Memory Used current: 502MB peak: 549MB)
Running optimization stage 2 on C0_wtr_tracking_Z52 .......
Finished optimization stage 2 on C0_wtr_tracking_Z52 (CPU Time 0h:00m:00s, Memory Used current: 502MB peak: 549MB)
Running optimization stage 2 on C0_rw_tracking_Z51 .......
Finished optimization stage 2 on C0_rw_tracking_Z51 (CPU Time 0h:00m:01s, Memory Used current: 504MB peak: 549MB)
Running optimization stage 2 on C0_nwl_rolling_timer_8s_15s_4s_32767s_32768s_7s .......
Finished optimization stage 2 on C0_nwl_rolling_timer_8s_15s_4s_32767s_32768s_7s (CPU Time 0h:00m:00s, Memory Used current: 504MB peak: 549MB)
Running optimization stage 2 on C0_nwl_rolling_timer_4s_9s_3s_86s_512s_3s .......
Finished optimization stage 2 on C0_nwl_rolling_timer_4s_9s_3s_86s_512s_3s (CPU Time 0h:00m:00s, Memory Used current: 504MB peak: 549MB)
Running optimization stage 2 on C0_openbank .......
Finished optimization stage 2 on C0_openbank (CPU Time 0h:00m:00s, Memory Used current: 505MB peak: 549MB)
Running optimization stage 2 on C0_fastsdram_Z50 .......
Extracted state machine for register hold_sm
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
Extracted state machine for register ctrlupd_sm
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C0_fastsdram_Z50 (CPU Time 0h:00m:25s, Memory Used current: 691MB peak: 817MB)
Running optimization stage 2 on C0_util_param_latency_48s_3s_1s_1s .......
Finished optimization stage 2 on C0_util_param_latency_48s_3s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 606MB peak: 817MB)
Running optimization stage 2 on C0_util_param_latency_130s_3s_0s_1s .......
Finished optimization stage 2 on C0_util_param_latency_130s_3s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 606MB peak: 817MB)
Running optimization stage 2 on C0_prog_pipe_delay_1s_0_2s_2s .......
Finished optimization stage 2 on C0_prog_pipe_delay_1s_0_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 606MB peak: 817MB)
Running optimization stage 2 on C0_sr_clk_mgr_Z49 .......
Finished optimization stage 2 on C0_sr_clk_mgr_Z49 (CPU Time 0h:00m:00s, Memory Used current: 607MB peak: 817MB)
Running optimization stage 2 on C0_wrcmd_data_delay_Z48 .......
Finished optimization stage 2 on C0_wrcmd_data_delay_Z48 (CPU Time 0h:00m:00s, Memory Used current: 607MB peak: 817MB)
Running optimization stage 2 on C0_wrcmd_data_delay_Z47 .......
Finished optimization stage 2 on C0_wrcmd_data_delay_Z47 (CPU Time 0h:00m:00s, Memory Used current: 607MB peak: 817MB)
Running optimization stage 2 on C0_wrcmd_data_delay_Z46 .......
Finished optimization stage 2 on C0_wrcmd_data_delay_Z46 (CPU Time 0h:00m:00s, Memory Used current: 607MB peak: 817MB)
Running optimization stage 2 on C0_prog_pipe_delay_34s_0_7s_13s .......
Finished optimization stage 2 on C0_prog_pipe_delay_34s_0_7s_13s (CPU Time 0h:00m:00s, Memory Used current: 607MB peak: 817MB)
Running optimization stage 2 on C0_prog_pipe_delay_2s_0_7s_40s .......
Finished optimization stage 2 on C0_prog_pipe_delay_2s_0_7s_40s (CPU Time 0h:00m:00s, Memory Used current: 607MB peak: 817MB)
Running optimization stage 2 on C0_prog_pipe_delay_1s_0_7s_40s .......
Finished optimization stage 2 on C0_prog_pipe_delay_1s_0_7s_40s (CPU Time 0h:00m:00s, Memory Used current: 607MB peak: 817MB)
Running optimization stage 2 on C0_prog_pipe_delay_4s_0_7s_40s .......
Finished optimization stage 2 on C0_prog_pipe_delay_4s_0_7s_40s (CPU Time 0h:00m:00s, Memory Used current: 607MB peak: 817MB)
Running optimization stage 2 on C0_preamble_phase_shift_Z45 .......
Finished optimization stage 2 on C0_preamble_phase_shift_Z45 (CPU Time 0h:00m:00s, Memory Used current: 607MB peak: 817MB)
Running optimization stage 2 on C0_odt_gen_Z44 .......
Finished optimization stage 2 on C0_odt_gen_Z44 (CPU Time 0h:00m:05s, Memory Used current: 646MB peak: 817MB)
Running optimization stage 2 on C0_nwl_rolling_timer_4s_7s_3s_86s_128s_3s .......
Finished optimization stage 2 on C0_nwl_rolling_timer_4s_7s_3s_86s_128s_3s (CPU Time 0h:00m:00s, Memory Used current: 646MB peak: 817MB)
Running optimization stage 2 on C0_dlr_tracking .......
Finished optimization stage 2 on C0_dlr_tracking (CPU Time 0h:00m:01s, Memory Used current: 646MB peak: 817MB)
Running optimization stage 2 on C0_sbref_generator_4s_4s .......
Finished optimization stage 2 on C0_sbref_generator_4s_4s (CPU Time 0h:00m:00s, Memory Used current: 646MB peak: 817MB)
Running optimization stage 2 on C0_util_sync_bus_16s_0_1024s .......
Finished optimization stage 2 on C0_util_sync_bus_16s_0_1024s (CPU Time 0h:00m:00s, Memory Used current: 646MB peak: 817MB)
Running optimization stage 2 on C0_util_sync_toggle_pos_0s .......
Finished optimization stage 2 on C0_util_sync_toggle_pos_0s (CPU Time 0h:00m:00s, Memory Used current: 646MB peak: 817MB)
Running optimization stage 2 on C0_dfi_rddata_align_Z43 .......
Finished optimization stage 2 on C0_dfi_rddata_align_Z43 (CPU Time 0h:00m:00s, Memory Used current: 646MB peak: 817MB)
Running optimization stage 2 on C0_init_cal_interface .......
Finished optimization stage 2 on C0_init_cal_interface (CPU Time 0h:00m:00s, Memory Used current: 646MB peak: 817MB)
Running optimization stage 2 on C0_multiburst_qr_Z42 .......
Finished optimization stage 2 on C0_multiburst_qr_Z42 (CPU Time 0h:00m:00s, Memory Used current: 646MB peak: 817MB)
Running optimization stage 2 on C0_rmw_Z41 .......

Only the first 100 messages of id 'CL260' are reported. To see all messages use 'report_messages -log C:\Libero_Projects\PF_Mi_V_Tut\synthesis\synlog\top_compiler.srr -id CL260' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL260} -count unlimited' in the Tcl shell.
Extracted state machine for register shift_enable
State machine has 5 reachable states with original encodings of:
   000000
   000001
   000011
   000111
   001111
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on C0_rmw_Z41 (CPU Time 0h:00m:03s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_util_param_latency_1s_0s_0_1s .......
Finished optimization stage 2 on C0_util_param_latency_1s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_util_param_latency_16s_2s_0_0s .......
Finished optimization stage 2 on C0_util_param_latency_16s_2s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_util_param_latency_1s_3s_0_0s .......
Finished optimization stage 2 on C0_util_param_latency_1s_3s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_util_param_latency_3s_2s_0_0s .......
Finished optimization stage 2 on C0_util_param_latency_3s_2s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_util_param_latency_1s_2s_0_0s .......
Finished optimization stage 2 on C0_util_param_latency_1s_2s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_util_fifo_reg_28s_5s_32s_16s_0s_1s_0s_31s .......
Finished optimization stage 2 on C0_util_fifo_reg_28s_5s_32s_16s_0s_1s_0s_31s (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_mpfe_req_tracking_Z40 .......
Finished optimization stage 2 on C0_mpfe_req_tracking_Z40 (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_dbi_Z39 .......
Finished optimization stage 2 on C0_dbi_Z39 (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_read_dbi .......
Finished optimization stage 2 on C0_read_dbi (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_ddr4_byte_bit_map_1s .......
Finished optimization stage 2 on C0_ddr4_byte_bit_map_1s (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_ddr4_byte_bit_map_0s .......
Finished optimization stage 2 on C0_ddr4_byte_bit_map_0s (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_write_crc_dbi_Z38 .......
Finished optimization stage 2 on C0_write_crc_dbi_Z38 (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_write_dbi .......
Finished optimization stage 2 on C0_write_dbi (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_mpfe_starve_timer .......
Finished optimization stage 2 on C0_mpfe_starve_timer (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_lb_fifo_13s_1s_37s_50s_1s_115s .......
Finished optimization stage 2 on C0_lb_fifo_13s_1s_37s_50s_1s_115s (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_mpfe_Z37 .......
Finished optimization stage 2 on C0_mpfe_Z37 (CPU Time 0h:00m:01s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_util_fifo_Z36 .......
Finished optimization stage 2 on C0_util_fifo_Z36 (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_util_ram_5s_64s_32s_2s_0s_0s_32s .......
Finished optimization stage 2 on C0_util_ram_5s_64s_32s_2s_0s_0s_32s (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_util_lat1_to_lat0_64s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C0_util_lat1_to_lat0_64s (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_util_fifo_core_Z35 .......
Finished optimization stage 2 on C0_util_fifo_core_Z35 (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_mpfe_req_tracking_Z34 .......
Finished optimization stage 2 on C0_mpfe_req_tracking_Z34 (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_util_fifo_reg_64s_5s_32s_16s_0s_1s_0s_31s .......
Finished optimization stage 2 on C0_util_fifo_reg_64s_5s_32s_16s_0s_1s_0s_31s (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_mpfe_req_tracking_Z33 .......
Finished optimization stage 2 on C0_mpfe_req_tracking_Z33 (CPU Time 0h:00m:00s, Memory Used current: 647MB peak: 817MB)
Running optimization stage 2 on C0_mpfe_arbiter_1s_32s .......
Finished optimization stage 2 on C0_mpfe_arbiter_1s_32s (CPU Time 0h:00m:08s, Memory Used current: 742MB peak: 817MB)
Running optimization stage 2 on C0_util_fifo_Z32 .......
Finished optimization stage 2 on C0_util_fifo_Z32 (CPU Time 0h:00m:00s, Memory Used current: 742MB peak: 817MB)
Running optimization stage 2 on C0_util_ram_9s_70s_32s_2s_0s_0s_512s .......
Finished optimization stage 2 on C0_util_ram_9s_70s_32s_2s_0s_0s_512s (CPU Time 0h:00m:00s, Memory Used current: 742MB peak: 817MB)
Running optimization stage 2 on C0_util_lat1_to_lat0_70s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C0_util_lat1_to_lat0_70s (CPU Time 0h:00m:00s, Memory Used current: 742MB peak: 817MB)
Running optimization stage 2 on C0_util_fifo_core_Z31 .......
Finished optimization stage 2 on C0_util_fifo_core_Z31 (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_fifo_Z30 .......
Finished optimization stage 2 on C0_util_fifo_Z30 (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_ram_8s_77s_32s_2s_0s_0s_256s .......
Finished optimization stage 2 on C0_util_ram_8s_77s_32s_2s_0s_0s_256s (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_lat1_to_lat0_77s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C0_util_lat1_to_lat0_77s (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_fifo_core_Z29 .......
Finished optimization stage 2 on C0_util_fifo_core_Z29 (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_fifo_Z28 .......
Finished optimization stage 2 on C0_util_fifo_Z28 (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_ram_9s_145s_32s_4s_0s_0s_512s .......
Finished optimization stage 2 on C0_util_ram_9s_145s_32s_4s_0s_0s_512s (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_lat1_to_lat0_145s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C0_util_lat1_to_lat0_145s (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_gray_sync_bin_10s .......
Finished optimization stage 2 on C0_util_gray_sync_bin_10s (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_gray_to_bin_10s .......
Finished optimization stage 2 on C0_util_gray_to_bin_10s (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_sync_10s_0_0 .......
Finished optimization stage 2 on C0_util_sync_10s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_bin_to_gray_10s .......
Finished optimization stage 2 on C0_util_bin_to_gray_10s (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_fifo_core_Z27 .......
Finished optimization stage 2 on C0_util_fifo_core_Z27 (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_fifo_Z26 .......
Finished optimization stage 2 on C0_util_fifo_Z26 (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_ram_10s_129s_32s_4s_0s_0s_1024s .......
Finished optimization stage 2 on C0_util_ram_10s_129s_32s_4s_0s_0s_1024s (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_lat1_to_lat0_129s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C0_util_lat1_to_lat0_129s (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_fifo_core_Z25 .......
Finished optimization stage 2 on C0_util_fifo_core_Z25 (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_fifo_Z24 .......
Finished optimization stage 2 on C0_util_fifo_Z24 (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_ram_10s_46s_32s_1s_0s_0s_1024s .......
Finished optimization stage 2 on C0_util_ram_10s_46s_32s_1s_0s_0s_1024s (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_lat1_to_lat0_46s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C0_util_lat1_to_lat0_46s (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_gray_sync_bin_11s .......
Finished optimization stage 2 on C0_util_gray_sync_bin_11s (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_gray_to_bin_11s .......
Finished optimization stage 2 on C0_util_gray_to_bin_11s (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_sync_11s_0_0 .......
Finished optimization stage 2 on C0_util_sync_11s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_bin_to_gray_11s .......
Finished optimization stage 2 on C0_util_bin_to_gray_11s (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_fifo_core_Z23 .......
Finished optimization stage 2 on C0_util_fifo_core_Z23 (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_simple_buffer_2s_5s_32s .......
Finished optimization stage 2 on C0_simple_buffer_2s_5s_32s (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_fifo_Z22 .......
Finished optimization stage 2 on C0_util_fifo_Z22 (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_ram_4s_6s_6s_1s_0s_0s_16s .......
Finished optimization stage 2 on C0_util_ram_4s_6s_6s_1s_0s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_lat1_to_lat0_6s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C0_util_lat1_to_lat0_6s (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_util_fifo_core_Z21 .......
Finished optimization stage 2 on C0_util_fifo_core_Z21 (CPU Time 0h:00m:00s, Memory Used current: 743MB peak: 817MB)
Running optimization stage 2 on C0_axi_if_Z20 .......
Finished optimization stage 2 on C0_axi_if_Z20 (CPU Time 0h:00m:03s, Memory Used current: 679MB peak: 817MB)
Running optimization stage 2 on C0_addr_tran_1s_32s_10s_31s_22s .......

Only the first 100 messages of id 'CL246' are reported. To see all messages use 'report_messages -log C:\Libero_Projects\PF_Mi_V_Tut\synthesis\synlog\top_compiler.srr -id CL246' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL246} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on C0_addr_tran_1s_32s_10s_31s_22s (CPU Time 0h:00m:00s, Memory Used current: 679MB peak: 817MB)
Running optimization stage 2 on C0_util_fifo_Z19 .......
Finished optimization stage 2 on C0_util_fifo_Z19 (CPU Time 0h:00m:00s, Memory Used current: 679MB peak: 817MB)
Running optimization stage 2 on C0_util_ram_4s_95s_32s_2s_0s_0s_16s .......
Finished optimization stage 2 on C0_util_ram_4s_95s_32s_2s_0s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 679MB peak: 817MB)
Running optimization stage 2 on C0_util_lat1_to_lat0_95s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on C0_util_lat1_to_lat0_95s (CPU Time 0h:00m:00s, Memory Used current: 679MB peak: 817MB)
Running optimization stage 2 on C0_util_gray_sync_bin_5s .......
Finished optimization stage 2 on C0_util_gray_sync_bin_5s (CPU Time 0h:00m:00s, Memory Used current: 679MB peak: 817MB)
Running optimization stage 2 on C0_util_gray_to_bin_5s .......
Finished optimization stage 2 on C0_util_gray_to_bin_5s (CPU Time 0h:00m:00s, Memory Used current: 679MB peak: 817MB)
Running optimization stage 2 on C0_util_sync_5s_0_0 .......
Finished optimization stage 2 on C0_util_sync_5s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 679MB peak: 817MB)
Running optimization stage 2 on C0_util_bin_to_gray_5s .......
Finished optimization stage 2 on C0_util_bin_to_gray_5s (CPU Time 0h:00m:00s, Memory Used current: 679MB peak: 817MB)
Running optimization stage 2 on C0_util_fifo_core_Z18 .......
Finished optimization stage 2 on C0_util_fifo_core_Z18 (CPU Time 0h:00m:00s, Memory Used current: 680MB peak: 817MB)
Running optimization stage 2 on C0_util_handshake_sync_2s .......
Finished optimization stage 2 on C0_util_handshake_sync_2s (CPU Time 0h:00m:00s, Memory Used current: 680MB peak: 817MB)
Running optimization stage 2 on C0_util_pulse_extender .......
Finished optimization stage 2 on C0_util_pulse_extender (CPU Time 0h:00m:00s, Memory Used current: 680MB peak: 817MB)
Running optimization stage 2 on C0_wrap_calc_Z17 .......
Finished optimization stage 2 on C0_wrap_calc_Z17 (CPU Time 0h:00m:00s, Memory Used current: 680MB peak: 817MB)
Running optimization stage 2 on C0_util_param_latency_32s_0s_0_1s .......
Finished optimization stage 2 on C0_util_param_latency_32s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 680MB peak: 817MB)
Running optimization stage 2 on C0_util_param_latency_2s_0s_0_1s .......
Finished optimization stage 2 on C0_util_param_latency_2s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 680MB peak: 817MB)
Running optimization stage 2 on C0_util_param_latency_4s_0s_0_1s .......
Finished optimization stage 2 on C0_util_param_latency_4s_0s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 680MB peak: 817MB)
Running optimization stage 2 on C0_phy_top_Z16 .......
Finished optimization stage 2 on C0_phy_top_Z16 (CPU Time 0h:00m:00s, Memory Used current: 680MB peak: 817MB)
Running optimization stage 2 on C0_ddr4_nwl_phy_init_Z15 .......
Extracted state machine for register state
State machine has 79 reachable states with original encodings of:
   0000000
   0000001
   0000010
   0000011
   0000100
   0000101
   0000110
   0000111
   0001000
   0001001
   0001010
   0001011
   0001100
   0001101
   0001110
   0001111
   0010000
   0010001
   0010010
   0010011
   0010100
   0010101
   0010110
   0010111
   0011000
   0011001
   0011010
   0011011
   0011100
   0011101
   0011110
   0011111
   0100000
   0100001
   0100010
   0100011
   0100100
   0100101
   0100110
   0100111
   0101000
   0101001
   0101010
   0101011
   0101100
   0101101
   0101110
   0101111
   0110000
   0110001
   0110010
   0110011
   0110100
   0110101
   0110110
   0110111
   0111000
   0111001
   0111010
   0111011
   0111100
   0111101
   0111110
   0111111
   1000000
   1000001
   1000010
   1000011
   1000100
   1000101
   1000110
   1000111
   1001000
   1001001
   1001010
   1001011
   1001100
   1001101
   1001110
Finished optimization stage 2 on C0_ddr4_nwl_phy_init_Z15 (CPU Time 0h:00m:06s, Memory Used current: 746MB peak: 817MB)
Running optimization stage 2 on C0_util_sync_one_shot_1s .......
Finished optimization stage 2 on C0_util_sync_one_shot_1s (CPU Time 0h:00m:00s, Memory Used current: 746MB peak: 817MB)
Running optimization stage 2 on C0_util_sync_reset .......
Finished optimization stage 2 on C0_util_sync_reset (CPU Time 0h:00m:00s, Memory Used current: 746MB peak: 817MB)
Running optimization stage 2 on C0_util_sync_4s_0_0 .......
Finished optimization stage 2 on C0_util_sync_4s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 746MB peak: 817MB)
Running optimization stage 2 on C0_util_sync_flops_0 .......
Finished optimization stage 2 on C0_util_sync_flops_0 (CPU Time 0h:00m:00s, Memory Used current: 746MB peak: 817MB)
Running optimization stage 2 on C0_util_sync_1s_0_0 .......
Finished optimization stage 2 on C0_util_sync_1s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 746MB peak: 817MB)
Running optimization stage 2 on DDR3_0_CCC_0_PF_CCC .......
Finished optimization stage 2 on DDR3_0_CCC_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 746MB peak: 817MB)
Running optimization stage 2 on HS_IO_CLK .......
Finished optimization stage 2 on HS_IO_CLK (CPU Time 0h:00m:00s, Memory Used current: 746MB peak: 817MB)
Running optimization stage 2 on COREJTAGDEBUG_0 .......
Finished optimization stage 2 on COREJTAGDEBUG_0 (CPU Time 0h:00m:00s, Memory Used current: 746MB peak: 817MB)
Running optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 .......
Finished optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on BUFD .......
Finished optimization stage 2 on BUFD (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on corejtagdebug_bufd_34s .......
Finished optimization stage 2 on corejtagdebug_bufd_34s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on UJTAG .......
Finished optimization stage 2 on UJTAG (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on COREJTAGDEBUG_Z14 .......
Finished optimization stage 2 on COREJTAGDEBUG_Z14 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on CoreGPIO_0 .......
Finished optimization stage 2 on CoreGPIO_0 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on CoreGPIO_0_CoreGPIO_0_0_CoreGPIO_Z13 .......
Finished optimization stage 2 on CoreGPIO_0_CoreGPIO_0_0_CoreGPIO_Z13 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on CCC_C0 .......
Finished optimization stage 2 on CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on CCC_C0_CCC_C0_0_PF_CCC .......
Finished optimization stage 2 on CCC_C0_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on Axi4Interconnect .......
Finished optimization stage 2 on Axi4Interconnect (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z12 .......
Finished optimization stage 2 on caxi4interconnect_SlaveConvertor_Z12 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_CDC_FIFO_8s_74s_0s_3s .......
Finished optimization stage 2 on caxi4interconnect_CDC_FIFO_8s_74s_0s_3s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_CDC_FIFO_8s_5s_0s_3s .......
Finished optimization stage 2 on caxi4interconnect_CDC_FIFO_8s_5s_0s_3s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_8s_3s_5s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_8s_3s_5s_0s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_CDC_FIFO_8s_70s_0s_3s .......
Finished optimization stage 2 on caxi4interconnect_CDC_FIFO_8s_70s_0s_3s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_8s_3s_70s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_8s_3s_70s_0s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_CDC_FIFO_8s_65s_0s_3s .......
Finished optimization stage 2 on caxi4interconnect_CDC_FIFO_8s_65s_0s_3s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_CDC_rdCtrl_3s .......
Finished optimization stage 2 on caxi4interconnect_CDC_rdCtrl_3s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_CDC_wrCtrl_3s .......
Finished optimization stage 2 on caxi4interconnect_CDC_wrCtrl_3s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s .......
Finished optimization stage 2 on caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s .......
Finished optimization stage 2 on caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s .......
Finished optimization stage 2 on caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_Bin2Gray_3s .......
Finished optimization stage 2 on caxi4interconnect_Bin2Gray_3s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_8s_3s_65s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_8s_3s_65s_0s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z11 .......
Finished optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z11 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_FIFO_16s_2s_2s_15s_0s_16s_4s_0s_15s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_16s_2s_2s_15s_0s_16s_4s_0s_15s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_2s_4s_0 .......
Finished optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_2s_4s_0 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z10 .......
Finished optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z10 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z9 .......
Finished optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z9 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_5s_0_1_3_2 .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_5s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_76s_0_1_3_2 .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_76s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_70s_0_1_3_2 .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_70s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_65s_0_1_3_2 .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_65s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s .......
Finished optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_0_1s_1s .......
Finished optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_0_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_MasterConvertor_Z8 .......
Finished optimization stage 2 on caxi4interconnect_MasterConvertor_Z8 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_Z7 .......
Finished optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_Z7 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_UpConverter_Z6 .......
Finished optimization stage 2 on caxi4interconnect_UpConverter_Z6 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_1s .......
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v":89:2:89:7|Pruning register bits 9 to 4 of rd_src_shift_pre[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_1s .......
Finished optimization stage 2 on caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_1s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_FIFO_downsizing_16s_64s_32s_3s_15s_1s_16s_4s_1s_15s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_downsizing_16s_64s_32s_3s_15s_1s_16s_4s_1s_15s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_16s_4s_67s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_16s_4s_67s_0s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_4s_2s_26s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_4s_2s_26s_0s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_FIFO_4s_26s_26s_3s_1s_4s_2s_1s_3s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_4s_26s_26s_3s_1s_4s_2s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_DWC_UpConv_RChannel_1s_1s_16s_4s_64s_32s_0_1s .......
Finished optimization stage 2 on caxi4interconnect_DWC_UpConv_RChannel_1s_1s_16s_4s_64s_32s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_DWC_brespCtrl_1s_1s .......
Finished optimization stage 2 on caxi4interconnect_DWC_brespCtrl_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_4s_2s_2s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_4s_2s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_FIFO_4s_2s_2s_3s_0s_4s_2s_0s_3s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_4s_2s_2s_3s_0s_4s_2s_0s_3s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_DWC_UpConv_BChannel_1s_1s_4s_0_1s .......
Finished optimization stage 2 on caxi4interconnect_DWC_UpConv_BChannel_1s_1s_4s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_DWC_UpConv_WChannel_Z5 .......
Finished optimization stage 2 on caxi4interconnect_DWC_UpConv_WChannel_Z5 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_2s_0_1 .......
Finished optimization stage 2 on caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_2s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 747MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_1s_4s_2s_8s_3s .......
Finished optimization stage 2 on caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_1s_4s_2s_8s_3s (CPU Time 0h:00m:01s, Memory Used current: 703MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s .......
@W: CL279 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v":81:2:81:7|Pruning register bits 5 to 3 of mask_addr_out[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 703MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_4s_2s_8s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_4s_2s_8s_0s (CPU Time 0h:00m:00s, Memory Used current: 703MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 703MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s (CPU Time 0h:00m:00s, Memory Used current: 703MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_4s_2s_25s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_4s_2s_25s_0s (CPU Time 0h:00m:00s, Memory Used current: 703MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s (CPU Time 0h:00m:00s, Memory Used current: 703MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s (CPU Time 0h:00m:00s, Memory Used current: 703MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_16s_4s_2s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_16s_4s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 703MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_16s_4s_36s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_16s_4s_36s_0s (CPU Time 0h:00m:00s, Memory Used current: 703MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_FIFO_upsizing_16s_36s_72s_2s_15s_11s_16s_4s_11s_15s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_upsizing_16s_36s_72s_2s_15s_11s_16s_4s_11s_15s (CPU Time 0h:00m:00s, Memory Used current: 703MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s (CPU Time 0h:00m:00s, Memory Used current: 703MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_1s .......
Finished optimization stage 2 on caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_Hold_Reg_Ctrl .......
Finished optimization stage 2 on caxi4interconnect_Hold_Reg_Ctrl (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_DWC_UpConv_AChannel_32s_1s_1s_32s_64s_30s_1s_0_0_1 .......
Finished optimization stage 2 on caxi4interconnect_DWC_UpConv_AChannel_32s_1s_1s_32s_64s_30s_1s_0_0_1 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_MstrDataWidthConv_Z4 .......
Finished optimization stage 2 on caxi4interconnect_MstrDataWidthConv_Z4 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_4s_0_1_3_2 .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_4s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_75s_0_1_3_2 .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_75s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_69s_0_1_3_2 .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_69s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_64s_0_1_3_2 .......
@N: CL201 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_64s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s .......
Finished optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 817MB)
Running optimization stage 2 on COREAXI4INTERCONNECT_Z3 .......
Finished optimization stage 2 on COREAXI4INTERCONNECT_Z3 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z2 .......
@W: CL247 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":166:61:166:69|Input port bit 1 of SLAVE_BID[1:0] is unused

@W: CL247 :"C:\Libero_Projects\PF_Mi_V_Tut\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":188:63:188:71|Input port bit 1 of SLAVE_RID[1:0] is unused

Finished optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z2 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 817MB)
Running optimization stage 2 on caxi4interconnect_ResetSycnc .......
Finished optimization stage 2 on caxi4interconnect_ResetSycnc (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 817MB)
Running optimization stage 2 on APB3 .......
Finished optimization stage 2 on APB3 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 817MB)
Running optimization stage 2 on CoreAPB3_Z1 .......
Finished optimization stage 2 on CoreAPB3_Z1 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 817MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 704MB peak: 817MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Libero_Projects\PF_Mi_V_Tut\synthesis\synwork\layer0.rt.csv

