{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479454877365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479454877365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 01:41:17 2016 " "Processing started: Fri Nov 18 01:41:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479454877365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1479454877365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSP430x2xx -c MSP430x2xx --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSP430x2xx -c MSP430x2xx --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1479454877365 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1479454877809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16bit_tb " "Found entity 1: ALU16bit_tb" {  } { { "ALU16bit_tb.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479454895226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1479454895226 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU16bit.v(83) " "Verilog HDL warning at ALU16bit.v(83): extended using \"x\" or \"z\"" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1479454895228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16bit " "Found entity 1: ALU16bit" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479454895228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1479454895228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479454895230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1479454895230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_register.v 1 1 " "Found 1 design units, including 1 entities, in source file bank_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 bank_register " "Found entity 1: bank_register" {  } { { "bank_register.v" "" { Text "C:/Computer_Architecture/Ramses/bank_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479454895235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1479454895235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1_bit " "Found entity 1: mux_1_bit" {  } { { "mux_1_bit.v" "" { Text "C:/Computer_Architecture/Ramses/mux_1_bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479454895239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1479454895239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430x2xx.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430x2xx.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSP430x2xx " "Found entity 1: MSP430x2xx" {  } { { "MSP430x2xx.v" "" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479454895242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1479454895242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430x2xx_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file msp430x2xx_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MSP430x2xx_block_diagram " "Found entity 1: MSP430x2xx_block_diagram" {  } { { "MSP430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479454895244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1479454895244 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSP430x2xx " "Elaborating entity \"MSP430x2xx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1479454895287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSP430x2xx_block_diagram MSP430x2xx_block_diagram:MSP430x2xx " "Elaborating entity \"MSP430x2xx_block_diagram\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\"" {  } { { "MSP430x2xx.v" "MSP430x2xx" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1479454895345 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "Flags \"flags\[3..0\]\" (ID ALU16bit:inst) " "Width mismatch in Flags -- source is \"\"flags\[3..0\]\" (ID ALU16bit:inst)\"" {  } { { "MSP430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 144 904 1016 144 "" "" } { 96 728 904 208 "inst" "" } { 136 1016 1192 152 "Flags" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Design Software" 0 -1 1479454895348 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "MSP430x2xx_block_diagram:MSP430x2xx " "Can't elaborate user hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\"" {  } { { "MSP430x2xx.v" "MSP430x2xx" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 18 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1479454895349 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Computer_Architecture/Ramses/output_files/MSP430x2xx.map.smsg " "Generated suppressed messages file C:/Computer_Architecture/Ramses/output_files/MSP430x2xx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1479454895392 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "862 " "Peak virtual memory: 862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479454895445 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 18 01:41:35 2016 " "Processing ended: Fri Nov 18 01:41:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479454895445 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479454895445 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479454895445 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1479454895445 ""}
