--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Calculator.twx Calculator.ncd -o Calculator.twr
Calculator.pcf -ucf Calculator.ucf

Design file:              Calculator.ncd
Physical constraint file: Calculator.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |    2.511(R)|   -0.045(R)|clk_BUFGP         |   0.000|
sw<1>       |    2.256(R)|    0.343(R)|clk_BUFGP         |   0.000|
sw<2>       |    1.480(R)|    0.627(R)|clk_BUFGP         |   0.000|
sw<3>       |    2.130(R)|    0.383(R)|clk_BUFGP         |   0.000|
sw<4>       |    1.100(R)|    1.332(R)|clk_BUFGP         |   0.000|
sw<5>       |    1.326(R)|    0.478(R)|clk_BUFGP         |   0.000|
sw<6>       |    4.135(R)|    1.098(R)|clk_BUFGP         |   0.000|
sw<7>       |    5.922(R)|    0.229(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |   17.222(R)|clk_BUFGP         |   0.000|
led<1>      |   17.449(R)|clk_BUFGP         |   0.000|
led<2>      |   17.381(R)|clk_BUFGP         |   0.000|
led<3>      |   17.615(R)|clk_BUFGP         |   0.000|
led<4>      |   20.172(R)|clk_BUFGP         |   0.000|
led<5>      |   24.924(R)|clk_BUFGP         |   0.000|
led<6>      |   31.792(R)|clk_BUFGP         |   0.000|
led<7>      |   31.929(R)|clk_BUFGP         |   0.000|
segment<0>  |   42.834(R)|clk_BUFGP         |   0.000|
segment<1>  |   43.304(R)|clk_BUFGP         |   0.000|
segment<2>  |   43.130(R)|clk_BUFGP         |   0.000|
segment<3>  |   42.758(R)|clk_BUFGP         |   0.000|
segment<4>  |   42.519(R)|clk_BUFGP         |   0.000|
segment<5>  |   43.278(R)|clk_BUFGP         |   0.000|
segment<6>  |   43.407(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.325|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
btn<0>         |led<0>         |   13.251|
btn<0>         |led<1>         |   12.176|
btn<0>         |led<2>         |   13.217|
btn<0>         |led<3>         |   12.508|
btn<0>         |led<4>         |   10.765|
btn<0>         |led<5>         |   11.630|
btn<0>         |led<6>         |   11.347|
btn<0>         |led<7>         |   12.504|
btn<0>         |segment<0>     |   22.514|
btn<0>         |segment<1>     |   22.984|
btn<0>         |segment<2>     |   22.810|
btn<0>         |segment<3>     |   22.438|
btn<0>         |segment<4>     |   22.199|
btn<0>         |segment<5>     |   22.958|
btn<0>         |segment<6>     |   23.087|
btn<1>         |led<0>         |   10.014|
btn<1>         |led<1>         |   10.560|
btn<1>         |led<2>         |   11.590|
btn<1>         |led<3>         |   11.172|
btn<1>         |led<4>         |   11.814|
btn<1>         |led<5>         |   11.502|
btn<1>         |led<6>         |   11.402|
btn<1>         |led<7>         |   13.052|
btn<1>         |segment<0>     |   22.441|
btn<1>         |segment<1>     |   22.911|
btn<1>         |segment<2>     |   22.737|
btn<1>         |segment<3>     |   22.365|
btn<1>         |segment<4>     |   22.126|
btn<1>         |segment<5>     |   22.885|
btn<1>         |segment<6>     |   23.014|
btn<2>         |led<0>         |   11.233|
btn<2>         |led<1>         |   11.218|
btn<2>         |led<2>         |   12.087|
btn<2>         |led<3>         |   11.796|
btn<2>         |led<4>         |   10.754|
btn<2>         |led<5>         |   10.939|
btn<2>         |led<6>         |   11.057|
btn<2>         |led<7>         |   12.170|
btn<2>         |segment<0>     |   22.096|
btn<2>         |segment<1>     |   22.566|
btn<2>         |segment<2>     |   22.392|
btn<2>         |segment<3>     |   22.020|
btn<2>         |segment<4>     |   21.781|
btn<2>         |segment<5>     |   22.540|
btn<2>         |segment<6>     |   22.669|
btn<3>         |led<0>         |   12.406|
btn<3>         |led<1>         |   11.331|
btn<3>         |led<2>         |   12.372|
btn<3>         |led<3>         |   11.663|
btn<3>         |led<4>         |   11.804|
btn<3>         |led<5>         |   10.785|
btn<3>         |led<6>         |   10.608|
btn<3>         |led<7>         |   11.659|
btn<3>         |segment<0>     |   21.777|
btn<3>         |segment<1>     |   22.247|
btn<3>         |segment<2>     |   22.073|
btn<3>         |segment<3>     |   21.701|
btn<3>         |segment<4>     |   21.462|
btn<3>         |segment<5>     |   22.221|
btn<3>         |segment<6>     |   22.350|
---------------+---------------+---------+


Analysis completed Sat Apr 24 15:18:36 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4503 MB



