// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sin_or_cos_float_s_HH_
#define _sin_or_cos_float_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "HoughLinesP_Core_fYi.h"
#include "HoughLinesP_Core_g8j.h"
#include "HoughLinesP_Core_hbi.h"
#include "HoughLinesP_Core_ibs.h"
#include "sin_or_cos_float_bkb.h"
#include "sin_or_cos_float_cud.h"
#include "sin_or_cos_float_dEe.h"
#include "sin_or_cos_float_eOg.h"

namespace ap_rtl {

struct sin_or_cos_float_s : public sc_module {
    // Port declarations 9
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > t_in;
    sc_in< sc_logic > do_cos;
    sc_out< sc_lv<32> > ap_return;
    sc_signal< sc_lv<1> > ap_var_for_const0;
    sc_signal< sc_lv<1> > ap_var_for_const1;


    // Module declarations
    sin_or_cos_float_s(sc_module_name name);
    SC_HAS_PROCESS(sin_or_cos_float_s);

    ~sin_or_cos_float_s();

    sc_trace_file* mVcdFile;

    sin_or_cos_float_bkb* ref_4oPi_table_100_V_U;
    sin_or_cos_float_cud* second_order_float_2_U;
    sin_or_cos_float_dEe* second_order_float_3_U;
    sin_or_cos_float_eOg* second_order_float_s_U;
    HoughLinesP_Core_fYi<1,1,1,1,1,1,1,1,1,1,3,1>* HoughLinesP_Core_fYi_U29;
    HoughLinesP_Core_g8j<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,4,1>* HoughLinesP_Core_g8j_U30;
    HoughLinesP_Core_g8j<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,4,1>* HoughLinesP_Core_g8j_U31;
    HoughLinesP_Core_hbi<1,1,15,15,30>* HoughLinesP_Core_hbi_U32;
    HoughLinesP_Core_ibs<1,1,15,15,30>* HoughLinesP_Core_ibs_U33;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<4> > ref_4oPi_table_100_V_address0;
    sc_signal< sc_logic > ref_4oPi_table_100_V_ce0;
    sc_signal< sc_lv<100> > ref_4oPi_table_100_V_q0;
    sc_signal< sc_lv<8> > second_order_float_2_address0;
    sc_signal< sc_logic > second_order_float_2_ce0;
    sc_signal< sc_lv<30> > second_order_float_2_q0;
    sc_signal< sc_lv<8> > second_order_float_3_address0;
    sc_signal< sc_logic > second_order_float_3_ce0;
    sc_signal< sc_lv<23> > second_order_float_3_q0;
    sc_signal< sc_lv<8> > second_order_float_s_address0;
    sc_signal< sc_logic > second_order_float_s_ce0;
    sc_signal< sc_lv<15> > second_order_float_s_q0;
    sc_signal< sc_lv<1> > do_cos_read_reg_1185;
    sc_signal< sc_lv<1> > do_cos_read_reg_1185_pp0_iter1_reg;
    sc_signal< sc_lv<1> > do_cos_read_reg_1185_pp0_iter2_reg;
    sc_signal< sc_lv<1> > do_cos_read_reg_1185_pp0_iter3_reg;
    sc_signal< sc_lv<1> > do_cos_read_reg_1185_pp0_iter4_reg;
    sc_signal< sc_lv<1> > do_cos_read_reg_1185_pp0_iter5_reg;
    sc_signal< sc_lv<1> > do_cos_read_reg_1185_pp0_iter6_reg;
    sc_signal< sc_lv<1> > p_Result_22_reg_1192;
    sc_signal< sc_lv<1> > p_Result_22_reg_1192_pp0_iter1_reg;
    sc_signal< sc_lv<1> > p_Result_22_reg_1192_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_22_reg_1192_pp0_iter3_reg;
    sc_signal< sc_lv<8> > loc_V_fu_260_p4;
    sc_signal< sc_lv<8> > loc_V_reg_1198;
    sc_signal< sc_lv<8> > loc_V_reg_1198_pp0_iter1_reg;
    sc_signal< sc_lv<8> > loc_V_reg_1198_pp0_iter2_reg;
    sc_signal< sc_lv<23> > loc_V_1_fu_270_p1;
    sc_signal< sc_lv<23> > loc_V_1_reg_1205;
    sc_signal< sc_lv<23> > loc_V_1_reg_1205_pp0_iter1_reg;
    sc_signal< sc_lv<1> > closepath_fu_274_p2;
    sc_signal< sc_lv<1> > closepath_reg_1211;
    sc_signal< sc_lv<1> > closepath_reg_1211_pp0_iter1_reg;
    sc_signal< sc_lv<1> > closepath_reg_1211_pp0_iter2_reg;
    sc_signal< sc_lv<4> > tmp_38_fu_309_p1;
    sc_signal< sc_lv<4> > tmp_38_reg_1222;
    sc_signal< sc_lv<80> > Med_V_reg_1227;
    sc_signal< sc_lv<58> > p_Val2_8_reg_1232;
    sc_signal< sc_lv<3> > tmp_4_i_reg_1238;
    sc_signal< sc_lv<1> > tmp_21_fu_372_p2;
    sc_signal< sc_lv<1> > tmp_21_reg_1243;
    sc_signal< sc_lv<1> > tmp_21_reg_1243_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_21_reg_1243_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_21_reg_1243_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_21_reg_1243_pp0_iter6_reg;
    sc_signal< sc_lv<3> > p_Val2_29_fu_389_p3;
    sc_signal< sc_lv<3> > p_Val2_29_reg_1249;
    sc_signal< sc_lv<29> > Mx_V_reg_1255;
    sc_signal< sc_lv<29> > Mx_V_reg_1255_pp0_iter4_reg;
    sc_signal< sc_lv<29> > Mx_V_reg_1255_pp0_iter5_reg;
    sc_signal< sc_lv<8> > Ex_V_fu_483_p2;
    sc_signal< sc_lv<8> > Ex_V_reg_1262;
    sc_signal< sc_lv<8> > Ex_V_reg_1262_pp0_iter4_reg;
    sc_signal< sc_lv<8> > Ex_V_reg_1262_pp0_iter5_reg;
    sc_signal< sc_lv<8> > Ex_V_reg_1262_pp0_iter6_reg;
    sc_signal< sc_lv<1> > isNeg_reg_1268;
    sc_signal< sc_lv<1> > tmp_20_fu_497_p2;
    sc_signal< sc_lv<1> > tmp_20_reg_1274;
    sc_signal< sc_lv<1> > tmp_20_reg_1274_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_20_reg_1274_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_20_reg_1274_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_22_fu_502_p2;
    sc_signal< sc_lv<1> > tmp_22_reg_1280;
    sc_signal< sc_lv<1> > tmp_22_reg_1280_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1280_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1280_pp0_iter6_reg;
    sc_signal< sc_lv<1> > cos_basis_fu_583_p3;
    sc_signal< sc_lv<1> > cos_basis_reg_1288;
    sc_signal< sc_lv<1> > cos_basis_reg_1288_pp0_iter5_reg;
    sc_signal< sc_lv<1> > cos_basis_reg_1288_pp0_iter6_reg;
    sc_signal< sc_lv<22> > p_Val2_17_fu_600_p1;
    sc_signal< sc_lv<22> > p_Val2_17_reg_1294;
    sc_signal< sc_lv<15> > tmp_71_i_reg_1299;
    sc_signal< sc_lv<1> > or_cond_112_fu_743_p2;
    sc_signal< sc_lv<1> > or_cond_112_reg_1319;
    sc_signal< sc_lv<1> > or_cond_112_reg_1319_pp0_iter5_reg;
    sc_signal< sc_lv<1> > or_cond_112_reg_1319_pp0_iter6_reg;
    sc_signal< sc_lv<1> > p_Result_s_fu_763_p3;
    sc_signal< sc_lv<1> > p_Result_s_reg_1325;
    sc_signal< sc_lv<1> > p_Result_s_reg_1325_pp0_iter5_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1325_pp0_iter6_reg;
    sc_signal< sc_lv<29> > p_Val2_21_reg_1330;
    sc_signal< sc_lv<23> > tmp_fu_828_p2;
    sc_signal< sc_lv<23> > tmp_reg_1335;
    sc_signal< sc_lv<29> > result_V_reg_1340;
    sc_signal< sc_lv<16> > p_Result_90_i_reg_1346;
    sc_signal< sc_lv<13> > p_Result_i1_reg_1351;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > tmp_5_i_i_fu_304_p1;
    sc_signal< sc_lv<64> > tmp_72_i_fu_646_p1;
    sc_signal< sc_lv<32> > p_Val2_s_fu_248_p1;
    sc_signal< sc_lv<8> > expv_op_fu_280_p2;
    sc_signal< sc_lv<8> > addr_V_fu_286_p3;
    sc_signal< sc_lv<4> > tmp_1_fu_294_p4;
    sc_signal< sc_lv<100> > tmp_7_i_i_fu_313_p1;
    sc_signal< sc_lv<100> > r_V_3_fu_316_p2;
    sc_signal< sc_lv<24> > p_Result_23_fu_332_p3;
    sc_signal< sc_lv<80> > r_V_4_fu_346_p0;
    sc_signal< sc_lv<24> > r_V_4_fu_346_p1;
    sc_signal< sc_lv<104> > r_V_4_fu_346_p2;
    sc_signal< sc_lv<8> > p_i_fu_377_p2;
    sc_signal< sc_lv<1> > tmp_39_fu_395_p1;
    sc_signal< sc_lv<58> > p_Val2_i_fu_399_p2;
    sc_signal< sc_lv<58> > p_Val2_10_fu_404_p3;
    sc_signal< sc_lv<29> > p_Result_i2_i_fu_411_p4;
    sc_signal< sc_lv<30> > p_Result_24_fu_421_p3;
    sc_signal< sc_lv<30> > p_Result_25_fu_429_p4;
    sc_signal< sc_lv<32> > p_Result_26_fu_439_p3;
    sc_signal< sc_lv<32> > val_assign_fu_447_p3;
    sc_signal< sc_lv<5> > Mx_zeros_V_fu_455_p1;
    sc_signal< sc_lv<58> > tmp_5_i_fu_459_p1;
    sc_signal< sc_lv<58> > p_Val2_12_fu_463_p2;
    sc_signal< sc_lv<8> > storemerge_i_fu_382_p3;
    sc_signal< sc_lv<8> > tmp_8_i_fu_479_p1;
    sc_signal< sc_lv<9> > sh_i_cast_fu_507_p1;
    sc_signal< sc_lv<9> > tmp_10_i_fu_510_p2;
    sc_signal< sc_lv<9> > sh_assign_fu_516_p3;
    sc_signal< sc_lv<29> > sh_assign_1_i_cast_fu_527_p1;
    sc_signal< sc_lv<29> > tmp_12_i_fu_534_p2;
    sc_signal< sc_lv<32> > tmp_11_i_fu_531_p1;
    sc_signal< sc_lv<32> > sh_assign_1_i_cast1_fu_523_p1;
    sc_signal< sc_lv<32> > tmp_12_i_cast_fu_539_p1;
    sc_signal< sc_lv<32> > tmp_13_i_fu_543_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_556_p10;
    sc_signal< sc_lv<1> > tmp_s_fu_577_p2;
    sc_signal< sc_lv<32> > ssdm_int_V_write_ass_fu_549_p3;
    sc_signal< sc_lv<15> > tmp_i2_fu_604_p4;
    sc_signal< sc_lv<30> > p_Val2_19_fu_1171_p2;
    sc_signal< sc_lv<1> > not_do_cos_i_fu_627_p2;
    sc_signal< sc_lv<1> > sin_basis_fu_632_p2;
    sc_signal< sc_lv<7> > p_Result_i_fu_590_p4;
    sc_signal< sc_lv<8> > p_Result_27_fu_638_p3;
    sc_signal< sc_lv<4> > p_Result_31_fu_653_p3;
    sc_signal< sc_lv<1> > tmp_6_fu_659_p18;
    sc_signal< sc_lv<1> > tmp_7_fu_697_p18;
    sc_signal< sc_lv<1> > tmp_19_fu_735_p3;
    sc_signal< sc_lv<1> > tmp_8_fu_752_p2;
    sc_signal< sc_lv<1> > p_din_sign_V_fu_747_p2;
    sc_signal< sc_lv<1> > p_results_sign_V_ret_fu_757_p2;
    sc_signal< sc_lv<23> > p_Val2_1_fu_788_p0;
    sc_signal< sc_lv<22> > p_Val2_1_fu_788_p1;
    sc_signal< sc_lv<45> > p_Val2_1_fu_788_p2;
    sc_signal< sc_lv<30> > p_Val2_3_fu_1178_p2;
    sc_signal< sc_lv<22> > tmp_69_i_fu_794_p4;
    sc_signal< sc_lv<14> > tmp_75_i_fu_811_p4;
    sc_signal< sc_lv<23> > tmp_77_i_cast_fu_820_p1;
    sc_signal< sc_lv<23> > tmp_79_i_cast_cast_fu_824_p1;
    sc_signal< sc_lv<30> > tmp_cast_fu_843_p1;
    sc_signal< sc_lv<30> > tmp_76_i_fu_840_p1;
    sc_signal< sc_lv<30> > r_V_fu_846_p2;
    sc_signal< sc_lv<29> > Mx_V_read_assign_fu_834_p3;
    sc_signal< sc_lv<30> > p_Val2_22_fu_860_p0;
    sc_signal< sc_lv<29> > p_Val2_22_fu_860_p1;
    sc_signal< sc_lv<58> > p_Val2_22_fu_860_p2;
    sc_signal< sc_lv<8> > p_Ex_V_ret_fu_896_p3;
    sc_signal< sc_lv<17> > tmp_i2_111_fu_906_p3;
    sc_signal< sc_lv<14> > tmp_52_i_fu_925_p3;
    sc_signal< sc_lv<32> > p_Val2_24_fu_913_p5;
    sc_signal< sc_lv<32> > p_Result_29_fu_944_p4;
    sc_signal< sc_lv<32> > tmp_i_i_fu_954_p3;
    sc_signal< sc_lv<32> > p_Result_28_fu_932_p5;
    sc_signal< sc_lv<32> > p_Result_30_fu_966_p4;
    sc_signal< sc_lv<32> > tmp_i15_i_fu_976_p3;
    sc_signal< sc_lv<29> > tmp_43_fu_962_p1;
    sc_signal< sc_lv<29> > tmp_67_i1_fu_988_p2;
    sc_signal< sc_lv<29> > tmp_44_fu_984_p1;
    sc_signal< sc_lv<1> > tmp_68_i1_fu_993_p2;
    sc_signal< sc_lv<32> > shift_2_1_i_fu_999_p2;
    sc_signal< sc_lv<9> > rhs_V_fu_902_p1;
    sc_signal< sc_lv<9> > tmp_i3_fu_1019_p2;
    sc_signal< sc_lv<32> > tmp_i115_cast_fu_1025_p1;
    sc_signal< sc_lv<32> > shift_1_i_fu_1011_p3;
    sc_signal< sc_lv<32> > newexp_fu_1029_p2;
    sc_signal< sc_lv<1> > tmp_45_fu_1035_p3;
    sc_signal< sc_lv<1> > tmp_3_i_fu_1043_p2;
    sc_signal< sc_lv<29> > tmp_67_1_i_fu_1005_p2;
    sc_signal< sc_lv<23> > tmp_2_fu_1058_p4;
    sc_signal< sc_lv<23> > tmp_3_fu_1068_p4;
    sc_signal< sc_lv<1> > or_cond_i_fu_1048_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_1100_p2;
    sc_signal< sc_lv<8> > out_exp_V_fu_1093_p3;
    sc_signal< sc_lv<8> > tmp_46_fu_1054_p1;
    sc_signal< sc_lv<8> > p_cast_cast_cast_fu_1086_p3;
    sc_signal< sc_lv<8> > p_results_exp_V_ret_fu_1105_p3;
    sc_signal< sc_lv<1> > not_or_cond_demorgan_fu_1120_p2;
    sc_signal< sc_lv<1> > not_or_cond_fu_1124_p2;
    sc_signal< sc_lv<23> > tmp_5_fu_1078_p3;
    sc_signal< sc_lv<1> > or_cond_fu_1138_p2;
    sc_signal< sc_lv<23> > newSel_cast_fu_1130_p3;
    sc_signal< sc_lv<23> > newSel1_fu_1142_p3;
    sc_signal< sc_lv<8> > ret_V_3_fu_1113_p3;
    sc_signal< sc_lv<23> > ret_V_4_fu_1150_p3;
    sc_signal< sc_lv<32> > p_Result_32_fu_1158_p4;
    sc_signal< sc_lv<15> > p_Val2_19_fu_1171_p0;
    sc_signal< sc_lv<30> > OP1_V_3_fu_614_p1;
    sc_signal< sc_lv<15> > p_Val2_19_fu_1171_p1;
    sc_signal< sc_lv<15> > p_Val2_3_fu_1178_p1;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to6;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<45> > p_Val2_1_fu_788_p10;
    sc_signal< sc_lv<58> > p_Val2_22_fu_860_p10;
    sc_signal< sc_lv<30> > p_Val2_3_fu_1178_p10;
    sc_signal< sc_lv<104> > r_V_4_fu_346_p00;
    sc_signal< sc_lv<104> > r_V_4_fu_346_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_C2;
    static const sc_lv<8> ap_const_lv8_3F;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_63;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<8> ap_const_lv8_83;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<58> ap_const_lv58_0;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<29> ap_const_lv29_1FFFFFFF;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<9> ap_const_lv9_7F;
    static const sc_lv<29> ap_const_lv29_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<23> ap_const_lv23_7FFFFF;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_Ex_V_fu_483_p2();
    void thread_Mx_V_read_assign_fu_834_p3();
    void thread_Mx_zeros_V_fu_455_p1();
    void thread_OP1_V_3_fu_614_p1();
    void thread_addr_V_fu_286_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to6();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_closepath_fu_274_p2();
    void thread_cos_basis_fu_583_p3();
    void thread_expv_op_fu_280_p2();
    void thread_loc_V_1_fu_270_p1();
    void thread_loc_V_fu_260_p4();
    void thread_newSel1_fu_1142_p3();
    void thread_newSel_cast_fu_1130_p3();
    void thread_newexp_fu_1029_p2();
    void thread_not_do_cos_i_fu_627_p2();
    void thread_not_or_cond_demorgan_fu_1120_p2();
    void thread_not_or_cond_fu_1124_p2();
    void thread_or_cond_112_fu_743_p2();
    void thread_or_cond_fu_1138_p2();
    void thread_or_cond_i_fu_1048_p2();
    void thread_out_exp_V_fu_1093_p3();
    void thread_p_Ex_V_ret_fu_896_p3();
    void thread_p_Result_23_fu_332_p3();
    void thread_p_Result_24_fu_421_p3();
    void thread_p_Result_25_fu_429_p4();
    void thread_p_Result_26_fu_439_p3();
    void thread_p_Result_27_fu_638_p3();
    void thread_p_Result_28_fu_932_p5();
    void thread_p_Result_29_fu_944_p4();
    void thread_p_Result_30_fu_966_p4();
    void thread_p_Result_31_fu_653_p3();
    void thread_p_Result_32_fu_1158_p4();
    void thread_p_Result_i2_i_fu_411_p4();
    void thread_p_Result_i_fu_590_p4();
    void thread_p_Result_s_fu_763_p3();
    void thread_p_Val2_10_fu_404_p3();
    void thread_p_Val2_12_fu_463_p2();
    void thread_p_Val2_17_fu_600_p1();
    void thread_p_Val2_19_fu_1171_p0();
    void thread_p_Val2_19_fu_1171_p1();
    void thread_p_Val2_1_fu_788_p0();
    void thread_p_Val2_1_fu_788_p1();
    void thread_p_Val2_1_fu_788_p10();
    void thread_p_Val2_1_fu_788_p2();
    void thread_p_Val2_22_fu_860_p0();
    void thread_p_Val2_22_fu_860_p1();
    void thread_p_Val2_22_fu_860_p10();
    void thread_p_Val2_22_fu_860_p2();
    void thread_p_Val2_24_fu_913_p5();
    void thread_p_Val2_29_fu_389_p3();
    void thread_p_Val2_3_fu_1178_p1();
    void thread_p_Val2_3_fu_1178_p10();
    void thread_p_Val2_i_fu_399_p2();
    void thread_p_Val2_s_fu_248_p1();
    void thread_p_cast_cast_cast_fu_1086_p3();
    void thread_p_din_sign_V_fu_747_p2();
    void thread_p_i_fu_377_p2();
    void thread_p_results_exp_V_ret_fu_1105_p3();
    void thread_p_results_sign_V_ret_fu_757_p2();
    void thread_r_V_3_fu_316_p2();
    void thread_r_V_4_fu_346_p0();
    void thread_r_V_4_fu_346_p00();
    void thread_r_V_4_fu_346_p1();
    void thread_r_V_4_fu_346_p10();
    void thread_r_V_4_fu_346_p2();
    void thread_r_V_fu_846_p2();
    void thread_ref_4oPi_table_100_V_address0();
    void thread_ref_4oPi_table_100_V_ce0();
    void thread_ret_V_3_fu_1113_p3();
    void thread_ret_V_4_fu_1150_p3();
    void thread_rhs_V_fu_902_p1();
    void thread_second_order_float_2_address0();
    void thread_second_order_float_2_ce0();
    void thread_second_order_float_3_address0();
    void thread_second_order_float_3_ce0();
    void thread_second_order_float_s_address0();
    void thread_second_order_float_s_ce0();
    void thread_sh_assign_1_i_cast1_fu_523_p1();
    void thread_sh_assign_1_i_cast_fu_527_p1();
    void thread_sh_assign_fu_516_p3();
    void thread_sh_i_cast_fu_507_p1();
    void thread_shift_1_i_fu_1011_p3();
    void thread_shift_2_1_i_fu_999_p2();
    void thread_sin_basis_fu_632_p2();
    void thread_ssdm_int_V_write_ass_fu_549_p3();
    void thread_storemerge_i_fu_382_p3();
    void thread_tmp_10_i_fu_510_p2();
    void thread_tmp_11_i_fu_531_p1();
    void thread_tmp_12_i_cast_fu_539_p1();
    void thread_tmp_12_i_fu_534_p2();
    void thread_tmp_13_i_fu_543_p2();
    void thread_tmp_19_fu_735_p3();
    void thread_tmp_1_fu_294_p4();
    void thread_tmp_20_fu_497_p2();
    void thread_tmp_21_fu_372_p2();
    void thread_tmp_22_fu_502_p2();
    void thread_tmp_2_fu_1058_p4();
    void thread_tmp_38_fu_309_p1();
    void thread_tmp_39_fu_395_p1();
    void thread_tmp_3_fu_1068_p4();
    void thread_tmp_3_i_fu_1043_p2();
    void thread_tmp_43_fu_962_p1();
    void thread_tmp_44_fu_984_p1();
    void thread_tmp_45_fu_1035_p3();
    void thread_tmp_46_fu_1054_p1();
    void thread_tmp_52_i_fu_925_p3();
    void thread_tmp_5_fu_1078_p3();
    void thread_tmp_5_i_fu_459_p1();
    void thread_tmp_5_i_i_fu_304_p1();
    void thread_tmp_67_1_i_fu_1005_p2();
    void thread_tmp_67_i1_fu_988_p2();
    void thread_tmp_68_i1_fu_993_p2();
    void thread_tmp_69_i_fu_794_p4();
    void thread_tmp_72_i_fu_646_p1();
    void thread_tmp_75_i_fu_811_p4();
    void thread_tmp_76_i_fu_840_p1();
    void thread_tmp_77_i_cast_fu_820_p1();
    void thread_tmp_79_i_cast_cast_fu_824_p1();
    void thread_tmp_7_i_i_fu_313_p1();
    void thread_tmp_8_fu_752_p2();
    void thread_tmp_8_i_fu_479_p1();
    void thread_tmp_9_fu_1100_p2();
    void thread_tmp_cast_fu_843_p1();
    void thread_tmp_fu_828_p2();
    void thread_tmp_i115_cast_fu_1025_p1();
    void thread_tmp_i15_i_fu_976_p3();
    void thread_tmp_i2_111_fu_906_p3();
    void thread_tmp_i2_fu_604_p4();
    void thread_tmp_i3_fu_1019_p2();
    void thread_tmp_i_i_fu_954_p3();
    void thread_tmp_s_fu_577_p2();
    void thread_val_assign_fu_447_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
