Active-HDL 13.0.375.8320 2024-06-08 16:29:45

Elaboration top modules:
Architecture                  behavior(Tb_Ripple_Adder)


-------------------------------------------------------------------------------------------------------
Entity               | Architecture | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------------------
Tb_Ripple_Adder      | behavior     | q1      |      | 13.0.375.8320 (Windows64) | -dbg
Ripple_Adder         | Behavioral   | q1      |      | 13.0.375.8320 (Windows64) | -dbg
full_adder_vhdl_code | gate_level   | q1      |      | 13.0.375.8320 (Windows64) | -dbg
-------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------
VHDL Package                        | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------------------
standard                            | std     |      |                           | <unavailable>
TEXTIO                              | std     |      | 13.0.375.8320 (Windows64) |  -2019
std_logic_1164                      | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
-------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------
Library                             | Comment
-------------------------------------------------------------------------------------------------------
ieee                                | Standard IEEE packages library
q1                                  | None
std                                 | Standard VHDL library
-------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+Tb_Ripple_Adder Tb_Ripple_Adder behavior

