INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_ATELIERS/Atelier1/Atelier1.srcs/sources_1/new/circuit_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuit_half_adder'
