Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 25 14:41:07 2025
| Host         : BOOK-JBCPDRK7D5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_processing_control_sets_placed.rpt
| Design       : top_processing
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |             172 |           61 |
| No           | Yes                   | No                     |             103 |           36 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             110 |           38 |
| Yes          | Yes                   | No                     |             154 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal               |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | tx_inst/tx_i_1_n_0                        | rst_IBUF                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                           |                                    |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | tx_inst/E[0]                              | rst_IBUF                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | assembler1/FSM_onehot_state[3]_i_1_n_0    | rst_IBUF                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | assembler2/FSM_onehot_state[3]_i_1__0_n_0 | rst_IBUF                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                           | logger_inst/cycle_cnt[4]_i_1_n_0   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | resizer_read_pulse                        | rst_IBUF                           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | rl_inst/E[0]                              | rst_IBUF                           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rl_inst/rl_valid_reg_0[0]                 | rst_IBUF                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | tx_inst/busy_reg_reg_0[0]                 | rst_IBUF                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | rl_inst/core_mask[1]_i_1_n_0              | rst_IBUF                           |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | logger_inst/mem_reg_0_i_1_n_0             | rst_IBUF                           |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | fifo3/rd_ptr_bin0                         | rst_IBUF                           |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | tx_inst/shift_reg[8]_i_1_n_0              | rst_IBUF                           |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | gray_busy_cnt[15]_i_1_n_0                 | rst_IBUF                           |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | tx_act_cnt[15]_i_1_n_0                    | rst_IBUF                           |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | rx_inst/baud_cnt                          | rst_IBUF                           |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | rx_inst/rx_byte_valid_reg_1               | rst_IBUF                           |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | tx_inst/baud_cnt[15]_i_1__0_n_0           | rst_IBUF                           |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | resizer_inst/state_reg_1                  | rst_IBUF                           |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                           | rl_inst/cnt[0]_i_1_n_0             |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | logger_inst/rd_ptr0                       | rst_IBUF                           |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | fifo2/CO[0]                               | rst_IBUF                           |                9 |             26 |         2.89 |
|  clk_IBUF_BUFG | assembler1/sel                            | rst_IBUF                           |                9 |             26 |         2.89 |
|  clk_IBUF_BUFG |                                           | clkmod_inst/cnt_gray[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                           | clkmod_inst/cnt_resizer[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                           | rst_IBUF                           |               74 |            189 |         2.55 |
+----------------+-------------------------------------------+------------------------------------+------------------+----------------+--------------+


