# Reading pref.tcl
# do ieee754mult_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/peripheral_pulse.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:21 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripheral_pulse.sv 
# -- Compiling module peripheral_pulse
# 
# Top level modules:
# 	peripheral_pulse
# End time: 16:12:21 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:21 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv 
# -- Compiling module peripheral_deco7seg
# 
# Top level modules:
# 	peripheral_deco7seg
# End time: 16:12:21 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:21 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/top.sv 
# -- Compiling module top
# -- Compiling module tb_topunit
# 
# Top level modules:
# 	top
# 	tb_topunit
# End time: 16:12:21 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/controlunit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:21 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/controlunit.sv 
# -- Compiling module controlunit
# -- Compiling module tb_controlunit
# 
# Top level modules:
# 	tb_controlunit
# End time: 16:12:21 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/datapathunit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:21 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/datapathunit.sv 
# -- Compiling module datapathunit
# -- Compiling module tb_datapathunit
# ** Warning: U:/ED2/Laboratorio/Practica_III/datapathunit.sv(70): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	tb_datapathunit
# End time: 16:12:21 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/peripherals.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:21 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripherals.sv 
# -- Compiling module peripherals
# 
# Top level modules:
# 	peripherals
# End time: 16:12:21 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/peripheral_getoperands.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:21 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripheral_getoperands.sv 
# -- Compiling module peripheral_getoperands
# 
# Top level modules:
# 	peripheral_getoperands
# End time: 16:12:21 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III {U:/ED2/Laboratorio/Practica_III/multiplierunit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:21 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(84): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(85): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(88): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(90): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(91): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(93): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(94): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(96): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(97): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(99): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(100): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(102): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(103): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(105): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(106): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(108): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(109): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(111): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(112): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 16:12:21 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# 
vsim work.multiplierunit
# vsim work.multiplierunit 
# Start time: 16:13:10 on Sep 18,2023
# Loading sv_std.std
# Loading work.multiplierunit
add wave -position end  sim:/multiplierunit/dataA
add wave -position end  sim:/multiplierunit/dataB
add wave -position end  sim:/multiplierunit/dataR
add wave -position end  sim:/multiplierunit/casesspecial
add wave -position end  sim:/multiplierunit/Result
add wave -position end  sim:/multiplierunit/exponent
add wave -position end  sim:/multiplierunit/mantissa
add wave -position end  sim:/multiplierunit/sign
run -all
run -all
vsim work.tb_multiplierunit
# End time: 16:14:03 on Sep 18,2023, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
# vsim work.tb_multiplierunit 
# Start time: 16:14:03 on Sep 18,2023
# Loading sv_std.std
# Loading work.tb_multiplierunit
# Loading work.multiplierunit
add wave -position end  sim:/tb_multiplierunit/dataA
add wave -position end  sim:/tb_multiplierunit/dataB
add wave -position end  sim:/tb_multiplierunit/dataR
add wave -position end  sim:/tb_multiplierunit/casesspecial
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(122)
#    Time: 0 ps  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 122
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:35 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(88): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(89): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(93): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(96): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(97): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(100): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(101): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(104): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(105): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(108): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(109): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(112): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(113): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(116): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(117): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(120): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(121): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(124): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(125): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 16:22:35 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
restart
# Loading work.tb_multiplierunit
# Loading work.multiplierunit
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(135)
#    Time: 200 ns  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 135
add wave -position 0  sim:/tb_multiplierunit/clk
restart
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(135)
#    Time: 200 ns  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 135
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:08 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(88): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(89): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(93): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(96): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(97): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(100): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(101): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(104): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(105): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(108): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(109): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(112): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(113): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(116): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(117): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(120): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(121): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(124): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(125): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 16:26:08 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
vsim work.tb_multiplierunit
# End time: 16:26:13 on Sep 18,2023, Elapsed time: 0:12:10
# Errors: 0, Warnings: 0
# vsim work.tb_multiplierunit 
# Start time: 16:26:13 on Sep 18,2023
# Loading sv_std.std
# Loading work.tb_multiplierunit
# Loading work.multiplierunit
add wave -position end  sim:/tb_multiplierunit/clk
add wave -position end  sim:/tb_multiplierunit/dataA
add wave -position end  sim:/tb_multiplierunit/dataB
add wave -position end  sim:/tb_multiplierunit/dataR
add wave -position end  sim:/tb_multiplierunit/casesspecial
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(135)
#    Time: 200 ns  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 135
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:27 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 16:29:27 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.tb_multiplierunit
# Loading work.multiplierunit
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(135)
#    Time: 200 ns  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 135
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position end  sim:/tb_multiplierunit/multi/mantissa
restart
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(135)
#    Time: 200 ns  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 135
add wave -position end  sim:/tb_multiplierunit/multi/Result
restart
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(135)
#    Time: 200 ns  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 135
add wave -position end  sim:/tb_multiplierunit/multi/exponent
restart
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(135)
#    Time: 200 ns  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 135
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:52:32 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 16:52:32 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.tb_multiplierunit
# Loading work.multiplierunit
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(135)
#    Time: 200 ns  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 135
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:19 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 16:53:19 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:41 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 16:53:41 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:42 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 16:53:42 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/controlunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:57 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/controlunit.sv 
# -- Compiling module controlunit
# -- Compiling module tb_controlunit
# 
# Top level modules:
# 	tb_controlunit
# End time: 16:53:57 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/datapathunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:57 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/datapathunit.sv 
# -- Compiling module datapathunit
# -- Compiling module tb_datapathunit
# ** Warning: U:/ED2/Laboratorio/Practica_III/datapathunit.sv(70): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	tb_datapathunit
# End time: 16:53:57 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:57 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 16:53:57 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:57 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv 
# -- Compiling module peripheral_deco7seg
# 
# Top level modules:
# 	peripheral_deco7seg
# End time: 16:53:57 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/peripheral_getoperands.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:57 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripheral_getoperands.sv 
# -- Compiling module peripheral_getoperands
# 
# Top level modules:
# 	peripheral_getoperands
# End time: 16:53:57 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/peripheral_pulse.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:57 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripheral_pulse.sv 
# -- Compiling module peripheral_pulse
# 
# Top level modules:
# 	peripheral_pulse
# End time: 16:53:57 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/peripherals.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:57 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripherals.sv 
# -- Compiling module peripherals
# 
# Top level modules:
# 	peripherals
# End time: 16:53:57 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/controlunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:57 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/controlunit.sv 
# -- Compiling module controlunit
# -- Compiling module tb_controlunit
# 
# Top level modules:
# 	tb_controlunit
# End time: 16:53:58 on Sep 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/datapathunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:58 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/datapathunit.sv 
# -- Compiling module datapathunit
# -- Compiling module tb_datapathunit
# ** Warning: U:/ED2/Laboratorio/Practica_III/datapathunit.sv(70): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	tb_datapathunit
# End time: 16:53:58 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:58 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 16:53:58 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/top.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:58 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/top.sv 
# -- Compiling module top
# -- Compiling module tb_topunit
# 
# Top level modules:
# 	top
# 	tb_topunit
# End time: 16:53:58 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/top.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:58 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/top.sv 
# -- Compiling module top
# -- Compiling module tb_topunit
# 
# Top level modules:
# 	top
# 	tb_topunit
# End time: 16:53:58 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_multiplierunit
# End time: 16:54:12 on Sep 18,2023, Elapsed time: 0:27:59
# Errors: 0, Warnings: 0
# vsim work.tb_multiplierunit 
# Start time: 16:54:12 on Sep 18,2023
# Loading sv_std.std
# Loading work.tb_multiplierunit
# Loading work.multiplierunit
add wave -position end  sim:/tb_multiplierunit/clk
add wave -position end  sim:/tb_multiplierunit/dataA
add wave -position end  sim:/tb_multiplierunit/dataB
add wave -position end  sim:/tb_multiplierunit/dataR
add wave -position end  sim:/tb_multiplierunit/casesspecial
add wave -position end  sim:/tb_multiplierunit/multi/aux
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(138)
#    Time: 200 ns  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 138
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:15 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 16:56:15 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:15 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 16:56:15 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.tb_multiplierunit
# Loading work.multiplierunit
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(138)
#    Time: 200 ns  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 138
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:27 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 16:58:27 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:27 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 16:58:27 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:54 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 16:58:54 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:54 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 16:58:54 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.tb_multiplierunit
# Loading work.multiplierunit
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(138)
#    Time: 200 ns  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 138
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:03 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 17:00:03 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:03 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 17:00:03 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.tb_multiplierunit
# Loading work.multiplierunit
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(139)
#    Time: 220 ns  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 139
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:02:31 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 17:02:31 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:02:31 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 17:02:31 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run -all
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:16 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 17:03:16 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:16 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv 
# -- Compiling module peripheral_deco7seg
# 
# Top level modules:
# 	peripheral_deco7seg
# End time: 17:03:17 on Sep 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/peripheral_getoperands.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:17 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripheral_getoperands.sv 
# -- Compiling module peripheral_getoperands
# 
# Top level modules:
# 	peripheral_getoperands
# End time: 17:03:17 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/peripheral_pulse.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:17 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripheral_pulse.sv 
# -- Compiling module peripheral_pulse
# 
# Top level modules:
# 	peripheral_pulse
# End time: 17:03:17 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/peripherals.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:17 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripherals.sv 
# -- Compiling module peripherals
# 
# Top level modules:
# 	peripherals
# End time: 17:03:17 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/controlunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:17 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/controlunit.sv 
# -- Compiling module controlunit
# -- Compiling module tb_controlunit
# 
# Top level modules:
# 	tb_controlunit
# End time: 17:03:17 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/datapathunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:17 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/datapathunit.sv 
# -- Compiling module datapathunit
# -- Compiling module tb_datapathunit
# ** Warning: U:/ED2/Laboratorio/Practica_III/datapathunit.sv(70): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	tb_datapathunit
# End time: 17:03:17 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:17 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 17:03:17 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.tb_multiplierunit
# Loading work.multiplierunit
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(139)
#    Time: 220 ns  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 139
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:06:19 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 17:06:19 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:06:19 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv 
# -- Compiling module peripheral_deco7seg
# 
# Top level modules:
# 	peripheral_deco7seg
# End time: 17:06:19 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/peripheral_getoperands.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:06:19 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripheral_getoperands.sv 
# -- Compiling module peripheral_getoperands
# 
# Top level modules:
# 	peripheral_getoperands
# End time: 17:06:19 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/peripheral_pulse.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:06:19 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripheral_pulse.sv 
# -- Compiling module peripheral_pulse
# 
# Top level modules:
# 	peripheral_pulse
# End time: 17:06:19 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/peripherals.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:06:19 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/peripherals.sv 
# -- Compiling module peripherals
# 
# Top level modules:
# 	peripherals
# End time: 17:06:19 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/controlunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:06:19 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/controlunit.sv 
# -- Compiling module controlunit
# -- Compiling module tb_controlunit
# 
# Top level modules:
# 	tb_controlunit
# End time: 17:06:19 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/datapathunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:06:19 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/datapathunit.sv 
# -- Compiling module datapathunit
# -- Compiling module tb_datapathunit
# ** Warning: U:/ED2/Laboratorio/Practica_III/datapathunit.sv(70): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	tb_datapathunit
# End time: 17:06:19 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_III U:/ED2/Laboratorio/Practica_III/multiplierunit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:06:19 on Sep 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_III" U:/ED2/Laboratorio/Practica_III/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 17:06:19 on Sep 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.tb_multiplierunit
# Loading work.multiplierunit
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/multiplierunit.sv(139)
#    Time: 220 ns  Iteration: 0  Instance: /tb_multiplierunit
# Break in Module tb_multiplierunit at U:/ED2/Laboratorio/Practica_III/multiplierunit.sv line 139
vsim work.tb_datapathunit
# End time: 17:09:48 on Sep 18,2023, Elapsed time: 0:15:36
# Errors: 0, Warnings: 0
# vsim work.tb_datapathunit 
# Start time: 17:09:48 on Sep 18,2023
# Loading sv_std.std
# Loading work.tb_datapathunit
# Loading work.datapathunit
# Loading work.multiplierunit
# Loading work.peripherals
# Loading work.peripheral_pulse
# Loading work.peripheral_getoperands
# Loading work.peripheral_deco7seg
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco3 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 61
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'D'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco2 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco2 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco1 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco0 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 64
add wave -position end  sim:/tb_datapathunit/clk
add wave -position end  sim:/tb_datapathunit/rst
add wave -position end  sim:/tb_datapathunit/enter
add wave -position end  sim:/tb_datapathunit/inputdata
add wave -position end  sim:/tb_datapathunit/loaddata
add wave -position end  sim:/tb_datapathunit/inputdata_ready
add wave -position end  sim:/tb_datapathunit/unidatapath/dataA
add wave -position end  sim:/tb_datapathunit/unidatapath/dataB
add wave -position end  sim:/tb_datapathunit/unidatapath/dataR
add wave -position end  sim:/tb_datapathunit/unidatapath/casesspecial
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/datapathunit.sv(73)
#    Time: 1780 ns  Iteration: 0  Instance: /tb_datapathunit
# Break in Module tb_datapathunit at U:/ED2/Laboratorio/Practica_III/datapathunit.sv line 73
add wave -position end  sim:/tb_datapathunit/unidatapath/perifericos/getdata/aux
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco3 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 61
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'D'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco2 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco2 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco1 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco0 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 64
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/datapathunit.sv(73)
#    Time: 1780 ns  Iteration: 0  Instance: /tb_datapathunit
# Break in Module tb_datapathunit at U:/ED2/Laboratorio/Practica_III/datapathunit.sv line 73
add wave -position 10  sim:/tb_datapathunit/enter
add wave -position end  sim:/tb_datapathunit/inputdata
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco3 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 61
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'D'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco2 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco2 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco1 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco0 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 64
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/datapathunit.sv(73)
#    Time: 1780 ns  Iteration: 0  Instance: /tb_datapathunit
# Break in Module tb_datapathunit at U:/ED2/Laboratorio/Practica_III/datapathunit.sv line 73
add wave -position end  sim:/tb_datapathunit/unidatapath/perifericos/getdata/enterpulse
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco3 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 61
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'D'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco2 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco2 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco1 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco0 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 64
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/datapathunit.sv(73)
#    Time: 1780 ns  Iteration: 0  Instance: /tb_datapathunit
# Break in Module tb_datapathunit at U:/ED2/Laboratorio/Practica_III/datapathunit.sv line 73
add wave -position end  sim:/tb_datapathunit/unidatapath/perifericos/pulse0/pulse
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco3 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 61
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'D'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco2 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco2 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco1 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'EXTENDED'. The port definition is at: U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_datapathunit/unidatapath/perifericos/deco0 File: U:/ED2/Laboratorio/Practica_III/peripherals.sv Line: 64
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_III/datapathunit.sv(73)
#    Time: 1780 ns  Iteration: 0  Instance: /tb_datapathunit
# Break in Module tb_datapathunit at U:/ED2/Laboratorio/Practica_III/datapathunit.sv line 73
# End time: 20:47:07 on Sep 18,2023, Elapsed time: 3:37:19
# Errors: 0, Warnings: 5
