
PCB_Cells.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006128  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000358  080062b0  080062b0  000072b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006608  08006608  0000809c  2**0
                  CONTENTS
  4 .ARM          00000008  08006608  08006608  00007608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006610  08006610  0000809c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006610  08006610  00007610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006614  08006614  00007614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  08006618  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000809c  2**0
                  CONTENTS
 10 .bss          00000bcc  2000009c  2000009c  0000809c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000c68  20000c68  0000809c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013eca  00000000  00000000  000080cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003452  00000000  00000000  0001bf96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f88  00000000  00000000  0001f3e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bd2  00000000  00000000  00020370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001da72  00000000  00000000  00020f42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000164df  00000000  00000000  0003e9b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000aaf07  00000000  00000000  00054e93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ffd9a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003f4c  00000000  00000000  000ffde0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000071  00000000  00000000  00103d2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000009c 	.word	0x2000009c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006298 	.word	0x08006298

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000a0 	.word	0x200000a0
 80001c4:	08006298 	.word	0x08006298

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b08a      	sub	sp, #40	@ 0x28
 80004bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80004be:	f107 031c 	add.w	r3, r7, #28
 80004c2:	2200      	movs	r2, #0
 80004c4:	601a      	str	r2, [r3, #0]
 80004c6:	605a      	str	r2, [r3, #4]
 80004c8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80004ca:	1d3b      	adds	r3, r7, #4
 80004cc:	2200      	movs	r2, #0
 80004ce:	601a      	str	r2, [r3, #0]
 80004d0:	605a      	str	r2, [r3, #4]
 80004d2:	609a      	str	r2, [r3, #8]
 80004d4:	60da      	str	r2, [r3, #12]
 80004d6:	611a      	str	r2, [r3, #16]
 80004d8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80004da:	4b4d      	ldr	r3, [pc, #308]	@ (8000610 <MX_ADC1_Init+0x158>)
 80004dc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80004e0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80004e2:	4b4b      	ldr	r3, [pc, #300]	@ (8000610 <MX_ADC1_Init+0x158>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80004e8:	4b49      	ldr	r3, [pc, #292]	@ (8000610 <MX_ADC1_Init+0x158>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80004ee:	4b48      	ldr	r3, [pc, #288]	@ (8000610 <MX_ADC1_Init+0x158>)
 80004f0:	2201      	movs	r2, #1
 80004f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80004f4:	4b46      	ldr	r3, [pc, #280]	@ (8000610 <MX_ADC1_Init+0x158>)
 80004f6:	2201      	movs	r2, #1
 80004f8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004fa:	4b45      	ldr	r3, [pc, #276]	@ (8000610 <MX_ADC1_Init+0x158>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000502:	4b43      	ldr	r3, [pc, #268]	@ (8000610 <MX_ADC1_Init+0x158>)
 8000504:	2200      	movs	r2, #0
 8000506:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000508:	4b41      	ldr	r3, [pc, #260]	@ (8000610 <MX_ADC1_Init+0x158>)
 800050a:	2201      	movs	r2, #1
 800050c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800050e:	4b40      	ldr	r3, [pc, #256]	@ (8000610 <MX_ADC1_Init+0x158>)
 8000510:	2200      	movs	r2, #0
 8000512:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000514:	4b3e      	ldr	r3, [pc, #248]	@ (8000610 <MX_ADC1_Init+0x158>)
 8000516:	2205      	movs	r2, #5
 8000518:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800051a:	4b3d      	ldr	r3, [pc, #244]	@ (8000610 <MX_ADC1_Init+0x158>)
 800051c:	2201      	movs	r2, #1
 800051e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000522:	4b3b      	ldr	r3, [pc, #236]	@ (8000610 <MX_ADC1_Init+0x158>)
 8000524:	2204      	movs	r2, #4
 8000526:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000528:	4b39      	ldr	r3, [pc, #228]	@ (8000610 <MX_ADC1_Init+0x158>)
 800052a:	2200      	movs	r2, #0
 800052c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800052e:	4b38      	ldr	r3, [pc, #224]	@ (8000610 <MX_ADC1_Init+0x158>)
 8000530:	2200      	movs	r2, #0
 8000532:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000534:	4836      	ldr	r0, [pc, #216]	@ (8000610 <MX_ADC1_Init+0x158>)
 8000536:	f000 fd77 	bl	8001028 <HAL_ADC_Init>
 800053a:	4603      	mov	r3, r0
 800053c:	2b00      	cmp	r3, #0
 800053e:	d001      	beq.n	8000544 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000540:	f000 fb84 	bl	8000c4c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_REGSIMULT;
 8000544:	2306      	movs	r3, #6
 8000546:	61fb      	str	r3, [r7, #28]
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_12_10_BITS;
 8000548:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800054c:	623b      	str	r3, [r7, #32]
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_2CYCLES;
 800054e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000552:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000554:	f107 031c 	add.w	r3, r7, #28
 8000558:	4619      	mov	r1, r3
 800055a:	482d      	ldr	r0, [pc, #180]	@ (8000610 <MX_ADC1_Init+0x158>)
 800055c:	f001 fece 	bl	80022fc <HAL_ADCEx_MultiModeConfigChannel>
 8000560:	4603      	mov	r3, r0
 8000562:	2b00      	cmp	r3, #0
 8000564:	d001      	beq.n	800056a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000566:	f000 fb71 	bl	8000c4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800056a:	2301      	movs	r3, #1
 800056c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800056e:	2301      	movs	r3, #1
 8000570:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000572:	2300      	movs	r3, #0
 8000574:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000576:	2301      	movs	r3, #1
 8000578:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800057a:	2300      	movs	r3, #0
 800057c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800057e:	2300      	movs	r3, #0
 8000580:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000582:	1d3b      	adds	r3, r7, #4
 8000584:	4619      	mov	r1, r3
 8000586:	4822      	ldr	r0, [pc, #136]	@ (8000610 <MX_ADC1_Init+0x158>)
 8000588:	f001 fbfa 	bl	8001d80 <HAL_ADC_ConfigChannel>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d001      	beq.n	8000596 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000592:	f000 fb5b 	bl	8000c4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000596:	2302      	movs	r3, #2
 8000598:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800059a:	2302      	movs	r3, #2
 800059c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800059e:	1d3b      	adds	r3, r7, #4
 80005a0:	4619      	mov	r1, r3
 80005a2:	481b      	ldr	r0, [pc, #108]	@ (8000610 <MX_ADC1_Init+0x158>)
 80005a4:	f001 fbec 	bl	8001d80 <HAL_ADC_ConfigChannel>
 80005a8:	4603      	mov	r3, r0
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d001      	beq.n	80005b2 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 80005ae:	f000 fb4d 	bl	8000c4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80005b2:	2303      	movs	r3, #3
 80005b4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80005b6:	2303      	movs	r3, #3
 80005b8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005ba:	1d3b      	adds	r3, r7, #4
 80005bc:	4619      	mov	r1, r3
 80005be:	4814      	ldr	r0, [pc, #80]	@ (8000610 <MX_ADC1_Init+0x158>)
 80005c0:	f001 fbde 	bl	8001d80 <HAL_ADC_ConfigChannel>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 80005ca:	f000 fb3f 	bl	8000c4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80005ce:	2304      	movs	r3, #4
 80005d0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80005d2:	2304      	movs	r3, #4
 80005d4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005d6:	1d3b      	adds	r3, r7, #4
 80005d8:	4619      	mov	r1, r3
 80005da:	480d      	ldr	r0, [pc, #52]	@ (8000610 <MX_ADC1_Init+0x158>)
 80005dc:	f001 fbd0 	bl	8001d80 <HAL_ADC_ConfigChannel>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 80005e6:	f000 fb31 	bl	8000c4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80005ea:	230b      	movs	r3, #11
 80005ec:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80005ee:	2305      	movs	r3, #5
 80005f0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	4619      	mov	r1, r3
 80005f6:	4806      	ldr	r0, [pc, #24]	@ (8000610 <MX_ADC1_Init+0x158>)
 80005f8:	f001 fbc2 	bl	8001d80 <HAL_ADC_ConfigChannel>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <MX_ADC1_Init+0x14e>
  {
    Error_Handler();
 8000602:	f000 fb23 	bl	8000c4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000606:	bf00      	nop
 8000608:	3728      	adds	r7, #40	@ 0x28
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	200000b8 	.word	0x200000b8

08000614 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b086      	sub	sp, #24
 8000618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800061a:	463b      	mov	r3, r7
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	605a      	str	r2, [r3, #4]
 8000622:	609a      	str	r2, [r3, #8]
 8000624:	60da      	str	r2, [r3, #12]
 8000626:	611a      	str	r2, [r3, #16]
 8000628:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800062a:	4b40      	ldr	r3, [pc, #256]	@ (800072c <MX_ADC2_Init+0x118>)
 800062c:	4a40      	ldr	r2, [pc, #256]	@ (8000730 <MX_ADC2_Init+0x11c>)
 800062e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000630:	4b3e      	ldr	r3, [pc, #248]	@ (800072c <MX_ADC2_Init+0x118>)
 8000632:	2200      	movs	r2, #0
 8000634:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000636:	4b3d      	ldr	r3, [pc, #244]	@ (800072c <MX_ADC2_Init+0x118>)
 8000638:	2200      	movs	r2, #0
 800063a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800063c:	4b3b      	ldr	r3, [pc, #236]	@ (800072c <MX_ADC2_Init+0x118>)
 800063e:	2201      	movs	r2, #1
 8000640:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000642:	4b3a      	ldr	r3, [pc, #232]	@ (800072c <MX_ADC2_Init+0x118>)
 8000644:	2201      	movs	r2, #1
 8000646:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000648:	4b38      	ldr	r3, [pc, #224]	@ (800072c <MX_ADC2_Init+0x118>)
 800064a:	2200      	movs	r2, #0
 800064c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000650:	4b36      	ldr	r3, [pc, #216]	@ (800072c <MX_ADC2_Init+0x118>)
 8000652:	2200      	movs	r2, #0
 8000654:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 5;
 8000656:	4b35      	ldr	r3, [pc, #212]	@ (800072c <MX_ADC2_Init+0x118>)
 8000658:	2205      	movs	r2, #5
 800065a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800065c:	4b33      	ldr	r3, [pc, #204]	@ (800072c <MX_ADC2_Init+0x118>)
 800065e:	2201      	movs	r2, #1
 8000660:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000664:	4b31      	ldr	r3, [pc, #196]	@ (800072c <MX_ADC2_Init+0x118>)
 8000666:	2204      	movs	r2, #4
 8000668:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800066a:	4b30      	ldr	r3, [pc, #192]	@ (800072c <MX_ADC2_Init+0x118>)
 800066c:	2200      	movs	r2, #0
 800066e:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000670:	4b2e      	ldr	r3, [pc, #184]	@ (800072c <MX_ADC2_Init+0x118>)
 8000672:	2200      	movs	r2, #0
 8000674:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000676:	482d      	ldr	r0, [pc, #180]	@ (800072c <MX_ADC2_Init+0x118>)
 8000678:	f000 fcd6 	bl	8001028 <HAL_ADC_Init>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <MX_ADC2_Init+0x72>
  {
    Error_Handler();
 8000682:	f000 fae3 	bl	8000c4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000686:	2301      	movs	r3, #1
 8000688:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800068a:	2301      	movs	r3, #1
 800068c:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800068e:	2300      	movs	r3, #0
 8000690:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000692:	2301      	movs	r3, #1
 8000694:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000696:	2300      	movs	r3, #0
 8000698:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800069a:	2300      	movs	r3, #0
 800069c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800069e:	463b      	mov	r3, r7
 80006a0:	4619      	mov	r1, r3
 80006a2:	4822      	ldr	r0, [pc, #136]	@ (800072c <MX_ADC2_Init+0x118>)
 80006a4:	f001 fb6c 	bl	8001d80 <HAL_ADC_ConfigChannel>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <MX_ADC2_Init+0x9e>
  {
    Error_Handler();
 80006ae:	f000 facd 	bl	8000c4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80006b2:	2302      	movs	r3, #2
 80006b4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80006b6:	2302      	movs	r3, #2
 80006b8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80006ba:	463b      	mov	r3, r7
 80006bc:	4619      	mov	r1, r3
 80006be:	481b      	ldr	r0, [pc, #108]	@ (800072c <MX_ADC2_Init+0x118>)
 80006c0:	f001 fb5e 	bl	8001d80 <HAL_ADC_ConfigChannel>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 80006ca:	f000 fabf 	bl	8000c4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80006ce:	2303      	movs	r3, #3
 80006d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80006d2:	2303      	movs	r3, #3
 80006d4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80006d6:	463b      	mov	r3, r7
 80006d8:	4619      	mov	r1, r3
 80006da:	4814      	ldr	r0, [pc, #80]	@ (800072c <MX_ADC2_Init+0x118>)
 80006dc:	f001 fb50 	bl	8001d80 <HAL_ADC_ConfigChannel>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 80006e6:	f000 fab1 	bl	8000c4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80006ea:	2304      	movs	r3, #4
 80006ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80006ee:	2304      	movs	r3, #4
 80006f0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80006f2:	463b      	mov	r3, r7
 80006f4:	4619      	mov	r1, r3
 80006f6:	480d      	ldr	r0, [pc, #52]	@ (800072c <MX_ADC2_Init+0x118>)
 80006f8:	f001 fb42 	bl	8001d80 <HAL_ADC_ConfigChannel>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <MX_ADC2_Init+0xf2>
  {
    Error_Handler();
 8000702:	f000 faa3 	bl	8000c4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000706:	2301      	movs	r3, #1
 8000708:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800070a:	2305      	movs	r3, #5
 800070c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800070e:	463b      	mov	r3, r7
 8000710:	4619      	mov	r1, r3
 8000712:	4806      	ldr	r0, [pc, #24]	@ (800072c <MX_ADC2_Init+0x118>)
 8000714:	f001 fb34 	bl	8001d80 <HAL_ADC_ConfigChannel>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <MX_ADC2_Init+0x10e>
  {
    Error_Handler();
 800071e:	f000 fa95 	bl	8000c4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000722:	bf00      	nop
 8000724:	3718      	adds	r7, #24
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	20000108 	.word	0x20000108
 8000730:	50000100 	.word	0x50000100

08000734 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b08c      	sub	sp, #48	@ 0x30
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073c:	f107 031c 	add.w	r3, r7, #28
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
 8000744:	605a      	str	r2, [r3, #4]
 8000746:	609a      	str	r2, [r3, #8]
 8000748:	60da      	str	r2, [r3, #12]
 800074a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000754:	d176      	bne.n	8000844 <HAL_ADC_MspInit+0x110>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000756:	4b6f      	ldr	r3, [pc, #444]	@ (8000914 <HAL_ADC_MspInit+0x1e0>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	3301      	adds	r3, #1
 800075c:	4a6d      	ldr	r2, [pc, #436]	@ (8000914 <HAL_ADC_MspInit+0x1e0>)
 800075e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000760:	4b6c      	ldr	r3, [pc, #432]	@ (8000914 <HAL_ADC_MspInit+0x1e0>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	2b01      	cmp	r3, #1
 8000766:	d10b      	bne.n	8000780 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000768:	4b6b      	ldr	r3, [pc, #428]	@ (8000918 <HAL_ADC_MspInit+0x1e4>)
 800076a:	695b      	ldr	r3, [r3, #20]
 800076c:	4a6a      	ldr	r2, [pc, #424]	@ (8000918 <HAL_ADC_MspInit+0x1e4>)
 800076e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000772:	6153      	str	r3, [r2, #20]
 8000774:	4b68      	ldr	r3, [pc, #416]	@ (8000918 <HAL_ADC_MspInit+0x1e4>)
 8000776:	695b      	ldr	r3, [r3, #20]
 8000778:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800077c:	61bb      	str	r3, [r7, #24]
 800077e:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000780:	4b65      	ldr	r3, [pc, #404]	@ (8000918 <HAL_ADC_MspInit+0x1e4>)
 8000782:	695b      	ldr	r3, [r3, #20]
 8000784:	4a64      	ldr	r2, [pc, #400]	@ (8000918 <HAL_ADC_MspInit+0x1e4>)
 8000786:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800078a:	6153      	str	r3, [r2, #20]
 800078c:	4b62      	ldr	r3, [pc, #392]	@ (8000918 <HAL_ADC_MspInit+0x1e4>)
 800078e:	695b      	ldr	r3, [r3, #20]
 8000790:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000794:	617b      	str	r3, [r7, #20]
 8000796:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000798:	4b5f      	ldr	r3, [pc, #380]	@ (8000918 <HAL_ADC_MspInit+0x1e4>)
 800079a:	695b      	ldr	r3, [r3, #20]
 800079c:	4a5e      	ldr	r2, [pc, #376]	@ (8000918 <HAL_ADC_MspInit+0x1e4>)
 800079e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80007a2:	6153      	str	r3, [r2, #20]
 80007a4:	4b5c      	ldr	r3, [pc, #368]	@ (8000918 <HAL_ADC_MspInit+0x1e4>)
 80007a6:	695b      	ldr	r3, [r3, #20]
 80007a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80007ac:	613b      	str	r3, [r7, #16]
 80007ae:	693b      	ldr	r3, [r7, #16]
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    PB0     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80007b0:	230f      	movs	r3, #15
 80007b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007b4:	2303      	movs	r3, #3
 80007b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b8:	2300      	movs	r3, #0
 80007ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007bc:	f107 031c 	add.w	r3, r7, #28
 80007c0:	4619      	mov	r1, r3
 80007c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007c6:	f002 fd1d 	bl	8003204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80007ca:	2301      	movs	r3, #1
 80007cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007ce:	2303      	movs	r3, #3
 80007d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d2:	2300      	movs	r3, #0
 80007d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007d6:	f107 031c 	add.w	r3, r7, #28
 80007da:	4619      	mov	r1, r3
 80007dc:	484f      	ldr	r0, [pc, #316]	@ (800091c <HAL_ADC_MspInit+0x1e8>)
 80007de:	f002 fd11 	bl	8003204 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80007e2:	4b4f      	ldr	r3, [pc, #316]	@ (8000920 <HAL_ADC_MspInit+0x1ec>)
 80007e4:	4a4f      	ldr	r2, [pc, #316]	@ (8000924 <HAL_ADC_MspInit+0x1f0>)
 80007e6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007e8:	4b4d      	ldr	r3, [pc, #308]	@ (8000920 <HAL_ADC_MspInit+0x1ec>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80007ee:	4b4c      	ldr	r3, [pc, #304]	@ (8000920 <HAL_ADC_MspInit+0x1ec>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80007f4:	4b4a      	ldr	r3, [pc, #296]	@ (8000920 <HAL_ADC_MspInit+0x1ec>)
 80007f6:	2280      	movs	r2, #128	@ 0x80
 80007f8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80007fa:	4b49      	ldr	r3, [pc, #292]	@ (8000920 <HAL_ADC_MspInit+0x1ec>)
 80007fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000800:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000802:	4b47      	ldr	r3, [pc, #284]	@ (8000920 <HAL_ADC_MspInit+0x1ec>)
 8000804:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000808:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800080a:	4b45      	ldr	r3, [pc, #276]	@ (8000920 <HAL_ADC_MspInit+0x1ec>)
 800080c:	2220      	movs	r2, #32
 800080e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000810:	4b43      	ldr	r3, [pc, #268]	@ (8000920 <HAL_ADC_MspInit+0x1ec>)
 8000812:	2200      	movs	r2, #0
 8000814:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000816:	4842      	ldr	r0, [pc, #264]	@ (8000920 <HAL_ADC_MspInit+0x1ec>)
 8000818:	f002 fb5d 	bl	8002ed6 <HAL_DMA_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <HAL_ADC_MspInit+0xf2>
    {
      Error_Handler();
 8000822:	f000 fa13 	bl	8000c4c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	4a3d      	ldr	r2, [pc, #244]	@ (8000920 <HAL_ADC_MspInit+0x1ec>)
 800082a:	639a      	str	r2, [r3, #56]	@ 0x38
 800082c:	4a3c      	ldr	r2, [pc, #240]	@ (8000920 <HAL_ADC_MspInit+0x1ec>)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 8000832:	2200      	movs	r2, #0
 8000834:	2101      	movs	r1, #1
 8000836:	2012      	movs	r0, #18
 8000838:	f002 fb17 	bl	8002e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800083c:	2012      	movs	r0, #18
 800083e:	f002 fb30 	bl	8002ea2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000842:	e062      	b.n	800090a <HAL_ADC_MspInit+0x1d6>
  else if(adcHandle->Instance==ADC2)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	4a37      	ldr	r2, [pc, #220]	@ (8000928 <HAL_ADC_MspInit+0x1f4>)
 800084a:	4293      	cmp	r3, r2
 800084c:	d15d      	bne.n	800090a <HAL_ADC_MspInit+0x1d6>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800084e:	4b31      	ldr	r3, [pc, #196]	@ (8000914 <HAL_ADC_MspInit+0x1e0>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	3301      	adds	r3, #1
 8000854:	4a2f      	ldr	r2, [pc, #188]	@ (8000914 <HAL_ADC_MspInit+0x1e0>)
 8000856:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000858:	4b2e      	ldr	r3, [pc, #184]	@ (8000914 <HAL_ADC_MspInit+0x1e0>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	2b01      	cmp	r3, #1
 800085e:	d10b      	bne.n	8000878 <HAL_ADC_MspInit+0x144>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000860:	4b2d      	ldr	r3, [pc, #180]	@ (8000918 <HAL_ADC_MspInit+0x1e4>)
 8000862:	695b      	ldr	r3, [r3, #20]
 8000864:	4a2c      	ldr	r2, [pc, #176]	@ (8000918 <HAL_ADC_MspInit+0x1e4>)
 8000866:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800086a:	6153      	str	r3, [r2, #20]
 800086c:	4b2a      	ldr	r3, [pc, #168]	@ (8000918 <HAL_ADC_MspInit+0x1e4>)
 800086e:	695b      	ldr	r3, [r3, #20]
 8000870:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000874:	60fb      	str	r3, [r7, #12]
 8000876:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000878:	4b27      	ldr	r3, [pc, #156]	@ (8000918 <HAL_ADC_MspInit+0x1e4>)
 800087a:	695b      	ldr	r3, [r3, #20]
 800087c:	4a26      	ldr	r2, [pc, #152]	@ (8000918 <HAL_ADC_MspInit+0x1e4>)
 800087e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000882:	6153      	str	r3, [r2, #20]
 8000884:	4b24      	ldr	r3, [pc, #144]	@ (8000918 <HAL_ADC_MspInit+0x1e4>)
 8000886:	695b      	ldr	r3, [r3, #20]
 8000888:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800088c:	60bb      	str	r3, [r7, #8]
 800088e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000890:	23f0      	movs	r3, #240	@ 0xf0
 8000892:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000894:	2303      	movs	r3, #3
 8000896:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000898:	2300      	movs	r3, #0
 800089a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800089c:	f107 031c 	add.w	r3, r7, #28
 80008a0:	4619      	mov	r1, r3
 80008a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008a6:	f002 fcad 	bl	8003204 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 80008aa:	4b20      	ldr	r3, [pc, #128]	@ (800092c <HAL_ADC_MspInit+0x1f8>)
 80008ac:	4a20      	ldr	r2, [pc, #128]	@ (8000930 <HAL_ADC_MspInit+0x1fc>)
 80008ae:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008b0:	4b1e      	ldr	r3, [pc, #120]	@ (800092c <HAL_ADC_MspInit+0x1f8>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80008b6:	4b1d      	ldr	r3, [pc, #116]	@ (800092c <HAL_ADC_MspInit+0x1f8>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80008bc:	4b1b      	ldr	r3, [pc, #108]	@ (800092c <HAL_ADC_MspInit+0x1f8>)
 80008be:	2280      	movs	r2, #128	@ 0x80
 80008c0:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80008c2:	4b1a      	ldr	r3, [pc, #104]	@ (800092c <HAL_ADC_MspInit+0x1f8>)
 80008c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008c8:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80008ca:	4b18      	ldr	r3, [pc, #96]	@ (800092c <HAL_ADC_MspInit+0x1f8>)
 80008cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80008d0:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80008d2:	4b16      	ldr	r3, [pc, #88]	@ (800092c <HAL_ADC_MspInit+0x1f8>)
 80008d4:	2220      	movs	r2, #32
 80008d6:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80008d8:	4b14      	ldr	r3, [pc, #80]	@ (800092c <HAL_ADC_MspInit+0x1f8>)
 80008da:	2200      	movs	r2, #0
 80008dc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80008de:	4813      	ldr	r0, [pc, #76]	@ (800092c <HAL_ADC_MspInit+0x1f8>)
 80008e0:	f002 faf9 	bl	8002ed6 <HAL_DMA_Init>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <HAL_ADC_MspInit+0x1ba>
      Error_Handler();
 80008ea:	f000 f9af 	bl	8000c4c <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	4a0e      	ldr	r2, [pc, #56]	@ (800092c <HAL_ADC_MspInit+0x1f8>)
 80008f2:	639a      	str	r2, [r3, #56]	@ 0x38
 80008f4:	4a0d      	ldr	r2, [pc, #52]	@ (800092c <HAL_ADC_MspInit+0x1f8>)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 80008fa:	2200      	movs	r2, #0
 80008fc:	2101      	movs	r1, #1
 80008fe:	2012      	movs	r0, #18
 8000900:	f002 fab3 	bl	8002e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000904:	2012      	movs	r0, #18
 8000906:	f002 facc 	bl	8002ea2 <HAL_NVIC_EnableIRQ>
}
 800090a:	bf00      	nop
 800090c:	3730      	adds	r7, #48	@ 0x30
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	200001e0 	.word	0x200001e0
 8000918:	40021000 	.word	0x40021000
 800091c:	48000400 	.word	0x48000400
 8000920:	20000158 	.word	0x20000158
 8000924:	40020008 	.word	0x40020008
 8000928:	50000100 	.word	0x50000100
 800092c:	2000019c 	.word	0x2000019c
 8000930:	4002001c 	.word	0x4002001c

08000934 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000938:	4b17      	ldr	r3, [pc, #92]	@ (8000998 <MX_CAN_Init+0x64>)
 800093a:	4a18      	ldr	r2, [pc, #96]	@ (800099c <MX_CAN_Init+0x68>)
 800093c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 1;
 800093e:	4b16      	ldr	r3, [pc, #88]	@ (8000998 <MX_CAN_Init+0x64>)
 8000940:	2201      	movs	r2, #1
 8000942:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000944:	4b14      	ldr	r3, [pc, #80]	@ (8000998 <MX_CAN_Init+0x64>)
 8000946:	2200      	movs	r2, #0
 8000948:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800094a:	4b13      	ldr	r3, [pc, #76]	@ (8000998 <MX_CAN_Init+0x64>)
 800094c:	2200      	movs	r2, #0
 800094e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 8000950:	4b11      	ldr	r3, [pc, #68]	@ (8000998 <MX_CAN_Init+0x64>)
 8000952:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 8000956:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_8TQ;
 8000958:	4b0f      	ldr	r3, [pc, #60]	@ (8000998 <MX_CAN_Init+0x64>)
 800095a:	f44f 02e0 	mov.w	r2, #7340032	@ 0x700000
 800095e:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000960:	4b0d      	ldr	r3, [pc, #52]	@ (8000998 <MX_CAN_Init+0x64>)
 8000962:	2200      	movs	r2, #0
 8000964:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000966:	4b0c      	ldr	r3, [pc, #48]	@ (8000998 <MX_CAN_Init+0x64>)
 8000968:	2200      	movs	r2, #0
 800096a:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 800096c:	4b0a      	ldr	r3, [pc, #40]	@ (8000998 <MX_CAN_Init+0x64>)
 800096e:	2201      	movs	r2, #1
 8000970:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000972:	4b09      	ldr	r3, [pc, #36]	@ (8000998 <MX_CAN_Init+0x64>)
 8000974:	2200      	movs	r2, #0
 8000976:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000978:	4b07      	ldr	r3, [pc, #28]	@ (8000998 <MX_CAN_Init+0x64>)
 800097a:	2200      	movs	r2, #0
 800097c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800097e:	4b06      	ldr	r3, [pc, #24]	@ (8000998 <MX_CAN_Init+0x64>)
 8000980:	2200      	movs	r2, #0
 8000982:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000984:	4804      	ldr	r0, [pc, #16]	@ (8000998 <MX_CAN_Init+0x64>)
 8000986:	f001 ff65 	bl	8002854 <HAL_CAN_Init>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000990:	f000 f95c 	bl	8000c4c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000994:	bf00      	nop
 8000996:	bd80      	pop	{r7, pc}
 8000998:	200001e4 	.word	0x200001e4
 800099c:	40006400 	.word	0x40006400

080009a0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b08a      	sub	sp, #40	@ 0x28
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a8:	f107 0314 	add.w	r3, r7, #20
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
 80009b0:	605a      	str	r2, [r3, #4]
 80009b2:	609a      	str	r2, [r3, #8]
 80009b4:	60da      	str	r2, [r3, #12]
 80009b6:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a18      	ldr	r2, [pc, #96]	@ (8000a20 <HAL_CAN_MspInit+0x80>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d129      	bne.n	8000a16 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80009c2:	4b18      	ldr	r3, [pc, #96]	@ (8000a24 <HAL_CAN_MspInit+0x84>)
 80009c4:	69db      	ldr	r3, [r3, #28]
 80009c6:	4a17      	ldr	r2, [pc, #92]	@ (8000a24 <HAL_CAN_MspInit+0x84>)
 80009c8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80009cc:	61d3      	str	r3, [r2, #28]
 80009ce:	4b15      	ldr	r3, [pc, #84]	@ (8000a24 <HAL_CAN_MspInit+0x84>)
 80009d0:	69db      	ldr	r3, [r3, #28]
 80009d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80009d6:	613b      	str	r3, [r7, #16]
 80009d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009da:	4b12      	ldr	r3, [pc, #72]	@ (8000a24 <HAL_CAN_MspInit+0x84>)
 80009dc:	695b      	ldr	r3, [r3, #20]
 80009de:	4a11      	ldr	r2, [pc, #68]	@ (8000a24 <HAL_CAN_MspInit+0x84>)
 80009e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009e4:	6153      	str	r3, [r2, #20]
 80009e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a24 <HAL_CAN_MspInit+0x84>)
 80009e8:	695b      	ldr	r3, [r3, #20]
 80009ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009ee:	60fb      	str	r3, [r7, #12]
 80009f0:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80009f2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80009f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f8:	2302      	movs	r3, #2
 80009fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fc:	2300      	movs	r3, #0
 80009fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a00:	2303      	movs	r3, #3
 8000a02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8000a04:	2309      	movs	r3, #9
 8000a06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a08:	f107 0314 	add.w	r3, r7, #20
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a12:	f002 fbf7 	bl	8003204 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8000a16:	bf00      	nop
 8000a18:	3728      	adds	r7, #40	@ 0x28
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40006400 	.word	0x40006400
 8000a24:	40021000 	.word	0x40021000

08000a28 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a2e:	4b10      	ldr	r3, [pc, #64]	@ (8000a70 <MX_DMA_Init+0x48>)
 8000a30:	695b      	ldr	r3, [r3, #20]
 8000a32:	4a0f      	ldr	r2, [pc, #60]	@ (8000a70 <MX_DMA_Init+0x48>)
 8000a34:	f043 0301 	orr.w	r3, r3, #1
 8000a38:	6153      	str	r3, [r2, #20]
 8000a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000a70 <MX_DMA_Init+0x48>)
 8000a3c:	695b      	ldr	r3, [r3, #20]
 8000a3e:	f003 0301 	and.w	r3, r3, #1
 8000a42:	607b      	str	r3, [r7, #4]
 8000a44:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000a46:	2200      	movs	r2, #0
 8000a48:	2100      	movs	r1, #0
 8000a4a:	200b      	movs	r0, #11
 8000a4c:	f002 fa0d 	bl	8002e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000a50:	200b      	movs	r0, #11
 8000a52:	f002 fa26 	bl	8002ea2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000a56:	2200      	movs	r2, #0
 8000a58:	2100      	movs	r1, #0
 8000a5a:	200c      	movs	r0, #12
 8000a5c:	f002 fa05 	bl	8002e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000a60:	200c      	movs	r0, #12
 8000a62:	f002 fa1e 	bl	8002ea2 <HAL_NVIC_EnableIRQ>

}
 8000a66:	bf00      	nop
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	40021000 	.word	0x40021000

08000a74 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b088      	sub	sp, #32
 8000a78:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7a:	f107 030c 	add.w	r3, r7, #12
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]
 8000a84:	609a      	str	r2, [r3, #8]
 8000a86:	60da      	str	r2, [r3, #12]
 8000a88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8a:	4b1e      	ldr	r3, [pc, #120]	@ (8000b04 <MX_GPIO_Init+0x90>)
 8000a8c:	695b      	ldr	r3, [r3, #20]
 8000a8e:	4a1d      	ldr	r2, [pc, #116]	@ (8000b04 <MX_GPIO_Init+0x90>)
 8000a90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a94:	6153      	str	r3, [r2, #20]
 8000a96:	4b1b      	ldr	r3, [pc, #108]	@ (8000b04 <MX_GPIO_Init+0x90>)
 8000a98:	695b      	ldr	r3, [r3, #20]
 8000a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a9e:	60bb      	str	r3, [r7, #8]
 8000aa0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aa2:	4b18      	ldr	r3, [pc, #96]	@ (8000b04 <MX_GPIO_Init+0x90>)
 8000aa4:	695b      	ldr	r3, [r3, #20]
 8000aa6:	4a17      	ldr	r2, [pc, #92]	@ (8000b04 <MX_GPIO_Init+0x90>)
 8000aa8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000aac:	6153      	str	r3, [r2, #20]
 8000aae:	4b15      	ldr	r3, [pc, #84]	@ (8000b04 <MX_GPIO_Init+0x90>)
 8000ab0:	695b      	ldr	r3, [r3, #20]
 8000ab2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000ab6:	607b      	str	r3, [r7, #4]
 8000ab8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8000aba:	2200      	movs	r2, #0
 8000abc:	2140      	movs	r1, #64	@ 0x40
 8000abe:	4812      	ldr	r0, [pc, #72]	@ (8000b08 <MX_GPIO_Init+0x94>)
 8000ac0:	f002 fd2a 	bl	8003518 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = R1_Pin|R2_Pin|R3_Pin;
 8000ac4:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000ac8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aca:	2300      	movs	r3, #0
 8000acc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad2:	f107 030c 	add.w	r3, r7, #12
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000adc:	f002 fb92 	bl	8003204 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RED_LED_Pin;
 8000ae0:	2340      	movs	r3, #64	@ 0x40
 8000ae2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aec:	2300      	movs	r3, #0
 8000aee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RED_LED_GPIO_Port, &GPIO_InitStruct);
 8000af0:	f107 030c 	add.w	r3, r7, #12
 8000af4:	4619      	mov	r1, r3
 8000af6:	4804      	ldr	r0, [pc, #16]	@ (8000b08 <MX_GPIO_Init+0x94>)
 8000af8:	f002 fb84 	bl	8003204 <HAL_GPIO_Init>

}
 8000afc:	bf00      	nop
 8000afe:	3720      	adds	r7, #32
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	40021000 	.word	0x40021000
 8000b08:	48000400 	.word	0x48000400

08000b0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b10:	f000 fa06 	bl	8000f20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b14:	f000 f842 	bl	8000b9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b18:	f7ff ffac 	bl	8000a74 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b1c:	f7ff ff84 	bl	8000a28 <MX_DMA_Init>
  MX_ADC1_Init();
 8000b20:	f7ff fcca 	bl	80004b8 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000b24:	f7ff fd76 	bl	8000614 <MX_ADC2_Init>
  MX_CAN_Init();
 8000b28:	f7ff ff04 	bl	8000934 <MX_CAN_Init>
  MX_TIM3_Init();
 8000b2c:	f000 f91c 	bl	8000d68 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // Initialization of PCB Cells object
  if(PCBCells_Init(&pcbCells, &hadc1, &hadc2, &hcan) != HAL_OK){
 8000b30:	4b16      	ldr	r3, [pc, #88]	@ (8000b8c <main+0x80>)
 8000b32:	4a17      	ldr	r2, [pc, #92]	@ (8000b90 <main+0x84>)
 8000b34:	4917      	ldr	r1, [pc, #92]	@ (8000b94 <main+0x88>)
 8000b36:	4818      	ldr	r0, [pc, #96]	@ (8000b98 <main+0x8c>)
 8000b38:	f005 fa48 	bl	8005fcc <PCBCells_Init>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <main+0x3a>
	  return HAL_ERROR;
 8000b42:	2301      	movs	r3, #1
 8000b44:	e020      	b.n	8000b88 <main+0x7c>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  // State machine
	  switch(pcbCells.currStatus){
 8000b46:	4b14      	ldr	r3, [pc, #80]	@ (8000b98 <main+0x8c>)
 8000b48:	f893 3a09 	ldrb.w	r3, [r3, #2569]	@ 0xa09
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d002      	beq.n	8000b56 <main+0x4a>
 8000b50:	2b01      	cmp	r3, #1
 8000b52:	d009      	beq.n	8000b68 <main+0x5c>
 8000b54:	e011      	b.n	8000b7a <main+0x6e>

	  	  // Executing PCBCells functionalities in normal mode
		  case PCBCELLS_ACTIVE:

			  if(PCBCells_Mode_Normal(&pcbCells) != HAL_OK){
 8000b56:	4810      	ldr	r0, [pc, #64]	@ (8000b98 <main+0x8c>)
 8000b58:	f005 fabc 	bl	80060d4 <PCBCells_Mode_Normal>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d00e      	beq.n	8000b80 <main+0x74>
				  Error_Handler();
 8000b62:	f000 f873 	bl	8000c4c <Error_Handler>
			  }

			  break;
 8000b66:	e00b      	b.n	8000b80 <main+0x74>

		  // Executing PCBCells functionalities in error mode
		  case PCBCELLS_ERROR:

			  if(PCBCells_Mode_Error(&pcbCells) != HAL_OK){
 8000b68:	480b      	ldr	r0, [pc, #44]	@ (8000b98 <main+0x8c>)
 8000b6a:	f005 fad5 	bl	8006118 <PCBCells_Mode_Error>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d007      	beq.n	8000b84 <main+0x78>
				  Error_Handler();
 8000b74:	f000 f86a 	bl	8000c4c <Error_Handler>
			  }

			  break;
 8000b78:	e004      	b.n	8000b84 <main+0x78>
		  default:
			  Error_Handler();
 8000b7a:	f000 f867 	bl	8000c4c <Error_Handler>

			  break;
 8000b7e:	e002      	b.n	8000b86 <main+0x7a>
			  break;
 8000b80:	bf00      	nop
 8000b82:	e7e0      	b.n	8000b46 <main+0x3a>
			  break;
 8000b84:	bf00      	nop
	  switch(pcbCells.currStatus){
 8000b86:	e7de      	b.n	8000b46 <main+0x3a>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	200001e4 	.word	0x200001e4
 8000b90:	20000108 	.word	0x20000108
 8000b94:	200000b8 	.word	0x200000b8
 8000b98:	2000020c 	.word	0x2000020c

08000b9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b096      	sub	sp, #88	@ 0x58
 8000ba0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ba2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000ba6:	2228      	movs	r2, #40	@ 0x28
 8000ba8:	2100      	movs	r1, #0
 8000baa:	4618      	mov	r0, r3
 8000bac:	f005 fb3a 	bl	8006224 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bb0:	f107 031c 	add.w	r3, r7, #28
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	601a      	str	r2, [r3, #0]
 8000bb8:	605a      	str	r2, [r3, #4]
 8000bba:	609a      	str	r2, [r3, #8]
 8000bbc:	60da      	str	r2, [r3, #12]
 8000bbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bc0:	1d3b      	adds	r3, r7, #4
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	601a      	str	r2, [r3, #0]
 8000bc6:	605a      	str	r2, [r3, #4]
 8000bc8:	609a      	str	r2, [r3, #8]
 8000bca:	60da      	str	r2, [r3, #12]
 8000bcc:	611a      	str	r2, [r3, #16]
 8000bce:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bd8:	2310      	movs	r3, #16
 8000bda:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bdc:	2302      	movs	r3, #2
 8000bde:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000be0:	2300      	movs	r3, #0
 8000be2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000be4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000be8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bea:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f002 fcaa 	bl	8003548 <HAL_RCC_OscConfig>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000bfa:	f000 f827 	bl	8000c4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bfe:	230f      	movs	r3, #15
 8000c00:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c02:	2300      	movs	r3, #0
 8000c04:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c06:	2300      	movs	r3, #0
 8000c08:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c12:	f107 031c 	add.w	r3, r7, #28
 8000c16:	2100      	movs	r1, #0
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f003 fcd3 	bl	80045c4 <HAL_RCC_ClockConfig>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d001      	beq.n	8000c28 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000c24:	f000 f812 	bl	8000c4c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000c28:	2380      	movs	r3, #128	@ 0x80
 8000c2a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV16;
 8000c2c:	f44f 73b8 	mov.w	r3, #368	@ 0x170
 8000c30:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c32:	1d3b      	adds	r3, r7, #4
 8000c34:	4618      	mov	r0, r3
 8000c36:	f003 fe95 	bl	8004964 <HAL_RCCEx_PeriphCLKConfig>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000c40:	f000 f804 	bl	8000c4c <Error_Handler>
  }
}
 8000c44:	bf00      	nop
 8000c46:	3758      	adds	r7, #88	@ 0x58
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c50:	b672      	cpsid	i
}
 8000c52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c54:	bf00      	nop
 8000c56:	e7fd      	b.n	8000c54 <Error_Handler+0x8>

08000c58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000c9c <HAL_MspInit+0x44>)
 8000c60:	699b      	ldr	r3, [r3, #24]
 8000c62:	4a0e      	ldr	r2, [pc, #56]	@ (8000c9c <HAL_MspInit+0x44>)
 8000c64:	f043 0301 	orr.w	r3, r3, #1
 8000c68:	6193      	str	r3, [r2, #24]
 8000c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c9c <HAL_MspInit+0x44>)
 8000c6c:	699b      	ldr	r3, [r3, #24]
 8000c6e:	f003 0301 	and.w	r3, r3, #1
 8000c72:	607b      	str	r3, [r7, #4]
 8000c74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c76:	4b09      	ldr	r3, [pc, #36]	@ (8000c9c <HAL_MspInit+0x44>)
 8000c78:	69db      	ldr	r3, [r3, #28]
 8000c7a:	4a08      	ldr	r2, [pc, #32]	@ (8000c9c <HAL_MspInit+0x44>)
 8000c7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c80:	61d3      	str	r3, [r2, #28]
 8000c82:	4b06      	ldr	r3, [pc, #24]	@ (8000c9c <HAL_MspInit+0x44>)
 8000c84:	69db      	ldr	r3, [r3, #28]
 8000c86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c8a:	603b      	str	r3, [r7, #0]
 8000c8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c8e:	bf00      	nop
 8000c90:	370c      	adds	r7, #12
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	40021000 	.word	0x40021000

08000ca0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ca4:	bf00      	nop
 8000ca6:	e7fd      	b.n	8000ca4 <NMI_Handler+0x4>

08000ca8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cac:	bf00      	nop
 8000cae:	e7fd      	b.n	8000cac <HardFault_Handler+0x4>

08000cb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cb4:	bf00      	nop
 8000cb6:	e7fd      	b.n	8000cb4 <MemManage_Handler+0x4>

08000cb8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cbc:	bf00      	nop
 8000cbe:	e7fd      	b.n	8000cbc <BusFault_Handler+0x4>

08000cc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cc4:	bf00      	nop
 8000cc6:	e7fd      	b.n	8000cc4 <UsageFault_Handler+0x4>

08000cc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ccc:	bf00      	nop
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr

08000cd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cda:	bf00      	nop
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr

08000ce4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ce8:	bf00      	nop
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr

08000cf2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cf6:	f000 f959 	bl	8000fac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
	...

08000d00 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000d04:	4802      	ldr	r0, [pc, #8]	@ (8000d10 <DMA1_Channel1_IRQHandler+0x10>)
 8000d06:	f002 f98c 	bl	8003022 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000d0a:	bf00      	nop
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	20000158 	.word	0x20000158

08000d14 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8000d18:	4802      	ldr	r0, [pc, #8]	@ (8000d24 <DMA1_Channel2_IRQHandler+0x10>)
 8000d1a:	f002 f982 	bl	8003022 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	2000019c 	.word	0x2000019c

08000d28 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000d2c:	4803      	ldr	r0, [pc, #12]	@ (8000d3c <ADC1_2_IRQHandler+0x14>)
 8000d2e:	f000 fce1 	bl	80016f4 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8000d32:	4803      	ldr	r0, [pc, #12]	@ (8000d40 <ADC1_2_IRQHandler+0x18>)
 8000d34:	f000 fcde 	bl	80016f4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000d38:	bf00      	nop
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	200000b8 	.word	0x200000b8
 8000d40:	20000108 	.word	0x20000108

08000d44 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d48:	4b06      	ldr	r3, [pc, #24]	@ (8000d64 <SystemInit+0x20>)
 8000d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d4e:	4a05      	ldr	r2, [pc, #20]	@ (8000d64 <SystemInit+0x20>)
 8000d50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d58:	bf00      	nop
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	e000ed00 	.word	0xe000ed00

08000d68 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b08a      	sub	sp, #40	@ 0x28
 8000d6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d6e:	f107 031c 	add.w	r3, r7, #28
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d7a:	463b      	mov	r3, r7
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	601a      	str	r2, [r3, #0]
 8000d80:	605a      	str	r2, [r3, #4]
 8000d82:	609a      	str	r2, [r3, #8]
 8000d84:	60da      	str	r2, [r3, #12]
 8000d86:	611a      	str	r2, [r3, #16]
 8000d88:	615a      	str	r2, [r3, #20]
 8000d8a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d8c:	4b21      	ldr	r3, [pc, #132]	@ (8000e14 <MX_TIM3_Init+0xac>)
 8000d8e:	4a22      	ldr	r2, [pc, #136]	@ (8000e18 <MX_TIM3_Init+0xb0>)
 8000d90:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000d92:	4b20      	ldr	r3, [pc, #128]	@ (8000e14 <MX_TIM3_Init+0xac>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d98:	4b1e      	ldr	r3, [pc, #120]	@ (8000e14 <MX_TIM3_Init+0xac>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000d9e:	4b1d      	ldr	r3, [pc, #116]	@ (8000e14 <MX_TIM3_Init+0xac>)
 8000da0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000da4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000da6:	4b1b      	ldr	r3, [pc, #108]	@ (8000e14 <MX_TIM3_Init+0xac>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dac:	4b19      	ldr	r3, [pc, #100]	@ (8000e14 <MX_TIM3_Init+0xac>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000db2:	4818      	ldr	r0, [pc, #96]	@ (8000e14 <MX_TIM3_Init+0xac>)
 8000db4:	f003 fefc 	bl	8004bb0 <HAL_TIM_PWM_Init>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8000dbe:	f7ff ff45 	bl	8000c4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000dca:	f107 031c 	add.w	r3, r7, #28
 8000dce:	4619      	mov	r1, r3
 8000dd0:	4810      	ldr	r0, [pc, #64]	@ (8000e14 <MX_TIM3_Init+0xac>)
 8000dd2:	f004 fb83 	bl	80054dc <HAL_TIMEx_MasterConfigSynchronization>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000ddc:	f7ff ff36 	bl	8000c4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000de0:	2360      	movs	r3, #96	@ 0x60
 8000de2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000de4:	2300      	movs	r3, #0
 8000de6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000de8:	2300      	movs	r3, #0
 8000dea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000dec:	2300      	movs	r3, #0
 8000dee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000df0:	463b      	mov	r3, r7
 8000df2:	2204      	movs	r2, #4
 8000df4:	4619      	mov	r1, r3
 8000df6:	4807      	ldr	r0, [pc, #28]	@ (8000e14 <MX_TIM3_Init+0xac>)
 8000df8:	f003 ff32 	bl	8004c60 <HAL_TIM_PWM_ConfigChannel>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8000e02:	f7ff ff23 	bl	8000c4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000e06:	4803      	ldr	r0, [pc, #12]	@ (8000e14 <MX_TIM3_Init+0xac>)
 8000e08:	f000 f828 	bl	8000e5c <HAL_TIM_MspPostInit>

}
 8000e0c:	bf00      	nop
 8000e0e:	3728      	adds	r7, #40	@ 0x28
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	20000c18 	.word	0x20000c18
 8000e18:	40000400 	.word	0x40000400

08000e1c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b085      	sub	sp, #20
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a0a      	ldr	r2, [pc, #40]	@ (8000e54 <HAL_TIM_PWM_MspInit+0x38>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d10b      	bne.n	8000e46 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e58 <HAL_TIM_PWM_MspInit+0x3c>)
 8000e30:	69db      	ldr	r3, [r3, #28]
 8000e32:	4a09      	ldr	r2, [pc, #36]	@ (8000e58 <HAL_TIM_PWM_MspInit+0x3c>)
 8000e34:	f043 0302 	orr.w	r3, r3, #2
 8000e38:	61d3      	str	r3, [r2, #28]
 8000e3a:	4b07      	ldr	r3, [pc, #28]	@ (8000e58 <HAL_TIM_PWM_MspInit+0x3c>)
 8000e3c:	69db      	ldr	r3, [r3, #28]
 8000e3e:	f003 0302 	and.w	r3, r3, #2
 8000e42:	60fb      	str	r3, [r7, #12]
 8000e44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000e46:	bf00      	nop
 8000e48:	3714      	adds	r7, #20
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	40000400 	.word	0x40000400
 8000e58:	40021000 	.word	0x40021000

08000e5c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b088      	sub	sp, #32
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e64:	f107 030c 	add.w	r3, r7, #12
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	605a      	str	r2, [r3, #4]
 8000e6e:	609a      	str	r2, [r3, #8]
 8000e70:	60da      	str	r2, [r3, #12]
 8000e72:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a11      	ldr	r2, [pc, #68]	@ (8000ec0 <HAL_TIM_MspPostInit+0x64>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d11b      	bne.n	8000eb6 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e7e:	4b11      	ldr	r3, [pc, #68]	@ (8000ec4 <HAL_TIM_MspPostInit+0x68>)
 8000e80:	695b      	ldr	r3, [r3, #20]
 8000e82:	4a10      	ldr	r2, [pc, #64]	@ (8000ec4 <HAL_TIM_MspPostInit+0x68>)
 8000e84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e88:	6153      	str	r3, [r2, #20]
 8000e8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec4 <HAL_TIM_MspPostInit+0x68>)
 8000e8c:	695b      	ldr	r3, [r3, #20]
 8000e8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e92:	60bb      	str	r3, [r7, #8]
 8000e94:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GREEN_LED_Pin;
 8000e96:	2320      	movs	r3, #32
 8000e98:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 8000eaa:	f107 030c 	add.w	r3, r7, #12
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4805      	ldr	r0, [pc, #20]	@ (8000ec8 <HAL_TIM_MspPostInit+0x6c>)
 8000eb2:	f002 f9a7 	bl	8003204 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000eb6:	bf00      	nop
 8000eb8:	3720      	adds	r7, #32
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	40000400 	.word	0x40000400
 8000ec4:	40021000 	.word	0x40021000
 8000ec8:	48000400 	.word	0x48000400

08000ecc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ecc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f04 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ed0:	f7ff ff38 	bl	8000d44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ed4:	480c      	ldr	r0, [pc, #48]	@ (8000f08 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ed6:	490d      	ldr	r1, [pc, #52]	@ (8000f0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ed8:	4a0d      	ldr	r2, [pc, #52]	@ (8000f10 <LoopForever+0xe>)
  movs r3, #0
 8000eda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000edc:	e002      	b.n	8000ee4 <LoopCopyDataInit>

08000ede <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ede:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ee0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ee2:	3304      	adds	r3, #4

08000ee4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ee4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ee6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ee8:	d3f9      	bcc.n	8000ede <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eea:	4a0a      	ldr	r2, [pc, #40]	@ (8000f14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000eec:	4c0a      	ldr	r4, [pc, #40]	@ (8000f18 <LoopForever+0x16>)
  movs r3, #0
 8000eee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ef0:	e001      	b.n	8000ef6 <LoopFillZerobss>

08000ef2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ef2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ef4:	3204      	adds	r2, #4

08000ef6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ef6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ef8:	d3fb      	bcc.n	8000ef2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000efa:	f005 f99b 	bl	8006234 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000efe:	f7ff fe05 	bl	8000b0c <main>

08000f02 <LoopForever>:

LoopForever:
    b LoopForever
 8000f02:	e7fe      	b.n	8000f02 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f04:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000f08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f0c:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8000f10:	08006618 	.word	0x08006618
  ldr r2, =_sbss
 8000f14:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8000f18:	20000c68 	.word	0x20000c68

08000f1c <CAN_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f1c:	e7fe      	b.n	8000f1c <CAN_RX0_IRQHandler>
	...

08000f20 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f24:	4b08      	ldr	r3, [pc, #32]	@ (8000f48 <HAL_Init+0x28>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a07      	ldr	r2, [pc, #28]	@ (8000f48 <HAL_Init+0x28>)
 8000f2a:	f043 0310 	orr.w	r3, r3, #16
 8000f2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f30:	2003      	movs	r0, #3
 8000f32:	f001 ff8f 	bl	8002e54 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f36:	200f      	movs	r0, #15
 8000f38:	f000 f808 	bl	8000f4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f3c:	f7ff fe8c 	bl	8000c58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f40:	2300      	movs	r3, #0
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40022000 	.word	0x40022000

08000f4c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f54:	4b12      	ldr	r3, [pc, #72]	@ (8000fa0 <HAL_InitTick+0x54>)
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	4b12      	ldr	r3, [pc, #72]	@ (8000fa4 <HAL_InitTick+0x58>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f62:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f001 ffa7 	bl	8002ebe <HAL_SYSTICK_Config>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
 8000f78:	e00e      	b.n	8000f98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2b0f      	cmp	r3, #15
 8000f7e:	d80a      	bhi.n	8000f96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f80:	2200      	movs	r2, #0
 8000f82:	6879      	ldr	r1, [r7, #4]
 8000f84:	f04f 30ff 	mov.w	r0, #4294967295
 8000f88:	f001 ff6f 	bl	8002e6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f8c:	4a06      	ldr	r2, [pc, #24]	@ (8000fa8 <HAL_InitTick+0x5c>)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000f92:	2300      	movs	r3, #0
 8000f94:	e000      	b.n	8000f98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	3708      	adds	r7, #8
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	20000000 	.word	0x20000000
 8000fa4:	20000008 	.word	0x20000008
 8000fa8:	20000004 	.word	0x20000004

08000fac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fb0:	4b06      	ldr	r3, [pc, #24]	@ (8000fcc <HAL_IncTick+0x20>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	4b06      	ldr	r3, [pc, #24]	@ (8000fd0 <HAL_IncTick+0x24>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	4413      	add	r3, r2
 8000fbc:	4a04      	ldr	r2, [pc, #16]	@ (8000fd0 <HAL_IncTick+0x24>)
 8000fbe:	6013      	str	r3, [r2, #0]
}
 8000fc0:	bf00      	nop
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	20000008 	.word	0x20000008
 8000fd0:	20000c64 	.word	0x20000c64

08000fd4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  return uwTick;  
 8000fd8:	4b03      	ldr	r3, [pc, #12]	@ (8000fe8 <HAL_GetTick+0x14>)
 8000fda:	681b      	ldr	r3, [r3, #0]
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	20000c64 	.word	0x20000c64

08000fec <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000ff4:	bf00      	nop
 8000ff6:	370c      	adds	r7, #12
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr

08001000 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8001008:	bf00      	nop
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr

08001014 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800101c:	bf00      	nop
 800101e:	370c      	adds	r7, #12
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b09a      	sub	sp, #104	@ 0x68
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001030:	2300      	movs	r3, #0
 8001032:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001036:	2300      	movs	r3, #0
 8001038:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 800103a:	2300      	movs	r3, #0
 800103c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d101      	bne.n	8001048 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001044:	2301      	movs	r3, #1
 8001046:	e172      	b.n	800132e <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	691b      	ldr	r3, [r3, #16]
 800104c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001052:	f003 0310 	and.w	r3, r3, #16
 8001056:	2b00      	cmp	r3, #0
 8001058:	d176      	bne.n	8001148 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105e:	2b00      	cmp	r3, #0
 8001060:	d152      	bne.n	8001108 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2200      	movs	r2, #0
 8001066:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2200      	movs	r2, #0
 800106c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2200      	movs	r2, #0
 8001072:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2200      	movs	r2, #0
 8001078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff fb59 	bl	8000734 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	689b      	ldr	r3, [r3, #8]
 8001088:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800108c:	2b00      	cmp	r3, #0
 800108e:	d13b      	bne.n	8001108 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f001 fac3 	bl	800261c <ADC_Disable>
 8001096:	4603      	mov	r3, r0
 8001098:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a0:	f003 0310 	and.w	r3, r3, #16
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d12f      	bne.n	8001108 <HAL_ADC_Init+0xe0>
 80010a8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d12b      	bne.n	8001108 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80010b8:	f023 0302 	bic.w	r3, r3, #2
 80010bc:	f043 0202 	orr.w	r2, r3, #2
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	689a      	ldr	r2, [r3, #8]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80010d2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	689a      	ldr	r2, [r3, #8]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80010e2:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010e4:	4b94      	ldr	r3, [pc, #592]	@ (8001338 <HAL_ADC_Init+0x310>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a94      	ldr	r2, [pc, #592]	@ (800133c <HAL_ADC_Init+0x314>)
 80010ea:	fba2 2303 	umull	r2, r3, r2, r3
 80010ee:	0c9a      	lsrs	r2, r3, #18
 80010f0:	4613      	mov	r3, r2
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	4413      	add	r3, r2
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80010fa:	e002      	b.n	8001102 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	3b01      	subs	r3, #1
 8001100:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d1f9      	bne.n	80010fc <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001112:	2b00      	cmp	r3, #0
 8001114:	d007      	beq.n	8001126 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001120:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001124:	d110      	bne.n	8001148 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800112a:	f023 0312 	bic.w	r3, r3, #18
 800112e:	f043 0210 	orr.w	r2, r3, #16
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800113a:	f043 0201 	orr.w	r2, r3, #1
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800114c:	f003 0310 	and.w	r3, r3, #16
 8001150:	2b00      	cmp	r3, #0
 8001152:	f040 80df 	bne.w	8001314 <HAL_ADC_Init+0x2ec>
 8001156:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800115a:	2b00      	cmp	r3, #0
 800115c:	f040 80da 	bne.w	8001314 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	689b      	ldr	r3, [r3, #8]
 8001166:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800116a:	2b00      	cmp	r3, #0
 800116c:	f040 80d2 	bne.w	8001314 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001174:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001178:	f043 0202 	orr.w	r2, r3, #2
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001180:	4b6f      	ldr	r3, [pc, #444]	@ (8001340 <HAL_ADC_Init+0x318>)
 8001182:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800118c:	d102      	bne.n	8001194 <HAL_ADC_Init+0x16c>
 800118e:	4b6d      	ldr	r3, [pc, #436]	@ (8001344 <HAL_ADC_Init+0x31c>)
 8001190:	60fb      	str	r3, [r7, #12]
 8001192:	e002      	b.n	800119a <HAL_ADC_Init+0x172>
 8001194:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001198:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	f003 0303 	and.w	r3, r3, #3
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d108      	bne.n	80011ba <HAL_ADC_Init+0x192>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d101      	bne.n	80011ba <HAL_ADC_Init+0x192>
 80011b6:	2301      	movs	r3, #1
 80011b8:	e000      	b.n	80011bc <HAL_ADC_Init+0x194>
 80011ba:	2300      	movs	r3, #0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d11c      	bne.n	80011fa <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80011c0:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d010      	beq.n	80011e8 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	f003 0303 	and.w	r3, r3, #3
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d107      	bne.n	80011e2 <HAL_ADC_Init+0x1ba>
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d101      	bne.n	80011e2 <HAL_ADC_Init+0x1ba>
 80011de:	2301      	movs	r3, #1
 80011e0:	e000      	b.n	80011e4 <HAL_ADC_Init+0x1bc>
 80011e2:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d108      	bne.n	80011fa <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80011e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	431a      	orrs	r2, r3
 80011f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011f8:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	7e5b      	ldrb	r3, [r3, #25]
 80011fe:	035b      	lsls	r3, r3, #13
 8001200:	687a      	ldr	r2, [r7, #4]
 8001202:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001204:	2a01      	cmp	r2, #1
 8001206:	d002      	beq.n	800120e <HAL_ADC_Init+0x1e6>
 8001208:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800120c:	e000      	b.n	8001210 <HAL_ADC_Init+0x1e8>
 800120e:	2200      	movs	r2, #0
 8001210:	431a      	orrs	r2, r3
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	68db      	ldr	r3, [r3, #12]
 8001216:	431a      	orrs	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	4313      	orrs	r3, r2
 800121e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001220:	4313      	orrs	r3, r2
 8001222:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	f893 3020 	ldrb.w	r3, [r3, #32]
 800122a:	2b01      	cmp	r3, #1
 800122c:	d11b      	bne.n	8001266 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	7e5b      	ldrb	r3, [r3, #25]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d109      	bne.n	800124a <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800123a:	3b01      	subs	r3, #1
 800123c:	045a      	lsls	r2, r3, #17
 800123e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001240:	4313      	orrs	r3, r2
 8001242:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001246:	663b      	str	r3, [r7, #96]	@ 0x60
 8001248:	e00d      	b.n	8001266 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8001252:	f043 0220 	orr.w	r2, r3, #32
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800125e:	f043 0201 	orr.w	r2, r3, #1
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800126a:	2b01      	cmp	r3, #1
 800126c:	d007      	beq.n	800127e <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001276:	4313      	orrs	r3, r2
 8001278:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800127a:	4313      	orrs	r3, r2
 800127c:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	f003 030c 	and.w	r3, r3, #12
 8001288:	2b00      	cmp	r3, #0
 800128a:	d114      	bne.n	80012b6 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	68db      	ldr	r3, [r3, #12]
 8001292:	687a      	ldr	r2, [r7, #4]
 8001294:	6812      	ldr	r2, [r2, #0]
 8001296:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800129a:	f023 0302 	bic.w	r3, r3, #2
 800129e:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	7e1b      	ldrb	r3, [r3, #24]
 80012a4:	039a      	lsls	r2, r3, #14
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	4313      	orrs	r3, r2
 80012b0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80012b2:	4313      	orrs	r3, r2
 80012b4:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	68da      	ldr	r2, [r3, #12]
 80012bc:	4b22      	ldr	r3, [pc, #136]	@ (8001348 <HAL_ADC_Init+0x320>)
 80012be:	4013      	ands	r3, r2
 80012c0:	687a      	ldr	r2, [r7, #4]
 80012c2:	6812      	ldr	r2, [r2, #0]
 80012c4:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80012c6:	430b      	orrs	r3, r1
 80012c8:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	691b      	ldr	r3, [r3, #16]
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d10c      	bne.n	80012ec <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d8:	f023 010f 	bic.w	r1, r3, #15
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	69db      	ldr	r3, [r3, #28]
 80012e0:	1e5a      	subs	r2, r3, #1
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	430a      	orrs	r2, r1
 80012e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80012ea:	e007      	b.n	80012fc <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f022 020f 	bic.w	r2, r2, #15
 80012fa:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2200      	movs	r2, #0
 8001300:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001306:	f023 0303 	bic.w	r3, r3, #3
 800130a:	f043 0201 	orr.w	r2, r3, #1
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	641a      	str	r2, [r3, #64]	@ 0x40
 8001312:	e00a      	b.n	800132a <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001318:	f023 0312 	bic.w	r3, r3, #18
 800131c:	f043 0210 	orr.w	r2, r3, #16
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001324:	2301      	movs	r3, #1
 8001326:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800132a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800132e:	4618      	mov	r0, r3
 8001330:	3768      	adds	r7, #104	@ 0x68
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000000 	.word	0x20000000
 800133c:	431bde83 	.word	0x431bde83
 8001340:	50000300 	.word	0x50000300
 8001344:	50000100 	.word	0x50000100
 8001348:	fff0c007 	.word	0xfff0c007

0800134c <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001354:	2300      	movs	r3, #0
 8001356:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	689b      	ldr	r3, [r3, #8]
 800135e:	f003 0304 	and.w	r3, r3, #4
 8001362:	2b00      	cmp	r3, #0
 8001364:	f040 809c 	bne.w	80014a0 <HAL_ADC_Start+0x154>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800136e:	2b01      	cmp	r3, #1
 8001370:	d101      	bne.n	8001376 <HAL_ADC_Start+0x2a>
 8001372:	2302      	movs	r3, #2
 8001374:	e097      	b.n	80014a6 <HAL_ADC_Start+0x15a>
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2201      	movs	r2, #1
 800137a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f001 f8e8 	bl	8002554 <ADC_Enable>
 8001384:	4603      	mov	r3, r0
 8001386:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001388:	7bfb      	ldrb	r3, [r7, #15]
 800138a:	2b00      	cmp	r3, #0
 800138c:	f040 8083 	bne.w	8001496 <HAL_ADC_Start+0x14a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001394:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001398:	f023 0301 	bic.w	r3, r3, #1
 800139c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80013a4:	4b42      	ldr	r3, [pc, #264]	@ (80014b0 <HAL_ADC_Start+0x164>)
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	f003 031f 	and.w	r3, r3, #31
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d004      	beq.n	80013ba <HAL_ADC_Start+0x6e>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80013b8:	d115      	bne.n	80013e6 <HAL_ADC_Start+0x9a>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013be:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	68db      	ldr	r3, [r3, #12]
 80013cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d027      	beq.n	8001424 <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80013dc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80013e4:	e01e      	b.n	8001424 <HAL_ADC_Start+0xd8>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ea:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80013fa:	d004      	beq.n	8001406 <HAL_ADC_Start+0xba>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a2c      	ldr	r2, [pc, #176]	@ (80014b4 <HAL_ADC_Start+0x168>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d10e      	bne.n	8001424 <HAL_ADC_Start+0xd8>
 8001406:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001410:	2b00      	cmp	r3, #0
 8001412:	d007      	beq.n	8001424 <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001418:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800141c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001428:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800142c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001430:	d106      	bne.n	8001440 <HAL_ADC_Start+0xf4>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001436:	f023 0206 	bic.w	r2, r3, #6
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	645a      	str	r2, [r3, #68]	@ 0x44
 800143e:	e002      	b.n	8001446 <HAL_ADC_Start+0xfa>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2200      	movs	r2, #0
 8001444:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2200      	movs	r2, #0
 800144a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	221c      	movs	r2, #28
 8001454:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001456:	4b16      	ldr	r3, [pc, #88]	@ (80014b0 <HAL_ADC_Start+0x164>)
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	f003 031f 	and.w	r3, r3, #31
 800145e:	2b00      	cmp	r3, #0
 8001460:	d010      	beq.n	8001484 <HAL_ADC_Start+0x138>
 8001462:	4b13      	ldr	r3, [pc, #76]	@ (80014b0 <HAL_ADC_Start+0x164>)
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	f003 031f 	and.w	r3, r3, #31
 800146a:	2b05      	cmp	r3, #5
 800146c:	d00a      	beq.n	8001484 <HAL_ADC_Start+0x138>
 800146e:	4b10      	ldr	r3, [pc, #64]	@ (80014b0 <HAL_ADC_Start+0x164>)
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	f003 031f 	and.w	r3, r3, #31
 8001476:	2b09      	cmp	r3, #9
 8001478:	d004      	beq.n	8001484 <HAL_ADC_Start+0x138>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001482:	d10f      	bne.n	80014a4 <HAL_ADC_Start+0x158>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	689a      	ldr	r2, [r3, #8]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f042 0204 	orr.w	r2, r2, #4
 8001492:	609a      	str	r2, [r3, #8]
 8001494:	e006      	b.n	80014a4 <HAL_ADC_Start+0x158>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2200      	movs	r2, #0
 800149a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800149e:	e001      	b.n	80014a4 <HAL_ADC_Start+0x158>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80014a0:	2302      	movs	r3, #2
 80014a2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80014a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3710      	adds	r7, #16
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	50000300 	.word	0x50000300
 80014b4:	50000100 	.word	0x50000100

080014b8 <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014c0:	2300      	movs	r3, #0
 80014c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d101      	bne.n	80014d2 <HAL_ADC_Stop+0x1a>
 80014ce:	2302      	movs	r3, #2
 80014d0:	e023      	b.n	800151a <HAL_ADC_Stop+0x62>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2201      	movs	r2, #1
 80014d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80014da:	216c      	movs	r1, #108	@ 0x6c
 80014dc:	6878      	ldr	r0, [r7, #4]
 80014de:	f001 f903 	bl	80026e8 <ADC_ConversionStop>
 80014e2:	4603      	mov	r3, r0
 80014e4:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80014e6:	7bfb      	ldrb	r3, [r7, #15]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d111      	bne.n	8001510 <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80014ec:	6878      	ldr	r0, [r7, #4]
 80014ee:	f001 f895 	bl	800261c <ADC_Disable>
 80014f2:	4603      	mov	r3, r0
 80014f4:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80014f6:	7bfb      	ldrb	r3, [r7, #15]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d109      	bne.n	8001510 <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001500:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001504:	f023 0301 	bic.w	r3, r3, #1
 8001508:	f043 0201 	orr.w	r2, r3, #1
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2200      	movs	r2, #0
 8001514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001518:	7bfb      	ldrb	r3, [r7, #15]
}
 800151a:	4618      	mov	r0, r3
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
	...

08001524 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b086      	sub	sp, #24
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001530:	2300      	movs	r3, #0
 8001532:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	f003 0304 	and.w	r3, r3, #4
 800153e:	2b00      	cmp	r3, #0
 8001540:	f040 80b9 	bne.w	80016b6 <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800154a:	2b01      	cmp	r3, #1
 800154c:	d101      	bne.n	8001552 <HAL_ADC_Start_DMA+0x2e>
 800154e:	2302      	movs	r3, #2
 8001550:	e0b4      	b.n	80016bc <HAL_ADC_Start_DMA+0x198>
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	2201      	movs	r2, #1
 8001556:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 800155a:	4b5a      	ldr	r3, [pc, #360]	@ (80016c4 <HAL_ADC_Start_DMA+0x1a0>)
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	f003 031f 	and.w	r3, r3, #31
 8001562:	2b00      	cmp	r3, #0
 8001564:	f040 80a0 	bne.w	80016a8 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001568:	68f8      	ldr	r0, [r7, #12]
 800156a:	f000 fff3 	bl	8002554 <ADC_Enable>
 800156e:	4603      	mov	r3, r0
 8001570:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001572:	7dfb      	ldrb	r3, [r7, #23]
 8001574:	2b00      	cmp	r3, #0
 8001576:	f040 8092 	bne.w	800169e <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800157e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001582:	f023 0301 	bic.w	r3, r3, #1
 8001586:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800158e:	4b4d      	ldr	r3, [pc, #308]	@ (80016c4 <HAL_ADC_Start_DMA+0x1a0>)
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	f003 031f 	and.w	r3, r3, #31
 8001596:	2b00      	cmp	r3, #0
 8001598:	d004      	beq.n	80015a4 <HAL_ADC_Start_DMA+0x80>
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80015a2:	d115      	bne.n	80015d0 <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	68db      	ldr	r3, [r3, #12]
 80015b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d027      	beq.n	800160e <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80015c6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	641a      	str	r2, [r3, #64]	@ 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80015ce:	e01e      	b.n	800160e <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80015e4:	d004      	beq.n	80015f0 <HAL_ADC_Start_DMA+0xcc>
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4a37      	ldr	r2, [pc, #220]	@ (80016c8 <HAL_ADC_Start_DMA+0x1a4>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d10e      	bne.n	800160e <HAL_ADC_Start_DMA+0xea>
 80015f0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80015f4:	68db      	ldr	r3, [r3, #12]
 80015f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d007      	beq.n	800160e <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001602:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001606:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	641a      	str	r2, [r3, #64]	@ 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001612:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001616:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800161a:	d106      	bne.n	800162a <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001620:	f023 0206 	bic.w	r2, r3, #6
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	645a      	str	r2, [r3, #68]	@ 0x44
 8001628:	e002      	b.n	8001630 <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	2200      	movs	r2, #0
 800162e:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	2200      	movs	r2, #0
 8001634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800163c:	4a23      	ldr	r2, [pc, #140]	@ (80016cc <HAL_ADC_Start_DMA+0x1a8>)
 800163e:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001644:	4a22      	ldr	r2, [pc, #136]	@ (80016d0 <HAL_ADC_Start_DMA+0x1ac>)
 8001646:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800164c:	4a21      	ldr	r2, [pc, #132]	@ (80016d4 <HAL_ADC_Start_DMA+0x1b0>)
 800164e:	631a      	str	r2, [r3, #48]	@ 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	221c      	movs	r2, #28
 8001656:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	685a      	ldr	r2, [r3, #4]
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f042 0210 	orr.w	r2, r2, #16
 8001666:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	68da      	ldr	r2, [r3, #12]
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f042 0201 	orr.w	r2, r2, #1
 8001676:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	3340      	adds	r3, #64	@ 0x40
 8001682:	4619      	mov	r1, r3
 8001684:	68ba      	ldr	r2, [r7, #8]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f001 fc6c 	bl	8002f64 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	689a      	ldr	r2, [r3, #8]
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f042 0204 	orr.w	r2, r2, #4
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	e00d      	b.n	80016ba <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	2200      	movs	r2, #0
 80016a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80016a6:	e008      	b.n	80016ba <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80016a8:	2301      	movs	r3, #1
 80016aa:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	2200      	movs	r2, #0
 80016b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80016b4:	e001      	b.n	80016ba <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80016b6:	2302      	movs	r3, #2
 80016b8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80016ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3718      	adds	r7, #24
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	50000300 	.word	0x50000300
 80016c8:	50000100 	.word	0x50000100
 80016cc:	08002489 	.word	0x08002489
 80016d0:	08002503 	.word	0x08002503
 80016d4:	0800251f 	.word	0x0800251f

080016d8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
	...

080016f4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b088      	sub	sp, #32
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 80016fc:	2300      	movs	r3, #0
 80016fe:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001700:	2300      	movs	r3, #0
 8001702:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8001704:	2300      	movs	r3, #0
 8001706:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	f003 0304 	and.w	r3, r3, #4
 800171e:	2b00      	cmp	r3, #0
 8001720:	d004      	beq.n	800172c <HAL_ADC_IRQHandler+0x38>
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	f003 0304 	and.w	r3, r3, #4
 8001728:	2b00      	cmp	r3, #0
 800172a:	d109      	bne.n	8001740 <HAL_ADC_IRQHandler+0x4c>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001732:	2b00      	cmp	r3, #0
 8001734:	d076      	beq.n	8001824 <HAL_ADC_IRQHandler+0x130>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	f003 0308 	and.w	r3, r3, #8
 800173c:	2b00      	cmp	r3, #0
 800173e:	d071      	beq.n	8001824 <HAL_ADC_IRQHandler+0x130>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001744:	f003 0310 	and.w	r3, r3, #16
 8001748:	2b00      	cmp	r3, #0
 800174a:	d105      	bne.n	8001758 <HAL_ADC_IRQHandler+0x64>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001750:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001758:	4b82      	ldr	r3, [pc, #520]	@ (8001964 <HAL_ADC_IRQHandler+0x270>)
 800175a:	689b      	ldr	r3, [r3, #8]
 800175c:	f003 031f 	and.w	r3, r3, #31
 8001760:	2b00      	cmp	r3, #0
 8001762:	d010      	beq.n	8001786 <HAL_ADC_IRQHandler+0x92>
 8001764:	4b7f      	ldr	r3, [pc, #508]	@ (8001964 <HAL_ADC_IRQHandler+0x270>)
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	f003 031f 	and.w	r3, r3, #31
 800176c:	2b05      	cmp	r3, #5
 800176e:	d00a      	beq.n	8001786 <HAL_ADC_IRQHandler+0x92>
 8001770:	4b7c      	ldr	r3, [pc, #496]	@ (8001964 <HAL_ADC_IRQHandler+0x270>)
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	f003 031f 	and.w	r3, r3, #31
 8001778:	2b09      	cmp	r3, #9
 800177a:	d004      	beq.n	8001786 <HAL_ADC_IRQHandler+0x92>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001784:	d104      	bne.n	8001790 <HAL_ADC_IRQHandler+0x9c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	61bb      	str	r3, [r7, #24]
 800178e:	e003      	b.n	8001798 <HAL_ADC_IRQHandler+0xa4>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001790:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001794:	68db      	ldr	r3, [r3, #12]
 8001796:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	68db      	ldr	r3, [r3, #12]
 800179e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d137      	bne.n	8001816 <HAL_ADC_IRQHandler+0x122>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 80017a6:	69bb      	ldr	r3, [r7, #24]
 80017a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d132      	bne.n	8001816 <HAL_ADC_IRQHandler+0x122>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 80017b0:	693b      	ldr	r3, [r7, #16]
 80017b2:	f003 0308 	and.w	r3, r3, #8
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d02d      	beq.n	8001816 <HAL_ADC_IRQHandler+0x122>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	f003 0304 	and.w	r3, r3, #4
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d11a      	bne.n	80017fe <HAL_ADC_IRQHandler+0x10a>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	685a      	ldr	r2, [r3, #4]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f022 020c 	bic.w	r2, r2, #12
 80017d6:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	641a      	str	r2, [r3, #64]	@ 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d112      	bne.n	8001816 <HAL_ADC_IRQHandler+0x122>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f4:	f043 0201 	orr.w	r2, r3, #1
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	641a      	str	r2, [r3, #64]	@ 0x40
 80017fc:	e00b      	b.n	8001816 <HAL_ADC_IRQHandler+0x122>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001802:	f043 0210 	orr.w	r2, r3, #16
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	641a      	str	r2, [r3, #64]	@ 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800180e:	f043 0201 	orr.w	r2, r3, #1
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f004 f86d 	bl	80058f6 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	220c      	movs	r2, #12
 8001822:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	f003 0320 	and.w	r3, r3, #32
 800182a:	2b00      	cmp	r3, #0
 800182c:	d004      	beq.n	8001838 <HAL_ADC_IRQHandler+0x144>
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	f003 0320 	and.w	r3, r3, #32
 8001834:	2b00      	cmp	r3, #0
 8001836:	d10b      	bne.n	8001850 <HAL_ADC_IRQHandler+0x15c>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800183e:	2b00      	cmp	r3, #0
 8001840:	f000 80a5 	beq.w	800198e <HAL_ADC_IRQHandler+0x29a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800184a:	2b00      	cmp	r3, #0
 800184c:	f000 809f 	beq.w	800198e <HAL_ADC_IRQHandler+0x29a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001854:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	641a      	str	r2, [r3, #64]	@ 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800185c:	4b41      	ldr	r3, [pc, #260]	@ (8001964 <HAL_ADC_IRQHandler+0x270>)
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	f003 031f 	and.w	r3, r3, #31
 8001864:	2b00      	cmp	r3, #0
 8001866:	d010      	beq.n	800188a <HAL_ADC_IRQHandler+0x196>
 8001868:	4b3e      	ldr	r3, [pc, #248]	@ (8001964 <HAL_ADC_IRQHandler+0x270>)
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	f003 031f 	and.w	r3, r3, #31
 8001870:	2b05      	cmp	r3, #5
 8001872:	d00a      	beq.n	800188a <HAL_ADC_IRQHandler+0x196>
 8001874:	4b3b      	ldr	r3, [pc, #236]	@ (8001964 <HAL_ADC_IRQHandler+0x270>)
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	f003 031f 	and.w	r3, r3, #31
 800187c:	2b09      	cmp	r3, #9
 800187e:	d004      	beq.n	800188a <HAL_ADC_IRQHandler+0x196>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001888:	d104      	bne.n	8001894 <HAL_ADC_IRQHandler+0x1a0>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	61bb      	str	r3, [r7, #24]
 8001892:	e003      	b.n	800189c <HAL_ADC_IRQHandler+0x1a8>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001894:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001898:	68db      	ldr	r3, [r3, #12]
 800189a:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d16a      	bne.n	8001980 <HAL_ADC_IRQHandler+0x28c>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d00b      	beq.n	80018cc <HAL_ADC_IRQHandler+0x1d8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	68db      	ldr	r3, [r3, #12]
 80018ba:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d15e      	bne.n	8001980 <HAL_ADC_IRQHandler+0x28c>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d159      	bne.n	8001980 <HAL_ADC_IRQHandler+0x28c>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d054      	beq.n	8001980 <HAL_ADC_IRQHandler+0x28c>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 80018d6:	4b23      	ldr	r3, [pc, #140]	@ (8001964 <HAL_ADC_IRQHandler+0x270>)
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	f003 031f 	and.w	r3, r3, #31
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d010      	beq.n	8001904 <HAL_ADC_IRQHandler+0x210>
 80018e2:	4b20      	ldr	r3, [pc, #128]	@ (8001964 <HAL_ADC_IRQHandler+0x270>)
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	f003 031f 	and.w	r3, r3, #31
 80018ea:	2b06      	cmp	r3, #6
 80018ec:	d00a      	beq.n	8001904 <HAL_ADC_IRQHandler+0x210>
 80018ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001964 <HAL_ADC_IRQHandler+0x270>)
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	f003 031f 	and.w	r3, r3, #31
 80018f6:	2b07      	cmp	r3, #7
 80018f8:	d004      	beq.n	8001904 <HAL_ADC_IRQHandler+0x210>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001902:	d104      	bne.n	800190e <HAL_ADC_IRQHandler+0x21a>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	68db      	ldr	r3, [r3, #12]
 800190a:	617b      	str	r3, [r7, #20]
 800190c:	e003      	b.n	8001916 <HAL_ADC_IRQHandler+0x222>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800190e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800191c:	2b00      	cmp	r3, #0
 800191e:	d12f      	bne.n	8001980 <HAL_ADC_IRQHandler+0x28c>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	f003 0308 	and.w	r3, r3, #8
 800192a:	2b00      	cmp	r3, #0
 800192c:	d11c      	bne.n	8001968 <HAL_ADC_IRQHandler+0x274>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	685a      	ldr	r2, [r3, #4]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800193c:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001942:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	641a      	str	r2, [r3, #64]	@ 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001952:	2b00      	cmp	r3, #0
 8001954:	d114      	bne.n	8001980 <HAL_ADC_IRQHandler+0x28c>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195a:	f043 0201 	orr.w	r2, r3, #1
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	641a      	str	r2, [r3, #64]	@ 0x40
 8001962:	e00d      	b.n	8001980 <HAL_ADC_IRQHandler+0x28c>
 8001964:	50000300 	.word	0x50000300
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196c:	f043 0210 	orr.w	r2, r3, #16
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	641a      	str	r2, [r3, #64]	@ 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001978:	f043 0201 	orr.w	r2, r3, #1
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f000 f9d5 	bl	8001d30 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2260      	movs	r2, #96	@ 0x60
 800198c:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001994:	2b00      	cmp	r3, #0
 8001996:	d011      	beq.n	80019bc <HAL_ADC_IRQHandler+0x2c8>
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d00c      	beq.n	80019bc <HAL_ADC_IRQHandler+0x2c8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	f7ff fb26 	bl	8001000 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2280      	movs	r2, #128	@ 0x80
 80019ba:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d012      	beq.n	80019ec <HAL_ADC_IRQHandler+0x2f8>
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d00d      	beq.n	80019ec <HAL_ADC_IRQHandler+0x2f8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d4:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f000 f9bb 	bl	8001d58 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019ea:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80019ec:	693b      	ldr	r3, [r7, #16]
 80019ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d012      	beq.n	8001a1c <HAL_ADC_IRQHandler+0x328>
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d00d      	beq.n	8001a1c <HAL_ADC_IRQHandler+0x328>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a04:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001a0c:	6878      	ldr	r0, [r7, #4]
 8001a0e:	f000 f9ad 	bl	8001d6c <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a1a:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	f003 0310 	and.w	r3, r3, #16
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d03b      	beq.n	8001a9e <HAL_ADC_IRQHandler+0x3aa>
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	f003 0310 	and.w	r3, r3, #16
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d036      	beq.n	8001a9e <HAL_ADC_IRQHandler+0x3aa>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d102      	bne.n	8001a3e <HAL_ADC_IRQHandler+0x34a>
    {
      overrun_error = 1U;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	61fb      	str	r3, [r7, #28]
 8001a3c:	e019      	b.n	8001a72 <HAL_ADC_IRQHandler+0x37e>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a3e:	4b29      	ldr	r3, [pc, #164]	@ (8001ae4 <HAL_ADC_IRQHandler+0x3f0>)
 8001a40:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f003 031f 	and.w	r3, r3, #31
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d109      	bne.n	8001a62 <HAL_ADC_IRQHandler+0x36e>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	f003 0301 	and.w	r3, r3, #1
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d10a      	bne.n	8001a72 <HAL_ADC_IRQHandler+0x37e>
        {
          overrun_error = 1U;  
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	61fb      	str	r3, [r7, #28]
 8001a60:	e007      	b.n	8001a72 <HAL_ADC_IRQHandler+0x37e>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <HAL_ADC_IRQHandler+0x37e>
        {
          overrun_error = 1U;  
 8001a6e:	2301      	movs	r3, #1
 8001a70:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d10e      	bne.n	8001a96 <HAL_ADC_IRQHandler+0x3a2>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a88:	f043 0202 	orr.w	r2, r3, #2
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f7ff fabf 	bl	8001014 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	2210      	movs	r2, #16
 8001a9c:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d018      	beq.n	8001ada <HAL_ADC_IRQHandler+0x3e6>
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d013      	beq.n	8001ada <HAL_ADC_IRQHandler+0x3e6>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab6:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ac2:	f043 0208 	orr.w	r2, r3, #8
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ad2:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	f000 f935 	bl	8001d44 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8001ada:	bf00      	nop
 8001adc:	3720      	adds	r7, #32
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	50000300 	.word	0x50000300

08001ae8 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001af2:	2300      	movs	r3, #0
 8001af4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d101      	bne.n	8001b04 <HAL_ADCEx_Calibration_Start+0x1c>
 8001b00:	2302      	movs	r3, #2
 8001b02:	e05f      	b.n	8001bc4 <HAL_ADCEx_Calibration_Start+0xdc>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2201      	movs	r2, #1
 8001b08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f000 fd85 	bl	800261c <ADC_Disable>
 8001b12:	4603      	mov	r3, r0
 8001b14:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001b16:	7bfb      	ldrb	r3, [r7, #15]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d14e      	bne.n	8001bba <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2201      	movs	r2, #1
 8001b20:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	689a      	ldr	r2, [r3, #8]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 8001b30:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d107      	bne.n	8001b48 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	689a      	ldr	r2, [r3, #8]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001b46:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	689a      	ldr	r2, [r3, #8]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001b56:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8001b58:	f7ff fa3c 	bl	8000fd4 <HAL_GetTick>
 8001b5c:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001b5e:	e01c      	b.n	8001b9a <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001b60:	f7ff fa38 	bl	8000fd4 <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	2b0a      	cmp	r3, #10
 8001b6c:	d915      	bls.n	8001b9a <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001b78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001b7c:	d10d      	bne.n	8001b9a <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b82:	f023 0312 	bic.w	r3, r3, #18
 8001b86:	f043 0210 	orr.w	r2, r3, #16
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2200      	movs	r2, #0
 8001b92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e014      	b.n	8001bc4 <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001ba4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001ba8:	d0da      	beq.n	8001b60 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bae:	f023 0303 	bic.w	r3, r3, #3
 8001bb2:	f043 0201 	orr.w	r2, r3, #1
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3710      	adds	r7, #16
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <HAL_ADCEx_MultiModeStart_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b09a      	sub	sp, #104	@ 0x68
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	60f8      	str	r0, [r7, #12]
 8001bd4:	60b9      	str	r1, [r7, #8]
 8001bd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_HandleTypeDef tmphadcSlave = {0};
 8001bde:	f107 0310 	add.w	r3, r7, #16
 8001be2:	2250      	movs	r2, #80	@ 0x50
 8001be4:	2100      	movs	r1, #0
 8001be6:	4618      	mov	r0, r3
 8001be8:	f004 fb1c 	bl	8006224 <memset>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d101      	bne.n	8001bfa <HAL_ADCEx_MultiModeStart_DMA+0x2e>
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	e08a      	b.n	8001d10 <HAL_ADCEx_MultiModeStart_DMA+0x144>
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Perform ADC enable and conversion start if no conversion is on going */
  /* (check on ADC master only) */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	f003 0304 	and.w	r3, r3, #4
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d17a      	bne.n	8001d06 <HAL_ADCEx_MultiModeStart_DMA+0x13a>
  {
    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    /* (Depending on STM32F3 product, there may be up to 2 ADC slaves)        */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c18:	d101      	bne.n	8001c1e <HAL_ADCEx_MultiModeStart_DMA+0x52>
 8001c1a:	4b3f      	ldr	r3, [pc, #252]	@ (8001d18 <HAL_ADCEx_MultiModeStart_DMA+0x14c>)
 8001c1c:	613b      	str	r3, [r7, #16]
    
    if (tmphadcSlave.Instance == NULL)
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d10b      	bne.n	8001c3c <HAL_ADCEx_MultiModeStart_DMA+0x70>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c28:	f043 0220 	orr.w	r2, r3, #32
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2200      	movs	r2, #0
 8001c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      return HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e069      	b.n	8001d10 <HAL_ADCEx_MultiModeStart_DMA+0x144>
    }
    
    
    /* Enable the ADC peripherals: master and slave (in case if not already   */
    /* enabled previously)                                                    */
    tmp_hal_status = ADC_Enable(hadc);
 8001c3c:	68f8      	ldr	r0, [r7, #12]
 8001c3e:	f000 fc89 	bl	8002554 <ADC_Enable>
 8001c42:	4603      	mov	r3, r0
 8001c44:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (tmp_hal_status == HAL_OK)
 8001c48:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d107      	bne.n	8001c60 <HAL_ADCEx_MultiModeStart_DMA+0x94>
    {
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 8001c50:	f107 0310 	add.w	r3, r7, #16
 8001c54:	4618      	mov	r0, r3
 8001c56:	f000 fc7d 	bl	8002554 <ADC_Enable>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    }
    
    /* Start conversion all ADCs of multimode are effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001c60:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d149      	bne.n	8001cfc <HAL_ADCEx_MultiModeStart_DMA+0x130>
    {
      /* Set ADC state (ADC master)                                           */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c6c:	4b2b      	ldr	r3, [pc, #172]	@ (8001d1c <HAL_ADCEx_MultiModeStart_DMA+0x150>)
 8001c6e:	4013      	ands	r3, r2
 8001c70:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP | HAL_ADC_STATE_MULTIMODE_SLAVE,
                        HAL_ADC_STATE_REG_BUSY);
        
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	68db      	ldr	r3, [r3, #12]
 8001c7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d007      	beq.n	8001c96 <HAL_ADCEx_MultiModeStart_DMA+0xca>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001c8e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	645a      	str	r2, [r3, #68]	@ 0x44
      
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ca8:	4a1d      	ldr	r2, [pc, #116]	@ (8001d20 <HAL_ADCEx_MultiModeStart_DMA+0x154>)
 8001caa:	629a      	str	r2, [r3, #40]	@ 0x28
         
      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cb0:	4a1c      	ldr	r2, [pc, #112]	@ (8001d24 <HAL_ADCEx_MultiModeStart_DMA+0x158>)
 8001cb2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cb8:	4a1b      	ldr	r2, [pc, #108]	@ (8001d28 <HAL_ADCEx_MultiModeStart_DMA+0x15c>)
 8001cba:	631a      	str	r2, [r3, #48]	@ 0x30
      
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001cbc:	4b1b      	ldr	r3, [pc, #108]	@ (8001d2c <HAL_ADCEx_MultiModeStart_DMA+0x160>)
 8001cbe:	663b      	str	r3, [r7, #96]	@ 0x60
      /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC   */
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	221c      	movs	r2, #28
 8001cc6:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	685a      	ldr	r2, [r3, #4]
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f042 0210 	orr.w	r2, r2, #16
 8001cd6:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001cdc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001cde:	330c      	adds	r3, #12
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	68ba      	ldr	r2, [r7, #8]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f001 f93d 	bl	8002f64 <HAL_DMA_Start_IT>
          
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	689a      	ldr	r2, [r3, #8]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f042 0204 	orr.w	r2, r2, #4
 8001cf8:	609a      	str	r2, [r3, #8]
 8001cfa:	e007      	b.n	8001d0c <HAL_ADCEx_MultiModeStart_DMA+0x140>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8001d04:	e002      	b.n	8001d0c <HAL_ADCEx_MultiModeStart_DMA+0x140>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001d06:	2302      	movs	r3, #2
 8001d08:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001d0c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3768      	adds	r7, #104	@ 0x68
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	50000100 	.word	0x50000100
 8001d1c:	ffeff0fe 	.word	0xffeff0fe
 8001d20:	08002489 	.word	0x08002489
 8001d24:	08002503 	.word	0x08002503
 8001d28:	0800251f 	.word	0x0800251f
 8001d2c:	50000300 	.word	0x50000300

08001d30 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8001d4c:	bf00      	nop
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8001d60:	bf00      	nop
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b09b      	sub	sp, #108	@ 0x6c
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001d90:	2300      	movs	r3, #0
 8001d92:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d101      	bne.n	8001da2 <HAL_ADC_ConfigChannel+0x22>
 8001d9e:	2302      	movs	r3, #2
 8001da0:	e2a1      	b.n	80022e6 <HAL_ADC_ConfigChannel+0x566>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2201      	movs	r2, #1
 8001da6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	f003 0304 	and.w	r3, r3, #4
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	f040 8285 	bne.w	80022c4 <HAL_ADC_ConfigChannel+0x544>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	2b04      	cmp	r3, #4
 8001dc0:	d81c      	bhi.n	8001dfc <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685a      	ldr	r2, [r3, #4]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	4413      	add	r3, r2
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	231f      	movs	r3, #31
 8001dd8:	4093      	lsls	r3, r2
 8001dda:	43db      	mvns	r3, r3
 8001ddc:	4019      	ands	r1, r3
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	6818      	ldr	r0, [r3, #0]
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685a      	ldr	r2, [r3, #4]
 8001de6:	4613      	mov	r3, r2
 8001de8:	005b      	lsls	r3, r3, #1
 8001dea:	4413      	add	r3, r2
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	fa00 f203 	lsl.w	r2, r0, r3
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	430a      	orrs	r2, r1
 8001df8:	631a      	str	r2, [r3, #48]	@ 0x30
 8001dfa:	e063      	b.n	8001ec4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	2b09      	cmp	r3, #9
 8001e02:	d81e      	bhi.n	8001e42 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685a      	ldr	r2, [r3, #4]
 8001e0e:	4613      	mov	r3, r2
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	4413      	add	r3, r2
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	3b1e      	subs	r3, #30
 8001e18:	221f      	movs	r2, #31
 8001e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1e:	43db      	mvns	r3, r3
 8001e20:	4019      	ands	r1, r3
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	6818      	ldr	r0, [r3, #0]
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685a      	ldr	r2, [r3, #4]
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	4413      	add	r3, r2
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	3b1e      	subs	r3, #30
 8001e34:	fa00 f203 	lsl.w	r2, r0, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e40:	e040      	b.n	8001ec4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	2b0e      	cmp	r3, #14
 8001e48:	d81e      	bhi.n	8001e88 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	685a      	ldr	r2, [r3, #4]
 8001e54:	4613      	mov	r3, r2
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	4413      	add	r3, r2
 8001e5a:	005b      	lsls	r3, r3, #1
 8001e5c:	3b3c      	subs	r3, #60	@ 0x3c
 8001e5e:	221f      	movs	r2, #31
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	43db      	mvns	r3, r3
 8001e66:	4019      	ands	r1, r3
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	6818      	ldr	r0, [r3, #0]
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	685a      	ldr	r2, [r3, #4]
 8001e70:	4613      	mov	r3, r2
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	4413      	add	r3, r2
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	3b3c      	subs	r3, #60	@ 0x3c
 8001e7a:	fa00 f203 	lsl.w	r2, r0, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	430a      	orrs	r2, r1
 8001e84:	639a      	str	r2, [r3, #56]	@ 0x38
 8001e86:	e01d      	b.n	8001ec4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	685a      	ldr	r2, [r3, #4]
 8001e92:	4613      	mov	r3, r2
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	4413      	add	r3, r2
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	3b5a      	subs	r3, #90	@ 0x5a
 8001e9c:	221f      	movs	r2, #31
 8001e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea2:	43db      	mvns	r3, r3
 8001ea4:	4019      	ands	r1, r3
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	6818      	ldr	r0, [r3, #0]
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	685a      	ldr	r2, [r3, #4]
 8001eae:	4613      	mov	r3, r2
 8001eb0:	005b      	lsls	r3, r3, #1
 8001eb2:	4413      	add	r3, r2
 8001eb4:	005b      	lsls	r3, r3, #1
 8001eb6:	3b5a      	subs	r3, #90	@ 0x5a
 8001eb8:	fa00 f203 	lsl.w	r2, r0, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f003 030c 	and.w	r3, r3, #12
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	f040 80e5 	bne.w	800209e <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2b09      	cmp	r3, #9
 8001eda:	d91c      	bls.n	8001f16 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6999      	ldr	r1, [r3, #24]
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	4413      	add	r3, r2
 8001eec:	3b1e      	subs	r3, #30
 8001eee:	2207      	movs	r2, #7
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	4019      	ands	r1, r3
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	6898      	ldr	r0, [r3, #8]
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	4613      	mov	r3, r2
 8001f02:	005b      	lsls	r3, r3, #1
 8001f04:	4413      	add	r3, r2
 8001f06:	3b1e      	subs	r3, #30
 8001f08:	fa00 f203 	lsl.w	r2, r0, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	430a      	orrs	r2, r1
 8001f12:	619a      	str	r2, [r3, #24]
 8001f14:	e019      	b.n	8001f4a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	6959      	ldr	r1, [r3, #20]
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	4613      	mov	r3, r2
 8001f22:	005b      	lsls	r3, r3, #1
 8001f24:	4413      	add	r3, r2
 8001f26:	2207      	movs	r2, #7
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	43db      	mvns	r3, r3
 8001f2e:	4019      	ands	r1, r3
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	6898      	ldr	r0, [r3, #8]
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	4613      	mov	r3, r2
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	4413      	add	r3, r2
 8001f3e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	430a      	orrs	r2, r1
 8001f48:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	695a      	ldr	r2, [r3, #20]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	08db      	lsrs	r3, r3, #3
 8001f56:	f003 0303 	and.w	r3, r3, #3
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f60:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	691b      	ldr	r3, [r3, #16]
 8001f66:	3b01      	subs	r3, #1
 8001f68:	2b03      	cmp	r3, #3
 8001f6a:	d84f      	bhi.n	800200c <HAL_ADC_ConfigChannel+0x28c>
 8001f6c:	a201      	add	r2, pc, #4	@ (adr r2, 8001f74 <HAL_ADC_ConfigChannel+0x1f4>)
 8001f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f72:	bf00      	nop
 8001f74:	08001f85 	.word	0x08001f85
 8001f78:	08001fa7 	.word	0x08001fa7
 8001f7c:	08001fc9 	.word	0x08001fc9
 8001f80:	08001feb 	.word	0x08001feb
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001f8a:	4b9c      	ldr	r3, [pc, #624]	@ (80021fc <HAL_ADC_ConfigChannel+0x47c>)
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	683a      	ldr	r2, [r7, #0]
 8001f90:	6812      	ldr	r2, [r2, #0]
 8001f92:	0691      	lsls	r1, r2, #26
 8001f94:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001f96:	430a      	orrs	r2, r1
 8001f98:	431a      	orrs	r2, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001fa2:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001fa4:	e07b      	b.n	800209e <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001fac:	4b93      	ldr	r3, [pc, #588]	@ (80021fc <HAL_ADC_ConfigChannel+0x47c>)
 8001fae:	4013      	ands	r3, r2
 8001fb0:	683a      	ldr	r2, [r7, #0]
 8001fb2:	6812      	ldr	r2, [r2, #0]
 8001fb4:	0691      	lsls	r1, r2, #26
 8001fb6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	431a      	orrs	r2, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001fc4:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001fc6:	e06a      	b.n	800209e <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001fce:	4b8b      	ldr	r3, [pc, #556]	@ (80021fc <HAL_ADC_ConfigChannel+0x47c>)
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	683a      	ldr	r2, [r7, #0]
 8001fd4:	6812      	ldr	r2, [r2, #0]
 8001fd6:	0691      	lsls	r1, r2, #26
 8001fd8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001fda:	430a      	orrs	r2, r1
 8001fdc:	431a      	orrs	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001fe6:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001fe8:	e059      	b.n	800209e <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001ff0:	4b82      	ldr	r3, [pc, #520]	@ (80021fc <HAL_ADC_ConfigChannel+0x47c>)
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	683a      	ldr	r2, [r7, #0]
 8001ff6:	6812      	ldr	r2, [r2, #0]
 8001ff8:	0691      	lsls	r1, r2, #26
 8001ffa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001ffc:	430a      	orrs	r2, r1
 8001ffe:	431a      	orrs	r2, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002008:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800200a:	e048      	b.n	800209e <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002012:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	069b      	lsls	r3, r3, #26
 800201c:	429a      	cmp	r2, r3
 800201e:	d107      	bne.n	8002030 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800202e:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002036:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	069b      	lsls	r3, r3, #26
 8002040:	429a      	cmp	r2, r3
 8002042:	d107      	bne.n	8002054 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002052:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800205a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	069b      	lsls	r3, r3, #26
 8002064:	429a      	cmp	r2, r3
 8002066:	d107      	bne.n	8002078 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002076:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800207e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	069b      	lsls	r3, r3, #26
 8002088:	429a      	cmp	r2, r3
 800208a:	d107      	bne.n	800209c <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800209a:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 800209c:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	f003 0303 	and.w	r3, r3, #3
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d108      	bne.n	80020be <HAL_ADC_ConfigChannel+0x33e>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d101      	bne.n	80020be <HAL_ADC_ConfigChannel+0x33e>
 80020ba:	2301      	movs	r3, #1
 80020bc:	e000      	b.n	80020c0 <HAL_ADC_ConfigChannel+0x340>
 80020be:	2300      	movs	r3, #0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	f040 810a 	bne.w	80022da <HAL_ADC_ConfigChannel+0x55a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d00f      	beq.n	80020ee <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	2201      	movs	r2, #1
 80020dc:	fa02 f303 	lsl.w	r3, r2, r3
 80020e0:	43da      	mvns	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	400a      	ands	r2, r1
 80020e8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 80020ec:	e049      	b.n	8002182 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	2201      	movs	r2, #1
 80020fc:	409a      	lsls	r2, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	430a      	orrs	r2, r1
 8002104:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	2b09      	cmp	r3, #9
 800210e:	d91c      	bls.n	800214a <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	6999      	ldr	r1, [r3, #24]
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	4613      	mov	r3, r2
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	4413      	add	r3, r2
 8002120:	3b1b      	subs	r3, #27
 8002122:	2207      	movs	r2, #7
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	43db      	mvns	r3, r3
 800212a:	4019      	ands	r1, r3
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	6898      	ldr	r0, [r3, #8]
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	4613      	mov	r3, r2
 8002136:	005b      	lsls	r3, r3, #1
 8002138:	4413      	add	r3, r2
 800213a:	3b1b      	subs	r3, #27
 800213c:	fa00 f203 	lsl.w	r2, r0, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	430a      	orrs	r2, r1
 8002146:	619a      	str	r2, [r3, #24]
 8002148:	e01b      	b.n	8002182 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	6959      	ldr	r1, [r3, #20]
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	1c5a      	adds	r2, r3, #1
 8002156:	4613      	mov	r3, r2
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	4413      	add	r3, r2
 800215c:	2207      	movs	r2, #7
 800215e:	fa02 f303 	lsl.w	r3, r2, r3
 8002162:	43db      	mvns	r3, r3
 8002164:	4019      	ands	r1, r3
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	6898      	ldr	r0, [r3, #8]
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	1c5a      	adds	r2, r3, #1
 8002170:	4613      	mov	r3, r2
 8002172:	005b      	lsls	r3, r3, #1
 8002174:	4413      	add	r3, r2
 8002176:	fa00 f203 	lsl.w	r2, r0, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	430a      	orrs	r2, r1
 8002180:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002182:	4b1f      	ldr	r3, [pc, #124]	@ (8002200 <HAL_ADC_ConfigChannel+0x480>)
 8002184:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	2b10      	cmp	r3, #16
 800218c:	d105      	bne.n	800219a <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800218e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002196:	2b00      	cmp	r3, #0
 8002198:	d015      	beq.n	80021c6 <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800219e:	2b11      	cmp	r3, #17
 80021a0:	d105      	bne.n	80021ae <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80021a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d00b      	beq.n	80021c6 <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80021b2:	2b12      	cmp	r3, #18
 80021b4:	f040 8091 	bne.w	80022da <HAL_ADC_ConfigChannel+0x55a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80021b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	f040 808a 	bne.w	80022da <HAL_ADC_ConfigChannel+0x55a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80021ce:	d102      	bne.n	80021d6 <HAL_ADC_ConfigChannel+0x456>
 80021d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002204 <HAL_ADC_ConfigChannel+0x484>)
 80021d2:	60fb      	str	r3, [r7, #12]
 80021d4:	e002      	b.n	80021dc <HAL_ADC_ConfigChannel+0x45c>
 80021d6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80021da:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	f003 0303 	and.w	r3, r3, #3
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d10e      	bne.n	8002208 <HAL_ADC_ConfigChannel+0x488>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0301 	and.w	r3, r3, #1
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d107      	bne.n	8002208 <HAL_ADC_ConfigChannel+0x488>
 80021f8:	2301      	movs	r3, #1
 80021fa:	e006      	b.n	800220a <HAL_ADC_ConfigChannel+0x48a>
 80021fc:	83fff000 	.word	0x83fff000
 8002200:	50000300 	.word	0x50000300
 8002204:	50000100 	.word	0x50000100
 8002208:	2300      	movs	r3, #0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d150      	bne.n	80022b0 <HAL_ADC_ConfigChannel+0x530>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800220e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002210:	2b00      	cmp	r3, #0
 8002212:	d010      	beq.n	8002236 <HAL_ADC_ConfigChannel+0x4b6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f003 0303 	and.w	r3, r3, #3
 800221c:	2b01      	cmp	r3, #1
 800221e:	d107      	bne.n	8002230 <HAL_ADC_ConfigChannel+0x4b0>
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0301 	and.w	r3, r3, #1
 8002228:	2b01      	cmp	r3, #1
 800222a:	d101      	bne.n	8002230 <HAL_ADC_ConfigChannel+0x4b0>
 800222c:	2301      	movs	r3, #1
 800222e:	e000      	b.n	8002232 <HAL_ADC_ConfigChannel+0x4b2>
 8002230:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002232:	2b00      	cmp	r3, #0
 8002234:	d13c      	bne.n	80022b0 <HAL_ADC_ConfigChannel+0x530>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2b10      	cmp	r3, #16
 800223c:	d11d      	bne.n	800227a <HAL_ADC_ConfigChannel+0x4fa>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002246:	d118      	bne.n	800227a <HAL_ADC_ConfigChannel+0x4fa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002248:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002250:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002252:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002254:	4b27      	ldr	r3, [pc, #156]	@ (80022f4 <HAL_ADC_ConfigChannel+0x574>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a27      	ldr	r2, [pc, #156]	@ (80022f8 <HAL_ADC_ConfigChannel+0x578>)
 800225a:	fba2 2303 	umull	r2, r3, r2, r3
 800225e:	0c9a      	lsrs	r2, r3, #18
 8002260:	4613      	mov	r3, r2
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	4413      	add	r3, r2
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800226a:	e002      	b.n	8002272 <HAL_ADC_ConfigChannel+0x4f2>
          {
            wait_loop_index--;
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	3b01      	subs	r3, #1
 8002270:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d1f9      	bne.n	800226c <HAL_ADC_ConfigChannel+0x4ec>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002278:	e02e      	b.n	80022d8 <HAL_ADC_ConfigChannel+0x558>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2b11      	cmp	r3, #17
 8002280:	d10b      	bne.n	800229a <HAL_ADC_ConfigChannel+0x51a>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800228a:	d106      	bne.n	800229a <HAL_ADC_ConfigChannel+0x51a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800228c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8002294:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002296:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002298:	e01e      	b.n	80022d8 <HAL_ADC_ConfigChannel+0x558>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2b12      	cmp	r3, #18
 80022a0:	d11a      	bne.n	80022d8 <HAL_ADC_ConfigChannel+0x558>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80022a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80022aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022ac:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80022ae:	e013      	b.n	80022d8 <HAL_ADC_ConfigChannel+0x558>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b4:	f043 0220 	orr.w	r2, r3, #32
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80022c2:	e00a      	b.n	80022da <HAL_ADC_ConfigChannel+0x55a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c8:	f043 0220 	orr.w	r2, r3, #32
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80022d6:	e000      	b.n	80022da <HAL_ADC_ConfigChannel+0x55a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80022d8:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80022e2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	376c      	adds	r7, #108	@ 0x6c
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	20000000 	.word	0x20000000
 80022f8:	431bde83 	.word	0x431bde83

080022fc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b099      	sub	sp, #100	@ 0x64
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002306:	2300      	movs	r3, #0
 8002308:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002314:	d102      	bne.n	800231c <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002316:	4b5a      	ldr	r3, [pc, #360]	@ (8002480 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8002318:	60bb      	str	r3, [r7, #8]
 800231a:	e002      	b.n	8002322 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 800231c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002320:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d101      	bne.n	800232c <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e0a2      	b.n	8002472 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002332:	2b01      	cmp	r3, #1
 8002334:	d101      	bne.n	800233a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002336:	2302      	movs	r3, #2
 8002338:	e09b      	b.n	8002472 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2201      	movs	r2, #1
 800233e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	f003 0304 	and.w	r3, r3, #4
 800234c:	2b00      	cmp	r3, #0
 800234e:	d17f      	bne.n	8002450 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f003 0304 	and.w	r3, r3, #4
 8002358:	2b00      	cmp	r3, #0
 800235a:	d179      	bne.n	8002450 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800235c:	4b49      	ldr	r3, [pc, #292]	@ (8002484 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 800235e:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d040      	beq.n	80023ea <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002368:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	6859      	ldr	r1, [r3, #4]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800237a:	035b      	lsls	r3, r3, #13
 800237c:	430b      	orrs	r3, r1
 800237e:	431a      	orrs	r2, r3
 8002380:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002382:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	f003 0303 	and.w	r3, r3, #3
 800238e:	2b01      	cmp	r3, #1
 8002390:	d108      	bne.n	80023a4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 0301 	and.w	r3, r3, #1
 800239c:	2b01      	cmp	r3, #1
 800239e:	d101      	bne.n	80023a4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80023a0:	2301      	movs	r3, #1
 80023a2:	e000      	b.n	80023a6 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80023a4:	2300      	movs	r3, #0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d15c      	bne.n	8002464 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 0303 	and.w	r3, r3, #3
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d107      	bne.n	80023c6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d101      	bne.n	80023c6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80023c2:	2301      	movs	r3, #1
 80023c4:	e000      	b.n	80023c8 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 80023c6:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d14b      	bne.n	8002464 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80023cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80023d4:	f023 030f 	bic.w	r3, r3, #15
 80023d8:	683a      	ldr	r2, [r7, #0]
 80023da:	6811      	ldr	r1, [r2, #0]
 80023dc:	683a      	ldr	r2, [r7, #0]
 80023de:	6892      	ldr	r2, [r2, #8]
 80023e0:	430a      	orrs	r2, r1
 80023e2:	431a      	orrs	r2, r3
 80023e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80023e6:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80023e8:	e03c      	b.n	8002464 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80023ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80023f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80023f4:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f003 0303 	and.w	r3, r3, #3
 8002400:	2b01      	cmp	r3, #1
 8002402:	d108      	bne.n	8002416 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	2b01      	cmp	r3, #1
 8002410:	d101      	bne.n	8002416 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002412:	2301      	movs	r3, #1
 8002414:	e000      	b.n	8002418 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8002416:	2300      	movs	r3, #0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d123      	bne.n	8002464 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	f003 0303 	and.w	r3, r3, #3
 8002424:	2b01      	cmp	r3, #1
 8002426:	d107      	bne.n	8002438 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0301 	and.w	r3, r3, #1
 8002430:	2b01      	cmp	r3, #1
 8002432:	d101      	bne.n	8002438 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002434:	2301      	movs	r3, #1
 8002436:	e000      	b.n	800243a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002438:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800243a:	2b00      	cmp	r3, #0
 800243c:	d112      	bne.n	8002464 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800243e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002446:	f023 030f 	bic.w	r3, r3, #15
 800244a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800244c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800244e:	e009      	b.n	8002464 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002454:	f043 0220 	orr.w	r2, r3, #32
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8002462:	e000      	b.n	8002466 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002464:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800246e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8002472:	4618      	mov	r0, r3
 8002474:	3764      	adds	r7, #100	@ 0x64
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	50000100 	.word	0x50000100
 8002484:	50000300 	.word	0x50000300

08002488 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002494:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d126      	bne.n	80024f0 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d115      	bne.n	80024e8 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d111      	bne.n	80024e8 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d105      	bne.n	80024e8 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e0:	f043 0201 	orr.w	r2, r3, #1
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80024e8:	68f8      	ldr	r0, [r7, #12]
 80024ea:	f003 fa04 	bl	80058f6 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80024ee:	e004      	b.n	80024fa <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	4798      	blx	r3
}
 80024fa:	bf00      	nop
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}

08002502 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002502:	b580      	push	{r7, lr}
 8002504:	b084      	sub	sp, #16
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002510:	68f8      	ldr	r0, [r7, #12]
 8002512:	f7fe fd6b 	bl	8000fec <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8002516:	bf00      	nop
 8002518:	3710      	adds	r7, #16
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800251e:	b580      	push	{r7, lr}
 8002520:	b084      	sub	sp, #16
 8002522:	af00      	add	r7, sp, #0
 8002524:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800252a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002530:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800253c:	f043 0204 	orr.w	r2, r3, #4
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	645a      	str	r2, [r3, #68]	@ 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002544:	68f8      	ldr	r0, [r7, #12]
 8002546:	f7fe fd65 	bl	8001014 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800254a:	bf00      	nop
 800254c:	3710      	adds	r7, #16
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
	...

08002554 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800255c:	2300      	movs	r3, #0
 800255e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	f003 0303 	and.w	r3, r3, #3
 800256a:	2b01      	cmp	r3, #1
 800256c:	d108      	bne.n	8002580 <ADC_Enable+0x2c>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0301 	and.w	r3, r3, #1
 8002578:	2b01      	cmp	r3, #1
 800257a:	d101      	bne.n	8002580 <ADC_Enable+0x2c>
 800257c:	2301      	movs	r3, #1
 800257e:	e000      	b.n	8002582 <ADC_Enable+0x2e>
 8002580:	2300      	movs	r3, #0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d143      	bne.n	800260e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	689a      	ldr	r2, [r3, #8]
 800258c:	4b22      	ldr	r3, [pc, #136]	@ (8002618 <ADC_Enable+0xc4>)
 800258e:	4013      	ands	r3, r2
 8002590:	2b00      	cmp	r3, #0
 8002592:	d00d      	beq.n	80025b0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002598:	f043 0210 	orr.w	r2, r3, #16
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a4:	f043 0201 	orr.w	r2, r3, #1
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e02f      	b.n	8002610 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	689a      	ldr	r2, [r3, #8]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f042 0201 	orr.w	r2, r2, #1
 80025be:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80025c0:	f7fe fd08 	bl	8000fd4 <HAL_GetTick>
 80025c4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80025c6:	e01b      	b.n	8002600 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80025c8:	f7fe fd04 	bl	8000fd4 <HAL_GetTick>
 80025cc:	4602      	mov	r2, r0
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d914      	bls.n	8002600 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 0301 	and.w	r3, r3, #1
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d00d      	beq.n	8002600 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e8:	f043 0210 	orr.w	r2, r3, #16
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025f4:	f043 0201 	orr.w	r2, r3, #1
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e007      	b.n	8002610 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	2b01      	cmp	r3, #1
 800260c:	d1dc      	bne.n	80025c8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800260e:	2300      	movs	r3, #0
}
 8002610:	4618      	mov	r0, r3
 8002612:	3710      	adds	r7, #16
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	8000003f 	.word	0x8000003f

0800261c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002624:	2300      	movs	r3, #0
 8002626:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f003 0303 	and.w	r3, r3, #3
 8002632:	2b01      	cmp	r3, #1
 8002634:	d108      	bne.n	8002648 <ADC_Disable+0x2c>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0301 	and.w	r3, r3, #1
 8002640:	2b01      	cmp	r3, #1
 8002642:	d101      	bne.n	8002648 <ADC_Disable+0x2c>
 8002644:	2301      	movs	r3, #1
 8002646:	e000      	b.n	800264a <ADC_Disable+0x2e>
 8002648:	2300      	movs	r3, #0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d047      	beq.n	80026de <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f003 030d 	and.w	r3, r3, #13
 8002658:	2b01      	cmp	r3, #1
 800265a:	d10f      	bne.n	800267c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	689a      	ldr	r2, [r3, #8]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f042 0202 	orr.w	r2, r2, #2
 800266a:	609a      	str	r2, [r3, #8]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2203      	movs	r2, #3
 8002672:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002674:	f7fe fcae 	bl	8000fd4 <HAL_GetTick>
 8002678:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800267a:	e029      	b.n	80026d0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002680:	f043 0210 	orr.w	r2, r3, #16
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800268c:	f043 0201 	orr.w	r2, r3, #1
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e023      	b.n	80026e0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002698:	f7fe fc9c 	bl	8000fd4 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d914      	bls.n	80026d0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f003 0301 	and.w	r3, r3, #1
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d10d      	bne.n	80026d0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b8:	f043 0210 	orr.w	r2, r3, #16
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026c4:	f043 0201 	orr.w	r2, r3, #1
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e007      	b.n	80026e0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f003 0301 	and.w	r3, r3, #1
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d0dc      	beq.n	8002698 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80026de:	2300      	movs	r3, #0
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3710      	adds	r7, #16
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 80026f2:	2300      	movs	r3, #0
 80026f4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80026f6:	2300      	movs	r3, #0
 80026f8:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80026fa:	2300      	movs	r3, #0
 80026fc:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	f003 030c 	and.w	r3, r3, #12
 8002708:	2b00      	cmp	r3, #0
 800270a:	f000 809b 	beq.w	8002844 <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002718:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800271c:	d12a      	bne.n	8002774 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8002722:	2b01      	cmp	r3, #1
 8002724:	d126      	bne.n	8002774 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 800272a:	2b01      	cmp	r3, #1
 800272c:	d122      	bne.n	8002774 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 800272e:	230c      	movs	r3, #12
 8002730:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002732:	e014      	b.n	800275e <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	4a46      	ldr	r2, [pc, #280]	@ (8002850 <ADC_ConversionStop+0x168>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d90d      	bls.n	8002758 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002740:	f043 0210 	orr.w	r2, r3, #16
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800274c:	f043 0201 	orr.w	r2, r3, #1
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	645a      	str	r2, [r3, #68]	@ 0x44
          
          return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e076      	b.n	8002846 <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	3301      	adds	r3, #1
 800275c:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002768:	2b40      	cmp	r3, #64	@ 0x40
 800276a:	d1e3      	bne.n	8002734 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2240      	movs	r2, #64	@ 0x40
 8002772:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	2b60      	cmp	r3, #96	@ 0x60
 8002778:	d015      	beq.n	80027a6 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	f003 0304 	and.w	r3, r3, #4
 8002784:	2b04      	cmp	r3, #4
 8002786:	d10e      	bne.n	80027a6 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002792:	2b00      	cmp	r3, #0
 8002794:	d107      	bne.n	80027a6 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	689a      	ldr	r2, [r3, #8]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f042 0210 	orr.w	r2, r2, #16
 80027a4:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	2b0c      	cmp	r3, #12
 80027aa:	d015      	beq.n	80027d8 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	f003 0308 	and.w	r3, r3, #8
 80027b6:	2b08      	cmp	r3, #8
 80027b8:	d10e      	bne.n	80027d8 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d107      	bne.n	80027d8 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	689a      	ldr	r2, [r3, #8]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f042 0220 	orr.w	r2, r2, #32
 80027d6:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	2b60      	cmp	r3, #96	@ 0x60
 80027dc:	d005      	beq.n	80027ea <ADC_ConversionStop+0x102>
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	2b6c      	cmp	r3, #108	@ 0x6c
 80027e2:	d105      	bne.n	80027f0 <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80027e4:	230c      	movs	r3, #12
 80027e6:	617b      	str	r3, [r7, #20]
        break;
 80027e8:	e005      	b.n	80027f6 <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80027ea:	2308      	movs	r3, #8
 80027ec:	617b      	str	r3, [r7, #20]
        break;
 80027ee:	e002      	b.n	80027f6 <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80027f0:	2304      	movs	r3, #4
 80027f2:	617b      	str	r3, [r7, #20]
        break;
 80027f4:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80027f6:	f7fe fbed 	bl	8000fd4 <HAL_GetTick>
 80027fa:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 80027fc:	e01b      	b.n	8002836 <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80027fe:	f7fe fbe9 	bl	8000fd4 <HAL_GetTick>
 8002802:	4602      	mov	r2, r0
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	1ad3      	subs	r3, r2, r3
 8002808:	2b0b      	cmp	r3, #11
 800280a:	d914      	bls.n	8002836 <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	689a      	ldr	r2, [r3, #8]
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	4013      	ands	r3, r2
 8002816:	2b00      	cmp	r3, #0
 8002818:	d00d      	beq.n	8002836 <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281e:	f043 0210 	orr.w	r2, r3, #16
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800282a:	f043 0201 	orr.w	r2, r3, #1
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	645a      	str	r2, [r3, #68]	@ 0x44
        
        return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e007      	b.n	8002846 <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	689a      	ldr	r2, [r3, #8]
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	4013      	ands	r3, r2
 8002840:	2b00      	cmp	r3, #0
 8002842:	d1dc      	bne.n	80027fe <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002844:	2300      	movs	r3, #0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3718      	adds	r7, #24
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	000993ff 	.word	0x000993ff

08002854 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d101      	bne.n	8002866 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e0ed      	b.n	8002a42 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f893 3020 	ldrb.w	r3, [r3, #32]
 800286c:	b2db      	uxtb	r3, r3
 800286e:	2b00      	cmp	r3, #0
 8002870:	d102      	bne.n	8002878 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f7fe f894 	bl	80009a0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f042 0201 	orr.w	r2, r2, #1
 8002886:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002888:	f7fe fba4 	bl	8000fd4 <HAL_GetTick>
 800288c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800288e:	e012      	b.n	80028b6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002890:	f7fe fba0 	bl	8000fd4 <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b0a      	cmp	r3, #10
 800289c:	d90b      	bls.n	80028b6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2205      	movs	r2, #5
 80028ae:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e0c5      	b.n	8002a42 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f003 0301 	and.w	r3, r3, #1
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d0e5      	beq.n	8002890 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f022 0202 	bic.w	r2, r2, #2
 80028d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028d4:	f7fe fb7e 	bl	8000fd4 <HAL_GetTick>
 80028d8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80028da:	e012      	b.n	8002902 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80028dc:	f7fe fb7a 	bl	8000fd4 <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	2b0a      	cmp	r3, #10
 80028e8:	d90b      	bls.n	8002902 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ee:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2205      	movs	r2, #5
 80028fa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e09f      	b.n	8002a42 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f003 0302 	and.w	r3, r3, #2
 800290c:	2b00      	cmp	r3, #0
 800290e:	d1e5      	bne.n	80028dc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	7e1b      	ldrb	r3, [r3, #24]
 8002914:	2b01      	cmp	r3, #1
 8002916:	d108      	bne.n	800292a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	e007      	b.n	800293a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002938:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	7e5b      	ldrb	r3, [r3, #25]
 800293e:	2b01      	cmp	r3, #1
 8002940:	d108      	bne.n	8002954 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002950:	601a      	str	r2, [r3, #0]
 8002952:	e007      	b.n	8002964 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002962:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	7e9b      	ldrb	r3, [r3, #26]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d108      	bne.n	800297e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f042 0220 	orr.w	r2, r2, #32
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	e007      	b.n	800298e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 0220 	bic.w	r2, r2, #32
 800298c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	7edb      	ldrb	r3, [r3, #27]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d108      	bne.n	80029a8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f022 0210 	bic.w	r2, r2, #16
 80029a4:	601a      	str	r2, [r3, #0]
 80029a6:	e007      	b.n	80029b8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f042 0210 	orr.w	r2, r2, #16
 80029b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	7f1b      	ldrb	r3, [r3, #28]
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d108      	bne.n	80029d2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f042 0208 	orr.w	r2, r2, #8
 80029ce:	601a      	str	r2, [r3, #0]
 80029d0:	e007      	b.n	80029e2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f022 0208 	bic.w	r2, r2, #8
 80029e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	7f5b      	ldrb	r3, [r3, #29]
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d108      	bne.n	80029fc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f042 0204 	orr.w	r2, r2, #4
 80029f8:	601a      	str	r2, [r3, #0]
 80029fa:	e007      	b.n	8002a0c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f022 0204 	bic.w	r2, r2, #4
 8002a0a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689a      	ldr	r2, [r3, #8]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	431a      	orrs	r2, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	691b      	ldr	r3, [r3, #16]
 8002a1a:	431a      	orrs	r2, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	695b      	ldr	r3, [r3, #20]
 8002a20:	ea42 0103 	orr.w	r1, r2, r3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	1e5a      	subs	r2, r3, #1
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002a40:	2300      	movs	r3, #0
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3710      	adds	r7, #16
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	b087      	sub	sp, #28
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
 8002a52:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a60:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002a62:	7cfb      	ldrb	r3, [r7, #19]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d003      	beq.n	8002a70 <HAL_CAN_ConfigFilter+0x26>
 8002a68:	7cfb      	ldrb	r3, [r7, #19]
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	f040 80aa 	bne.w	8002bc4 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002a76:	f043 0201 	orr.w	r2, r3, #1
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	695b      	ldr	r3, [r3, #20]
 8002a84:	f003 031f 	and.w	r3, r3, #31
 8002a88:	2201      	movs	r2, #1
 8002a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	43db      	mvns	r3, r3
 8002a9a:	401a      	ands	r2, r3
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	69db      	ldr	r3, [r3, #28]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d123      	bne.n	8002af2 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	43db      	mvns	r3, r3
 8002ab4:	401a      	ands	r2, r3
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002ac8:	683a      	ldr	r2, [r7, #0]
 8002aca:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002acc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	3248      	adds	r2, #72	@ 0x48
 8002ad2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002ae6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002ae8:	6979      	ldr	r1, [r7, #20]
 8002aea:	3348      	adds	r3, #72	@ 0x48
 8002aec:	00db      	lsls	r3, r3, #3
 8002aee:	440b      	add	r3, r1
 8002af0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	69db      	ldr	r3, [r3, #28]
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d122      	bne.n	8002b40 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	431a      	orrs	r2, r3
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b16:	683a      	ldr	r2, [r7, #0]
 8002b18:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002b1a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	3248      	adds	r2, #72	@ 0x48
 8002b20:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002b34:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002b36:	6979      	ldr	r1, [r7, #20]
 8002b38:	3348      	adds	r3, #72	@ 0x48
 8002b3a:	00db      	lsls	r3, r3, #3
 8002b3c:	440b      	add	r3, r1
 8002b3e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	699b      	ldr	r3, [r3, #24]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d109      	bne.n	8002b5c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	43db      	mvns	r3, r3
 8002b52:	401a      	ands	r2, r3
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002b5a:	e007      	b.n	8002b6c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	431a      	orrs	r2, r3
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	691b      	ldr	r3, [r3, #16]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d109      	bne.n	8002b88 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	43db      	mvns	r3, r3
 8002b7e:	401a      	ands	r2, r3
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002b86:	e007      	b.n	8002b98 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	431a      	orrs	r2, r3
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	6a1b      	ldr	r3, [r3, #32]
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d107      	bne.n	8002bb0 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	431a      	orrs	r2, r3
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002bb6:	f023 0201 	bic.w	r2, r3, #1
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	e006      	b.n	8002bd2 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
  }
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	371c      	adds	r7, #28
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr

08002bde <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002bde:	b580      	push	{r7, lr}
 8002be0:	b084      	sub	sp, #16
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d12e      	bne.n	8002c50 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2202      	movs	r2, #2
 8002bf6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f022 0201 	bic.w	r2, r2, #1
 8002c08:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002c0a:	f7fe f9e3 	bl	8000fd4 <HAL_GetTick>
 8002c0e:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002c10:	e012      	b.n	8002c38 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002c12:	f7fe f9df 	bl	8000fd4 <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	2b0a      	cmp	r3, #10
 8002c1e:	d90b      	bls.n	8002c38 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c24:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2205      	movs	r2, #5
 8002c30:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	e012      	b.n	8002c5e <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d1e5      	bne.n	8002c12 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	e006      	b.n	8002c5e <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c54:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
  }
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3710      	adds	r7, #16
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002c66:	b480      	push	{r7}
 8002c68:	b085      	sub	sp, #20
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
 8002c6e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c76:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002c78:	7bfb      	ldrb	r3, [r7, #15]
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d002      	beq.n	8002c84 <HAL_CAN_ActivateNotification+0x1e>
 8002c7e:	7bfb      	ldrb	r3, [r7, #15]
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d109      	bne.n	8002c98 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6959      	ldr	r1, [r3, #20]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	683a      	ldr	r2, [r7, #0]
 8002c90:	430a      	orrs	r2, r1
 8002c92:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002c94:	2300      	movs	r3, #0
 8002c96:	e006      	b.n	8002ca6 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
  }
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3714      	adds	r7, #20
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
	...

08002cb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b085      	sub	sp, #20
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	f003 0307 	and.w	r3, r3, #7
 8002cc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cca:	68ba      	ldr	r2, [r7, #8]
 8002ccc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cdc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ce0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ce4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ce6:	4a04      	ldr	r2, [pc, #16]	@ (8002cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	60d3      	str	r3, [r2, #12]
}
 8002cec:	bf00      	nop
 8002cee:	3714      	adds	r7, #20
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr
 8002cf8:	e000ed00 	.word	0xe000ed00

08002cfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d00:	4b04      	ldr	r3, [pc, #16]	@ (8002d14 <__NVIC_GetPriorityGrouping+0x18>)
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	0a1b      	lsrs	r3, r3, #8
 8002d06:	f003 0307 	and.w	r3, r3, #7
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr
 8002d14:	e000ed00 	.word	0xe000ed00

08002d18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	4603      	mov	r3, r0
 8002d20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	db0b      	blt.n	8002d42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d2a:	79fb      	ldrb	r3, [r7, #7]
 8002d2c:	f003 021f 	and.w	r2, r3, #31
 8002d30:	4907      	ldr	r1, [pc, #28]	@ (8002d50 <__NVIC_EnableIRQ+0x38>)
 8002d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d36:	095b      	lsrs	r3, r3, #5
 8002d38:	2001      	movs	r0, #1
 8002d3a:	fa00 f202 	lsl.w	r2, r0, r2
 8002d3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d42:	bf00      	nop
 8002d44:	370c      	adds	r7, #12
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	e000e100 	.word	0xe000e100

08002d54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	6039      	str	r1, [r7, #0]
 8002d5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	db0a      	blt.n	8002d7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	b2da      	uxtb	r2, r3
 8002d6c:	490c      	ldr	r1, [pc, #48]	@ (8002da0 <__NVIC_SetPriority+0x4c>)
 8002d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d72:	0112      	lsls	r2, r2, #4
 8002d74:	b2d2      	uxtb	r2, r2
 8002d76:	440b      	add	r3, r1
 8002d78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d7c:	e00a      	b.n	8002d94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	b2da      	uxtb	r2, r3
 8002d82:	4908      	ldr	r1, [pc, #32]	@ (8002da4 <__NVIC_SetPriority+0x50>)
 8002d84:	79fb      	ldrb	r3, [r7, #7]
 8002d86:	f003 030f 	and.w	r3, r3, #15
 8002d8a:	3b04      	subs	r3, #4
 8002d8c:	0112      	lsls	r2, r2, #4
 8002d8e:	b2d2      	uxtb	r2, r2
 8002d90:	440b      	add	r3, r1
 8002d92:	761a      	strb	r2, [r3, #24]
}
 8002d94:	bf00      	nop
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr
 8002da0:	e000e100 	.word	0xe000e100
 8002da4:	e000ed00 	.word	0xe000ed00

08002da8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b089      	sub	sp, #36	@ 0x24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f003 0307 	and.w	r3, r3, #7
 8002dba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	f1c3 0307 	rsb	r3, r3, #7
 8002dc2:	2b04      	cmp	r3, #4
 8002dc4:	bf28      	it	cs
 8002dc6:	2304      	movcs	r3, #4
 8002dc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	3304      	adds	r3, #4
 8002dce:	2b06      	cmp	r3, #6
 8002dd0:	d902      	bls.n	8002dd8 <NVIC_EncodePriority+0x30>
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	3b03      	subs	r3, #3
 8002dd6:	e000      	b.n	8002dda <NVIC_EncodePriority+0x32>
 8002dd8:	2300      	movs	r3, #0
 8002dda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	fa02 f303 	lsl.w	r3, r2, r3
 8002de6:	43da      	mvns	r2, r3
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	401a      	ands	r2, r3
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002df0:	f04f 31ff 	mov.w	r1, #4294967295
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	fa01 f303 	lsl.w	r3, r1, r3
 8002dfa:	43d9      	mvns	r1, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e00:	4313      	orrs	r3, r2
         );
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3724      	adds	r7, #36	@ 0x24
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr
	...

08002e10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	3b01      	subs	r3, #1
 8002e1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e20:	d301      	bcc.n	8002e26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e22:	2301      	movs	r3, #1
 8002e24:	e00f      	b.n	8002e46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e26:	4a0a      	ldr	r2, [pc, #40]	@ (8002e50 <SysTick_Config+0x40>)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	3b01      	subs	r3, #1
 8002e2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e2e:	210f      	movs	r1, #15
 8002e30:	f04f 30ff 	mov.w	r0, #4294967295
 8002e34:	f7ff ff8e 	bl	8002d54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e38:	4b05      	ldr	r3, [pc, #20]	@ (8002e50 <SysTick_Config+0x40>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e3e:	4b04      	ldr	r3, [pc, #16]	@ (8002e50 <SysTick_Config+0x40>)
 8002e40:	2207      	movs	r2, #7
 8002e42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e44:	2300      	movs	r3, #0
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3708      	adds	r7, #8
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	e000e010 	.word	0xe000e010

08002e54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e5c:	6878      	ldr	r0, [r7, #4]
 8002e5e:	f7ff ff29 	bl	8002cb4 <__NVIC_SetPriorityGrouping>
}
 8002e62:	bf00      	nop
 8002e64:	3708      	adds	r7, #8
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}

08002e6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e6a:	b580      	push	{r7, lr}
 8002e6c:	b086      	sub	sp, #24
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	4603      	mov	r3, r0
 8002e72:	60b9      	str	r1, [r7, #8]
 8002e74:	607a      	str	r2, [r7, #4]
 8002e76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e7c:	f7ff ff3e 	bl	8002cfc <__NVIC_GetPriorityGrouping>
 8002e80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	68b9      	ldr	r1, [r7, #8]
 8002e86:	6978      	ldr	r0, [r7, #20]
 8002e88:	f7ff ff8e 	bl	8002da8 <NVIC_EncodePriority>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e92:	4611      	mov	r1, r2
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7ff ff5d 	bl	8002d54 <__NVIC_SetPriority>
}
 8002e9a:	bf00      	nop
 8002e9c:	3718      	adds	r7, #24
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}

08002ea2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ea2:	b580      	push	{r7, lr}
 8002ea4:	b082      	sub	sp, #8
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7ff ff31 	bl	8002d18 <__NVIC_EnableIRQ>
}
 8002eb6:	bf00      	nop
 8002eb8:	3708      	adds	r7, #8
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}

08002ebe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ebe:	b580      	push	{r7, lr}
 8002ec0:	b082      	sub	sp, #8
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f7ff ffa2 	bl	8002e10 <SysTick_Config>
 8002ecc:	4603      	mov	r3, r0
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3708      	adds	r7, #8
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}

08002ed6 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b084      	sub	sp, #16
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d101      	bne.n	8002eec <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e037      	b.n	8002f5c <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2202      	movs	r2, #2
 8002ef0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002f02:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002f06:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002f10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	695b      	ldr	r3, [r3, #20]
 8002f22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	69db      	ldr	r3, [r3, #28]
 8002f2e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002f30:	68fa      	ldr	r2, [r7, #12]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	68fa      	ldr	r2, [r7, #12]
 8002f3c:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 f940 	bl	80031c4 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002f5a:	2300      	movs	r3, #0
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3710      	adds	r7, #16
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b086      	sub	sp, #24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	60b9      	str	r1, [r7, #8]
 8002f6e:	607a      	str	r2, [r7, #4]
 8002f70:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f72:	2300      	movs	r3, #0
 8002f74:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d101      	bne.n	8002f84 <HAL_DMA_Start_IT+0x20>
 8002f80:	2302      	movs	r3, #2
 8002f82:	e04a      	b.n	800301a <HAL_DMA_Start_IT+0xb6>
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2201      	movs	r2, #1
 8002f88:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d13a      	bne.n	800300c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2202      	movs	r2, #2
 8002f9a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f022 0201 	bic.w	r2, r2, #1
 8002fb2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	68b9      	ldr	r1, [r7, #8]
 8002fba:	68f8      	ldr	r0, [r7, #12]
 8002fbc:	f000 f8d4 	bl	8003168 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d008      	beq.n	8002fda <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f042 020e 	orr.w	r2, r2, #14
 8002fd6:	601a      	str	r2, [r3, #0]
 8002fd8:	e00f      	b.n	8002ffa <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f042 020a 	orr.w	r2, r2, #10
 8002fe8:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f022 0204 	bic.w	r2, r2, #4
 8002ff8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f042 0201 	orr.w	r2, r2, #1
 8003008:	601a      	str	r2, [r3, #0]
 800300a:	e005      	b.n	8003018 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003014:	2302      	movs	r3, #2
 8003016:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003018:	7dfb      	ldrb	r3, [r7, #23]
}
 800301a:	4618      	mov	r0, r3
 800301c:	3718      	adds	r7, #24
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}

08003022 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	b084      	sub	sp, #16
 8003026:	af00      	add	r7, sp, #0
 8003028:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303e:	2204      	movs	r2, #4
 8003040:	409a      	lsls	r2, r3
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	4013      	ands	r3, r2
 8003046:	2b00      	cmp	r3, #0
 8003048:	d024      	beq.n	8003094 <HAL_DMA_IRQHandler+0x72>
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	f003 0304 	and.w	r3, r3, #4
 8003050:	2b00      	cmp	r3, #0
 8003052:	d01f      	beq.n	8003094 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0320 	and.w	r3, r3, #32
 800305e:	2b00      	cmp	r3, #0
 8003060:	d107      	bne.n	8003072 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f022 0204 	bic.w	r2, r2, #4
 8003070:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800307a:	2104      	movs	r1, #4
 800307c:	fa01 f202 	lsl.w	r2, r1, r2
 8003080:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003086:	2b00      	cmp	r3, #0
 8003088:	d06a      	beq.n	8003160 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003092:	e065      	b.n	8003160 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003098:	2202      	movs	r2, #2
 800309a:	409a      	lsls	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	4013      	ands	r3, r2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d02c      	beq.n	80030fe <HAL_DMA_IRQHandler+0xdc>
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	f003 0302 	and.w	r3, r3, #2
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d027      	beq.n	80030fe <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0320 	and.w	r3, r3, #32
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d10b      	bne.n	80030d4 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f022 020a 	bic.w	r2, r2, #10
 80030ca:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030dc:	2102      	movs	r1, #2
 80030de:	fa01 f202 	lsl.w	r2, r1, r2
 80030e2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d035      	beq.n	8003160 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80030fc:	e030      	b.n	8003160 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003102:	2208      	movs	r2, #8
 8003104:	409a      	lsls	r2, r3
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	4013      	ands	r3, r2
 800310a:	2b00      	cmp	r3, #0
 800310c:	d028      	beq.n	8003160 <HAL_DMA_IRQHandler+0x13e>
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	f003 0308 	and.w	r3, r3, #8
 8003114:	2b00      	cmp	r3, #0
 8003116:	d023      	beq.n	8003160 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f022 020e 	bic.w	r2, r2, #14
 8003126:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003130:	2101      	movs	r1, #1
 8003132:	fa01 f202 	lsl.w	r2, r1, r2
 8003136:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2201      	movs	r2, #1
 8003142:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003152:	2b00      	cmp	r3, #0
 8003154:	d004      	beq.n	8003160 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	4798      	blx	r3
    }
  }
}
 800315e:	e7ff      	b.n	8003160 <HAL_DMA_IRQHandler+0x13e>
 8003160:	bf00      	nop
 8003162:	3710      	adds	r7, #16
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003168:	b480      	push	{r7}
 800316a:	b085      	sub	sp, #20
 800316c:	af00      	add	r7, sp, #0
 800316e:	60f8      	str	r0, [r7, #12]
 8003170:	60b9      	str	r1, [r7, #8]
 8003172:	607a      	str	r2, [r7, #4]
 8003174:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800317e:	2101      	movs	r1, #1
 8003180:	fa01 f202 	lsl.w	r2, r1, r2
 8003184:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	683a      	ldr	r2, [r7, #0]
 800318c:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	2b10      	cmp	r3, #16
 8003194:	d108      	bne.n	80031a8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68ba      	ldr	r2, [r7, #8]
 80031a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80031a6:	e007      	b.n	80031b8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	68ba      	ldr	r2, [r7, #8]
 80031ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	60da      	str	r2, [r3, #12]
}
 80031b8:	bf00      	nop
 80031ba:	3714      	adds	r7, #20
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	461a      	mov	r2, r3
 80031d2:	4b09      	ldr	r3, [pc, #36]	@ (80031f8 <DMA_CalcBaseAndBitshift+0x34>)
 80031d4:	4413      	add	r3, r2
 80031d6:	4a09      	ldr	r2, [pc, #36]	@ (80031fc <DMA_CalcBaseAndBitshift+0x38>)
 80031d8:	fba2 2303 	umull	r2, r3, r2, r3
 80031dc:	091b      	lsrs	r3, r3, #4
 80031de:	009a      	lsls	r2, r3, #2
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	4a06      	ldr	r2, [pc, #24]	@ (8003200 <DMA_CalcBaseAndBitshift+0x3c>)
 80031e8:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 80031ea:	bf00      	nop
 80031ec:	370c      	adds	r7, #12
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr
 80031f6:	bf00      	nop
 80031f8:	bffdfff8 	.word	0xbffdfff8
 80031fc:	cccccccd 	.word	0xcccccccd
 8003200:	40020000 	.word	0x40020000

08003204 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003204:	b480      	push	{r7}
 8003206:	b087      	sub	sp, #28
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800320e:	2300      	movs	r3, #0
 8003210:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003212:	e14e      	b.n	80034b2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	2101      	movs	r1, #1
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	fa01 f303 	lsl.w	r3, r1, r3
 8003220:	4013      	ands	r3, r2
 8003222:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2b00      	cmp	r3, #0
 8003228:	f000 8140 	beq.w	80034ac <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f003 0303 	and.w	r3, r3, #3
 8003234:	2b01      	cmp	r3, #1
 8003236:	d005      	beq.n	8003244 <HAL_GPIO_Init+0x40>
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f003 0303 	and.w	r3, r3, #3
 8003240:	2b02      	cmp	r3, #2
 8003242:	d130      	bne.n	80032a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	005b      	lsls	r3, r3, #1
 800324e:	2203      	movs	r2, #3
 8003250:	fa02 f303 	lsl.w	r3, r2, r3
 8003254:	43db      	mvns	r3, r3
 8003256:	693a      	ldr	r2, [r7, #16]
 8003258:	4013      	ands	r3, r2
 800325a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	68da      	ldr	r2, [r3, #12]
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	005b      	lsls	r3, r3, #1
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	693a      	ldr	r2, [r7, #16]
 800326a:	4313      	orrs	r3, r2
 800326c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	693a      	ldr	r2, [r7, #16]
 8003272:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800327a:	2201      	movs	r2, #1
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	fa02 f303 	lsl.w	r3, r2, r3
 8003282:	43db      	mvns	r3, r3
 8003284:	693a      	ldr	r2, [r7, #16]
 8003286:	4013      	ands	r3, r2
 8003288:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	091b      	lsrs	r3, r3, #4
 8003290:	f003 0201 	and.w	r2, r3, #1
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	fa02 f303 	lsl.w	r3, r2, r3
 800329a:	693a      	ldr	r2, [r7, #16]
 800329c:	4313      	orrs	r3, r2
 800329e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	693a      	ldr	r2, [r7, #16]
 80032a4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f003 0303 	and.w	r3, r3, #3
 80032ae:	2b03      	cmp	r3, #3
 80032b0:	d017      	beq.n	80032e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	005b      	lsls	r3, r3, #1
 80032bc:	2203      	movs	r2, #3
 80032be:	fa02 f303 	lsl.w	r3, r2, r3
 80032c2:	43db      	mvns	r3, r3
 80032c4:	693a      	ldr	r2, [r7, #16]
 80032c6:	4013      	ands	r3, r2
 80032c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	689a      	ldr	r2, [r3, #8]
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	005b      	lsls	r3, r3, #1
 80032d2:	fa02 f303 	lsl.w	r3, r2, r3
 80032d6:	693a      	ldr	r2, [r7, #16]
 80032d8:	4313      	orrs	r3, r2
 80032da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	693a      	ldr	r2, [r7, #16]
 80032e0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	f003 0303 	and.w	r3, r3, #3
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d123      	bne.n	8003336 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	08da      	lsrs	r2, r3, #3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	3208      	adds	r2, #8
 80032f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	f003 0307 	and.w	r3, r3, #7
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	220f      	movs	r2, #15
 8003306:	fa02 f303 	lsl.w	r3, r2, r3
 800330a:	43db      	mvns	r3, r3
 800330c:	693a      	ldr	r2, [r7, #16]
 800330e:	4013      	ands	r3, r2
 8003310:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	691a      	ldr	r2, [r3, #16]
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	f003 0307 	and.w	r3, r3, #7
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	fa02 f303 	lsl.w	r3, r2, r3
 8003322:	693a      	ldr	r2, [r7, #16]
 8003324:	4313      	orrs	r3, r2
 8003326:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	08da      	lsrs	r2, r3, #3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3208      	adds	r2, #8
 8003330:	6939      	ldr	r1, [r7, #16]
 8003332:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	005b      	lsls	r3, r3, #1
 8003340:	2203      	movs	r2, #3
 8003342:	fa02 f303 	lsl.w	r3, r2, r3
 8003346:	43db      	mvns	r3, r3
 8003348:	693a      	ldr	r2, [r7, #16]
 800334a:	4013      	ands	r3, r2
 800334c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f003 0203 	and.w	r2, r3, #3
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	005b      	lsls	r3, r3, #1
 800335a:	fa02 f303 	lsl.w	r3, r2, r3
 800335e:	693a      	ldr	r2, [r7, #16]
 8003360:	4313      	orrs	r3, r2
 8003362:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	693a      	ldr	r2, [r7, #16]
 8003368:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003372:	2b00      	cmp	r3, #0
 8003374:	f000 809a 	beq.w	80034ac <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003378:	4b55      	ldr	r3, [pc, #340]	@ (80034d0 <HAL_GPIO_Init+0x2cc>)
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	4a54      	ldr	r2, [pc, #336]	@ (80034d0 <HAL_GPIO_Init+0x2cc>)
 800337e:	f043 0301 	orr.w	r3, r3, #1
 8003382:	6193      	str	r3, [r2, #24]
 8003384:	4b52      	ldr	r3, [pc, #328]	@ (80034d0 <HAL_GPIO_Init+0x2cc>)
 8003386:	699b      	ldr	r3, [r3, #24]
 8003388:	f003 0301 	and.w	r3, r3, #1
 800338c:	60bb      	str	r3, [r7, #8]
 800338e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003390:	4a50      	ldr	r2, [pc, #320]	@ (80034d4 <HAL_GPIO_Init+0x2d0>)
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	089b      	lsrs	r3, r3, #2
 8003396:	3302      	adds	r3, #2
 8003398:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800339c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	f003 0303 	and.w	r3, r3, #3
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	220f      	movs	r2, #15
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	43db      	mvns	r3, r3
 80033ae:	693a      	ldr	r2, [r7, #16]
 80033b0:	4013      	ands	r3, r2
 80033b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80033ba:	d013      	beq.n	80033e4 <HAL_GPIO_Init+0x1e0>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a46      	ldr	r2, [pc, #280]	@ (80034d8 <HAL_GPIO_Init+0x2d4>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d00d      	beq.n	80033e0 <HAL_GPIO_Init+0x1dc>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a45      	ldr	r2, [pc, #276]	@ (80034dc <HAL_GPIO_Init+0x2d8>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d007      	beq.n	80033dc <HAL_GPIO_Init+0x1d8>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4a44      	ldr	r2, [pc, #272]	@ (80034e0 <HAL_GPIO_Init+0x2dc>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d101      	bne.n	80033d8 <HAL_GPIO_Init+0x1d4>
 80033d4:	2303      	movs	r3, #3
 80033d6:	e006      	b.n	80033e6 <HAL_GPIO_Init+0x1e2>
 80033d8:	2305      	movs	r3, #5
 80033da:	e004      	b.n	80033e6 <HAL_GPIO_Init+0x1e2>
 80033dc:	2302      	movs	r3, #2
 80033de:	e002      	b.n	80033e6 <HAL_GPIO_Init+0x1e2>
 80033e0:	2301      	movs	r3, #1
 80033e2:	e000      	b.n	80033e6 <HAL_GPIO_Init+0x1e2>
 80033e4:	2300      	movs	r3, #0
 80033e6:	697a      	ldr	r2, [r7, #20]
 80033e8:	f002 0203 	and.w	r2, r2, #3
 80033ec:	0092      	lsls	r2, r2, #2
 80033ee:	4093      	lsls	r3, r2
 80033f0:	693a      	ldr	r2, [r7, #16]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80033f6:	4937      	ldr	r1, [pc, #220]	@ (80034d4 <HAL_GPIO_Init+0x2d0>)
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	089b      	lsrs	r3, r3, #2
 80033fc:	3302      	adds	r3, #2
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003404:	4b37      	ldr	r3, [pc, #220]	@ (80034e4 <HAL_GPIO_Init+0x2e0>)
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	43db      	mvns	r3, r3
 800340e:	693a      	ldr	r2, [r7, #16]
 8003410:	4013      	ands	r3, r2
 8003412:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800341c:	2b00      	cmp	r3, #0
 800341e:	d003      	beq.n	8003428 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003420:	693a      	ldr	r2, [r7, #16]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	4313      	orrs	r3, r2
 8003426:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003428:	4a2e      	ldr	r2, [pc, #184]	@ (80034e4 <HAL_GPIO_Init+0x2e0>)
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800342e:	4b2d      	ldr	r3, [pc, #180]	@ (80034e4 <HAL_GPIO_Init+0x2e0>)
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	43db      	mvns	r3, r3
 8003438:	693a      	ldr	r2, [r7, #16]
 800343a:	4013      	ands	r3, r2
 800343c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d003      	beq.n	8003452 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800344a:	693a      	ldr	r2, [r7, #16]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	4313      	orrs	r3, r2
 8003450:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003452:	4a24      	ldr	r2, [pc, #144]	@ (80034e4 <HAL_GPIO_Init+0x2e0>)
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003458:	4b22      	ldr	r3, [pc, #136]	@ (80034e4 <HAL_GPIO_Init+0x2e0>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	43db      	mvns	r3, r3
 8003462:	693a      	ldr	r2, [r7, #16]
 8003464:	4013      	ands	r3, r2
 8003466:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d003      	beq.n	800347c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003474:	693a      	ldr	r2, [r7, #16]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	4313      	orrs	r3, r2
 800347a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800347c:	4a19      	ldr	r2, [pc, #100]	@ (80034e4 <HAL_GPIO_Init+0x2e0>)
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003482:	4b18      	ldr	r3, [pc, #96]	@ (80034e4 <HAL_GPIO_Init+0x2e0>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	43db      	mvns	r3, r3
 800348c:	693a      	ldr	r2, [r7, #16]
 800348e:	4013      	ands	r3, r2
 8003490:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d003      	beq.n	80034a6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800349e:	693a      	ldr	r2, [r7, #16]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80034a6:	4a0f      	ldr	r2, [pc, #60]	@ (80034e4 <HAL_GPIO_Init+0x2e0>)
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	3301      	adds	r3, #1
 80034b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	fa22 f303 	lsr.w	r3, r2, r3
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f47f aea9 	bne.w	8003214 <HAL_GPIO_Init+0x10>
  }
}
 80034c2:	bf00      	nop
 80034c4:	bf00      	nop
 80034c6:	371c      	adds	r7, #28
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr
 80034d0:	40021000 	.word	0x40021000
 80034d4:	40010000 	.word	0x40010000
 80034d8:	48000400 	.word	0x48000400
 80034dc:	48000800 	.word	0x48000800
 80034e0:	48000c00 	.word	0x48000c00
 80034e4:	40010400 	.word	0x40010400

080034e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	460b      	mov	r3, r1
 80034f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	691a      	ldr	r2, [r3, #16]
 80034f8:	887b      	ldrh	r3, [r7, #2]
 80034fa:	4013      	ands	r3, r2
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d002      	beq.n	8003506 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003500:	2301      	movs	r3, #1
 8003502:	73fb      	strb	r3, [r7, #15]
 8003504:	e001      	b.n	800350a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003506:	2300      	movs	r3, #0
 8003508:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800350a:	7bfb      	ldrb	r3, [r7, #15]
}
 800350c:	4618      	mov	r0, r3
 800350e:	3714      	adds	r7, #20
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr

08003518 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	460b      	mov	r3, r1
 8003522:	807b      	strh	r3, [r7, #2]
 8003524:	4613      	mov	r3, r2
 8003526:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003528:	787b      	ldrb	r3, [r7, #1]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d003      	beq.n	8003536 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800352e:	887a      	ldrh	r2, [r7, #2]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003534:	e002      	b.n	800353c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003536:	887a      	ldrh	r2, [r7, #2]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800353c:	bf00      	nop
 800353e:	370c      	adds	r7, #12
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr

08003548 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800354e:	af00      	add	r7, sp, #0
 8003550:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003554:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003558:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800355a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800355e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d102      	bne.n	800356e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	f001 b823 	b.w	80045b4 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800356e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003572:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b00      	cmp	r3, #0
 8003580:	f000 817d 	beq.w	800387e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003584:	4bbc      	ldr	r3, [pc, #752]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f003 030c 	and.w	r3, r3, #12
 800358c:	2b04      	cmp	r3, #4
 800358e:	d00c      	beq.n	80035aa <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003590:	4bb9      	ldr	r3, [pc, #740]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f003 030c 	and.w	r3, r3, #12
 8003598:	2b08      	cmp	r3, #8
 800359a:	d15c      	bne.n	8003656 <HAL_RCC_OscConfig+0x10e>
 800359c:	4bb6      	ldr	r3, [pc, #728]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035a8:	d155      	bne.n	8003656 <HAL_RCC_OscConfig+0x10e>
 80035aa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80035ae:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80035b6:	fa93 f3a3 	rbit	r3, r3
 80035ba:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80035be:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035c2:	fab3 f383 	clz	r3, r3
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	095b      	lsrs	r3, r3, #5
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	f043 0301 	orr.w	r3, r3, #1
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d102      	bne.n	80035dc <HAL_RCC_OscConfig+0x94>
 80035d6:	4ba8      	ldr	r3, [pc, #672]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	e015      	b.n	8003608 <HAL_RCC_OscConfig+0xc0>
 80035dc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80035e0:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80035e8:	fa93 f3a3 	rbit	r3, r3
 80035ec:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80035f0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80035f4:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80035f8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80035fc:	fa93 f3a3 	rbit	r3, r3
 8003600:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8003604:	4b9c      	ldr	r3, [pc, #624]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 8003606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003608:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800360c:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8003610:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003614:	fa92 f2a2 	rbit	r2, r2
 8003618:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 800361c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8003620:	fab2 f282 	clz	r2, r2
 8003624:	b2d2      	uxtb	r2, r2
 8003626:	f042 0220 	orr.w	r2, r2, #32
 800362a:	b2d2      	uxtb	r2, r2
 800362c:	f002 021f 	and.w	r2, r2, #31
 8003630:	2101      	movs	r1, #1
 8003632:	fa01 f202 	lsl.w	r2, r1, r2
 8003636:	4013      	ands	r3, r2
 8003638:	2b00      	cmp	r3, #0
 800363a:	f000 811f 	beq.w	800387c <HAL_RCC_OscConfig+0x334>
 800363e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003642:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	f040 8116 	bne.w	800387c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	f000 bfaf 	b.w	80045b4 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003656:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800365a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003666:	d106      	bne.n	8003676 <HAL_RCC_OscConfig+0x12e>
 8003668:	4b83      	ldr	r3, [pc, #524]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a82      	ldr	r2, [pc, #520]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 800366e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003672:	6013      	str	r3, [r2, #0]
 8003674:	e036      	b.n	80036e4 <HAL_RCC_OscConfig+0x19c>
 8003676:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800367a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d10c      	bne.n	80036a0 <HAL_RCC_OscConfig+0x158>
 8003686:	4b7c      	ldr	r3, [pc, #496]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a7b      	ldr	r2, [pc, #492]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 800368c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003690:	6013      	str	r3, [r2, #0]
 8003692:	4b79      	ldr	r3, [pc, #484]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a78      	ldr	r2, [pc, #480]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 8003698:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800369c:	6013      	str	r3, [r2, #0]
 800369e:	e021      	b.n	80036e4 <HAL_RCC_OscConfig+0x19c>
 80036a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036a4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036b0:	d10c      	bne.n	80036cc <HAL_RCC_OscConfig+0x184>
 80036b2:	4b71      	ldr	r3, [pc, #452]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a70      	ldr	r2, [pc, #448]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 80036b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036bc:	6013      	str	r3, [r2, #0]
 80036be:	4b6e      	ldr	r3, [pc, #440]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a6d      	ldr	r2, [pc, #436]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 80036c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036c8:	6013      	str	r3, [r2, #0]
 80036ca:	e00b      	b.n	80036e4 <HAL_RCC_OscConfig+0x19c>
 80036cc:	4b6a      	ldr	r3, [pc, #424]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a69      	ldr	r2, [pc, #420]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 80036d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036d6:	6013      	str	r3, [r2, #0]
 80036d8:	4b67      	ldr	r3, [pc, #412]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a66      	ldr	r2, [pc, #408]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 80036de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036e2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80036e4:	4b64      	ldr	r3, [pc, #400]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 80036e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e8:	f023 020f 	bic.w	r2, r3, #15
 80036ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036f0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	495f      	ldr	r1, [pc, #380]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003702:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d059      	beq.n	80037c2 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800370e:	f7fd fc61 	bl	8000fd4 <HAL_GetTick>
 8003712:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003716:	e00a      	b.n	800372e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003718:	f7fd fc5c 	bl	8000fd4 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003722:	1ad3      	subs	r3, r2, r3
 8003724:	2b64      	cmp	r3, #100	@ 0x64
 8003726:	d902      	bls.n	800372e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	f000 bf43 	b.w	80045b4 <HAL_RCC_OscConfig+0x106c>
 800372e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003732:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003736:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 800373a:	fa93 f3a3 	rbit	r3, r3
 800373e:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8003742:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003746:	fab3 f383 	clz	r3, r3
 800374a:	b2db      	uxtb	r3, r3
 800374c:	095b      	lsrs	r3, r3, #5
 800374e:	b2db      	uxtb	r3, r3
 8003750:	f043 0301 	orr.w	r3, r3, #1
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b01      	cmp	r3, #1
 8003758:	d102      	bne.n	8003760 <HAL_RCC_OscConfig+0x218>
 800375a:	4b47      	ldr	r3, [pc, #284]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	e015      	b.n	800378c <HAL_RCC_OscConfig+0x244>
 8003760:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003764:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003768:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 800376c:	fa93 f3a3 	rbit	r3, r3
 8003770:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003774:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003778:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800377c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003780:	fa93 f3a3 	rbit	r3, r3
 8003784:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8003788:	4b3b      	ldr	r3, [pc, #236]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 800378a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003790:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8003794:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003798:	fa92 f2a2 	rbit	r2, r2
 800379c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80037a0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 80037a4:	fab2 f282 	clz	r2, r2
 80037a8:	b2d2      	uxtb	r2, r2
 80037aa:	f042 0220 	orr.w	r2, r2, #32
 80037ae:	b2d2      	uxtb	r2, r2
 80037b0:	f002 021f 	and.w	r2, r2, #31
 80037b4:	2101      	movs	r1, #1
 80037b6:	fa01 f202 	lsl.w	r2, r1, r2
 80037ba:	4013      	ands	r3, r2
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d0ab      	beq.n	8003718 <HAL_RCC_OscConfig+0x1d0>
 80037c0:	e05d      	b.n	800387e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c2:	f7fd fc07 	bl	8000fd4 <HAL_GetTick>
 80037c6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ca:	e00a      	b.n	80037e2 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037cc:	f7fd fc02 	bl	8000fd4 <HAL_GetTick>
 80037d0:	4602      	mov	r2, r0
 80037d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	2b64      	cmp	r3, #100	@ 0x64
 80037da:	d902      	bls.n	80037e2 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	f000 bee9 	b.w	80045b4 <HAL_RCC_OscConfig+0x106c>
 80037e2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80037e6:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ea:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80037ee:	fa93 f3a3 	rbit	r3, r3
 80037f2:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80037f6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037fa:	fab3 f383 	clz	r3, r3
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	095b      	lsrs	r3, r3, #5
 8003802:	b2db      	uxtb	r3, r3
 8003804:	f043 0301 	orr.w	r3, r3, #1
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2b01      	cmp	r3, #1
 800380c:	d102      	bne.n	8003814 <HAL_RCC_OscConfig+0x2cc>
 800380e:	4b1a      	ldr	r3, [pc, #104]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	e015      	b.n	8003840 <HAL_RCC_OscConfig+0x2f8>
 8003814:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003818:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800381c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003820:	fa93 f3a3 	rbit	r3, r3
 8003824:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003828:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800382c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003830:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003834:	fa93 f3a3 	rbit	r3, r3
 8003838:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800383c:	4b0e      	ldr	r3, [pc, #56]	@ (8003878 <HAL_RCC_OscConfig+0x330>)
 800383e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003840:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003844:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8003848:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800384c:	fa92 f2a2 	rbit	r2, r2
 8003850:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8003854:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8003858:	fab2 f282 	clz	r2, r2
 800385c:	b2d2      	uxtb	r2, r2
 800385e:	f042 0220 	orr.w	r2, r2, #32
 8003862:	b2d2      	uxtb	r2, r2
 8003864:	f002 021f 	and.w	r2, r2, #31
 8003868:	2101      	movs	r1, #1
 800386a:	fa01 f202 	lsl.w	r2, r1, r2
 800386e:	4013      	ands	r3, r2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d1ab      	bne.n	80037cc <HAL_RCC_OscConfig+0x284>
 8003874:	e003      	b.n	800387e <HAL_RCC_OscConfig+0x336>
 8003876:	bf00      	nop
 8003878:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800387c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800387e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003882:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b00      	cmp	r3, #0
 8003890:	f000 817d 	beq.w	8003b8e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003894:	4ba6      	ldr	r3, [pc, #664]	@ (8003b30 <HAL_RCC_OscConfig+0x5e8>)
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	f003 030c 	and.w	r3, r3, #12
 800389c:	2b00      	cmp	r3, #0
 800389e:	d00b      	beq.n	80038b8 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80038a0:	4ba3      	ldr	r3, [pc, #652]	@ (8003b30 <HAL_RCC_OscConfig+0x5e8>)
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f003 030c 	and.w	r3, r3, #12
 80038a8:	2b08      	cmp	r3, #8
 80038aa:	d172      	bne.n	8003992 <HAL_RCC_OscConfig+0x44a>
 80038ac:	4ba0      	ldr	r3, [pc, #640]	@ (8003b30 <HAL_RCC_OscConfig+0x5e8>)
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d16c      	bne.n	8003992 <HAL_RCC_OscConfig+0x44a>
 80038b8:	2302      	movs	r3, #2
 80038ba:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038be:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80038c2:	fa93 f3a3 	rbit	r3, r3
 80038c6:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80038ca:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038ce:	fab3 f383 	clz	r3, r3
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	095b      	lsrs	r3, r3, #5
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	f043 0301 	orr.w	r3, r3, #1
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d102      	bne.n	80038e8 <HAL_RCC_OscConfig+0x3a0>
 80038e2:	4b93      	ldr	r3, [pc, #588]	@ (8003b30 <HAL_RCC_OscConfig+0x5e8>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	e013      	b.n	8003910 <HAL_RCC_OscConfig+0x3c8>
 80038e8:	2302      	movs	r3, #2
 80038ea:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ee:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80038f2:	fa93 f3a3 	rbit	r3, r3
 80038f6:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80038fa:	2302      	movs	r3, #2
 80038fc:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003900:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8003904:	fa93 f3a3 	rbit	r3, r3
 8003908:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 800390c:	4b88      	ldr	r3, [pc, #544]	@ (8003b30 <HAL_RCC_OscConfig+0x5e8>)
 800390e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003910:	2202      	movs	r2, #2
 8003912:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8003916:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800391a:	fa92 f2a2 	rbit	r2, r2
 800391e:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003922:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003926:	fab2 f282 	clz	r2, r2
 800392a:	b2d2      	uxtb	r2, r2
 800392c:	f042 0220 	orr.w	r2, r2, #32
 8003930:	b2d2      	uxtb	r2, r2
 8003932:	f002 021f 	and.w	r2, r2, #31
 8003936:	2101      	movs	r1, #1
 8003938:	fa01 f202 	lsl.w	r2, r1, r2
 800393c:	4013      	ands	r3, r2
 800393e:	2b00      	cmp	r3, #0
 8003940:	d00a      	beq.n	8003958 <HAL_RCC_OscConfig+0x410>
 8003942:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003946:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	2b01      	cmp	r3, #1
 8003950:	d002      	beq.n	8003958 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	f000 be2e 	b.w	80045b4 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003958:	4b75      	ldr	r3, [pc, #468]	@ (8003b30 <HAL_RCC_OscConfig+0x5e8>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003960:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003964:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	695b      	ldr	r3, [r3, #20]
 800396c:	21f8      	movs	r1, #248	@ 0xf8
 800396e:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003972:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003976:	fa91 f1a1 	rbit	r1, r1
 800397a:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 800397e:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003982:	fab1 f181 	clz	r1, r1
 8003986:	b2c9      	uxtb	r1, r1
 8003988:	408b      	lsls	r3, r1
 800398a:	4969      	ldr	r1, [pc, #420]	@ (8003b30 <HAL_RCC_OscConfig+0x5e8>)
 800398c:	4313      	orrs	r3, r2
 800398e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003990:	e0fd      	b.n	8003b8e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003992:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003996:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	691b      	ldr	r3, [r3, #16]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	f000 8088 	beq.w	8003ab4 <HAL_RCC_OscConfig+0x56c>
 80039a4:	2301      	movs	r3, #1
 80039a6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039aa:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80039ae:	fa93 f3a3 	rbit	r3, r3
 80039b2:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80039b6:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039ba:	fab3 f383 	clz	r3, r3
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80039c4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	461a      	mov	r2, r3
 80039cc:	2301      	movs	r3, #1
 80039ce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039d0:	f7fd fb00 	bl	8000fd4 <HAL_GetTick>
 80039d4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039d8:	e00a      	b.n	80039f0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039da:	f7fd fafb 	bl	8000fd4 <HAL_GetTick>
 80039de:	4602      	mov	r2, r0
 80039e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	d902      	bls.n	80039f0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	f000 bde2 	b.w	80045b4 <HAL_RCC_OscConfig+0x106c>
 80039f0:	2302      	movs	r3, #2
 80039f2:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039f6:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80039fa:	fa93 f3a3 	rbit	r3, r3
 80039fe:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003a02:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a06:	fab3 f383 	clz	r3, r3
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	095b      	lsrs	r3, r3, #5
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	f043 0301 	orr.w	r3, r3, #1
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d102      	bne.n	8003a20 <HAL_RCC_OscConfig+0x4d8>
 8003a1a:	4b45      	ldr	r3, [pc, #276]	@ (8003b30 <HAL_RCC_OscConfig+0x5e8>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	e013      	b.n	8003a48 <HAL_RCC_OscConfig+0x500>
 8003a20:	2302      	movs	r3, #2
 8003a22:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a26:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003a2a:	fa93 f3a3 	rbit	r3, r3
 8003a2e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003a32:	2302      	movs	r3, #2
 8003a34:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003a38:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003a3c:	fa93 f3a3 	rbit	r3, r3
 8003a40:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003a44:	4b3a      	ldr	r3, [pc, #232]	@ (8003b30 <HAL_RCC_OscConfig+0x5e8>)
 8003a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a48:	2202      	movs	r2, #2
 8003a4a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8003a4e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003a52:	fa92 f2a2 	rbit	r2, r2
 8003a56:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8003a5a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8003a5e:	fab2 f282 	clz	r2, r2
 8003a62:	b2d2      	uxtb	r2, r2
 8003a64:	f042 0220 	orr.w	r2, r2, #32
 8003a68:	b2d2      	uxtb	r2, r2
 8003a6a:	f002 021f 	and.w	r2, r2, #31
 8003a6e:	2101      	movs	r1, #1
 8003a70:	fa01 f202 	lsl.w	r2, r1, r2
 8003a74:	4013      	ands	r3, r2
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d0af      	beq.n	80039da <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a7a:	4b2d      	ldr	r3, [pc, #180]	@ (8003b30 <HAL_RCC_OscConfig+0x5e8>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a86:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	21f8      	movs	r1, #248	@ 0xf8
 8003a90:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a94:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003a98:	fa91 f1a1 	rbit	r1, r1
 8003a9c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003aa0:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003aa4:	fab1 f181 	clz	r1, r1
 8003aa8:	b2c9      	uxtb	r1, r1
 8003aaa:	408b      	lsls	r3, r1
 8003aac:	4920      	ldr	r1, [pc, #128]	@ (8003b30 <HAL_RCC_OscConfig+0x5e8>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	600b      	str	r3, [r1, #0]
 8003ab2:	e06c      	b.n	8003b8e <HAL_RCC_OscConfig+0x646>
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aba:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003abe:	fa93 f3a3 	rbit	r3, r3
 8003ac2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8003ac6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003aca:	fab3 f383 	clz	r3, r3
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003ad4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	461a      	mov	r2, r3
 8003adc:	2300      	movs	r3, #0
 8003ade:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae0:	f7fd fa78 	bl	8000fd4 <HAL_GetTick>
 8003ae4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ae8:	e00a      	b.n	8003b00 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003aea:	f7fd fa73 	bl	8000fd4 <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	d902      	bls.n	8003b00 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	f000 bd5a 	b.w	80045b4 <HAL_RCC_OscConfig+0x106c>
 8003b00:	2302      	movs	r3, #2
 8003b02:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b06:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003b0a:	fa93 f3a3 	rbit	r3, r3
 8003b0e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003b12:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b16:	fab3 f383 	clz	r3, r3
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	095b      	lsrs	r3, r3, #5
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	f043 0301 	orr.w	r3, r3, #1
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d104      	bne.n	8003b34 <HAL_RCC_OscConfig+0x5ec>
 8003b2a:	4b01      	ldr	r3, [pc, #4]	@ (8003b30 <HAL_RCC_OscConfig+0x5e8>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	e015      	b.n	8003b5c <HAL_RCC_OscConfig+0x614>
 8003b30:	40021000 	.word	0x40021000
 8003b34:	2302      	movs	r3, #2
 8003b36:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b3a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003b3e:	fa93 f3a3 	rbit	r3, r3
 8003b42:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003b46:	2302      	movs	r3, #2
 8003b48:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003b4c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003b50:	fa93 f3a3 	rbit	r3, r3
 8003b54:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003b58:	4bc8      	ldr	r3, [pc, #800]	@ (8003e7c <HAL_RCC_OscConfig+0x934>)
 8003b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b5c:	2202      	movs	r2, #2
 8003b5e:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003b62:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003b66:	fa92 f2a2 	rbit	r2, r2
 8003b6a:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8003b6e:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003b72:	fab2 f282 	clz	r2, r2
 8003b76:	b2d2      	uxtb	r2, r2
 8003b78:	f042 0220 	orr.w	r2, r2, #32
 8003b7c:	b2d2      	uxtb	r2, r2
 8003b7e:	f002 021f 	and.w	r2, r2, #31
 8003b82:	2101      	movs	r1, #1
 8003b84:	fa01 f202 	lsl.w	r2, r1, r2
 8003b88:	4013      	ands	r3, r2
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d1ad      	bne.n	8003aea <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b92:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0308 	and.w	r3, r3, #8
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	f000 8110 	beq.w	8003dc4 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ba4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ba8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d079      	beq.n	8003ca8 <HAL_RCC_OscConfig+0x760>
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bba:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003bbe:	fa93 f3a3 	rbit	r3, r3
 8003bc2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003bc6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bca:	fab3 f383 	clz	r3, r3
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	4bab      	ldr	r3, [pc, #684]	@ (8003e80 <HAL_RCC_OscConfig+0x938>)
 8003bd4:	4413      	add	r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	461a      	mov	r2, r3
 8003bda:	2301      	movs	r3, #1
 8003bdc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bde:	f7fd f9f9 	bl	8000fd4 <HAL_GetTick>
 8003be2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003be6:	e00a      	b.n	8003bfe <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003be8:	f7fd f9f4 	bl	8000fd4 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	2b02      	cmp	r3, #2
 8003bf6:	d902      	bls.n	8003bfe <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8003bf8:	2303      	movs	r3, #3
 8003bfa:	f000 bcdb 	b.w	80045b4 <HAL_RCC_OscConfig+0x106c>
 8003bfe:	2302      	movs	r3, #2
 8003c00:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c04:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003c08:	fa93 f3a3 	rbit	r3, r3
 8003c0c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003c10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c14:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003c18:	2202      	movs	r2, #2
 8003c1a:	601a      	str	r2, [r3, #0]
 8003c1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c20:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	fa93 f2a3 	rbit	r2, r3
 8003c2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c2e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003c32:	601a      	str	r2, [r3, #0]
 8003c34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003c3c:	2202      	movs	r2, #2
 8003c3e:	601a      	str	r2, [r3, #0]
 8003c40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	fa93 f2a3 	rbit	r2, r3
 8003c4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c52:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003c56:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c58:	4b88      	ldr	r3, [pc, #544]	@ (8003e7c <HAL_RCC_OscConfig+0x934>)
 8003c5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c60:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003c64:	2102      	movs	r1, #2
 8003c66:	6019      	str	r1, [r3, #0]
 8003c68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c6c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	fa93 f1a3 	rbit	r1, r3
 8003c76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c7a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003c7e:	6019      	str	r1, [r3, #0]
  return result;
 8003c80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c84:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	fab3 f383 	clz	r3, r3
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	f003 031f 	and.w	r3, r3, #31
 8003c9a:	2101      	movs	r1, #1
 8003c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d0a0      	beq.n	8003be8 <HAL_RCC_OscConfig+0x6a0>
 8003ca6:	e08d      	b.n	8003dc4 <HAL_RCC_OscConfig+0x87c>
 8003ca8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cac:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cb8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	fa93 f2a3 	rbit	r2, r3
 8003cc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cc6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003cca:	601a      	str	r2, [r3, #0]
  return result;
 8003ccc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cd0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003cd4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cd6:	fab3 f383 	clz	r3, r3
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	461a      	mov	r2, r3
 8003cde:	4b68      	ldr	r3, [pc, #416]	@ (8003e80 <HAL_RCC_OscConfig+0x938>)
 8003ce0:	4413      	add	r3, r2
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cea:	f7fd f973 	bl	8000fd4 <HAL_GetTick>
 8003cee:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cf2:	e00a      	b.n	8003d0a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cf4:	f7fd f96e 	bl	8000fd4 <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d902      	bls.n	8003d0a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	f000 bc55 	b.w	80045b4 <HAL_RCC_OscConfig+0x106c>
 8003d0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d0e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003d12:	2202      	movs	r2, #2
 8003d14:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d1a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	fa93 f2a3 	rbit	r2, r3
 8003d24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d28:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003d2c:	601a      	str	r2, [r3, #0]
 8003d2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d32:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003d36:	2202      	movs	r2, #2
 8003d38:	601a      	str	r2, [r3, #0]
 8003d3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d3e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	fa93 f2a3 	rbit	r2, r3
 8003d48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d4c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003d50:	601a      	str	r2, [r3, #0]
 8003d52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d56:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	601a      	str	r2, [r3, #0]
 8003d5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d62:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	fa93 f2a3 	rbit	r2, r3
 8003d6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d70:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003d74:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d76:	4b41      	ldr	r3, [pc, #260]	@ (8003e7c <HAL_RCC_OscConfig+0x934>)
 8003d78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d7e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003d82:	2102      	movs	r1, #2
 8003d84:	6019      	str	r1, [r3, #0]
 8003d86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d8a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	fa93 f1a3 	rbit	r1, r3
 8003d94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d98:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003d9c:	6019      	str	r1, [r3, #0]
  return result;
 8003d9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003da2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	fab3 f383 	clz	r3, r3
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	f003 031f 	and.w	r3, r3, #31
 8003db8:	2101      	movs	r1, #1
 8003dba:	fa01 f303 	lsl.w	r3, r1, r3
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d197      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dc8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0304 	and.w	r3, r3, #4
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	f000 81a1 	beq.w	800411c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003de0:	4b26      	ldr	r3, [pc, #152]	@ (8003e7c <HAL_RCC_OscConfig+0x934>)
 8003de2:	69db      	ldr	r3, [r3, #28]
 8003de4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d116      	bne.n	8003e1a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dec:	4b23      	ldr	r3, [pc, #140]	@ (8003e7c <HAL_RCC_OscConfig+0x934>)
 8003dee:	69db      	ldr	r3, [r3, #28]
 8003df0:	4a22      	ldr	r2, [pc, #136]	@ (8003e7c <HAL_RCC_OscConfig+0x934>)
 8003df2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003df6:	61d3      	str	r3, [r2, #28]
 8003df8:	4b20      	ldr	r3, [pc, #128]	@ (8003e7c <HAL_RCC_OscConfig+0x934>)
 8003dfa:	69db      	ldr	r3, [r3, #28]
 8003dfc:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003e00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e04:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003e08:	601a      	str	r2, [r3, #0]
 8003e0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e0e:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003e12:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003e14:	2301      	movs	r3, #1
 8003e16:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8003e84 <HAL_RCC_OscConfig+0x93c>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d11a      	bne.n	8003e5c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e26:	4b17      	ldr	r3, [pc, #92]	@ (8003e84 <HAL_RCC_OscConfig+0x93c>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a16      	ldr	r2, [pc, #88]	@ (8003e84 <HAL_RCC_OscConfig+0x93c>)
 8003e2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e30:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e32:	f7fd f8cf 	bl	8000fd4 <HAL_GetTick>
 8003e36:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e3a:	e009      	b.n	8003e50 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e3c:	f7fd f8ca 	bl	8000fd4 <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	2b64      	cmp	r3, #100	@ 0x64
 8003e4a:	d901      	bls.n	8003e50 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e3b1      	b.n	80045b4 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e50:	4b0c      	ldr	r3, [pc, #48]	@ (8003e84 <HAL_RCC_OscConfig+0x93c>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d0ef      	beq.n	8003e3c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e60:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d10d      	bne.n	8003e88 <HAL_RCC_OscConfig+0x940>
 8003e6c:	4b03      	ldr	r3, [pc, #12]	@ (8003e7c <HAL_RCC_OscConfig+0x934>)
 8003e6e:	6a1b      	ldr	r3, [r3, #32]
 8003e70:	4a02      	ldr	r2, [pc, #8]	@ (8003e7c <HAL_RCC_OscConfig+0x934>)
 8003e72:	f043 0301 	orr.w	r3, r3, #1
 8003e76:	6213      	str	r3, [r2, #32]
 8003e78:	e03c      	b.n	8003ef4 <HAL_RCC_OscConfig+0x9ac>
 8003e7a:	bf00      	nop
 8003e7c:	40021000 	.word	0x40021000
 8003e80:	10908120 	.word	0x10908120
 8003e84:	40007000 	.word	0x40007000
 8003e88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e8c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d10c      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x96a>
 8003e98:	4bc1      	ldr	r3, [pc, #772]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 8003e9a:	6a1b      	ldr	r3, [r3, #32]
 8003e9c:	4ac0      	ldr	r2, [pc, #768]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 8003e9e:	f023 0301 	bic.w	r3, r3, #1
 8003ea2:	6213      	str	r3, [r2, #32]
 8003ea4:	4bbe      	ldr	r3, [pc, #760]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 8003ea6:	6a1b      	ldr	r3, [r3, #32]
 8003ea8:	4abd      	ldr	r2, [pc, #756]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 8003eaa:	f023 0304 	bic.w	r3, r3, #4
 8003eae:	6213      	str	r3, [r2, #32]
 8003eb0:	e020      	b.n	8003ef4 <HAL_RCC_OscConfig+0x9ac>
 8003eb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eb6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	2b05      	cmp	r3, #5
 8003ec0:	d10c      	bne.n	8003edc <HAL_RCC_OscConfig+0x994>
 8003ec2:	4bb7      	ldr	r3, [pc, #732]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 8003ec4:	6a1b      	ldr	r3, [r3, #32]
 8003ec6:	4ab6      	ldr	r2, [pc, #728]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 8003ec8:	f043 0304 	orr.w	r3, r3, #4
 8003ecc:	6213      	str	r3, [r2, #32]
 8003ece:	4bb4      	ldr	r3, [pc, #720]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 8003ed0:	6a1b      	ldr	r3, [r3, #32]
 8003ed2:	4ab3      	ldr	r2, [pc, #716]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 8003ed4:	f043 0301 	orr.w	r3, r3, #1
 8003ed8:	6213      	str	r3, [r2, #32]
 8003eda:	e00b      	b.n	8003ef4 <HAL_RCC_OscConfig+0x9ac>
 8003edc:	4bb0      	ldr	r3, [pc, #704]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 8003ede:	6a1b      	ldr	r3, [r3, #32]
 8003ee0:	4aaf      	ldr	r2, [pc, #700]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 8003ee2:	f023 0301 	bic.w	r3, r3, #1
 8003ee6:	6213      	str	r3, [r2, #32]
 8003ee8:	4bad      	ldr	r3, [pc, #692]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	4aac      	ldr	r2, [pc, #688]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 8003eee:	f023 0304 	bic.w	r3, r3, #4
 8003ef2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ef4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ef8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	f000 8081 	beq.w	8004008 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f06:	f7fd f865 	bl	8000fd4 <HAL_GetTick>
 8003f0a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f0e:	e00b      	b.n	8003f28 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f10:	f7fd f860 	bl	8000fd4 <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003f1a:	1ad3      	subs	r3, r2, r3
 8003f1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d901      	bls.n	8003f28 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8003f24:	2303      	movs	r3, #3
 8003f26:	e345      	b.n	80045b4 <HAL_RCC_OscConfig+0x106c>
 8003f28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f2c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003f30:	2202      	movs	r2, #2
 8003f32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f38:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	fa93 f2a3 	rbit	r2, r3
 8003f42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f46:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003f4a:	601a      	str	r2, [r3, #0]
 8003f4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f50:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003f54:	2202      	movs	r2, #2
 8003f56:	601a      	str	r2, [r3, #0]
 8003f58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f5c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	fa93 f2a3 	rbit	r2, r3
 8003f66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f6a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003f6e:	601a      	str	r2, [r3, #0]
  return result;
 8003f70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f74:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003f78:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f7a:	fab3 f383 	clz	r3, r3
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	095b      	lsrs	r3, r3, #5
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	f043 0302 	orr.w	r3, r3, #2
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	d102      	bne.n	8003f94 <HAL_RCC_OscConfig+0xa4c>
 8003f8e:	4b84      	ldr	r3, [pc, #528]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 8003f90:	6a1b      	ldr	r3, [r3, #32]
 8003f92:	e013      	b.n	8003fbc <HAL_RCC_OscConfig+0xa74>
 8003f94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f98:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003f9c:	2202      	movs	r2, #2
 8003f9e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fa0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fa4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	fa93 f2a3 	rbit	r2, r3
 8003fae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fb2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003fb6:	601a      	str	r2, [r3, #0]
 8003fb8:	4b79      	ldr	r3, [pc, #484]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 8003fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fbc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003fc0:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003fc4:	2102      	movs	r1, #2
 8003fc6:	6011      	str	r1, [r2, #0]
 8003fc8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003fcc:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003fd0:	6812      	ldr	r2, [r2, #0]
 8003fd2:	fa92 f1a2 	rbit	r1, r2
 8003fd6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003fda:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003fde:	6011      	str	r1, [r2, #0]
  return result;
 8003fe0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003fe4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003fe8:	6812      	ldr	r2, [r2, #0]
 8003fea:	fab2 f282 	clz	r2, r2
 8003fee:	b2d2      	uxtb	r2, r2
 8003ff0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ff4:	b2d2      	uxtb	r2, r2
 8003ff6:	f002 021f 	and.w	r2, r2, #31
 8003ffa:	2101      	movs	r1, #1
 8003ffc:	fa01 f202 	lsl.w	r2, r1, r2
 8004000:	4013      	ands	r3, r2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d084      	beq.n	8003f10 <HAL_RCC_OscConfig+0x9c8>
 8004006:	e07f      	b.n	8004108 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004008:	f7fc ffe4 	bl	8000fd4 <HAL_GetTick>
 800400c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004010:	e00b      	b.n	800402a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004012:	f7fc ffdf 	bl	8000fd4 <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004022:	4293      	cmp	r3, r2
 8004024:	d901      	bls.n	800402a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e2c4      	b.n	80045b4 <HAL_RCC_OscConfig+0x106c>
 800402a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800402e:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8004032:	2202      	movs	r2, #2
 8004034:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004036:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800403a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	fa93 f2a3 	rbit	r2, r3
 8004044:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004048:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800404c:	601a      	str	r2, [r3, #0]
 800404e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004052:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004056:	2202      	movs	r2, #2
 8004058:	601a      	str	r2, [r3, #0]
 800405a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800405e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	fa93 f2a3 	rbit	r2, r3
 8004068:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800406c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004070:	601a      	str	r2, [r3, #0]
  return result;
 8004072:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004076:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800407a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800407c:	fab3 f383 	clz	r3, r3
 8004080:	b2db      	uxtb	r3, r3
 8004082:	095b      	lsrs	r3, r3, #5
 8004084:	b2db      	uxtb	r3, r3
 8004086:	f043 0302 	orr.w	r3, r3, #2
 800408a:	b2db      	uxtb	r3, r3
 800408c:	2b02      	cmp	r3, #2
 800408e:	d102      	bne.n	8004096 <HAL_RCC_OscConfig+0xb4e>
 8004090:	4b43      	ldr	r3, [pc, #268]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 8004092:	6a1b      	ldr	r3, [r3, #32]
 8004094:	e013      	b.n	80040be <HAL_RCC_OscConfig+0xb76>
 8004096:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800409a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800409e:	2202      	movs	r2, #2
 80040a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040a6:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	fa93 f2a3 	rbit	r2, r3
 80040b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040b4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80040b8:	601a      	str	r2, [r3, #0]
 80040ba:	4b39      	ldr	r3, [pc, #228]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 80040bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040be:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040c2:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80040c6:	2102      	movs	r1, #2
 80040c8:	6011      	str	r1, [r2, #0]
 80040ca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040ce:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80040d2:	6812      	ldr	r2, [r2, #0]
 80040d4:	fa92 f1a2 	rbit	r1, r2
 80040d8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040dc:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80040e0:	6011      	str	r1, [r2, #0]
  return result;
 80040e2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040e6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80040ea:	6812      	ldr	r2, [r2, #0]
 80040ec:	fab2 f282 	clz	r2, r2
 80040f0:	b2d2      	uxtb	r2, r2
 80040f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040f6:	b2d2      	uxtb	r2, r2
 80040f8:	f002 021f 	and.w	r2, r2, #31
 80040fc:	2101      	movs	r1, #1
 80040fe:	fa01 f202 	lsl.w	r2, r1, r2
 8004102:	4013      	ands	r3, r2
 8004104:	2b00      	cmp	r3, #0
 8004106:	d184      	bne.n	8004012 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004108:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800410c:	2b01      	cmp	r3, #1
 800410e:	d105      	bne.n	800411c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004110:	4b23      	ldr	r3, [pc, #140]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 8004112:	69db      	ldr	r3, [r3, #28]
 8004114:	4a22      	ldr	r2, [pc, #136]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 8004116:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800411a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800411c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004120:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	69db      	ldr	r3, [r3, #28]
 8004128:	2b00      	cmp	r3, #0
 800412a:	f000 8242 	beq.w	80045b2 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800412e:	4b1c      	ldr	r3, [pc, #112]	@ (80041a0 <HAL_RCC_OscConfig+0xc58>)
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	f003 030c 	and.w	r3, r3, #12
 8004136:	2b08      	cmp	r3, #8
 8004138:	f000 8213 	beq.w	8004562 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800413c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004140:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	69db      	ldr	r3, [r3, #28]
 8004148:	2b02      	cmp	r3, #2
 800414a:	f040 8162 	bne.w	8004412 <HAL_RCC_OscConfig+0xeca>
 800414e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004152:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004156:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800415a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800415c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004160:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	fa93 f2a3 	rbit	r2, r3
 800416a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800416e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004172:	601a      	str	r2, [r3, #0]
  return result;
 8004174:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004178:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800417c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800417e:	fab3 f383 	clz	r3, r3
 8004182:	b2db      	uxtb	r3, r3
 8004184:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004188:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	461a      	mov	r2, r3
 8004190:	2300      	movs	r3, #0
 8004192:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004194:	f7fc ff1e 	bl	8000fd4 <HAL_GetTick>
 8004198:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800419c:	e00c      	b.n	80041b8 <HAL_RCC_OscConfig+0xc70>
 800419e:	bf00      	nop
 80041a0:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041a4:	f7fc ff16 	bl	8000fd4 <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80041ae:	1ad3      	subs	r3, r2, r3
 80041b0:	2b02      	cmp	r3, #2
 80041b2:	d901      	bls.n	80041b8 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80041b4:	2303      	movs	r3, #3
 80041b6:	e1fd      	b.n	80045b4 <HAL_RCC_OscConfig+0x106c>
 80041b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041bc:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80041c0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80041c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041ca:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	fa93 f2a3 	rbit	r2, r3
 80041d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041d8:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80041dc:	601a      	str	r2, [r3, #0]
  return result;
 80041de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041e2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80041e6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041e8:	fab3 f383 	clz	r3, r3
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	095b      	lsrs	r3, r3, #5
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	f043 0301 	orr.w	r3, r3, #1
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d102      	bne.n	8004202 <HAL_RCC_OscConfig+0xcba>
 80041fc:	4bb0      	ldr	r3, [pc, #704]	@ (80044c0 <HAL_RCC_OscConfig+0xf78>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	e027      	b.n	8004252 <HAL_RCC_OscConfig+0xd0a>
 8004202:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004206:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800420a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800420e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004210:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004214:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	fa93 f2a3 	rbit	r2, r3
 800421e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004222:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8004226:	601a      	str	r2, [r3, #0]
 8004228:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800422c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8004230:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004234:	601a      	str	r2, [r3, #0]
 8004236:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800423a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	fa93 f2a3 	rbit	r2, r3
 8004244:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004248:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800424c:	601a      	str	r2, [r3, #0]
 800424e:	4b9c      	ldr	r3, [pc, #624]	@ (80044c0 <HAL_RCC_OscConfig+0xf78>)
 8004250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004252:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004256:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800425a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800425e:	6011      	str	r1, [r2, #0]
 8004260:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004264:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8004268:	6812      	ldr	r2, [r2, #0]
 800426a:	fa92 f1a2 	rbit	r1, r2
 800426e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004272:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004276:	6011      	str	r1, [r2, #0]
  return result;
 8004278:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800427c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004280:	6812      	ldr	r2, [r2, #0]
 8004282:	fab2 f282 	clz	r2, r2
 8004286:	b2d2      	uxtb	r2, r2
 8004288:	f042 0220 	orr.w	r2, r2, #32
 800428c:	b2d2      	uxtb	r2, r2
 800428e:	f002 021f 	and.w	r2, r2, #31
 8004292:	2101      	movs	r1, #1
 8004294:	fa01 f202 	lsl.w	r2, r1, r2
 8004298:	4013      	ands	r3, r2
 800429a:	2b00      	cmp	r3, #0
 800429c:	d182      	bne.n	80041a4 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800429e:	4b88      	ldr	r3, [pc, #544]	@ (80044c0 <HAL_RCC_OscConfig+0xf78>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80042a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042aa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80042b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042b6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	6a1b      	ldr	r3, [r3, #32]
 80042be:	430b      	orrs	r3, r1
 80042c0:	497f      	ldr	r1, [pc, #508]	@ (80044c0 <HAL_RCC_OscConfig+0xf78>)
 80042c2:	4313      	orrs	r3, r2
 80042c4:	604b      	str	r3, [r1, #4]
 80042c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042ca:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80042ce:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80042d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042d8:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	fa93 f2a3 	rbit	r2, r3
 80042e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042e6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80042ea:	601a      	str	r2, [r3, #0]
  return result;
 80042ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042f0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80042f4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042f6:	fab3 f383 	clz	r3, r3
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004300:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004304:	009b      	lsls	r3, r3, #2
 8004306:	461a      	mov	r2, r3
 8004308:	2301      	movs	r3, #1
 800430a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800430c:	f7fc fe62 	bl	8000fd4 <HAL_GetTick>
 8004310:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004314:	e009      	b.n	800432a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004316:	f7fc fe5d 	bl	8000fd4 <HAL_GetTick>
 800431a:	4602      	mov	r2, r0
 800431c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	2b02      	cmp	r3, #2
 8004324:	d901      	bls.n	800432a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8004326:	2303      	movs	r3, #3
 8004328:	e144      	b.n	80045b4 <HAL_RCC_OscConfig+0x106c>
 800432a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800432e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004332:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004336:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004338:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800433c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	fa93 f2a3 	rbit	r2, r3
 8004346:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800434a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800434e:	601a      	str	r2, [r3, #0]
  return result;
 8004350:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004354:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004358:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800435a:	fab3 f383 	clz	r3, r3
 800435e:	b2db      	uxtb	r3, r3
 8004360:	095b      	lsrs	r3, r3, #5
 8004362:	b2db      	uxtb	r3, r3
 8004364:	f043 0301 	orr.w	r3, r3, #1
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b01      	cmp	r3, #1
 800436c:	d102      	bne.n	8004374 <HAL_RCC_OscConfig+0xe2c>
 800436e:	4b54      	ldr	r3, [pc, #336]	@ (80044c0 <HAL_RCC_OscConfig+0xf78>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	e027      	b.n	80043c4 <HAL_RCC_OscConfig+0xe7c>
 8004374:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004378:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800437c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004380:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004382:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004386:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	fa93 f2a3 	rbit	r2, r3
 8004390:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004394:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8004398:	601a      	str	r2, [r3, #0]
 800439a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800439e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80043a2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80043a6:	601a      	str	r2, [r3, #0]
 80043a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043ac:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	fa93 f2a3 	rbit	r2, r3
 80043b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043ba:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80043be:	601a      	str	r2, [r3, #0]
 80043c0:	4b3f      	ldr	r3, [pc, #252]	@ (80044c0 <HAL_RCC_OscConfig+0xf78>)
 80043c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80043c8:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80043cc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80043d0:	6011      	str	r1, [r2, #0]
 80043d2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80043d6:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80043da:	6812      	ldr	r2, [r2, #0]
 80043dc:	fa92 f1a2 	rbit	r1, r2
 80043e0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80043e4:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80043e8:	6011      	str	r1, [r2, #0]
  return result;
 80043ea:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80043ee:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80043f2:	6812      	ldr	r2, [r2, #0]
 80043f4:	fab2 f282 	clz	r2, r2
 80043f8:	b2d2      	uxtb	r2, r2
 80043fa:	f042 0220 	orr.w	r2, r2, #32
 80043fe:	b2d2      	uxtb	r2, r2
 8004400:	f002 021f 	and.w	r2, r2, #31
 8004404:	2101      	movs	r1, #1
 8004406:	fa01 f202 	lsl.w	r2, r1, r2
 800440a:	4013      	ands	r3, r2
 800440c:	2b00      	cmp	r3, #0
 800440e:	d082      	beq.n	8004316 <HAL_RCC_OscConfig+0xdce>
 8004410:	e0cf      	b.n	80045b2 <HAL_RCC_OscConfig+0x106a>
 8004412:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004416:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800441a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800441e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004420:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004424:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	fa93 f2a3 	rbit	r2, r3
 800442e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004432:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004436:	601a      	str	r2, [r3, #0]
  return result;
 8004438:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800443c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004440:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004442:	fab3 f383 	clz	r3, r3
 8004446:	b2db      	uxtb	r3, r3
 8004448:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800444c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	461a      	mov	r2, r3
 8004454:	2300      	movs	r3, #0
 8004456:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004458:	f7fc fdbc 	bl	8000fd4 <HAL_GetTick>
 800445c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004460:	e009      	b.n	8004476 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004462:	f7fc fdb7 	bl	8000fd4 <HAL_GetTick>
 8004466:	4602      	mov	r2, r0
 8004468:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	2b02      	cmp	r3, #2
 8004470:	d901      	bls.n	8004476 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8004472:	2303      	movs	r3, #3
 8004474:	e09e      	b.n	80045b4 <HAL_RCC_OscConfig+0x106c>
 8004476:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800447a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800447e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004482:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004484:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004488:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	fa93 f2a3 	rbit	r2, r3
 8004492:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004496:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800449a:	601a      	str	r2, [r3, #0]
  return result;
 800449c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044a0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80044a4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044a6:	fab3 f383 	clz	r3, r3
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	095b      	lsrs	r3, r3, #5
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	f043 0301 	orr.w	r3, r3, #1
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d104      	bne.n	80044c4 <HAL_RCC_OscConfig+0xf7c>
 80044ba:	4b01      	ldr	r3, [pc, #4]	@ (80044c0 <HAL_RCC_OscConfig+0xf78>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	e029      	b.n	8004514 <HAL_RCC_OscConfig+0xfcc>
 80044c0:	40021000 	.word	0x40021000
 80044c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044c8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80044cc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80044d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044d6:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	fa93 f2a3 	rbit	r2, r3
 80044e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044e4:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80044e8:	601a      	str	r2, [r3, #0]
 80044ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044ee:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80044f2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80044f6:	601a      	str	r2, [r3, #0]
 80044f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044fc:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	fa93 f2a3 	rbit	r2, r3
 8004506:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800450a:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800450e:	601a      	str	r2, [r3, #0]
 8004510:	4b2b      	ldr	r3, [pc, #172]	@ (80045c0 <HAL_RCC_OscConfig+0x1078>)
 8004512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004514:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004518:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800451c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004520:	6011      	str	r1, [r2, #0]
 8004522:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004526:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800452a:	6812      	ldr	r2, [r2, #0]
 800452c:	fa92 f1a2 	rbit	r1, r2
 8004530:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004534:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004538:	6011      	str	r1, [r2, #0]
  return result;
 800453a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800453e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004542:	6812      	ldr	r2, [r2, #0]
 8004544:	fab2 f282 	clz	r2, r2
 8004548:	b2d2      	uxtb	r2, r2
 800454a:	f042 0220 	orr.w	r2, r2, #32
 800454e:	b2d2      	uxtb	r2, r2
 8004550:	f002 021f 	and.w	r2, r2, #31
 8004554:	2101      	movs	r1, #1
 8004556:	fa01 f202 	lsl.w	r2, r1, r2
 800455a:	4013      	ands	r3, r2
 800455c:	2b00      	cmp	r3, #0
 800455e:	d180      	bne.n	8004462 <HAL_RCC_OscConfig+0xf1a>
 8004560:	e027      	b.n	80045b2 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004562:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004566:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	69db      	ldr	r3, [r3, #28]
 800456e:	2b01      	cmp	r3, #1
 8004570:	d101      	bne.n	8004576 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	e01e      	b.n	80045b4 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004576:	4b12      	ldr	r3, [pc, #72]	@ (80045c0 <HAL_RCC_OscConfig+0x1078>)
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800457e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004582:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004586:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800458a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	6a1b      	ldr	r3, [r3, #32]
 8004592:	429a      	cmp	r2, r3
 8004594:	d10b      	bne.n	80045ae <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004596:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800459a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800459e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d001      	beq.n	80045b2 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e000      	b.n	80045b4 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80045b2:	2300      	movs	r3, #0
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	40021000 	.word	0x40021000

080045c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b09e      	sub	sp, #120	@ 0x78
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80045ce:	2300      	movs	r3, #0
 80045d0:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d101      	bne.n	80045dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e162      	b.n	80048a2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045dc:	4b90      	ldr	r3, [pc, #576]	@ (8004820 <HAL_RCC_ClockConfig+0x25c>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0307 	and.w	r3, r3, #7
 80045e4:	683a      	ldr	r2, [r7, #0]
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d910      	bls.n	800460c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045ea:	4b8d      	ldr	r3, [pc, #564]	@ (8004820 <HAL_RCC_ClockConfig+0x25c>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f023 0207 	bic.w	r2, r3, #7
 80045f2:	498b      	ldr	r1, [pc, #556]	@ (8004820 <HAL_RCC_ClockConfig+0x25c>)
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045fa:	4b89      	ldr	r3, [pc, #548]	@ (8004820 <HAL_RCC_ClockConfig+0x25c>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0307 	and.w	r3, r3, #7
 8004602:	683a      	ldr	r2, [r7, #0]
 8004604:	429a      	cmp	r2, r3
 8004606:	d001      	beq.n	800460c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e14a      	b.n	80048a2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0302 	and.w	r3, r3, #2
 8004614:	2b00      	cmp	r3, #0
 8004616:	d008      	beq.n	800462a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004618:	4b82      	ldr	r3, [pc, #520]	@ (8004824 <HAL_RCC_ClockConfig+0x260>)
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	497f      	ldr	r1, [pc, #508]	@ (8004824 <HAL_RCC_ClockConfig+0x260>)
 8004626:	4313      	orrs	r3, r2
 8004628:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 0301 	and.w	r3, r3, #1
 8004632:	2b00      	cmp	r3, #0
 8004634:	f000 80dc 	beq.w	80047f0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	2b01      	cmp	r3, #1
 800463e:	d13c      	bne.n	80046ba <HAL_RCC_ClockConfig+0xf6>
 8004640:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004644:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004646:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004648:	fa93 f3a3 	rbit	r3, r3
 800464c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800464e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004650:	fab3 f383 	clz	r3, r3
 8004654:	b2db      	uxtb	r3, r3
 8004656:	095b      	lsrs	r3, r3, #5
 8004658:	b2db      	uxtb	r3, r3
 800465a:	f043 0301 	orr.w	r3, r3, #1
 800465e:	b2db      	uxtb	r3, r3
 8004660:	2b01      	cmp	r3, #1
 8004662:	d102      	bne.n	800466a <HAL_RCC_ClockConfig+0xa6>
 8004664:	4b6f      	ldr	r3, [pc, #444]	@ (8004824 <HAL_RCC_ClockConfig+0x260>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	e00f      	b.n	800468a <HAL_RCC_ClockConfig+0xc6>
 800466a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800466e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004670:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004672:	fa93 f3a3 	rbit	r3, r3
 8004676:	667b      	str	r3, [r7, #100]	@ 0x64
 8004678:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800467c:	663b      	str	r3, [r7, #96]	@ 0x60
 800467e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004680:	fa93 f3a3 	rbit	r3, r3
 8004684:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004686:	4b67      	ldr	r3, [pc, #412]	@ (8004824 <HAL_RCC_ClockConfig+0x260>)
 8004688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800468a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800468e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004690:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004692:	fa92 f2a2 	rbit	r2, r2
 8004696:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8004698:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800469a:	fab2 f282 	clz	r2, r2
 800469e:	b2d2      	uxtb	r2, r2
 80046a0:	f042 0220 	orr.w	r2, r2, #32
 80046a4:	b2d2      	uxtb	r2, r2
 80046a6:	f002 021f 	and.w	r2, r2, #31
 80046aa:	2101      	movs	r1, #1
 80046ac:	fa01 f202 	lsl.w	r2, r1, r2
 80046b0:	4013      	ands	r3, r2
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d17b      	bne.n	80047ae <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e0f3      	b.n	80048a2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d13c      	bne.n	800473c <HAL_RCC_ClockConfig+0x178>
 80046c2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80046c6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046ca:	fa93 f3a3 	rbit	r3, r3
 80046ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80046d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046d2:	fab3 f383 	clz	r3, r3
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	095b      	lsrs	r3, r3, #5
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	f043 0301 	orr.w	r3, r3, #1
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d102      	bne.n	80046ec <HAL_RCC_ClockConfig+0x128>
 80046e6:	4b4f      	ldr	r3, [pc, #316]	@ (8004824 <HAL_RCC_ClockConfig+0x260>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	e00f      	b.n	800470c <HAL_RCC_ClockConfig+0x148>
 80046ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80046f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046f4:	fa93 f3a3 	rbit	r3, r3
 80046f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80046fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80046fe:	643b      	str	r3, [r7, #64]	@ 0x40
 8004700:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004702:	fa93 f3a3 	rbit	r3, r3
 8004706:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004708:	4b46      	ldr	r3, [pc, #280]	@ (8004824 <HAL_RCC_ClockConfig+0x260>)
 800470a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800470c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004710:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004712:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004714:	fa92 f2a2 	rbit	r2, r2
 8004718:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800471a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800471c:	fab2 f282 	clz	r2, r2
 8004720:	b2d2      	uxtb	r2, r2
 8004722:	f042 0220 	orr.w	r2, r2, #32
 8004726:	b2d2      	uxtb	r2, r2
 8004728:	f002 021f 	and.w	r2, r2, #31
 800472c:	2101      	movs	r1, #1
 800472e:	fa01 f202 	lsl.w	r2, r1, r2
 8004732:	4013      	ands	r3, r2
 8004734:	2b00      	cmp	r3, #0
 8004736:	d13a      	bne.n	80047ae <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e0b2      	b.n	80048a2 <HAL_RCC_ClockConfig+0x2de>
 800473c:	2302      	movs	r3, #2
 800473e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004742:	fa93 f3a3 	rbit	r3, r3
 8004746:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800474a:	fab3 f383 	clz	r3, r3
 800474e:	b2db      	uxtb	r3, r3
 8004750:	095b      	lsrs	r3, r3, #5
 8004752:	b2db      	uxtb	r3, r3
 8004754:	f043 0301 	orr.w	r3, r3, #1
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b01      	cmp	r3, #1
 800475c:	d102      	bne.n	8004764 <HAL_RCC_ClockConfig+0x1a0>
 800475e:	4b31      	ldr	r3, [pc, #196]	@ (8004824 <HAL_RCC_ClockConfig+0x260>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	e00d      	b.n	8004780 <HAL_RCC_ClockConfig+0x1bc>
 8004764:	2302      	movs	r3, #2
 8004766:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800476a:	fa93 f3a3 	rbit	r3, r3
 800476e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004770:	2302      	movs	r3, #2
 8004772:	623b      	str	r3, [r7, #32]
 8004774:	6a3b      	ldr	r3, [r7, #32]
 8004776:	fa93 f3a3 	rbit	r3, r3
 800477a:	61fb      	str	r3, [r7, #28]
 800477c:	4b29      	ldr	r3, [pc, #164]	@ (8004824 <HAL_RCC_ClockConfig+0x260>)
 800477e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004780:	2202      	movs	r2, #2
 8004782:	61ba      	str	r2, [r7, #24]
 8004784:	69ba      	ldr	r2, [r7, #24]
 8004786:	fa92 f2a2 	rbit	r2, r2
 800478a:	617a      	str	r2, [r7, #20]
  return result;
 800478c:	697a      	ldr	r2, [r7, #20]
 800478e:	fab2 f282 	clz	r2, r2
 8004792:	b2d2      	uxtb	r2, r2
 8004794:	f042 0220 	orr.w	r2, r2, #32
 8004798:	b2d2      	uxtb	r2, r2
 800479a:	f002 021f 	and.w	r2, r2, #31
 800479e:	2101      	movs	r1, #1
 80047a0:	fa01 f202 	lsl.w	r2, r1, r2
 80047a4:	4013      	ands	r3, r2
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d101      	bne.n	80047ae <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e079      	b.n	80048a2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047ae:	4b1d      	ldr	r3, [pc, #116]	@ (8004824 <HAL_RCC_ClockConfig+0x260>)
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	f023 0203 	bic.w	r2, r3, #3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	491a      	ldr	r1, [pc, #104]	@ (8004824 <HAL_RCC_ClockConfig+0x260>)
 80047bc:	4313      	orrs	r3, r2
 80047be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047c0:	f7fc fc08 	bl	8000fd4 <HAL_GetTick>
 80047c4:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047c6:	e00a      	b.n	80047de <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047c8:	f7fc fc04 	bl	8000fd4 <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d901      	bls.n	80047de <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e061      	b.n	80048a2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047de:	4b11      	ldr	r3, [pc, #68]	@ (8004824 <HAL_RCC_ClockConfig+0x260>)
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	f003 020c 	and.w	r2, r3, #12
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d1eb      	bne.n	80047c8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80047f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004820 <HAL_RCC_ClockConfig+0x25c>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 0307 	and.w	r3, r3, #7
 80047f8:	683a      	ldr	r2, [r7, #0]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d214      	bcs.n	8004828 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047fe:	4b08      	ldr	r3, [pc, #32]	@ (8004820 <HAL_RCC_ClockConfig+0x25c>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f023 0207 	bic.w	r2, r3, #7
 8004806:	4906      	ldr	r1, [pc, #24]	@ (8004820 <HAL_RCC_ClockConfig+0x25c>)
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	4313      	orrs	r3, r2
 800480c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800480e:	4b04      	ldr	r3, [pc, #16]	@ (8004820 <HAL_RCC_ClockConfig+0x25c>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 0307 	and.w	r3, r3, #7
 8004816:	683a      	ldr	r2, [r7, #0]
 8004818:	429a      	cmp	r2, r3
 800481a:	d005      	beq.n	8004828 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e040      	b.n	80048a2 <HAL_RCC_ClockConfig+0x2de>
 8004820:	40022000 	.word	0x40022000
 8004824:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 0304 	and.w	r3, r3, #4
 8004830:	2b00      	cmp	r3, #0
 8004832:	d008      	beq.n	8004846 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004834:	4b1d      	ldr	r3, [pc, #116]	@ (80048ac <HAL_RCC_ClockConfig+0x2e8>)
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	491a      	ldr	r1, [pc, #104]	@ (80048ac <HAL_RCC_ClockConfig+0x2e8>)
 8004842:	4313      	orrs	r3, r2
 8004844:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0308 	and.w	r3, r3, #8
 800484e:	2b00      	cmp	r3, #0
 8004850:	d009      	beq.n	8004866 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004852:	4b16      	ldr	r3, [pc, #88]	@ (80048ac <HAL_RCC_ClockConfig+0x2e8>)
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	691b      	ldr	r3, [r3, #16]
 800485e:	00db      	lsls	r3, r3, #3
 8004860:	4912      	ldr	r1, [pc, #72]	@ (80048ac <HAL_RCC_ClockConfig+0x2e8>)
 8004862:	4313      	orrs	r3, r2
 8004864:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004866:	f000 f829 	bl	80048bc <HAL_RCC_GetSysClockFreq>
 800486a:	4601      	mov	r1, r0
 800486c:	4b0f      	ldr	r3, [pc, #60]	@ (80048ac <HAL_RCC_ClockConfig+0x2e8>)
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004874:	22f0      	movs	r2, #240	@ 0xf0
 8004876:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004878:	693a      	ldr	r2, [r7, #16]
 800487a:	fa92 f2a2 	rbit	r2, r2
 800487e:	60fa      	str	r2, [r7, #12]
  return result;
 8004880:	68fa      	ldr	r2, [r7, #12]
 8004882:	fab2 f282 	clz	r2, r2
 8004886:	b2d2      	uxtb	r2, r2
 8004888:	40d3      	lsrs	r3, r2
 800488a:	4a09      	ldr	r2, [pc, #36]	@ (80048b0 <HAL_RCC_ClockConfig+0x2ec>)
 800488c:	5cd3      	ldrb	r3, [r2, r3]
 800488e:	fa21 f303 	lsr.w	r3, r1, r3
 8004892:	4a08      	ldr	r2, [pc, #32]	@ (80048b4 <HAL_RCC_ClockConfig+0x2f0>)
 8004894:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004896:	4b08      	ldr	r3, [pc, #32]	@ (80048b8 <HAL_RCC_ClockConfig+0x2f4>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4618      	mov	r0, r3
 800489c:	f7fc fb56 	bl	8000f4c <HAL_InitTick>
  
  return HAL_OK;
 80048a0:	2300      	movs	r3, #0
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3778      	adds	r7, #120	@ 0x78
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	bf00      	nop
 80048ac:	40021000 	.word	0x40021000
 80048b0:	080062b0 	.word	0x080062b0
 80048b4:	20000000 	.word	0x20000000
 80048b8:	20000004 	.word	0x20000004

080048bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048bc:	b480      	push	{r7}
 80048be:	b087      	sub	sp, #28
 80048c0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80048c2:	2300      	movs	r3, #0
 80048c4:	60fb      	str	r3, [r7, #12]
 80048c6:	2300      	movs	r3, #0
 80048c8:	60bb      	str	r3, [r7, #8]
 80048ca:	2300      	movs	r3, #0
 80048cc:	617b      	str	r3, [r7, #20]
 80048ce:	2300      	movs	r3, #0
 80048d0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80048d2:	2300      	movs	r3, #0
 80048d4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80048d6:	4b1e      	ldr	r3, [pc, #120]	@ (8004950 <HAL_RCC_GetSysClockFreq+0x94>)
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f003 030c 	and.w	r3, r3, #12
 80048e2:	2b04      	cmp	r3, #4
 80048e4:	d002      	beq.n	80048ec <HAL_RCC_GetSysClockFreq+0x30>
 80048e6:	2b08      	cmp	r3, #8
 80048e8:	d003      	beq.n	80048f2 <HAL_RCC_GetSysClockFreq+0x36>
 80048ea:	e026      	b.n	800493a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80048ec:	4b19      	ldr	r3, [pc, #100]	@ (8004954 <HAL_RCC_GetSysClockFreq+0x98>)
 80048ee:	613b      	str	r3, [r7, #16]
      break;
 80048f0:	e026      	b.n	8004940 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	0c9b      	lsrs	r3, r3, #18
 80048f6:	f003 030f 	and.w	r3, r3, #15
 80048fa:	4a17      	ldr	r2, [pc, #92]	@ (8004958 <HAL_RCC_GetSysClockFreq+0x9c>)
 80048fc:	5cd3      	ldrb	r3, [r2, r3]
 80048fe:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004900:	4b13      	ldr	r3, [pc, #76]	@ (8004950 <HAL_RCC_GetSysClockFreq+0x94>)
 8004902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004904:	f003 030f 	and.w	r3, r3, #15
 8004908:	4a14      	ldr	r2, [pc, #80]	@ (800495c <HAL_RCC_GetSysClockFreq+0xa0>)
 800490a:	5cd3      	ldrb	r3, [r2, r3]
 800490c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d008      	beq.n	800492a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004918:	4a0e      	ldr	r2, [pc, #56]	@ (8004954 <HAL_RCC_GetSysClockFreq+0x98>)
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	fb02 f303 	mul.w	r3, r2, r3
 8004926:	617b      	str	r3, [r7, #20]
 8004928:	e004      	b.n	8004934 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a0c      	ldr	r2, [pc, #48]	@ (8004960 <HAL_RCC_GetSysClockFreq+0xa4>)
 800492e:	fb02 f303 	mul.w	r3, r2, r3
 8004932:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	613b      	str	r3, [r7, #16]
      break;
 8004938:	e002      	b.n	8004940 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800493a:	4b06      	ldr	r3, [pc, #24]	@ (8004954 <HAL_RCC_GetSysClockFreq+0x98>)
 800493c:	613b      	str	r3, [r7, #16]
      break;
 800493e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004940:	693b      	ldr	r3, [r7, #16]
}
 8004942:	4618      	mov	r0, r3
 8004944:	371c      	adds	r7, #28
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	40021000 	.word	0x40021000
 8004954:	007a1200 	.word	0x007a1200
 8004958:	080062c0 	.word	0x080062c0
 800495c:	080062d0 	.word	0x080062d0
 8004960:	003d0900 	.word	0x003d0900

08004964 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b092      	sub	sp, #72	@ 0x48
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800496c:	2300      	movs	r3, #0
 800496e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004970:	2300      	movs	r3, #0
 8004972:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004974:	2300      	movs	r3, #0
 8004976:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004982:	2b00      	cmp	r3, #0
 8004984:	f000 80cd 	beq.w	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004988:	4b86      	ldr	r3, [pc, #536]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800498a:	69db      	ldr	r3, [r3, #28]
 800498c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d10e      	bne.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004994:	4b83      	ldr	r3, [pc, #524]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004996:	69db      	ldr	r3, [r3, #28]
 8004998:	4a82      	ldr	r2, [pc, #520]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800499a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800499e:	61d3      	str	r3, [r2, #28]
 80049a0:	4b80      	ldr	r3, [pc, #512]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80049a2:	69db      	ldr	r3, [r3, #28]
 80049a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049a8:	60bb      	str	r3, [r7, #8]
 80049aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049ac:	2301      	movs	r3, #1
 80049ae:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049b2:	4b7d      	ldr	r3, [pc, #500]	@ (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d118      	bne.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049be:	4b7a      	ldr	r3, [pc, #488]	@ (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a79      	ldr	r2, [pc, #484]	@ (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80049c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049c8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049ca:	f7fc fb03 	bl	8000fd4 <HAL_GetTick>
 80049ce:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049d0:	e008      	b.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049d2:	f7fc faff 	bl	8000fd4 <HAL_GetTick>
 80049d6:	4602      	mov	r2, r0
 80049d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80049da:	1ad3      	subs	r3, r2, r3
 80049dc:	2b64      	cmp	r3, #100	@ 0x64
 80049de:	d901      	bls.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80049e0:	2303      	movs	r3, #3
 80049e2:	e0db      	b.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049e4:	4b70      	ldr	r3, [pc, #448]	@ (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d0f0      	beq.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80049f0:	4b6c      	ldr	r3, [pc, #432]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80049f2:	6a1b      	ldr	r3, [r3, #32]
 80049f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80049fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d07d      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x198>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a08:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d076      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a0e:	4b65      	ldr	r3, [pc, #404]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004a10:	6a1b      	ldr	r3, [r3, #32]
 8004a12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a18:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004a1c:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a20:	fa93 f3a3 	rbit	r3, r3
 8004a24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004a28:	fab3 f383 	clz	r3, r3
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	461a      	mov	r2, r3
 8004a30:	4b5e      	ldr	r3, [pc, #376]	@ (8004bac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004a32:	4413      	add	r3, r2
 8004a34:	009b      	lsls	r3, r3, #2
 8004a36:	461a      	mov	r2, r3
 8004a38:	2301      	movs	r3, #1
 8004a3a:	6013      	str	r3, [r2, #0]
 8004a3c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004a40:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a44:	fa93 f3a3 	rbit	r3, r3
 8004a48:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004a4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004a4c:	fab3 f383 	clz	r3, r3
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	461a      	mov	r2, r3
 8004a54:	4b55      	ldr	r3, [pc, #340]	@ (8004bac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004a56:	4413      	add	r3, r2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004a60:	4a50      	ldr	r2, [pc, #320]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004a62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a64:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004a66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a68:	f003 0301 	and.w	r3, r3, #1
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d045      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a70:	f7fc fab0 	bl	8000fd4 <HAL_GetTick>
 8004a74:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a76:	e00a      	b.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a78:	f7fc faac 	bl	8000fd4 <HAL_GetTick>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d901      	bls.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e086      	b.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0x238>
 8004a8e:	2302      	movs	r3, #2
 8004a90:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a94:	fa93 f3a3 	rbit	r3, r3
 8004a98:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a9a:	2302      	movs	r3, #2
 8004a9c:	623b      	str	r3, [r7, #32]
 8004a9e:	6a3b      	ldr	r3, [r7, #32]
 8004aa0:	fa93 f3a3 	rbit	r3, r3
 8004aa4:	61fb      	str	r3, [r7, #28]
  return result;
 8004aa6:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aa8:	fab3 f383 	clz	r3, r3
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	095b      	lsrs	r3, r3, #5
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	f043 0302 	orr.w	r3, r3, #2
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	2b02      	cmp	r3, #2
 8004aba:	d102      	bne.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004abc:	4b39      	ldr	r3, [pc, #228]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004abe:	6a1b      	ldr	r3, [r3, #32]
 8004ac0:	e007      	b.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8004ac2:	2302      	movs	r3, #2
 8004ac4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac6:	69bb      	ldr	r3, [r7, #24]
 8004ac8:	fa93 f3a3 	rbit	r3, r3
 8004acc:	617b      	str	r3, [r7, #20]
 8004ace:	4b35      	ldr	r3, [pc, #212]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad2:	2202      	movs	r2, #2
 8004ad4:	613a      	str	r2, [r7, #16]
 8004ad6:	693a      	ldr	r2, [r7, #16]
 8004ad8:	fa92 f2a2 	rbit	r2, r2
 8004adc:	60fa      	str	r2, [r7, #12]
  return result;
 8004ade:	68fa      	ldr	r2, [r7, #12]
 8004ae0:	fab2 f282 	clz	r2, r2
 8004ae4:	b2d2      	uxtb	r2, r2
 8004ae6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004aea:	b2d2      	uxtb	r2, r2
 8004aec:	f002 021f 	and.w	r2, r2, #31
 8004af0:	2101      	movs	r1, #1
 8004af2:	fa01 f202 	lsl.w	r2, r1, r2
 8004af6:	4013      	ands	r3, r2
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d0bd      	beq.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004afc:	4b29      	ldr	r3, [pc, #164]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004afe:	6a1b      	ldr	r3, [r3, #32]
 8004b00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	4926      	ldr	r1, [pc, #152]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004b0e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d105      	bne.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b16:	4b23      	ldr	r3, [pc, #140]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b18:	69db      	ldr	r3, [r3, #28]
 8004b1a:	4a22      	ldr	r2, [pc, #136]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b20:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d008      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b2e:	4b1d      	ldr	r3, [pc, #116]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b32:	f023 0203 	bic.w	r2, r3, #3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	491a      	ldr	r1, [pc, #104]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 0320 	and.w	r3, r3, #32
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d008      	beq.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b4c:	4b15      	ldr	r3, [pc, #84]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b50:	f023 0210 	bic.w	r2, r3, #16
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	4912      	ldr	r1, [pc, #72]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d008      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b6e:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	490b      	ldr	r1, [pc, #44]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d008      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004b88:	4b06      	ldr	r3, [pc, #24]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b8c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	695b      	ldr	r3, [r3, #20]
 8004b94:	4903      	ldr	r1, [pc, #12]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b96:	4313      	orrs	r3, r2
 8004b98:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004b9a:	2300      	movs	r3, #0
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3748      	adds	r7, #72	@ 0x48
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	40021000 	.word	0x40021000
 8004ba8:	40007000 	.word	0x40007000
 8004bac:	10908100 	.word	0x10908100

08004bb0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b082      	sub	sp, #8
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d101      	bne.n	8004bc2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e049      	b.n	8004c56 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d106      	bne.n	8004bdc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f7fc f920 	bl	8000e1c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2202      	movs	r2, #2
 8004be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	3304      	adds	r3, #4
 8004bec:	4619      	mov	r1, r3
 8004bee:	4610      	mov	r0, r2
 8004bf0:	f000 f94a 	bl	8004e88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c54:	2300      	movs	r3, #0
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3708      	adds	r7, #8
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
	...

08004c60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b086      	sub	sp, #24
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	60b9      	str	r1, [r7, #8]
 8004c6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d101      	bne.n	8004c7e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c7a:	2302      	movs	r3, #2
 8004c7c:	e0ff      	b.n	8004e7e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2b14      	cmp	r3, #20
 8004c8a:	f200 80f0 	bhi.w	8004e6e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004c8e:	a201      	add	r2, pc, #4	@ (adr r2, 8004c94 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c94:	08004ce9 	.word	0x08004ce9
 8004c98:	08004e6f 	.word	0x08004e6f
 8004c9c:	08004e6f 	.word	0x08004e6f
 8004ca0:	08004e6f 	.word	0x08004e6f
 8004ca4:	08004d29 	.word	0x08004d29
 8004ca8:	08004e6f 	.word	0x08004e6f
 8004cac:	08004e6f 	.word	0x08004e6f
 8004cb0:	08004e6f 	.word	0x08004e6f
 8004cb4:	08004d6b 	.word	0x08004d6b
 8004cb8:	08004e6f 	.word	0x08004e6f
 8004cbc:	08004e6f 	.word	0x08004e6f
 8004cc0:	08004e6f 	.word	0x08004e6f
 8004cc4:	08004dab 	.word	0x08004dab
 8004cc8:	08004e6f 	.word	0x08004e6f
 8004ccc:	08004e6f 	.word	0x08004e6f
 8004cd0:	08004e6f 	.word	0x08004e6f
 8004cd4:	08004ded 	.word	0x08004ded
 8004cd8:	08004e6f 	.word	0x08004e6f
 8004cdc:	08004e6f 	.word	0x08004e6f
 8004ce0:	08004e6f 	.word	0x08004e6f
 8004ce4:	08004e2d 	.word	0x08004e2d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68b9      	ldr	r1, [r7, #8]
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f000 f94e 	bl	8004f90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	699a      	ldr	r2, [r3, #24]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f042 0208 	orr.w	r2, r2, #8
 8004d02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	699a      	ldr	r2, [r3, #24]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f022 0204 	bic.w	r2, r2, #4
 8004d12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	6999      	ldr	r1, [r3, #24]
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	691a      	ldr	r2, [r3, #16]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	430a      	orrs	r2, r1
 8004d24:	619a      	str	r2, [r3, #24]
      break;
 8004d26:	e0a5      	b.n	8004e74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68b9      	ldr	r1, [r7, #8]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f000 f9b4 	bl	800509c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	699a      	ldr	r2, [r3, #24]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	699a      	ldr	r2, [r3, #24]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	6999      	ldr	r1, [r3, #24]
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	691b      	ldr	r3, [r3, #16]
 8004d5e:	021a      	lsls	r2, r3, #8
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	430a      	orrs	r2, r1
 8004d66:	619a      	str	r2, [r3, #24]
      break;
 8004d68:	e084      	b.n	8004e74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	68b9      	ldr	r1, [r7, #8]
 8004d70:	4618      	mov	r0, r3
 8004d72:	f000 fa13 	bl	800519c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	69da      	ldr	r2, [r3, #28]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f042 0208 	orr.w	r2, r2, #8
 8004d84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	69da      	ldr	r2, [r3, #28]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f022 0204 	bic.w	r2, r2, #4
 8004d94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	69d9      	ldr	r1, [r3, #28]
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	691a      	ldr	r2, [r3, #16]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	430a      	orrs	r2, r1
 8004da6:	61da      	str	r2, [r3, #28]
      break;
 8004da8:	e064      	b.n	8004e74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	68b9      	ldr	r1, [r7, #8]
 8004db0:	4618      	mov	r0, r3
 8004db2:	f000 fa71 	bl	8005298 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	69da      	ldr	r2, [r3, #28]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004dc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	69da      	ldr	r2, [r3, #28]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004dd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	69d9      	ldr	r1, [r3, #28]
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	021a      	lsls	r2, r3, #8
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	430a      	orrs	r2, r1
 8004de8:	61da      	str	r2, [r3, #28]
      break;
 8004dea:	e043      	b.n	8004e74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	68b9      	ldr	r1, [r7, #8]
 8004df2:	4618      	mov	r0, r3
 8004df4:	f000 fab4 	bl	8005360 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f042 0208 	orr.w	r2, r2, #8
 8004e06:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f022 0204 	bic.w	r2, r2, #4
 8004e16:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	691a      	ldr	r2, [r3, #16]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	430a      	orrs	r2, r1
 8004e28:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004e2a:	e023      	b.n	8004e74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	68b9      	ldr	r1, [r7, #8]
 8004e32:	4618      	mov	r0, r3
 8004e34:	f000 faf2 	bl	800541c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e46:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e56:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	021a      	lsls	r2, r3, #8
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	430a      	orrs	r2, r1
 8004e6a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004e6c:	e002      	b.n	8004e74 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	75fb      	strb	r3, [r7, #23]
      break;
 8004e72:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2200      	movs	r2, #0
 8004e78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3718      	adds	r7, #24
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop

08004e88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	4a38      	ldr	r2, [pc, #224]	@ (8004f7c <TIM_Base_SetConfig+0xf4>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d007      	beq.n	8004eb0 <TIM_Base_SetConfig+0x28>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ea6:	d003      	beq.n	8004eb0 <TIM_Base_SetConfig+0x28>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	4a35      	ldr	r2, [pc, #212]	@ (8004f80 <TIM_Base_SetConfig+0xf8>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d108      	bne.n	8004ec2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	68fa      	ldr	r2, [r7, #12]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a2d      	ldr	r2, [pc, #180]	@ (8004f7c <TIM_Base_SetConfig+0xf4>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d013      	beq.n	8004ef2 <TIM_Base_SetConfig+0x6a>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ed0:	d00f      	beq.n	8004ef2 <TIM_Base_SetConfig+0x6a>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a2a      	ldr	r2, [pc, #168]	@ (8004f80 <TIM_Base_SetConfig+0xf8>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d00b      	beq.n	8004ef2 <TIM_Base_SetConfig+0x6a>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	4a29      	ldr	r2, [pc, #164]	@ (8004f84 <TIM_Base_SetConfig+0xfc>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d007      	beq.n	8004ef2 <TIM_Base_SetConfig+0x6a>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4a28      	ldr	r2, [pc, #160]	@ (8004f88 <TIM_Base_SetConfig+0x100>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d003      	beq.n	8004ef2 <TIM_Base_SetConfig+0x6a>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a27      	ldr	r2, [pc, #156]	@ (8004f8c <TIM_Base_SetConfig+0x104>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d108      	bne.n	8004f04 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ef8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	68db      	ldr	r3, [r3, #12]
 8004efe:	68fa      	ldr	r2, [r7, #12]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	68fa      	ldr	r2, [r7, #12]
 8004f16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	689a      	ldr	r2, [r3, #8]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	4a14      	ldr	r2, [pc, #80]	@ (8004f7c <TIM_Base_SetConfig+0xf4>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d00b      	beq.n	8004f48 <TIM_Base_SetConfig+0xc0>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	4a14      	ldr	r2, [pc, #80]	@ (8004f84 <TIM_Base_SetConfig+0xfc>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d007      	beq.n	8004f48 <TIM_Base_SetConfig+0xc0>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4a13      	ldr	r2, [pc, #76]	@ (8004f88 <TIM_Base_SetConfig+0x100>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d003      	beq.n	8004f48 <TIM_Base_SetConfig+0xc0>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	4a12      	ldr	r2, [pc, #72]	@ (8004f8c <TIM_Base_SetConfig+0x104>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d103      	bne.n	8004f50 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	691a      	ldr	r2, [r3, #16]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	691b      	ldr	r3, [r3, #16]
 8004f5a:	f003 0301 	and.w	r3, r3, #1
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	d105      	bne.n	8004f6e <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	691b      	ldr	r3, [r3, #16]
 8004f66:	f023 0201 	bic.w	r2, r3, #1
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	611a      	str	r2, [r3, #16]
  }
}
 8004f6e:	bf00      	nop
 8004f70:	3714      	adds	r7, #20
 8004f72:	46bd      	mov	sp, r7
 8004f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f78:	4770      	bx	lr
 8004f7a:	bf00      	nop
 8004f7c:	40012c00 	.word	0x40012c00
 8004f80:	40000400 	.word	0x40000400
 8004f84:	40014000 	.word	0x40014000
 8004f88:	40014400 	.word	0x40014400
 8004f8c:	40014800 	.word	0x40014800

08004f90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b087      	sub	sp, #28
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
 8004f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a1b      	ldr	r3, [r3, #32]
 8004f9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6a1b      	ldr	r3, [r3, #32]
 8004fa4:	f023 0201 	bic.w	r2, r3, #1
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	699b      	ldr	r3, [r3, #24]
 8004fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f023 0303 	bic.w	r3, r3, #3
 8004fca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68fa      	ldr	r2, [r7, #12]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	f023 0302 	bic.w	r3, r3, #2
 8004fdc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	697a      	ldr	r2, [r7, #20]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	4a28      	ldr	r2, [pc, #160]	@ (800508c <TIM_OC1_SetConfig+0xfc>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d00b      	beq.n	8005008 <TIM_OC1_SetConfig+0x78>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	4a27      	ldr	r2, [pc, #156]	@ (8005090 <TIM_OC1_SetConfig+0x100>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d007      	beq.n	8005008 <TIM_OC1_SetConfig+0x78>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	4a26      	ldr	r2, [pc, #152]	@ (8005094 <TIM_OC1_SetConfig+0x104>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d003      	beq.n	8005008 <TIM_OC1_SetConfig+0x78>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a25      	ldr	r2, [pc, #148]	@ (8005098 <TIM_OC1_SetConfig+0x108>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d10c      	bne.n	8005022 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	f023 0308 	bic.w	r3, r3, #8
 800500e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	697a      	ldr	r2, [r7, #20]
 8005016:	4313      	orrs	r3, r2
 8005018:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	f023 0304 	bic.w	r3, r3, #4
 8005020:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4a19      	ldr	r2, [pc, #100]	@ (800508c <TIM_OC1_SetConfig+0xfc>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d00b      	beq.n	8005042 <TIM_OC1_SetConfig+0xb2>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	4a18      	ldr	r2, [pc, #96]	@ (8005090 <TIM_OC1_SetConfig+0x100>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d007      	beq.n	8005042 <TIM_OC1_SetConfig+0xb2>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a17      	ldr	r2, [pc, #92]	@ (8005094 <TIM_OC1_SetConfig+0x104>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d003      	beq.n	8005042 <TIM_OC1_SetConfig+0xb2>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a16      	ldr	r2, [pc, #88]	@ (8005098 <TIM_OC1_SetConfig+0x108>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d111      	bne.n	8005066 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005048:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005050:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	695b      	ldr	r3, [r3, #20]
 8005056:	693a      	ldr	r2, [r7, #16]
 8005058:	4313      	orrs	r3, r2
 800505a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	699b      	ldr	r3, [r3, #24]
 8005060:	693a      	ldr	r2, [r7, #16]
 8005062:	4313      	orrs	r3, r2
 8005064:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	693a      	ldr	r2, [r7, #16]
 800506a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	68fa      	ldr	r2, [r7, #12]
 8005070:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	685a      	ldr	r2, [r3, #4]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	697a      	ldr	r2, [r7, #20]
 800507e:	621a      	str	r2, [r3, #32]
}
 8005080:	bf00      	nop
 8005082:	371c      	adds	r7, #28
 8005084:	46bd      	mov	sp, r7
 8005086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508a:	4770      	bx	lr
 800508c:	40012c00 	.word	0x40012c00
 8005090:	40014000 	.word	0x40014000
 8005094:	40014400 	.word	0x40014400
 8005098:	40014800 	.word	0x40014800

0800509c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800509c:	b480      	push	{r7}
 800509e:	b087      	sub	sp, #28
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6a1b      	ldr	r3, [r3, #32]
 80050aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a1b      	ldr	r3, [r3, #32]
 80050b0:	f023 0210 	bic.w	r2, r3, #16
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	699b      	ldr	r3, [r3, #24]
 80050c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	021b      	lsls	r3, r3, #8
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	f023 0320 	bic.w	r3, r3, #32
 80050ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	011b      	lsls	r3, r3, #4
 80050f2:	697a      	ldr	r2, [r7, #20]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4a24      	ldr	r2, [pc, #144]	@ (800518c <TIM_OC2_SetConfig+0xf0>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d10d      	bne.n	800511c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005106:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	011b      	lsls	r3, r3, #4
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	4313      	orrs	r3, r2
 8005112:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800511a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a1b      	ldr	r2, [pc, #108]	@ (800518c <TIM_OC2_SetConfig+0xf0>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d00b      	beq.n	800513c <TIM_OC2_SetConfig+0xa0>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a1a      	ldr	r2, [pc, #104]	@ (8005190 <TIM_OC2_SetConfig+0xf4>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d007      	beq.n	800513c <TIM_OC2_SetConfig+0xa0>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4a19      	ldr	r2, [pc, #100]	@ (8005194 <TIM_OC2_SetConfig+0xf8>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d003      	beq.n	800513c <TIM_OC2_SetConfig+0xa0>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	4a18      	ldr	r2, [pc, #96]	@ (8005198 <TIM_OC2_SetConfig+0xfc>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d113      	bne.n	8005164 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005142:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800514a:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	695b      	ldr	r3, [r3, #20]
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	693a      	ldr	r2, [r7, #16]
 8005154:	4313      	orrs	r3, r2
 8005156:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	699b      	ldr	r3, [r3, #24]
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	693a      	ldr	r2, [r7, #16]
 8005160:	4313      	orrs	r3, r2
 8005162:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	693a      	ldr	r2, [r7, #16]
 8005168:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	68fa      	ldr	r2, [r7, #12]
 800516e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	685a      	ldr	r2, [r3, #4]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	697a      	ldr	r2, [r7, #20]
 800517c:	621a      	str	r2, [r3, #32]
}
 800517e:	bf00      	nop
 8005180:	371c      	adds	r7, #28
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr
 800518a:	bf00      	nop
 800518c:	40012c00 	.word	0x40012c00
 8005190:	40014000 	.word	0x40014000
 8005194:	40014400 	.word	0x40014400
 8005198:	40014800 	.word	0x40014800

0800519c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800519c:	b480      	push	{r7}
 800519e:	b087      	sub	sp, #28
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6a1b      	ldr	r3, [r3, #32]
 80051aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a1b      	ldr	r3, [r3, #32]
 80051b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	69db      	ldr	r3, [r3, #28]
 80051c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f023 0303 	bic.w	r3, r3, #3
 80051d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	68fa      	ldr	r2, [r7, #12]
 80051de:	4313      	orrs	r3, r2
 80051e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80051e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	021b      	lsls	r3, r3, #8
 80051f0:	697a      	ldr	r2, [r7, #20]
 80051f2:	4313      	orrs	r3, r2
 80051f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a23      	ldr	r2, [pc, #140]	@ (8005288 <TIM_OC3_SetConfig+0xec>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d10d      	bne.n	800521a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005204:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	68db      	ldr	r3, [r3, #12]
 800520a:	021b      	lsls	r3, r3, #8
 800520c:	697a      	ldr	r2, [r7, #20]
 800520e:	4313      	orrs	r3, r2
 8005210:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005218:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	4a1a      	ldr	r2, [pc, #104]	@ (8005288 <TIM_OC3_SetConfig+0xec>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d00b      	beq.n	800523a <TIM_OC3_SetConfig+0x9e>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a19      	ldr	r2, [pc, #100]	@ (800528c <TIM_OC3_SetConfig+0xf0>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d007      	beq.n	800523a <TIM_OC3_SetConfig+0x9e>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4a18      	ldr	r2, [pc, #96]	@ (8005290 <TIM_OC3_SetConfig+0xf4>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d003      	beq.n	800523a <TIM_OC3_SetConfig+0x9e>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	4a17      	ldr	r2, [pc, #92]	@ (8005294 <TIM_OC3_SetConfig+0xf8>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d113      	bne.n	8005262 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005240:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005248:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	011b      	lsls	r3, r3, #4
 8005250:	693a      	ldr	r2, [r7, #16]
 8005252:	4313      	orrs	r3, r2
 8005254:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	699b      	ldr	r3, [r3, #24]
 800525a:	011b      	lsls	r3, r3, #4
 800525c:	693a      	ldr	r2, [r7, #16]
 800525e:	4313      	orrs	r3, r2
 8005260:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	693a      	ldr	r2, [r7, #16]
 8005266:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	68fa      	ldr	r2, [r7, #12]
 800526c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	685a      	ldr	r2, [r3, #4]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	697a      	ldr	r2, [r7, #20]
 800527a:	621a      	str	r2, [r3, #32]
}
 800527c:	bf00      	nop
 800527e:	371c      	adds	r7, #28
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr
 8005288:	40012c00 	.word	0x40012c00
 800528c:	40014000 	.word	0x40014000
 8005290:	40014400 	.word	0x40014400
 8005294:	40014800 	.word	0x40014800

08005298 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005298:	b480      	push	{r7}
 800529a:	b087      	sub	sp, #28
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6a1b      	ldr	r3, [r3, #32]
 80052a6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6a1b      	ldr	r3, [r3, #32]
 80052ac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	69db      	ldr	r3, [r3, #28]
 80052be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80052c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	021b      	lsls	r3, r3, #8
 80052da:	68fa      	ldr	r2, [r7, #12]
 80052dc:	4313      	orrs	r3, r2
 80052de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80052e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	031b      	lsls	r3, r3, #12
 80052ee:	693a      	ldr	r2, [r7, #16]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	4a16      	ldr	r2, [pc, #88]	@ (8005350 <TIM_OC4_SetConfig+0xb8>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d00b      	beq.n	8005314 <TIM_OC4_SetConfig+0x7c>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	4a15      	ldr	r2, [pc, #84]	@ (8005354 <TIM_OC4_SetConfig+0xbc>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d007      	beq.n	8005314 <TIM_OC4_SetConfig+0x7c>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	4a14      	ldr	r2, [pc, #80]	@ (8005358 <TIM_OC4_SetConfig+0xc0>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d003      	beq.n	8005314 <TIM_OC4_SetConfig+0x7c>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4a13      	ldr	r2, [pc, #76]	@ (800535c <TIM_OC4_SetConfig+0xc4>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d109      	bne.n	8005328 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800531a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	695b      	ldr	r3, [r3, #20]
 8005320:	019b      	lsls	r3, r3, #6
 8005322:	697a      	ldr	r2, [r7, #20]
 8005324:	4313      	orrs	r3, r2
 8005326:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	697a      	ldr	r2, [r7, #20]
 800532c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	68fa      	ldr	r2, [r7, #12]
 8005332:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	685a      	ldr	r2, [r3, #4]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	693a      	ldr	r2, [r7, #16]
 8005340:	621a      	str	r2, [r3, #32]
}
 8005342:	bf00      	nop
 8005344:	371c      	adds	r7, #28
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr
 800534e:	bf00      	nop
 8005350:	40012c00 	.word	0x40012c00
 8005354:	40014000 	.word	0x40014000
 8005358:	40014400 	.word	0x40014400
 800535c:	40014800 	.word	0x40014800

08005360 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005360:	b480      	push	{r7}
 8005362:	b087      	sub	sp, #28
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6a1b      	ldr	r3, [r3, #32]
 800536e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a1b      	ldr	r3, [r3, #32]
 8005374:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800538e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005392:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	68fa      	ldr	r2, [r7, #12]
 800539a:	4313      	orrs	r3, r2
 800539c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80053a4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	041b      	lsls	r3, r3, #16
 80053ac:	693a      	ldr	r2, [r7, #16]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	4a15      	ldr	r2, [pc, #84]	@ (800540c <TIM_OC5_SetConfig+0xac>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d00b      	beq.n	80053d2 <TIM_OC5_SetConfig+0x72>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	4a14      	ldr	r2, [pc, #80]	@ (8005410 <TIM_OC5_SetConfig+0xb0>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d007      	beq.n	80053d2 <TIM_OC5_SetConfig+0x72>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	4a13      	ldr	r2, [pc, #76]	@ (8005414 <TIM_OC5_SetConfig+0xb4>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d003      	beq.n	80053d2 <TIM_OC5_SetConfig+0x72>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	4a12      	ldr	r2, [pc, #72]	@ (8005418 <TIM_OC5_SetConfig+0xb8>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d109      	bne.n	80053e6 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053d8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	695b      	ldr	r3, [r3, #20]
 80053de:	021b      	lsls	r3, r3, #8
 80053e0:	697a      	ldr	r2, [r7, #20]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	697a      	ldr	r2, [r7, #20]
 80053ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	685a      	ldr	r2, [r3, #4]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	693a      	ldr	r2, [r7, #16]
 80053fe:	621a      	str	r2, [r3, #32]
}
 8005400:	bf00      	nop
 8005402:	371c      	adds	r7, #28
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr
 800540c:	40012c00 	.word	0x40012c00
 8005410:	40014000 	.word	0x40014000
 8005414:	40014400 	.word	0x40014400
 8005418:	40014800 	.word	0x40014800

0800541c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800541c:	b480      	push	{r7}
 800541e:	b087      	sub	sp, #28
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6a1b      	ldr	r3, [r3, #32]
 800542a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6a1b      	ldr	r3, [r3, #32]
 8005430:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800544a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800544e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	021b      	lsls	r3, r3, #8
 8005456:	68fa      	ldr	r2, [r7, #12]
 8005458:	4313      	orrs	r3, r2
 800545a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005462:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	051b      	lsls	r3, r3, #20
 800546a:	693a      	ldr	r2, [r7, #16]
 800546c:	4313      	orrs	r3, r2
 800546e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a16      	ldr	r2, [pc, #88]	@ (80054cc <TIM_OC6_SetConfig+0xb0>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d00b      	beq.n	8005490 <TIM_OC6_SetConfig+0x74>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	4a15      	ldr	r2, [pc, #84]	@ (80054d0 <TIM_OC6_SetConfig+0xb4>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d007      	beq.n	8005490 <TIM_OC6_SetConfig+0x74>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	4a14      	ldr	r2, [pc, #80]	@ (80054d4 <TIM_OC6_SetConfig+0xb8>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d003      	beq.n	8005490 <TIM_OC6_SetConfig+0x74>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	4a13      	ldr	r2, [pc, #76]	@ (80054d8 <TIM_OC6_SetConfig+0xbc>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d109      	bne.n	80054a4 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005496:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	695b      	ldr	r3, [r3, #20]
 800549c:	029b      	lsls	r3, r3, #10
 800549e:	697a      	ldr	r2, [r7, #20]
 80054a0:	4313      	orrs	r3, r2
 80054a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	697a      	ldr	r2, [r7, #20]
 80054a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	68fa      	ldr	r2, [r7, #12]
 80054ae:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	685a      	ldr	r2, [r3, #4]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	693a      	ldr	r2, [r7, #16]
 80054bc:	621a      	str	r2, [r3, #32]
}
 80054be:	bf00      	nop
 80054c0:	371c      	adds	r7, #28
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr
 80054ca:	bf00      	nop
 80054cc:	40012c00 	.word	0x40012c00
 80054d0:	40014000 	.word	0x40014000
 80054d4:	40014400 	.word	0x40014400
 80054d8:	40014800 	.word	0x40014800

080054dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80054dc:	b480      	push	{r7}
 80054de:	b085      	sub	sp, #20
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d101      	bne.n	80054f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80054f0:	2302      	movs	r3, #2
 80054f2:	e054      	b.n	800559e <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2202      	movs	r2, #2
 8005500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a24      	ldr	r2, [pc, #144]	@ (80055ac <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d108      	bne.n	8005530 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005524:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	68fa      	ldr	r2, [r7, #12]
 800552c:	4313      	orrs	r3, r2
 800552e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005536:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68fa      	ldr	r2, [r7, #12]
 800553e:	4313      	orrs	r3, r2
 8005540:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	68fa      	ldr	r2, [r7, #12]
 8005548:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a17      	ldr	r2, [pc, #92]	@ (80055ac <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d00e      	beq.n	8005572 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800555c:	d009      	beq.n	8005572 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a13      	ldr	r2, [pc, #76]	@ (80055b0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d004      	beq.n	8005572 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a11      	ldr	r2, [pc, #68]	@ (80055b4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d10c      	bne.n	800558c <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005578:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	68ba      	ldr	r2, [r7, #8]
 8005580:	4313      	orrs	r3, r2
 8005582:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	68ba      	ldr	r2, [r7, #8]
 800558a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2200      	movs	r2, #0
 8005598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800559c:	2300      	movs	r3, #0
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3714      	adds	r7, #20
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr
 80055aa:	bf00      	nop
 80055ac:	40012c00 	.word	0x40012c00
 80055b0:	40000400 	.word	0x40000400
 80055b4:	40014000 	.word	0x40014000

080055b8 <ADC_Init>:
  * @param  hadc  Pointer to ADC handle.
  * @param  badc  Pointer to ADC buffer configuration/structure.
  * @param  cadc  Pointer to ADC channels configuration/structure.
  * @retval ADC_StatusTypeDef  ADC driver status.
  */
HAL_StatusTypeDef ADC_Init(ADC_HandleTypeDef* hadc, ADC_BufferTypeDef* badc, ADC_ChannelsTypeDef* cadc){
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b084      	sub	sp, #16
 80055bc:	af00      	add	r7, sp, #0
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	60b9      	str	r1, [r7, #8]
 80055c2:	607a      	str	r2, [r7, #4]

	// check if ADC is started to stop it to calibrate ADC
	if(__ADC_IS_CONV_STARTED(hadc) != 0){
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	f003 0304 	and.w	r3, r3, #4
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d007      	beq.n	80055e2 <ADC_Init+0x2a>
		if(HAL_ADC_Stop(hadc) != HAL_OK){
 80055d2:	68f8      	ldr	r0, [r7, #12]
 80055d4:	f7fb ff70 	bl	80014b8 <HAL_ADC_Stop>
 80055d8:	4603      	mov	r3, r0
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d001      	beq.n	80055e2 <ADC_Init+0x2a>
			return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e02f      	b.n	8005642 <ADC_Init+0x8a>
		}
	}

	// launching calibration
	if(HAL_ADCEx_Calibration_Start(hadc, 0) != HAL_OK){
 80055e2:	2100      	movs	r1, #0
 80055e4:	68f8      	ldr	r0, [r7, #12]
 80055e6:	f7fc fa7f 	bl	8001ae8 <HAL_ADCEx_Calibration_Start>
 80055ea:	4603      	mov	r3, r0
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d001      	beq.n	80055f4 <ADC_Init+0x3c>
		return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e026      	b.n	8005642 <ADC_Init+0x8a>
	}

	// launching ADC
	if(HAL_ADC_Start(hadc) != HAL_OK){
 80055f4:	68f8      	ldr	r0, [r7, #12]
 80055f6:	f7fb fea9 	bl	800134c <HAL_ADC_Start>
 80055fa:	4603      	mov	r3, r0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d001      	beq.n	8005604 <ADC_Init+0x4c>
		return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e01e      	b.n	8005642 <ADC_Init+0x8a>
	}

	// getting ranks config
	if(ADC_ConfigGetRanksOfChannels(hadc, cadc, badc)!= HAL_OK){
 8005604:	68ba      	ldr	r2, [r7, #8]
 8005606:	6879      	ldr	r1, [r7, #4]
 8005608:	68f8      	ldr	r0, [r7, #12]
 800560a:	f000 f97f 	bl	800590c <ADC_ConfigGetRanksOfChannels>
 800560e:	4603      	mov	r3, r0
 8005610:	2b00      	cmp	r3, #0
 8005612:	d001      	beq.n	8005618 <ADC_Init+0x60>
		return HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e014      	b.n	8005642 <ADC_Init+0x8a>

	// check if dual mode is enabled
	if(__ADC_IS_DMA_MULTIMODE(hadc) == 0){

			// checking if DMA is enabled
			if(__ADC_IS_DMA_ENABLED(hadc) != 0){
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00c      	beq.n	8005640 <ADC_Init+0x88>

				// starting DMA with ADC in Independent mode
				if(HAL_ADC_Start_DMA(hadc, (uint32_t*)badc->idma.BufferADC, ADC_BUFF_SIZE) != HAL_OK){
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800562c:	2250      	movs	r2, #80	@ 0x50
 800562e:	4619      	mov	r1, r3
 8005630:	68f8      	ldr	r0, [r7, #12]
 8005632:	f7fb ff77 	bl	8001524 <HAL_ADC_Start_DMA>
 8005636:	4603      	mov	r3, r0
 8005638:	2b00      	cmp	r3, #0
 800563a:	d001      	beq.n	8005640 <ADC_Init+0x88>
					return HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	e000      	b.n	8005642 <ADC_Init+0x8a>
				}
			}
	}


	return HAL_OK; // returning positive status
 8005640:	2300      	movs	r3, #0
}
 8005642:	4618      	mov	r0, r3
 8005644:	3710      	adds	r7, #16
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}

0800564a <ADC_InitMultimode>:
  * @brief ADC Init function, initialize ADC in dual mode | Should be called in init function of slave ADC
  * @param  hadc    - pointer to ADC Master handle
  * @param  badc    - pointer to ADC buffer structure used in dual mode
  * @retval status  - HAL status if init went successfully
  */
HAL_StatusTypeDef ADC_InitMultimode(ADC_HandleTypeDef* hadcMaster, ADC_BufferTypeDef* badc){
 800564a:	b580      	push	{r7, lr}
 800564c:	b082      	sub	sp, #8
 800564e:	af00      	add	r7, sp, #0
 8005650:	6078      	str	r0, [r7, #4]
 8005652:	6039      	str	r1, [r7, #0]

	// checking if correct parameter was provide
	if(hadcMaster->Instance != ADC1){
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800565c:	d001      	beq.n	8005662 <ADC_InitMultimode+0x18>
		return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e019      	b.n	8005696 <ADC_InitMultimode+0x4c>
	}
	// checking if buff struct is initialized
	if(badc == NULL){
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d101      	bne.n	800566c <ADC_InitMultimode+0x22>
		return HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	e014      	b.n	8005696 <ADC_InitMultimode+0x4c>
	}

	// starting calibration
	if(HAL_ADCEx_Calibration_Start(hadcMaster, ADC_SINGLE_ENDED) != HAL_OK){
 800566c:	2100      	movs	r1, #0
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f7fc fa3a 	bl	8001ae8 <HAL_ADCEx_Calibration_Start>
 8005674:	4603      	mov	r3, r0
 8005676:	2b00      	cmp	r3, #0
 8005678:	d001      	beq.n	800567e <ADC_InitMultimode+0x34>
		return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e00b      	b.n	8005696 <ADC_InitMultimode+0x4c>
	}

	// launching dual mode conversion
	if(HAL_ADCEx_MultiModeStart_DMA(hadcMaster, badc->ddma.BufferMultiMode, ADC_BUFF_SIZE) != HAL_OK){
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	2250      	movs	r2, #80	@ 0x50
 8005682:	4619      	mov	r1, r3
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f7fc faa1 	bl	8001bcc <HAL_ADCEx_MultiModeStart_DMA>
 800568a:	4603      	mov	r3, r0
 800568c:	2b00      	cmp	r3, #0
 800568e:	d001      	beq.n	8005694 <ADC_InitMultimode+0x4a>
		return HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	e000      	b.n	8005696 <ADC_InitMultimode+0x4c>
	}


	return HAL_OK;
 8005694:	2300      	movs	r3, #0

}
 8005696:	4618      	mov	r0, r3
 8005698:	3708      	adds	r7, #8
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}

0800569e <ADC_ReadChannel>:
  * @param  hadc    - pointer to ADC handle
  * @param  channel - number of channel to be read
  * @param  retval  - pointer to variable, whose contains return value
  * @retval status  - HAL status if Reading channel went successfully
  */
HAL_StatusTypeDef ADC_ReadChannel(ADC_HandleTypeDef* hadc, ADC_ChannelsTypeDef* cadc, ADC_BufferTypeDef* badc, uint8_t channel, uint16_t*  retval){
 800569e:	b580      	push	{r7, lr}
 80056a0:	b088      	sub	sp, #32
 80056a2:	af02      	add	r7, sp, #8
 80056a4:	60f8      	str	r0, [r7, #12]
 80056a6:	60b9      	str	r1, [r7, #8]
 80056a8:	607a      	str	r2, [r7, #4]
 80056aa:	70fb      	strb	r3, [r7, #3]


	// checking ADC status | is launched?
	if(__ADC_IS_CONV_STARTED(hadc) == 0){ // ADC not started
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	f003 0304 	and.w	r3, r3, #4
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d101      	bne.n	80056be <ADC_ReadChannel+0x20>
		return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e0c3      	b.n	8005846 <ADC_ReadChannel+0x1a8>
	}

	// security check | is given number of channel correct
	if(channel > 16){
 80056be:	78fb      	ldrb	r3, [r7, #3]
 80056c0:	2b10      	cmp	r3, #16
 80056c2:	d901      	bls.n	80056c8 <ADC_ReadChannel+0x2a>
		return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e0be      	b.n	8005846 <ADC_ReadChannel+0x1a8>
	}

	uint8_t rank  = 0; // initialize variable that stores the rank of the given channel
 80056c8:	2300      	movs	r3, #0
 80056ca:	747b      	strb	r3, [r7, #17]

	// reading rank of given channel and writing it to correct variable
	if(ADC_GetRank(cadc, channel, &rank) != HAL_OK){
 80056cc:	f107 0211 	add.w	r2, r7, #17
 80056d0:	78fb      	ldrb	r3, [r7, #3]
 80056d2:	4619      	mov	r1, r3
 80056d4:	68b8      	ldr	r0, [r7, #8]
 80056d6:	f000 f9a5 	bl	8005a24 <ADC_GetRank>
 80056da:	4603      	mov	r3, r0
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d001      	beq.n	80056e4 <ADC_ReadChannel+0x46>
		return HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	e0b0      	b.n	8005846 <ADC_ReadChannel+0x1a8>
	}

	// checking status of DMA
	if(__ADC_IS_DMA_ENABLED(hadc) == 0){  // DMA Disabled
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	f003 0301 	and.w	r3, r3, #1
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	f040 8086 	bne.w	8005800 <ADC_ReadChannel+0x162>

		// iterating through all ranks to read value from correct channel's rank in ADC without DMA
		for(int i  = 0 ; i <= rank ; ++i){
 80056f4:	2300      	movs	r3, #0
 80056f6:	617b      	str	r3, [r7, #20]
 80056f8:	e03b      	b.n	8005772 <ADC_ReadChannel+0xd4>

			 if(__ADC_IS_DMA_MULTIMODE(hadc) == 0){  // single conversion | independent mode

				 uint16_t value = 0;
 80056fa:	2300      	movs	r3, #0
 80056fc:	827b      	strh	r3, [r7, #18]

				 // getting converted value
				 value = HAL_ADC_GetValue(hadc);
 80056fe:	68f8      	ldr	r0, [r7, #12]
 8005700:	f7fb ffea 	bl	80016d8 <HAL_ADC_GetValue>
 8005704:	4603      	mov	r3, r0
 8005706:	827b      	strh	r3, [r7, #18]

				 // checking if converted value is valid
				 if(value > __ADC_RESOLUTION(hadc) || value < 0){
 8005708:	8a7a      	ldrh	r2, [r7, #18]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	08db      	lsrs	r3, r3, #3
 8005712:	f003 0303 	and.w	r3, r3, #3
 8005716:	2b00      	cmp	r3, #0
 8005718:	d016      	beq.n	8005748 <ADC_ReadChannel+0xaa>
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	68db      	ldr	r3, [r3, #12]
 8005720:	08db      	lsrs	r3, r3, #3
 8005722:	f003 0303 	and.w	r3, r3, #3
 8005726:	2b01      	cmp	r3, #1
 8005728:	d00b      	beq.n	8005742 <ADC_ReadChannel+0xa4>
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	08db      	lsrs	r3, r3, #3
 8005732:	f003 0303 	and.w	r3, r3, #3
 8005736:	2b02      	cmp	r3, #2
 8005738:	d101      	bne.n	800573e <ADC_ReadChannel+0xa0>
 800573a:	23ff      	movs	r3, #255	@ 0xff
 800573c:	e006      	b.n	800574c <ADC_ReadChannel+0xae>
 800573e:	233f      	movs	r3, #63	@ 0x3f
 8005740:	e004      	b.n	800574c <ADC_ReadChannel+0xae>
 8005742:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8005746:	e001      	b.n	800574c <ADC_ReadChannel+0xae>
 8005748:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800574c:	4293      	cmp	r3, r2
 800574e:	d201      	bcs.n	8005754 <ADC_ReadChannel+0xb6>
					 return HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	e078      	b.n	8005846 <ADC_ReadChannel+0x1a8>
				 }

				 // overwriting value in buffer only if process of reading from given channel is executed
				 if(i == rank){
 8005754:	7c7b      	ldrb	r3, [r7, #17]
 8005756:	461a      	mov	r2, r3
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	4293      	cmp	r3, r2
 800575c:	d106      	bne.n	800576c <ADC_ReadChannel+0xce>
					 badc->ADC_Buff[rank] = value;
 800575e:	7c7b      	ldrb	r3, [r7, #17]
 8005760:	461a      	mov	r2, r3
 8005762:	8a79      	ldrh	r1, [r7, #18]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	3278      	adds	r2, #120	@ 0x78
 8005768:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for(int i  = 0 ; i <= rank ; ++i){
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	3301      	adds	r3, #1
 8005770:	617b      	str	r3, [r7, #20]
 8005772:	7c7b      	ldrb	r3, [r7, #17]
 8005774:	461a      	mov	r2, r3
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	4293      	cmp	r3, r2
 800577a:	ddbe      	ble.n	80056fa <ADC_ReadChannel+0x5c>
				}
			}
		}

		// security check | if converted value is higher than ADC's resolution or less than 0
		if(badc->ADC_Buff[channel] > __ADC_RESOLUTION(hadc) || badc->ADC_Buff[channel] < 0){
 800577c:	78fa      	ldrb	r2, [r7, #3]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	3278      	adds	r2, #120	@ 0x78
 8005782:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	08db      	lsrs	r3, r3, #3
 800578e:	f003 0303 	and.w	r3, r3, #3
 8005792:	2b00      	cmp	r3, #0
 8005794:	d016      	beq.n	80057c4 <ADC_ReadChannel+0x126>
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	08db      	lsrs	r3, r3, #3
 800579e:	f003 0303 	and.w	r3, r3, #3
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d00b      	beq.n	80057be <ADC_ReadChannel+0x120>
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	68db      	ldr	r3, [r3, #12]
 80057ac:	08db      	lsrs	r3, r3, #3
 80057ae:	f003 0303 	and.w	r3, r3, #3
 80057b2:	2b02      	cmp	r3, #2
 80057b4:	d101      	bne.n	80057ba <ADC_ReadChannel+0x11c>
 80057b6:	23ff      	movs	r3, #255	@ 0xff
 80057b8:	e006      	b.n	80057c8 <ADC_ReadChannel+0x12a>
 80057ba:	233f      	movs	r3, #63	@ 0x3f
 80057bc:	e004      	b.n	80057c8 <ADC_ReadChannel+0x12a>
 80057be:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 80057c2:	e001      	b.n	80057c8 <ADC_ReadChannel+0x12a>
 80057c4:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d201      	bcs.n	80057d0 <ADC_ReadChannel+0x132>
			return  HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	e03a      	b.n	8005846 <ADC_ReadChannel+0x1a8>
		}

		//overwriting converted value of ADC | otherwise no assign of value will be conducted
		*(retval) = badc->ADC_Buff[rank];
 80057d0:	7c7b      	ldrb	r3, [r7, #17]
 80057d2:	461a      	mov	r2, r3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	3278      	adds	r2, #120	@ 0x78
 80057d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057dc:	b29a      	uxth	r2, r3
 80057de:	6a3b      	ldr	r3, [r7, #32]
 80057e0:	801a      	strh	r2, [r3, #0]

		// re-launching ADC if its mode is non-continuous
		if(__ADC_MODE(hadc) == 0){
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	68db      	ldr	r3, [r3, #12]
 80057e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d129      	bne.n	8005844 <ADC_ReadChannel+0x1a6>
			if(HAL_ADC_Start(hadc) != HAL_OK){
 80057f0:	68f8      	ldr	r0, [r7, #12]
 80057f2:	f7fb fdab 	bl	800134c <HAL_ADC_Start>
 80057f6:	4603      	mov	r3, r0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d023      	beq.n	8005844 <ADC_ReadChannel+0x1a6>
				return HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	e022      	b.n	8005846 <ADC_ReadChannel+0x1a8>
		}

	}else{								  // DMA Enabled

		// averaging converted values from given channel
		if(ADC_Averaging(hadc, badc, cadc, channel, retval) != HAL_OK){ // averaging transfer
 8005800:	78fa      	ldrb	r2, [r7, #3]
 8005802:	6a3b      	ldr	r3, [r7, #32]
 8005804:	9300      	str	r3, [sp, #0]
 8005806:	4613      	mov	r3, r2
 8005808:	68ba      	ldr	r2, [r7, #8]
 800580a:	6879      	ldr	r1, [r7, #4]
 800580c:	68f8      	ldr	r0, [r7, #12]
 800580e:	f000 f933 	bl	8005a78 <ADC_Averaging>
 8005812:	4603      	mov	r3, r0
 8005814:	2b00      	cmp	r3, #0
 8005816:	d001      	beq.n	800581c <ADC_ReadChannel+0x17e>
			return HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	e014      	b.n	8005846 <ADC_ReadChannel+0x1a8>
			}

		}else{									   // ADC in independent mode | DMA [ON]

			// re-launching ADC in independent conversion with DMA
			if(__ADC_DMA_MODE(hadc) != 0){
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	68db      	ldr	r3, [r3, #12]
 8005822:	f003 0302 	and.w	r3, r3, #2
 8005826:	2b00      	cmp	r3, #0
 8005828:	d00c      	beq.n	8005844 <ADC_ReadChannel+0x1a6>
				if(HAL_ADC_Start_DMA(hadc, (uint32_t*)badc->idma.BufferADC, ADC_BUFF_SIZE) != HAL_OK){
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8005830:	2250      	movs	r2, #80	@ 0x50
 8005832:	4619      	mov	r1, r3
 8005834:	68f8      	ldr	r0, [r7, #12]
 8005836:	f7fb fe75 	bl	8001524 <HAL_ADC_Start_DMA>
 800583a:	4603      	mov	r3, r0
 800583c:	2b00      	cmp	r3, #0
 800583e:	d001      	beq.n	8005844 <ADC_ReadChannel+0x1a6>
					return HAL_ERROR;
 8005840:	2301      	movs	r3, #1
 8005842:	e000      	b.n	8005846 <ADC_ReadChannel+0x1a8>


	}


	return HAL_OK;
 8005844:	2300      	movs	r3, #0
}
 8005846:	4618      	mov	r0, r3
 8005848:	3718      	adds	r7, #24
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}

0800584e <ADC_GetValue>:
  * @param  hadc    - pointer to ADC handle
  * @param  channel - number of channel to be read
  * @param  retval  - pointer to variable, whose contains return value
  * @retval status  - HAL status if Reading channel went successfully
  */
__weak HAL_StatusTypeDef  ADC_GetValue(ADC_HandleTypeDef* hadc, ADC_ChannelsTypeDef* cadc, ADC_BufferTypeDef* badc, float max, uint8_t channel, float * retval){
 800584e:	b580      	push	{r7, lr}
 8005850:	b08a      	sub	sp, #40	@ 0x28
 8005852:	af02      	add	r7, sp, #8
 8005854:	6178      	str	r0, [r7, #20]
 8005856:	6139      	str	r1, [r7, #16]
 8005858:	60fa      	str	r2, [r7, #12]
 800585a:	ed87 0a02 	vstr	s0, [r7, #8]
 800585e:	71fb      	strb	r3, [r7, #7]

	uint16_t binaryType = 0; 							// init of variable which stores converted value from channel
 8005860:	2300      	movs	r3, #0
 8005862:	837b      	strh	r3, [r7, #26]
	uint32_t adcResolutiion = __ADC_RESOLUTION(hadc);  // reading ADC resolution
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	08db      	lsrs	r3, r3, #3
 800586c:	f003 0303 	and.w	r3, r3, #3
 8005870:	2b00      	cmp	r3, #0
 8005872:	d016      	beq.n	80058a2 <ADC_GetValue+0x54>
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	08db      	lsrs	r3, r3, #3
 800587c:	f003 0303 	and.w	r3, r3, #3
 8005880:	2b01      	cmp	r3, #1
 8005882:	d00b      	beq.n	800589c <ADC_GetValue+0x4e>
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	68db      	ldr	r3, [r3, #12]
 800588a:	08db      	lsrs	r3, r3, #3
 800588c:	f003 0303 	and.w	r3, r3, #3
 8005890:	2b02      	cmp	r3, #2
 8005892:	d101      	bne.n	8005898 <ADC_GetValue+0x4a>
 8005894:	23ff      	movs	r3, #255	@ 0xff
 8005896:	e006      	b.n	80058a6 <ADC_GetValue+0x58>
 8005898:	233f      	movs	r3, #63	@ 0x3f
 800589a:	e004      	b.n	80058a6 <ADC_GetValue+0x58>
 800589c:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 80058a0:	e001      	b.n	80058a6 <ADC_GetValue+0x58>
 80058a2:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80058a6:	61fb      	str	r3, [r7, #28]

	// reading channel's cconverted value
	if(ADC_ReadChannel(hadc, cadc, badc, channel, &binaryType) != HAL_OK){
 80058a8:	79fa      	ldrb	r2, [r7, #7]
 80058aa:	f107 031a 	add.w	r3, r7, #26
 80058ae:	9300      	str	r3, [sp, #0]
 80058b0:	4613      	mov	r3, r2
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	6939      	ldr	r1, [r7, #16]
 80058b6:	6978      	ldr	r0, [r7, #20]
 80058b8:	f7ff fef1 	bl	800569e <ADC_ReadChannel>
 80058bc:	4603      	mov	r3, r0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d001      	beq.n	80058c6 <ADC_GetValue+0x78>
		return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e013      	b.n	80058ee <ADC_GetValue+0xa0>
	}

	// Basic math here | calculating float value with formula, example: voltage = binary/value/adc_resoltuion * maxVoltage
	*retval = max * ((float)binaryType / (float)adcResolutiion);
 80058c6:	8b7b      	ldrh	r3, [r7, #26]
 80058c8:	ee07 3a90 	vmov	s15, r3
 80058cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058d0:	69fb      	ldr	r3, [r7, #28]
 80058d2:	ee07 3a90 	vmov	s15, r3
 80058d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058de:	edd7 7a02 	vldr	s15, [r7, #8]
 80058e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058e8:	edc3 7a00 	vstr	s15, [r3]


	return HAL_OK;
 80058ec:	2300      	movs	r3, #0

}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3720      	adds	r7, #32
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <HAL_ADC_ConvCpltCallback>:


/*
 * @brief Empty implementation of callback function | If body of this function should does some functionalities, then implementation is required
 */
void               HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 80058f6:	b480      	push	{r7}
 80058f8:	b083      	sub	sp, #12
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]

	UNUSED(hadc); // unused variable to avoid warnings

}
 80058fe:	bf00      	nop
 8005900:	370c      	adds	r7, #12
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr
	...

0800590c <ADC_ConfigGetRanksOfChannels>:
/**
  * @brief ADC channels configuration function | auto detects ranks and overwrite ADC_ChannelsTypeDef object's content
  * @param  hadc    - pointer to ADC handle
  * @retval status  - HAL status if reading channels configuration went successfully
  */
HAL_StatusTypeDef  ADC_ConfigGetRanksOfChannels(ADC_HandleTypeDef* hadc, ADC_ChannelsTypeDef* cadc, ADC_BufferTypeDef* badc){
 800590c:	b480      	push	{r7}
 800590e:	b087      	sub	sp, #28
 8005910:	af00      	add	r7, sp, #0
 8005912:	60f8      	str	r0, [r7, #12]
 8005914:	60b9      	str	r1, [r7, #8]
 8005916:	607a      	str	r2, [r7, #4]

	//Reading number of channels to be converted
	uint32_t numberOfConversions = ((uint8_t)(hadc->Instance->SQR1 >> 20)) + 1;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800591e:	0d1b      	lsrs	r3, r3, #20
 8005920:	b2db      	uxtb	r3, r3
 8005922:	3301      	adds	r3, #1
 8005924:	613b      	str	r3, [r7, #16]


	// Security check

	if(numberOfConversions > ADC_MAX_CHANNELS){
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	2b10      	cmp	r3, #16
 800592a:	d901      	bls.n	8005930 <ADC_ConfigGetRanksOfChannels+0x24>
		return HAL_ERROR;
 800592c:	2301      	movs	r3, #1
 800592e:	e06c      	b.n	8005a0a <ADC_ConfigGetRanksOfChannels+0xfe>
	}

	// Overwriting macro which stores info of number of channels to be converted
	ADC_CONVERTED_CHANNELS = numberOfConversions;
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	4a39      	ldr	r2, [pc, #228]	@ (8005a18 <ADC_ConfigGetRanksOfChannels+0x10c>)
 8005934:	6013      	str	r3, [r2, #0]


	// reading ranks' assigned channels
	for(int i = 0; i < numberOfConversions; ++i){
 8005936:	2300      	movs	r3, #0
 8005938:	617b      	str	r3, [r7, #20]
 800593a:	e061      	b.n	8005a00 <ADC_ConfigGetRanksOfChannels+0xf4>

			#if defined(ADC_SQR4_SQ15_Pos) // if core has 4 registers of SQRx

				switch(ADC_RANKS_REGS[i]){ // reading register to which rank is assigned
 800593c:	4a37      	ldr	r2, [pc, #220]	@ (8005a1c <ADC_ConfigGetRanksOfChannels+0x110>)
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005944:	3b01      	subs	r3, #1
 8005946:	2b03      	cmp	r3, #3
 8005948:	d856      	bhi.n	80059f8 <ADC_ConfigGetRanksOfChannels+0xec>
 800594a:	a201      	add	r2, pc, #4	@ (adr r2, 8005950 <ADC_ConfigGetRanksOfChannels+0x44>)
 800594c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005950:	08005961 	.word	0x08005961
 8005954:	08005987 	.word	0x08005987
 8005958:	080059ad 	.word	0x080059ad
 800595c:	080059d3 	.word	0x080059d3
						case SQR_1:
							cadc->ranks[i] = ((hadc->Instance->SQR1 >> ADC_RANKS_BITPOS[i]) & 0x1f); // extracting binary value on correct position in SQR1
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005966:	492e      	ldr	r1, [pc, #184]	@ (8005a20 <ADC_ConfigGetRanksOfChannels+0x114>)
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800596e:	fa22 f303 	lsr.w	r3, r2, r3
 8005972:	b2db      	uxtb	r3, r3
 8005974:	f003 031f 	and.w	r3, r3, #31
 8005978:	b2d9      	uxtb	r1, r3
 800597a:	68ba      	ldr	r2, [r7, #8]
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	4413      	add	r3, r2
 8005980:	460a      	mov	r2, r1
 8005982:	701a      	strb	r2, [r3, #0]
							break;
 8005984:	e039      	b.n	80059fa <ADC_ConfigGetRanksOfChannels+0xee>
						case SQR_2:
							cadc->ranks[i] = ((hadc->Instance->SQR2 >> ADC_RANKS_BITPOS[i]) & 0x1f); // extracting binary value on correct position in SQR2
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800598c:	4924      	ldr	r1, [pc, #144]	@ (8005a20 <ADC_ConfigGetRanksOfChannels+0x114>)
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005994:	fa22 f303 	lsr.w	r3, r2, r3
 8005998:	b2db      	uxtb	r3, r3
 800599a:	f003 031f 	and.w	r3, r3, #31
 800599e:	b2d9      	uxtb	r1, r3
 80059a0:	68ba      	ldr	r2, [r7, #8]
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	4413      	add	r3, r2
 80059a6:	460a      	mov	r2, r1
 80059a8:	701a      	strb	r2, [r3, #0]
							break;
 80059aa:	e026      	b.n	80059fa <ADC_ConfigGetRanksOfChannels+0xee>
						case SQR_3:
							cadc->ranks[i] = ((hadc->Instance->SQR3 >> ADC_RANKS_BITPOS[i]) & 0x1f); // extracting binary value on correct position in SQR3
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059b2:	491b      	ldr	r1, [pc, #108]	@ (8005a20 <ADC_ConfigGetRanksOfChannels+0x114>)
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80059ba:	fa22 f303 	lsr.w	r3, r2, r3
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	f003 031f 	and.w	r3, r3, #31
 80059c4:	b2d9      	uxtb	r1, r3
 80059c6:	68ba      	ldr	r2, [r7, #8]
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	4413      	add	r3, r2
 80059cc:	460a      	mov	r2, r1
 80059ce:	701a      	strb	r2, [r3, #0]
							break;
 80059d0:	e013      	b.n	80059fa <ADC_ConfigGetRanksOfChannels+0xee>
						case SQR_4:
							cadc->ranks[i] = ((hadc->Instance->SQR4 >> ADC_RANKS_BITPOS[i]) & 0x1f); // extracting binary value on correct position in SQR4
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059d8:	4911      	ldr	r1, [pc, #68]	@ (8005a20 <ADC_ConfigGetRanksOfChannels+0x114>)
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80059e0:	fa22 f303 	lsr.w	r3, r2, r3
 80059e4:	b2db      	uxtb	r3, r3
 80059e6:	f003 031f 	and.w	r3, r3, #31
 80059ea:	b2d9      	uxtb	r1, r3
 80059ec:	68ba      	ldr	r2, [r7, #8]
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	4413      	add	r3, r2
 80059f2:	460a      	mov	r2, r1
 80059f4:	701a      	strb	r2, [r3, #0]
							break;
 80059f6:	e000      	b.n	80059fa <ADC_ConfigGetRanksOfChannels+0xee>
						default:
							break;
 80059f8:	bf00      	nop
	for(int i = 0; i < numberOfConversions; ++i){
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	3301      	adds	r3, #1
 80059fe:	617b      	str	r3, [r7, #20]
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	693a      	ldr	r2, [r7, #16]
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d899      	bhi.n	800593c <ADC_ConfigGetRanksOfChannels+0x30>
			#endif


	}

	return HAL_OK;
 8005a08:	2300      	movs	r3, #0
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	371c      	adds	r7, #28
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr
 8005a16:	bf00      	nop
 8005a18:	2000000c 	.word	0x2000000c
 8005a1c:	20000010 	.word	0x20000010
 8005a20:	20000050 	.word	0x20000050

08005a24 <ADC_GetRank>:
/**
  * @brief ADC channels' ranks return function. In case of wanting channel's rank, function returns it
  * @param  hadc    - pointer to ADC handle
  * @retval status  - ADC status
  */
HAL_StatusTypeDef  ADC_GetRank(ADC_ChannelsTypeDef *cadc, uint8_t channel, uint8_t* rank){
 8005a24:	b480      	push	{r7}
 8005a26:	b087      	sub	sp, #28
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	60f8      	str	r0, [r7, #12]
 8005a2c:	460b      	mov	r3, r1
 8005a2e:	607a      	str	r2, [r7, #4]
 8005a30:	72fb      	strb	r3, [r7, #11]

	// iterating though all buffer's elements to return given channel's rank
	for(int i = 0 ; i < ADC_MAX_CHANNELS; ++i ){
 8005a32:	2300      	movs	r3, #0
 8005a34:	617b      	str	r3, [r7, #20]
 8005a36:	e00e      	b.n	8005a56 <ADC_GetRank+0x32>
		if(cadc->ranks[i] == channel){
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	4413      	add	r3, r2
 8005a3e:	781b      	ldrb	r3, [r3, #0]
 8005a40:	7afa      	ldrb	r2, [r7, #11]
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d104      	bne.n	8005a50 <ADC_GetRank+0x2c>
			*rank = (uint8_t)i;
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	b2da      	uxtb	r2, r3
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	701a      	strb	r2, [r3, #0]

			break;
 8005a4e:	e005      	b.n	8005a5c <ADC_GetRank+0x38>
	for(int i = 0 ; i < ADC_MAX_CHANNELS; ++i ){
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	3301      	adds	r3, #1
 8005a54:	617b      	str	r3, [r7, #20]
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	2b0f      	cmp	r3, #15
 8005a5a:	dded      	ble.n	8005a38 <ADC_GetRank+0x14>
		}
	}

	// Checking if read rank is correct | ADC has maximum 16 ranks
	if(*rank >= ADC_MAX_CHANNELS){
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	2b0f      	cmp	r3, #15
 8005a62:	d901      	bls.n	8005a68 <ADC_GetRank+0x44>
		return HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	e000      	b.n	8005a6a <ADC_GetRank+0x46>
	}

	return HAL_OK;
 8005a68:	2300      	movs	r3, #0
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	371c      	adds	r7, #28
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr
	...

08005a78 <ADC_Averaging>:
  * @param  hadc    - pointer to ADC handle
  * @param  badc    - ADC buffer, which stores converted values
  * @param  retval  - pointer to returning value | overwrite value from 0 to 15
  * @retval status  - ADC status
  */
HAL_StatusTypeDef ADC_Averaging(ADC_HandleTypeDef* hadc, ADC_BufferTypeDef* badc, ADC_ChannelsTypeDef* cadc, uint8_t channel , uint16_t* retval){
 8005a78:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005a7c:	b08a      	sub	sp, #40	@ 0x28
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	60f8      	str	r0, [r7, #12]
 8005a82:	60b9      	str	r1, [r7, #8]
 8005a84:	607a      	str	r2, [r7, #4]
 8005a86:	70fb      	strb	r3, [r7, #3]

	uint64_t sum = 0; // sum of values from averaged channel
 8005a88:	f04f 0200 	mov.w	r2, #0
 8005a8c:	f04f 0300 	mov.w	r3, #0
 8005a90:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint8_t rank;     // channel's rank

	// Getting channel rank
	if(ADC_GetRank(cadc, channel, &rank) != HAL_OK){
 8005a94:	f107 0217 	add.w	r2, r7, #23
 8005a98:	78fb      	ldrb	r3, [r7, #3]
 8005a9a:	4619      	mov	r1, r3
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f7ff ffc1 	bl	8005a24 <ADC_GetRank>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d001      	beq.n	8005aac <ADC_Averaging+0x34>
		return HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	e036      	b.n	8005b1a <ADC_Averaging+0xa2>


	}


	int id = 0; // current position of averaged value
 8005aac:	2300      	movs	r3, #0
 8005aae:	61bb      	str	r3, [r7, #24]

	for( int i = 0; i < ADC_AVERAGED_MEASURES; ++i){
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	61fb      	str	r3, [r7, #28]
 8005ab4:	e020      	b.n	8005af8 <ADC_Averaging+0x80>
		id = (i * ADC_CONVERTED_CHANNELS + rank); // id calculation base on multiplying current iteration by number of conversions to be measures, cause DMA stores continuously conversion though channels until last index of DMA buffer occurs
 8005ab6:	4b1b      	ldr	r3, [pc, #108]	@ (8005b24 <ADC_Averaging+0xac>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	69fa      	ldr	r2, [r7, #28]
 8005abc:	fb02 f303 	mul.w	r3, r2, r3
 8005ac0:	7dfa      	ldrb	r2, [r7, #23]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	61bb      	str	r3, [r7, #24]

		// security check | if calculated id is beyond array limits
		if(id >= ADC_BUFF_SIZE){
 8005ac6:	69bb      	ldr	r3, [r7, #24]
 8005ac8:	2b4f      	cmp	r3, #79	@ 0x4f
 8005aca:	dd01      	ble.n	8005ad0 <ADC_Averaging+0x58>
			return HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	e024      	b.n	8005b1a <ADC_Averaging+0xa2>
		}

		// adding to sum variable next value correlated to current channel
		sum += ((__ADC_IS_DMA_MULTIMODE(hadc) == 0)
					 ? badc->idma.BufferADC[id] 							 // adding value of ADC in independent mode
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	69ba      	ldr	r2, [r7, #24]
 8005ad4:	32a0      	adds	r2, #160	@ 0xa0
 8005ad6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
				      :((hadc->Instance == ADC1)
 8005ada:	b29b      	uxth	r3, r3
 8005adc:	2200      	movs	r2, #0
 8005ade:	461c      	mov	r4, r3
 8005ae0:	4615      	mov	r5, r2
		sum += ((__ADC_IS_DMA_MULTIMODE(hadc) == 0)
 8005ae2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005ae6:	eb12 0804 	adds.w	r8, r2, r4
 8005aea:	eb43 0905 	adc.w	r9, r3, r5
 8005aee:	e9c7 8908 	strd	r8, r9, [r7, #32]
	for( int i = 0; i < ADC_AVERAGED_MEASURES; ++i){
 8005af2:	69fb      	ldr	r3, [r7, #28]
 8005af4:	3301      	adds	r3, #1
 8005af6:	61fb      	str	r3, [r7, #28]
 8005af8:	69fb      	ldr	r3, [r7, #28]
 8005afa:	2b04      	cmp	r3, #4
 8005afc:	dddb      	ble.n	8005ab6 <ADC_Averaging+0x3e>
					 ? badc->ddma.BufferADC_Master[id]
	                  : badc->ddma.BufferADC_Slave[id]));                   // adding value of ADC in dual mode | checking instance
	}

	*retval = (uint16_t)(sum / ADC_AVERAGED_MEASURES); // averaging by dividing sum with number of averaged conversions
 8005afe:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005b02:	f04f 0205 	mov.w	r2, #5
 8005b06:	f04f 0300 	mov.w	r3, #0
 8005b0a:	f7fa fb5d 	bl	80001c8 <__aeabi_uldivmod>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	460b      	mov	r3, r1
 8005b12:	b292      	uxth	r2, r2
 8005b14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b16:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 8005b18:	2300      	movs	r3, #0
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3728      	adds	r7, #40	@ 0x28
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005b24:	2000000c 	.word	0x2000000c

08005b28 <CAN_Init>:

/**
 * @brief initiate CAN with basic filter configuration
 */
void CAN_Init(CAN_HandleTypeDef* hcan)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b08c      	sub	sp, #48	@ 0x30
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
	if(HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8005b30:	2102      	movs	r1, #2
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f7fd f897 	bl	8002c66 <HAL_CAN_ActivateNotification>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d001      	beq.n	8005b42 <CAN_Init+0x1a>
	{
		Error_Handler();
 8005b3e:	f7fb f885 	bl	8000c4c <Error_Handler>
	}

	CAN_FilterTypeDef sFilterConfig;

	sFilterConfig.FilterBank = 0;
 8005b42:	2300      	movs	r3, #0
 8005b44:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8005b46:	2300      	movs	r3, #0
 8005b48:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	627b      	str	r3, [r7, #36]	@ 0x24
	sFilterConfig.FilterIdHigh = 0x0000;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterIdLow = 0x0000;
 8005b52:	2300      	movs	r3, #0
 8005b54:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 8005b56:	2300      	movs	r3, #0
 8005b58:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterActivation = ENABLE;
 8005b62:	2301      	movs	r3, #1
 8005b64:	62bb      	str	r3, [r7, #40]	@ 0x28
	sFilterConfig.SlaveStartFilterBank = 14;
 8005b66:	230e      	movs	r3, #14
 8005b68:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if (HAL_CAN_ConfigFilter(hcan, &sFilterConfig) != HAL_OK)
 8005b6a:	f107 0308 	add.w	r3, r7, #8
 8005b6e:	4619      	mov	r1, r3
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f7fc ff6a 	bl	8002a4a <HAL_CAN_ConfigFilter>
 8005b76:	4603      	mov	r3, r0
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d001      	beq.n	8005b80 <CAN_Init+0x58>
	{
		/* Filter configuration Error */
		Error_Handler();
 8005b7c:	f7fb f866 	bl	8000c4c <Error_Handler>
	}

	if(HAL_CAN_Start(hcan) != HAL_OK)
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f7fd f82c 	bl	8002bde <HAL_CAN_Start>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d001      	beq.n	8005b90 <CAN_Init+0x68>
	{
		Error_Handler();
 8005b8c:	f7fb f85e 	bl	8000c4c <Error_Handler>
	}
}
 8005b90:	bf00      	nop
 8005b92:	3730      	adds	r7, #48	@ 0x30
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}

08005b98 <PCBCells_ADC_ReadValues>:
		ADC2_CH1, ADC2_CH2, ADC2_CH3, ADC2_CH4
};

/* Functions' bodies --------------------------------------------------------------------------  */

HAL_StatusTypeDef PCBCells_ADC_ReadValues(PCBCells_TypeDef* pc){
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b082      	sub	sp, #8
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]

	// Read ADC1 channels in order to calculate real temperatures
	if(PCBCells_ADC1_ReadChannels(pc) != HAL_OK){
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f000 f812 	bl	8005bca <PCBCells_ADC1_ReadChannels>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d001      	beq.n	8005bb0 <PCBCells_ADC_ReadValues+0x18>
		return HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	e008      	b.n	8005bc2 <PCBCells_ADC_ReadValues+0x2a>
	}

	// Read ADC2 channels in order to calculate real temperatures
	if(PCBCells_ADC2_ReadChannels(pc) != HAL_OK){
 8005bb0:	6878      	ldr	r0, [r7, #4]
 8005bb2:	f000 f83a 	bl	8005c2a <PCBCells_ADC2_ReadChannels>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d001      	beq.n	8005bc0 <PCBCells_ADC_ReadValues+0x28>
		return HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	e000      	b.n	8005bc2 <PCBCells_ADC_ReadValues+0x2a>
	}

	return HAL_OK;
 8005bc0:	2300      	movs	r3, #0
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3708      	adds	r7, #8
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <PCBCells_ADC1_ReadChannels>:

HAL_StatusTypeDef PCBCells_ADC1_ReadChannels(PCBCells_TypeDef* pc){
 8005bca:	b580      	push	{r7, lr}
 8005bcc:	b084      	sub	sp, #16
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]

	float    adc1Temperature_f = 0.0f;		// init  of variable which stores real temperature on exact thermistor
 8005bd2:	f04f 0300 	mov.w	r3, #0
 8005bd6:	60bb      	str	r3, [r7, #8]

	// Reading all ADC1's active channels
	for(int i = 0; i < 5; ++i){
 8005bd8:	2300      	movs	r3, #0
 8005bda:	60fb      	str	r3, [r7, #12]
 8005bdc:	e01d      	b.n	8005c1a <PCBCells_ADC1_ReadChannels+0x50>

		if(PCBCells_ADC_ReadTemperature(pc, ADC1_INDEX, i, &adc1Temperature_f) != HAL_OK){
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	b2da      	uxtb	r2, r3
 8005be2:	f107 0308 	add.w	r3, r7, #8
 8005be6:	2101      	movs	r1, #1
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 f851 	bl	8005c90 <PCBCells_ADC_ReadTemperature>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d001      	beq.n	8005bf8 <PCBCells_ADC1_ReadChannels+0x2e>
			return HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e014      	b.n	8005c22 <PCBCells_ADC1_ReadChannels+0x58>
		}

		// scaling and assigning temperature to Cells's PCB's object's field
		if(PCBCells_CAN_ScaleValue(pc, (uint8_t)i, &adc1Temperature_f) != HAL_OK){
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	4619      	mov	r1, r3
 8005bfe:	f107 0308 	add.w	r3, r7, #8
 8005c02:	461a      	mov	r2, r3
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f000 f9ad 	bl	8005f64 <PCBCells_CAN_ScaleValue>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d001      	beq.n	8005c14 <PCBCells_ADC1_ReadChannels+0x4a>
			return HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	e006      	b.n	8005c22 <PCBCells_ADC1_ReadChannels+0x58>
	for(int i = 0; i < 5; ++i){
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	3301      	adds	r3, #1
 8005c18:	60fb      	str	r3, [r7, #12]
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2b04      	cmp	r3, #4
 8005c1e:	ddde      	ble.n	8005bde <PCBCells_ADC1_ReadChannels+0x14>
		}

	}

	return HAL_OK;
 8005c20:	2300      	movs	r3, #0
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3710      	adds	r7, #16
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}

08005c2a <PCBCells_ADC2_ReadChannels>:

HAL_StatusTypeDef PCBCells_ADC2_ReadChannels(PCBCells_TypeDef* pc){
 8005c2a:	b580      	push	{r7, lr}
 8005c2c:	b084      	sub	sp, #16
 8005c2e:	af00      	add	r7, sp, #0
 8005c30:	6078      	str	r0, [r7, #4]

	float    adc1Temperature_f = 0.0f;		// init  of variable which stores real temperature on exact thermistor
 8005c32:	f04f 0300 	mov.w	r3, #0
 8005c36:	60bb      	str	r3, [r7, #8]

	// Reading all ADC1's active channels
	for(int i = 0; i < 4; ++i){
 8005c38:	2300      	movs	r3, #0
 8005c3a:	60fb      	str	r3, [r7, #12]
 8005c3c:	e01f      	b.n	8005c7e <PCBCells_ADC2_ReadChannels+0x54>

		if(PCBCells_ADC_ReadTemperature(pc, ADC2_INDEX, i, &adc1Temperature_f) != HAL_OK){
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	b2da      	uxtb	r2, r3
 8005c42:	f107 0308 	add.w	r3, r7, #8
 8005c46:	2102      	movs	r1, #2
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 f821 	bl	8005c90 <PCBCells_ADC_ReadTemperature>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d001      	beq.n	8005c58 <PCBCells_ADC2_ReadChannels+0x2e>
			return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e016      	b.n	8005c86 <PCBCells_ADC2_ReadChannels+0x5c>
		}

		// scaling and assigning temperature to Cells's PCB's object's field | second param is shifting with offset cause,
		if(PCBCells_CAN_ScaleValue(pc, (uint8_t)(i + ADC_THERM_OFFSET), &adc1Temperature_f) != HAL_OK){
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	3305      	adds	r3, #5
 8005c5e:	b2db      	uxtb	r3, r3
 8005c60:	4619      	mov	r1, r3
 8005c62:	f107 0308 	add.w	r3, r7, #8
 8005c66:	461a      	mov	r2, r3
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f000 f97b 	bl	8005f64 <PCBCells_CAN_ScaleValue>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d001      	beq.n	8005c78 <PCBCells_ADC2_ReadChannels+0x4e>
			return HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	e006      	b.n	8005c86 <PCBCells_ADC2_ReadChannels+0x5c>
	for(int i = 0; i < 4; ++i){
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	3301      	adds	r3, #1
 8005c7c:	60fb      	str	r3, [r7, #12]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2b03      	cmp	r3, #3
 8005c82:	dddc      	ble.n	8005c3e <PCBCells_ADC2_ReadChannels+0x14>
		}

	}

	return HAL_OK;
 8005c84:	2300      	movs	r3, #0
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3710      	adds	r7, #16
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}
	...

08005c90 <PCBCells_ADC_ReadTemperature>:

HAL_StatusTypeDef PCBCells_ADC_ReadTemperature(PCBCells_TypeDef* pc, uint8_t adcIndex, uint8_t thermIndex, float* retval){
 8005c90:	b590      	push	{r4, r7, lr}
 8005c92:	b08b      	sub	sp, #44	@ 0x2c
 8005c94:	af02      	add	r7, sp, #8
 8005c96:	60f8      	str	r0, [r7, #12]
 8005c98:	607b      	str	r3, [r7, #4]
 8005c9a:	460b      	mov	r3, r1
 8005c9c:	72fb      	strb	r3, [r7, #11]
 8005c9e:	4613      	mov	r3, r2
 8005ca0:	72bb      	strb	r3, [r7, #10]

	float    Rt 		  = 0.0f;		// calculated resistance of thermistor
 8005ca2:	f04f 0300 	mov.w	r3, #0
 8005ca6:	61fb      	str	r3, [r7, #28]
	float    voltagePin_f = 0.0f;		// real value of calculated voltage of pin
 8005ca8:	f04f 0300 	mov.w	r3, #0
 8005cac:	61bb      	str	r3, [r7, #24]
	uint16_t voltagePin_b = 0;			// binary value of calculated voltage of pin
 8005cae:	2300      	movs	r3, #0
 8005cb0:	82fb      	strh	r3, [r7, #22]


	// switching operations for ADC1 and ADC2
	switch(adcIndex){
 8005cb2:	7afb      	ldrb	r3, [r7, #11]
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d002      	beq.n	8005cbe <PCBCells_ADC_ReadTemperature+0x2e>
 8005cb8:	2b02      	cmp	r3, #2
 8005cba:	d02c      	beq.n	8005d16 <PCBCells_ADC_ReadTemperature+0x86>
 8005cbc:	e05b      	b.n	8005d76 <PCBCells_ADC_ReadTemperature+0xe6>

		// Handle calculating temperature, whose value is converted by one of ADC1's channels
		case ADC1_INDEX:

			// getting converted value of ADC1 channels on exact pin
			if(ADC_ReadChannel(&pc->pcadc.hadc1, &pc->pcadc.cadc1, &pc->pcadc.badc1, PCBCells_ADC1_Channels[thermIndex], &voltagePin_b) != HAL_OK){
 8005cbe:	68f8      	ldr	r0, [r7, #12]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f103 01a0 	add.w	r1, r3, #160	@ 0xa0
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 8005ccc:	7abb      	ldrb	r3, [r7, #10]
 8005cce:	4c40      	ldr	r4, [pc, #256]	@ (8005dd0 <PCBCells_ADC_ReadTemperature+0x140>)
 8005cd0:	5ce4      	ldrb	r4, [r4, r3]
 8005cd2:	f107 0316 	add.w	r3, r7, #22
 8005cd6:	9300      	str	r3, [sp, #0]
 8005cd8:	4623      	mov	r3, r4
 8005cda:	f7ff fce0 	bl	800569e <ADC_ReadChannel>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d001      	beq.n	8005ce8 <PCBCells_ADC_ReadTemperature+0x58>
				return HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e06f      	b.n	8005dc8 <PCBCells_ADC_ReadTemperature+0x138>
			}

			// calculating real value of voltage on pin
			if(ADC_GetValue(&pc->pcadc.hadc1, &pc->pcadc.cadc1, &pc->pcadc.badc1, VCC_SUPPLY_VOLTAGE, PCBCells_ADC1_Channels[thermIndex], &voltagePin_f) != HAL_OK){
 8005ce8:	68f8      	ldr	r0, [r7, #12]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f103 01a0 	add.w	r1, r3, #160	@ 0xa0
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 8005cf6:	7abb      	ldrb	r3, [r7, #10]
 8005cf8:	4c35      	ldr	r4, [pc, #212]	@ (8005dd0 <PCBCells_ADC_ReadTemperature+0x140>)
 8005cfa:	5ce4      	ldrb	r4, [r4, r3]
 8005cfc:	f107 0318 	add.w	r3, r7, #24
 8005d00:	9300      	str	r3, [sp, #0]
 8005d02:	4623      	mov	r3, r4
 8005d04:	ed9f 0a33 	vldr	s0, [pc, #204]	@ 8005dd4 <PCBCells_ADC_ReadTemperature+0x144>
 8005d08:	f7ff fda1 	bl	800584e <ADC_GetValue>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d033      	beq.n	8005d7a <PCBCells_ADC_ReadTemperature+0xea>
				return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e058      	b.n	8005dc8 <PCBCells_ADC_ReadTemperature+0x138>

			// Handle calculating temperature, whose value is converted by one of ADC2's channels
		case ADC2_INDEX:

			// getting converted value of ADC1 channels on exact pin
			if(ADC_ReadChannel(&pc->pcadc.hadc2, &pc->pcadc.cadc2, &pc->pcadc.badc1, PCBCells_ADC2_Channels[thermIndex], &voltagePin_b) != HAL_OK){
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f103 0050 	add.w	r0, r3, #80	@ 0x50
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f103 01b0 	add.w	r1, r3, #176	@ 0xb0
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 8005d28:	7abb      	ldrb	r3, [r7, #10]
 8005d2a:	4c2b      	ldr	r4, [pc, #172]	@ (8005dd8 <PCBCells_ADC_ReadTemperature+0x148>)
 8005d2c:	5ce4      	ldrb	r4, [r4, r3]
 8005d2e:	f107 0316 	add.w	r3, r7, #22
 8005d32:	9300      	str	r3, [sp, #0]
 8005d34:	4623      	mov	r3, r4
 8005d36:	f7ff fcb2 	bl	800569e <ADC_ReadChannel>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d001      	beq.n	8005d44 <PCBCells_ADC_ReadTemperature+0xb4>
				return HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	e041      	b.n	8005dc8 <PCBCells_ADC_ReadTemperature+0x138>
			}

			// calculating real value of voltage on pin
			if(ADC_GetValue(&pc->pcadc.hadc2, &pc->pcadc.cadc2, &pc->pcadc.badc1, VCC_SUPPLY_VOLTAGE, PCBCells_ADC2_Channels[thermIndex], &voltagePin_f) != HAL_OK){
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f103 0050 	add.w	r0, r3, #80	@ 0x50
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	f103 01b0 	add.w	r1, r3, #176	@ 0xb0
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 8005d56:	7abb      	ldrb	r3, [r7, #10]
 8005d58:	4c1f      	ldr	r4, [pc, #124]	@ (8005dd8 <PCBCells_ADC_ReadTemperature+0x148>)
 8005d5a:	5ce4      	ldrb	r4, [r4, r3]
 8005d5c:	f107 0318 	add.w	r3, r7, #24
 8005d60:	9300      	str	r3, [sp, #0]
 8005d62:	4623      	mov	r3, r4
 8005d64:	ed9f 0a1b 	vldr	s0, [pc, #108]	@ 8005dd4 <PCBCells_ADC_ReadTemperature+0x144>
 8005d68:	f7ff fd71 	bl	800584e <ADC_GetValue>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d005      	beq.n	8005d7e <PCBCells_ADC_ReadTemperature+0xee>
				return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e028      	b.n	8005dc8 <PCBCells_ADC_ReadTemperature+0x138>

			break;

		// return error status, in case wrong ADC's id was given
		default:
			return HAL_ERROR;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e026      	b.n	8005dc8 <PCBCells_ADC_ReadTemperature+0x138>
			break;
 8005d7a:	bf00      	nop
 8005d7c:	e000      	b.n	8005d80 <PCBCells_ADC_ReadTemperature+0xf0>
			break;
 8005d7e:	bf00      	nop

		}

	// Calculating resistance of thermistor
	Rt = 12456 / voltagePin_f * (3.218f - voltagePin_f);
 8005d80:	edd7 7a06 	vldr	s15, [r7, #24]
 8005d84:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8005ddc <PCBCells_ADC_ReadTemperature+0x14c>
 8005d88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d8c:	edd7 7a06 	vldr	s15, [r7, #24]
 8005d90:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8005de0 <PCBCells_ADC_ReadTemperature+0x150>
 8005d94:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005d98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d9c:	edc7 7a07 	vstr	s15, [r7, #28]

	// calculating and calibrating temperature
	*retval = PCBCells_ADC_NTC_calibrateTemperature(PCBCells_ADC_NTC_GetTemperature(Rt) + 1.4f);
 8005da0:	ed97 0a07 	vldr	s0, [r7, #28]
 8005da4:	f000 f856 	bl	8005e54 <PCBCells_ADC_NTC_GetTemperature>
 8005da8:	eef0 7a40 	vmov.f32	s15, s0
 8005dac:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8005de4 <PCBCells_ADC_ReadTemperature+0x154>
 8005db0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005db4:	eeb0 0a67 	vmov.f32	s0, s15
 8005db8:	f000 f816 	bl	8005de8 <PCBCells_ADC_NTC_calibrateTemperature>
 8005dbc:	eef0 7a40 	vmov.f32	s15, s0
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	edc3 7a00 	vstr	s15, [r3]

	return HAL_OK;
 8005dc6:	2300      	movs	r3, #0
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3724      	adds	r7, #36	@ 0x24
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd90      	pop	{r4, r7, pc}
 8005dd0:	20000090 	.word	0x20000090
 8005dd4:	40533333 	.word	0x40533333
 8005dd8:	20000098 	.word	0x20000098
 8005ddc:	4642a000 	.word	0x4642a000
 8005de0:	404df3b6 	.word	0x404df3b6
 8005de4:	3fb33333 	.word	0x3fb33333

08005de8 <PCBCells_ADC_NTC_calibrateTemperature>:


float PCBCells_ADC_NTC_calibrateTemperature(float measured){
 8005de8:	b480      	push	{r7}
 8005dea:	b087      	sub	sp, #28
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	ed87 0a01 	vstr	s0, [r7, #4]

    // calibrating points
    float T1 = 25.0f;  // real temperature
 8005df2:	4b14      	ldr	r3, [pc, #80]	@ (8005e44 <PCBCells_ADC_NTC_calibrateTemperature+0x5c>)
 8005df4:	617b      	str	r3, [r7, #20]
    float M1 = 28.0f;  // measured value
 8005df6:	4b14      	ldr	r3, [pc, #80]	@ (8005e48 <PCBCells_ADC_NTC_calibrateTemperature+0x60>)
 8005df8:	613b      	str	r3, [r7, #16]
    float T2 = 36.6f;
 8005dfa:	4b14      	ldr	r3, [pc, #80]	@ (8005e4c <PCBCells_ADC_NTC_calibrateTemperature+0x64>)
 8005dfc:	60fb      	str	r3, [r7, #12]
    float M2 = 39.2f;
 8005dfe:	4b14      	ldr	r3, [pc, #80]	@ (8005e50 <PCBCells_ADC_NTC_calibrateTemperature+0x68>)
 8005e00:	60bb      	str	r3, [r7, #8]

    // linear interpolation
    return T1 + (measured - M1) * (T2 - T1) / (M2 - M1);
 8005e02:	ed97 7a01 	vldr	s14, [r7, #4]
 8005e06:	edd7 7a04 	vldr	s15, [r7, #16]
 8005e0a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005e0e:	edd7 6a03 	vldr	s13, [r7, #12]
 8005e12:	edd7 7a05 	vldr	s15, [r7, #20]
 8005e16:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005e1a:	ee67 6a27 	vmul.f32	s13, s14, s15
 8005e1e:	ed97 7a02 	vldr	s14, [r7, #8]
 8005e22:	edd7 7a04 	vldr	s15, [r7, #16]
 8005e26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005e2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e2e:	edd7 7a05 	vldr	s15, [r7, #20]
 8005e32:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8005e36:	eeb0 0a67 	vmov.f32	s0, s15
 8005e3a:	371c      	adds	r7, #28
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr
 8005e44:	41c80000 	.word	0x41c80000
 8005e48:	41e00000 	.word	0x41e00000
 8005e4c:	42126666 	.word	0x42126666
 8005e50:	421ccccd 	.word	0x421ccccd

08005e54 <PCBCells_ADC_NTC_GetTemperature>:

float PCBCells_ADC_NTC_GetTemperature(float Rt){
 8005e54:	b480      	push	{r7}
 8005e56:	b085      	sub	sp, #20
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	ed87 0a01 	vstr	s0, [r7, #4]




    // if out of range
    if (Rt >= R[0])  { return T[0]; }        // colder than 0C
 8005e5e:	4b3f      	ldr	r3, [pc, #252]	@ (8005f5c <PCBCells_ADC_NTC_GetTemperature+0x108>)
 8005e60:	edd3 7a00 	vldr	s15, [r3]
 8005e64:	ed97 7a01 	vldr	s14, [r7, #4]
 8005e68:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e70:	db03      	blt.n	8005e7a <PCBCells_ADC_NTC_GetTemperature+0x26>
 8005e72:	4b3b      	ldr	r3, [pc, #236]	@ (8005f60 <PCBCells_ADC_NTC_GetTemperature+0x10c>)
 8005e74:	edd3 7a00 	vldr	s15, [r3]
 8005e78:	e068      	b.n	8005f4c <PCBCells_ADC_NTC_GetTemperature+0xf8>
    if (Rt <= R[100]){ return T[100]; }      // warmer than 100C
 8005e7a:	4b38      	ldr	r3, [pc, #224]	@ (8005f5c <PCBCells_ADC_NTC_GetTemperature+0x108>)
 8005e7c:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8005e80:	ed97 7a01 	vldr	s14, [r7, #4]
 8005e84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e8c:	d803      	bhi.n	8005e96 <PCBCells_ADC_NTC_GetTemperature+0x42>
 8005e8e:	4b34      	ldr	r3, [pc, #208]	@ (8005f60 <PCBCells_ADC_NTC_GetTemperature+0x10c>)
 8005e90:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8005e94:	e05a      	b.n	8005f4c <PCBCells_ADC_NTC_GetTemperature+0xf8>



    // search for closes restistance
    for (int i = 0; i < 100; ++i) {
 8005e96:	2300      	movs	r3, #0
 8005e98:	60fb      	str	r3, [r7, #12]
 8005e9a:	e052      	b.n	8005f42 <PCBCells_ADC_NTC_GetTemperature+0xee>

    	// checking if exact R is higher and lower to the closes resistance from table
        if (Rt <= R[i] && Rt >= R[i + 1]) {
 8005e9c:	4a2f      	ldr	r2, [pc, #188]	@ (8005f5c <PCBCells_ADC_NTC_GetTemperature+0x108>)
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	4413      	add	r3, r2
 8005ea4:	edd3 7a00 	vldr	s15, [r3]
 8005ea8:	ed97 7a01 	vldr	s14, [r7, #4]
 8005eac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eb4:	d842      	bhi.n	8005f3c <PCBCells_ADC_NTC_GetTemperature+0xe8>
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	3301      	adds	r3, #1
 8005eba:	4a28      	ldr	r2, [pc, #160]	@ (8005f5c <PCBCells_ADC_NTC_GetTemperature+0x108>)
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	4413      	add	r3, r2
 8005ec0:	edd3 7a00 	vldr	s15, [r3]
 8005ec4:	ed97 7a01 	vldr	s14, [r7, #4]
 8005ec8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005ecc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ed0:	db34      	blt.n	8005f3c <PCBCells_ADC_NTC_GetTemperature+0xe8>

        	// returning interpolated value of temperature
            return T[i] + (T[i + 1] - T[i]) * (Rt - R[i]) / (R[i + 1] - R[i]);
 8005ed2:	4a23      	ldr	r2, [pc, #140]	@ (8005f60 <PCBCells_ADC_NTC_GetTemperature+0x10c>)
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	4413      	add	r3, r2
 8005eda:	ed93 7a00 	vldr	s14, [r3]
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	3301      	adds	r3, #1
 8005ee2:	4a1f      	ldr	r2, [pc, #124]	@ (8005f60 <PCBCells_ADC_NTC_GetTemperature+0x10c>)
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	4413      	add	r3, r2
 8005ee8:	edd3 6a00 	vldr	s13, [r3]
 8005eec:	4a1c      	ldr	r2, [pc, #112]	@ (8005f60 <PCBCells_ADC_NTC_GetTemperature+0x10c>)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	009b      	lsls	r3, r3, #2
 8005ef2:	4413      	add	r3, r2
 8005ef4:	edd3 7a00 	vldr	s15, [r3]
 8005ef8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005efc:	4a17      	ldr	r2, [pc, #92]	@ (8005f5c <PCBCells_ADC_NTC_GetTemperature+0x108>)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	009b      	lsls	r3, r3, #2
 8005f02:	4413      	add	r3, r2
 8005f04:	edd3 7a00 	vldr	s15, [r3]
 8005f08:	ed97 6a01 	vldr	s12, [r7, #4]
 8005f0c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005f10:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	3301      	adds	r3, #1
 8005f18:	4a10      	ldr	r2, [pc, #64]	@ (8005f5c <PCBCells_ADC_NTC_GetTemperature+0x108>)
 8005f1a:	009b      	lsls	r3, r3, #2
 8005f1c:	4413      	add	r3, r2
 8005f1e:	edd3 6a00 	vldr	s13, [r3]
 8005f22:	4a0e      	ldr	r2, [pc, #56]	@ (8005f5c <PCBCells_ADC_NTC_GetTemperature+0x108>)
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	009b      	lsls	r3, r3, #2
 8005f28:	4413      	add	r3, r2
 8005f2a:	edd3 7a00 	vldr	s15, [r3]
 8005f2e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005f32:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8005f36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f3a:	e007      	b.n	8005f4c <PCBCells_ADC_NTC_GetTemperature+0xf8>
    for (int i = 0; i < 100; ++i) {
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	3301      	adds	r3, #1
 8005f40:	60fb      	str	r3, [r7, #12]
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2b63      	cmp	r3, #99	@ 0x63
 8005f46:	dda9      	ble.n	8005e9c <PCBCells_ADC_NTC_GetTemperature+0x48>

    }


    //returning error value;
    return ((float)(-1.0f));
 8005f48:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
}
 8005f4c:	eeb0 0a67 	vmov.f32	s0, s15
 8005f50:	3714      	adds	r7, #20
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr
 8005f5a:	bf00      	nop
 8005f5c:	080062e0 	.word	0x080062e0
 8005f60:	08006474 	.word	0x08006474

08005f64 <PCBCells_CAN_ScaleValue>:

/* Includes ----------------------------------------------------------------------------------  */
#include "PCB_Cells_CAN.h"

/* Functions' bodies --------------------------------------------------------------------------  */
HAL_StatusTypeDef PCBCells_CAN_ScaleValue(PCBCells_TypeDef* pc, uint8_t thermIndex, float* realValue){
 8005f64:	b480      	push	{r7}
 8005f66:	b087      	sub	sp, #28
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	60f8      	str	r0, [r7, #12]
 8005f6c:	460b      	mov	r3, r1
 8005f6e:	607a      	str	r2, [r7, #4]
 8005f70:	72fb      	strb	r3, [r7, #11]

	// checking if given thermistor index is correct
	if(thermIndex > 9 || thermIndex < 1){
 8005f72:	7afb      	ldrb	r3, [r7, #11]
 8005f74:	2b09      	cmp	r3, #9
 8005f76:	d802      	bhi.n	8005f7e <PCBCells_CAN_ScaleValue+0x1a>
 8005f78:	7afb      	ldrb	r3, [r7, #11]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d101      	bne.n	8005f82 <PCBCells_CAN_ScaleValue+0x1e>
		return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e01a      	b.n	8005fb8 <PCBCells_CAN_ScaleValue+0x54>
	}

	uint8_t binaryType = 0; 	// Init of variable that will store calculated binary type of temperature, its type will be correct to those which should be sent via CAN
 8005f82:	2300      	movs	r3, #0
 8005f84:	75fb      	strb	r3, [r7, #23]

	// Calculating binary type of temperature | refers to: binaryType = (realValue - offset)/ gain;
	binaryType = (*realValue - PCBCELLS_CAN_THERM_OFFSET) / PCBCELLS_CAN_THERM_GAIN;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	edd3 7a00 	vldr	s15, [r3]
 8005f8c:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8005fc4 <PCBCells_CAN_ScaleValue+0x60>
 8005f90:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8005f94:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8005fc8 <PCBCells_CAN_ScaleValue+0x64>
 8005f98:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005f9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fa0:	edc7 7a00 	vstr	s15, [r7]
 8005fa4:	783b      	ldrb	r3, [r7, #0]
 8005fa6:	75fb      	strb	r3, [r7, #23]

	// assigning calculated binary type of temperature to correct index in array (stored in PCBCells_TypeDef), index of array is equal to thermIndex - 1
	pc->pcadc.PCBCells_temperatures[thermIndex - 1] = binaryType;
 8005fa8:	7afb      	ldrb	r3, [r7, #11]
 8005faa:	3b01      	subs	r3, #1
 8005fac:	68fa      	ldr	r2, [r7, #12]
 8005fae:	4413      	add	r3, r2
 8005fb0:	7dfa      	ldrb	r2, [r7, #23]
 8005fb2:	f883 2500 	strb.w	r2, [r3, #1280]	@ 0x500

	return HAL_OK;
 8005fb6:	2300      	movs	r3, #0
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	371c      	adds	r7, #28
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr
 8005fc4:	42473732 	.word	0x42473732
 8005fc8:	3ec8c932 	.word	0x3ec8c932

08005fcc <PCBCells_Init>:
/* Variables ----------------------------------------------------------------------------------  */


/* Functions' bodies --------------------------------------------------------------------------  */

HAL_StatusTypeDef PCBCells_Init(PCBCells_TypeDef* pc, ADC_HandleTypeDef* hadc1, ADC_HandleTypeDef* hadc2, CAN_HandleTypeDef* hcan){
 8005fcc:	b5b0      	push	{r4, r5, r7, lr}
 8005fce:	b084      	sub	sp, #16
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	607a      	str	r2, [r7, #4]
 8005fd8:	603b      	str	r3, [r7, #0]

	// Assigning peripherals' handles to PCBCells' objects
	pc->pcadc.hadc1 = *hadc1;
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	4610      	mov	r0, r2
 8005fe0:	4619      	mov	r1, r3
 8005fe2:	2350      	movs	r3, #80	@ 0x50
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	f000 f949 	bl	800627c <memcpy>
	pc->pcadc.hadc2 = *hadc2;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	3350      	adds	r3, #80	@ 0x50
 8005ff0:	4611      	mov	r1, r2
 8005ff2:	2250      	movs	r2, #80	@ 0x50
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f000 f941 	bl	800627c <memcpy>
	pc->pccan.hcan  = *hcan;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	683a      	ldr	r2, [r7, #0]
 8005ffe:	f203 540c 	addw	r4, r3, #1292	@ 0x50c
 8006002:	4615      	mov	r5, r2
 8006004:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006006:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006008:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800600a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800600c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8006010:	e884 0003 	stmia.w	r4, {r0, r1}

	// Setting default status
	pc->prevStatus = PCBCELLS_ACTIVE;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2200      	movs	r2, #0
 8006018:	f883 2a08 	strb.w	r2, [r3, #2568]	@ 0xa08
	pc->currStatus = PCBCELLS_ACTIVE;;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2200      	movs	r2, #0
 8006020:	f883 2a09 	strb.w	r2, [r3, #2569]	@ 0xa09

	// Reseting buffers
	memset(pc->pcadc.PCBCells_temperatures, 0, sizeof(pc->pcadc.PCBCells_temperatures));
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800602a:	2209      	movs	r2, #9
 800602c:	2100      	movs	r1, #0
 800602e:	4618      	mov	r0, r3
 8006030:	f000 f8f8 	bl	8006224 <memset>

	// Reading PCB Index
	if(PCBCells_ConfigPCBIndex(pc) != HAL_OK){
 8006034:	68f8      	ldr	r0, [r7, #12]
 8006036:	f000 f8ad 	bl	8006194 <PCBCells_ConfigPCBIndex>
 800603a:	4603      	mov	r3, r0
 800603c:	2b00      	cmp	r3, #0
 800603e:	d001      	beq.n	8006044 <PCBCells_Init+0x78>
		return HAL_ERROR;
 8006040:	2301      	movs	r3, #1
 8006042:	e040      	b.n	80060c6 <PCBCells_Init+0xfa>
	}

	// Init ADC1
	if(ADC_Init(&pc->pcadc.hadc1, &pc->pcadc.badc1, &pc->pcadc.cadc1) != HAL_OK){
 8006044:	68f8      	ldr	r0, [r7, #12]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f103 01c0 	add.w	r1, r3, #192	@ 0xc0
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	33a0      	adds	r3, #160	@ 0xa0
 8006050:	461a      	mov	r2, r3
 8006052:	f7ff fab1 	bl	80055b8 <ADC_Init>
 8006056:	4603      	mov	r3, r0
 8006058:	2b00      	cmp	r3, #0
 800605a:	d001      	beq.n	8006060 <PCBCells_Init+0x94>
		return HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	e032      	b.n	80060c6 <PCBCells_Init+0xfa>
	}


	// Init ADC2
	if(ADC_Init(&pc->pcadc.hadc2, &pc->pcadc.badc2, &pc->pcadc.cadc2) != HAL_OK){
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	f103 0050 	add.w	r0, r3, #80	@ 0x50
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f503 7138 	add.w	r1, r3, #736	@ 0x2e0
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	33b0      	adds	r3, #176	@ 0xb0
 8006070:	461a      	mov	r2, r3
 8006072:	f7ff faa1 	bl	80055b8 <ADC_Init>
 8006076:	4603      	mov	r3, r0
 8006078:	2b00      	cmp	r3, #0
 800607a:	d001      	beq.n	8006080 <PCBCells_Init+0xb4>
		return HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	e022      	b.n	80060c6 <PCBCells_Init+0xfa>
	}

	// Init dual mode conversion for ADC1 and ADC2
	if(ADC_InitMultimode(&pc->pcadc.hadc1, &pc->pcadc.badc1) != HAL_OK){
 8006080:	68fa      	ldr	r2, [r7, #12]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	33c0      	adds	r3, #192	@ 0xc0
 8006086:	4619      	mov	r1, r3
 8006088:	4610      	mov	r0, r2
 800608a:	f7ff fade 	bl	800564a <ADC_InitMultimode>
 800608e:	4603      	mov	r3, r0
 8006090:	2b00      	cmp	r3, #0
 8006092:	d001      	beq.n	8006098 <PCBCells_Init+0xcc>
		return HAL_ERROR;
 8006094:	2301      	movs	r3, #1
 8006096:	e016      	b.n	80060c6 <PCBCells_Init+0xfa>

	// Adding frames to CAN buffer


	//Init CAN
	CAN_Init(&pc->pccan.hcan);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f203 530c 	addw	r3, r3, #1292	@ 0x50c
 800609e:	4618      	mov	r0, r3
 80060a0:	f7ff fd42 	bl	8005b28 <CAN_Init>

	// Check if can was properly initialized
	if(pc->pccan.hcan.Instance != CAN){
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	f8d3 350c 	ldr.w	r3, [r3, #1292]	@ 0x50c
 80060aa:	4a09      	ldr	r2, [pc, #36]	@ (80060d0 <PCBCells_Init+0x104>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d001      	beq.n	80060b4 <PCBCells_Init+0xe8>
		return HAL_ERROR;
 80060b0:	2301      	movs	r3, #1
 80060b2:	e008      	b.n	80060c6 <PCBCells_Init+0xfa>
	}

	// Starting the rest peripherals
	if(PCBCells_Peripherals_Start(pc) != HAL_OK){
 80060b4:	68f8      	ldr	r0, [r7, #12]
 80060b6:	f000 f83a 	bl	800612e <PCBCells_Peripherals_Start>
 80060ba:	4603      	mov	r3, r0
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d001      	beq.n	80060c4 <PCBCells_Init+0xf8>
		return HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	e000      	b.n	80060c6 <PCBCells_Init+0xfa>
	}

	return HAL_OK;
 80060c4:	2300      	movs	r3, #0
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3710      	adds	r7, #16
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bdb0      	pop	{r4, r5, r7, pc}
 80060ce:	bf00      	nop
 80060d0:	40006400 	.word	0x40006400

080060d4 <PCBCells_Mode_Normal>:

HAL_StatusTypeDef PCBCells_Mode_Normal(PCBCells_TypeDef* pc){
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b082      	sub	sp, #8
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]

	// check if change of status occurred
	if(pc->prevStatus != PCBCELLS_ACTIVE){
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f893 3a08 	ldrb.w	r3, [r3, #2568]	@ 0xa08
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d00b      	beq.n	80060fe <PCBCells_Mode_Normal+0x2a>

		// start peripherals
		if(PCBCells_Peripherals_Start(pc) != HAL_OK){
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f000 f821 	bl	800612e <PCBCells_Peripherals_Start>
 80060ec:	4603      	mov	r3, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d001      	beq.n	80060f6 <PCBCells_Mode_Normal+0x22>
			return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e00c      	b.n	8006110 <PCBCells_Mode_Normal+0x3c>
		}

		// restore pervStatus flag to prevent multi start of peripherals
		pc->prevStatus = PCBCELLS_ACTIVE;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2200      	movs	r2, #0
 80060fa:	f883 2a08 	strb.w	r2, [r3, #2568]	@ 0xa08

	}

	// Read Channels of ADC
	if(PCBCells_ADC_ReadValues(pc) != HAL_OK){
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f7ff fd4a 	bl	8005b98 <PCBCells_ADC_ReadValues>
 8006104:	4603      	mov	r3, r0
 8006106:	2b00      	cmp	r3, #0
 8006108:	d001      	beq.n	800610e <PCBCells_Mode_Normal+0x3a>
		return HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	e000      	b.n	8006110 <PCBCells_Mode_Normal+0x3c>
	}

	// Send Data via CAN


	return HAL_OK;
 800610e:	2300      	movs	r3, #0
}
 8006110:	4618      	mov	r0, r3
 8006112:	3708      	adds	r7, #8
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <PCBCells_Mode_Error>:


HAL_StatusTypeDef PCBCells_Mode_Error(PCBCells_TypeDef* pc){
 8006118:	b480      	push	{r7}
 800611a:	b083      	sub	sp, #12
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]

	/*
	 * Under constructions
	 */

	return HAL_OK;
 8006120:	2300      	movs	r3, #0
}
 8006122:	4618      	mov	r0, r3
 8006124:	370c      	adds	r7, #12
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr

0800612e <PCBCells_Peripherals_Start>:

HAL_StatusTypeDef PCBCells_Peripherals_Start(PCBCells_TypeDef* pc){
 800612e:	b580      	push	{r7, lr}
 8006130:	b082      	sub	sp, #8
 8006132:	af00      	add	r7, sp, #0
 8006134:	6078      	str	r0, [r7, #4]

	// Starting ADC1
	if(HAL_ADC_Start(&pc->pcadc.hadc1) != HAL_OK){
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4618      	mov	r0, r3
 800613a:	f7fb f907 	bl	800134c <HAL_ADC_Start>
 800613e:	4603      	mov	r3, r0
 8006140:	2b00      	cmp	r3, #0
 8006142:	d001      	beq.n	8006148 <PCBCells_Peripherals_Start+0x1a>
		return HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e021      	b.n	800618c <PCBCells_Peripherals_Start+0x5e>
	}

	// Starting ADC2
	if(HAL_ADC_Start(&pc->pcadc.hadc2) != HAL_OK){
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	3350      	adds	r3, #80	@ 0x50
 800614c:	4618      	mov	r0, r3
 800614e:	f7fb f8fd 	bl	800134c <HAL_ADC_Start>
 8006152:	4603      	mov	r3, r0
 8006154:	2b00      	cmp	r3, #0
 8006156:	d001      	beq.n	800615c <PCBCells_Peripherals_Start+0x2e>
		return HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	e017      	b.n	800618c <PCBCells_Peripherals_Start+0x5e>
	}

	// Launching Dual Mode Conversion
	if(HAL_ADCEx_MultiModeStart_DMA(&pc->pcadc.hadc1, &pc->pcadc.badc1, ADC_MAX_CHANNELS) != HAL_OK){
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	33c0      	adds	r3, #192	@ 0xc0
 8006162:	2210      	movs	r2, #16
 8006164:	4619      	mov	r1, r3
 8006166:	f7fb fd31 	bl	8001bcc <HAL_ADCEx_MultiModeStart_DMA>
 800616a:	4603      	mov	r3, r0
 800616c:	2b00      	cmp	r3, #0
 800616e:	d001      	beq.n	8006174 <PCBCells_Peripherals_Start+0x46>
		return HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	e00b      	b.n	800618c <PCBCells_Peripherals_Start+0x5e>
	}


	// Starting CAN
	if(HAL_CAN_Start(&pc->pccan.hcan) != HAL_OK){
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f203 530c 	addw	r3, r3, #1292	@ 0x50c
 800617a:	4618      	mov	r0, r3
 800617c:	f7fc fd2f 	bl	8002bde <HAL_CAN_Start>
 8006180:	4603      	mov	r3, r0
 8006182:	2b00      	cmp	r3, #0
 8006184:	d001      	beq.n	800618a <PCBCells_Peripherals_Start+0x5c>
		return HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	e000      	b.n	800618c <PCBCells_Peripherals_Start+0x5e>
	}

	return HAL_OK;
 800618a:	2300      	movs	r3, #0
}
 800618c:	4618      	mov	r0, r3
 800618e:	3708      	adds	r7, #8
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}

08006194 <PCBCells_ConfigPCBIndex>:
	}

	return HAL_OK;
}

HAL_StatusTypeDef PCBCells_ConfigPCBIndex(PCBCells_TypeDef* pc){
 8006194:	b590      	push	{r4, r7, lr}
 8006196:	b085      	sub	sp, #20
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]

	uint8_t index = 0;
 800619c:	2300      	movs	r3, #0
 800619e:	73fb      	strb	r3, [r7, #15]

	// Reading index, if resistor is soldered on PCB board, then he pulls to GND, otherwise software set pull-up resistor pulls to 3V3
	index = (!HAL_GPIO_ReadPin(R1_GPIO_Port, R1_Pin) << 2) |
 80061a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80061a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80061a8:	f7fd f99e 	bl	80034e8 <HAL_GPIO_ReadPin>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d101      	bne.n	80061b6 <PCBCells_ConfigPCBIndex+0x22>
 80061b2:	2404      	movs	r4, #4
 80061b4:	e000      	b.n	80061b8 <PCBCells_ConfigPCBIndex+0x24>
 80061b6:	2400      	movs	r4, #0
			(!HAL_GPIO_ReadPin(R2_GPIO_Port, R2_Pin) << 1) |
 80061b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80061bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80061c0:	f7fd f992 	bl	80034e8 <HAL_GPIO_ReadPin>
 80061c4:	4603      	mov	r3, r0
	index = (!HAL_GPIO_ReadPin(R1_GPIO_Port, R1_Pin) << 2) |
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d101      	bne.n	80061ce <PCBCells_ConfigPCBIndex+0x3a>
 80061ca:	2302      	movs	r3, #2
 80061cc:	e000      	b.n	80061d0 <PCBCells_ConfigPCBIndex+0x3c>
 80061ce:	2300      	movs	r3, #0
 80061d0:	4323      	orrs	r3, r4
 80061d2:	b25c      	sxtb	r4, r3
			 !HAL_GPIO_ReadPin(R3_GPIO_Port, R3_Pin);
 80061d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80061d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80061dc:	f7fd f984 	bl	80034e8 <HAL_GPIO_ReadPin>
 80061e0:	4603      	mov	r3, r0
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	bf0c      	ite	eq
 80061e6:	2301      	moveq	r3, #1
 80061e8:	2300      	movne	r3, #0
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	b25b      	sxtb	r3, r3
			(!HAL_GPIO_ReadPin(R2_GPIO_Port, R2_Pin) << 1) |
 80061ee:	4323      	orrs	r3, r4
 80061f0:	b25b      	sxtb	r3, r3
	index = (!HAL_GPIO_ReadPin(R1_GPIO_Port, R1_Pin) << 2) |
 80061f2:	73fb      	strb	r3, [r7, #15]

	// checking if index is in correct range
	if(index > 7 || index < 1){
 80061f4:	7bfb      	ldrb	r3, [r7, #15]
 80061f6:	2b07      	cmp	r3, #7
 80061f8:	d802      	bhi.n	8006200 <PCBCells_ConfigPCBIndex+0x6c>
 80061fa:	7bfb      	ldrb	r3, [r7, #15]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d101      	bne.n	8006204 <PCBCells_ConfigPCBIndex+0x70>
		return HAL_ERROR;
 8006200:	2301      	movs	r3, #1
 8006202:	e00b      	b.n	800621c <PCBCells_ConfigPCBIndex+0x88>
	}

	// assign index to PCBCells field
	pc->packetIndex = index;
 8006204:	7bfb      	ldrb	r3, [r7, #15]
 8006206:	f003 0307 	and.w	r3, r3, #7
 800620a:	b2d9      	uxtb	r1, r3
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	f892 3a0a 	ldrb.w	r3, [r2, #2570]	@ 0xa0a
 8006212:	f361 0302 	bfi	r3, r1, #0, #3
 8006216:	f882 3a0a 	strb.w	r3, [r2, #2570]	@ 0xa0a

	return HAL_OK;
 800621a:	2300      	movs	r3, #0
}
 800621c:	4618      	mov	r0, r3
 800621e:	3714      	adds	r7, #20
 8006220:	46bd      	mov	sp, r7
 8006222:	bd90      	pop	{r4, r7, pc}

08006224 <memset>:
 8006224:	4402      	add	r2, r0
 8006226:	4603      	mov	r3, r0
 8006228:	4293      	cmp	r3, r2
 800622a:	d100      	bne.n	800622e <memset+0xa>
 800622c:	4770      	bx	lr
 800622e:	f803 1b01 	strb.w	r1, [r3], #1
 8006232:	e7f9      	b.n	8006228 <memset+0x4>

08006234 <__libc_init_array>:
 8006234:	b570      	push	{r4, r5, r6, lr}
 8006236:	4d0d      	ldr	r5, [pc, #52]	@ (800626c <__libc_init_array+0x38>)
 8006238:	4c0d      	ldr	r4, [pc, #52]	@ (8006270 <__libc_init_array+0x3c>)
 800623a:	1b64      	subs	r4, r4, r5
 800623c:	10a4      	asrs	r4, r4, #2
 800623e:	2600      	movs	r6, #0
 8006240:	42a6      	cmp	r6, r4
 8006242:	d109      	bne.n	8006258 <__libc_init_array+0x24>
 8006244:	4d0b      	ldr	r5, [pc, #44]	@ (8006274 <__libc_init_array+0x40>)
 8006246:	4c0c      	ldr	r4, [pc, #48]	@ (8006278 <__libc_init_array+0x44>)
 8006248:	f000 f826 	bl	8006298 <_init>
 800624c:	1b64      	subs	r4, r4, r5
 800624e:	10a4      	asrs	r4, r4, #2
 8006250:	2600      	movs	r6, #0
 8006252:	42a6      	cmp	r6, r4
 8006254:	d105      	bne.n	8006262 <__libc_init_array+0x2e>
 8006256:	bd70      	pop	{r4, r5, r6, pc}
 8006258:	f855 3b04 	ldr.w	r3, [r5], #4
 800625c:	4798      	blx	r3
 800625e:	3601      	adds	r6, #1
 8006260:	e7ee      	b.n	8006240 <__libc_init_array+0xc>
 8006262:	f855 3b04 	ldr.w	r3, [r5], #4
 8006266:	4798      	blx	r3
 8006268:	3601      	adds	r6, #1
 800626a:	e7f2      	b.n	8006252 <__libc_init_array+0x1e>
 800626c:	08006610 	.word	0x08006610
 8006270:	08006610 	.word	0x08006610
 8006274:	08006610 	.word	0x08006610
 8006278:	08006614 	.word	0x08006614

0800627c <memcpy>:
 800627c:	440a      	add	r2, r1
 800627e:	4291      	cmp	r1, r2
 8006280:	f100 33ff 	add.w	r3, r0, #4294967295
 8006284:	d100      	bne.n	8006288 <memcpy+0xc>
 8006286:	4770      	bx	lr
 8006288:	b510      	push	{r4, lr}
 800628a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800628e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006292:	4291      	cmp	r1, r2
 8006294:	d1f9      	bne.n	800628a <memcpy+0xe>
 8006296:	bd10      	pop	{r4, pc}

08006298 <_init>:
 8006298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800629a:	bf00      	nop
 800629c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800629e:	bc08      	pop	{r3}
 80062a0:	469e      	mov	lr, r3
 80062a2:	4770      	bx	lr

080062a4 <_fini>:
 80062a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062a6:	bf00      	nop
 80062a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062aa:	bc08      	pop	{r3}
 80062ac:	469e      	mov	lr, r3
 80062ae:	4770      	bx	lr
