
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps.v
# synth_design -part xc7z020clg484-3 -top td_fused_top_td_fused_tdf7_fmaps -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top td_fused_top_td_fused_tdf7_fmaps -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 260127 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 24.895 ; free physical = 245869 ; free virtual = 313621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_td_fused_tdf7_fmaps' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps.v:15]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_td_fused_tdf7_fmaps_memcore' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps.v:222]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 6272 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_td_fused_tdf7_fmaps_memcore_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps.v:260]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 6272 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_td_fused_tdf7_fmaps_memcore_ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps.v:260]
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_td_fused_tdf7_fmaps_memcore' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps.v:222]
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_td_fused_tdf7_fmaps' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps.v:15]
WARNING: [Synth 8-3331] design td_fused_top_td_fused_tdf7_fmaps_memcore has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1553.957 ; gain = 78.316 ; free physical = 245877 ; free virtual = 313630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1553.957 ; gain = 78.316 ; free physical = 245878 ; free virtual = 313631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1561.953 ; gain = 86.312 ; free physical = 245878 ; free virtual = 313631
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1569.957 ; gain = 94.316 ; free physical = 245871 ; free virtual = 313623
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	             392K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module td_fused_top_td_fused_tdf7_fmaps 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module td_fused_top_td_fused_tdf7_fmaps_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	             392K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1718.594 ; gain = 242.953 ; free physical = 245656 ; free virtual = 313411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|td_fused_top_td_fused_tdf7_fmaps_memcore_ram: | ram_reg    | 8 K x 64(READ_FIRST)   | W |   | 8 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|td_fused_top_td_fused_tdf7_fmaps_memcore_ram: | ram_reg    | 8 K x 64(READ_FIRST)   | W |   | 8 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1718.594 ; gain = 242.953 ; free physical = 245634 ; free virtual = 313388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|td_fused_top_td_fused_tdf7_fmaps_memcore_ram: | ram_reg    | 8 K x 64(READ_FIRST)   | W |   | 8 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|td_fused_top_td_fused_tdf7_fmaps_memcore_ram: | ram_reg    | 8 K x 64(READ_FIRST)   | W |   | 8 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_U_1/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1718.594 ; gain = 242.953 ; free physical = 245606 ; free virtual = 313360
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net buf_ce1_1 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net buf_ce1_0 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1718.594 ; gain = 242.953 ; free physical = 245567 ; free virtual = 313321
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1718.594 ; gain = 242.953 ; free physical = 245566 ; free virtual = 313320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1718.594 ; gain = 242.953 ; free physical = 245562 ; free virtual = 313316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1718.594 ; gain = 242.953 ; free physical = 245562 ; free virtual = 313316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1718.594 ; gain = 242.953 ; free physical = 245575 ; free virtual = 313329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1718.594 ; gain = 242.953 ; free physical = 245577 ; free virtual = 313331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     1|
|2     |LUT2     |     2|
|3     |LUT3     |   129|
|4     |LUT4     |   182|
|5     |LUT5     |    83|
|6     |LUT6     |     3|
|7     |RAMB36E1 |    32|
|8     |FDRE     |    72|
|9     |FDSE     |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------+-----------------------------------------------+------+
|      |Instance                                           |Module                                         |Cells |
+------+---------------------------------------------------+-----------------------------------------------+------+
|1     |top                                                |                                               |   505|
|2     |  td_fused_top_td_fused_tdf7_fmaps_memcore_U_0     |td_fused_top_td_fused_tdf7_fmaps_memcore       |   179|
|3     |    td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U |td_fused_top_td_fused_tdf7_fmaps_memcore_ram_1 |   179|
|4     |  td_fused_top_td_fused_tdf7_fmaps_memcore_U_1     |td_fused_top_td_fused_tdf7_fmaps_memcore_0     |   243|
|5     |    td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U |td_fused_top_td_fused_tdf7_fmaps_memcore_ram   |   243|
+------+---------------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1718.594 ; gain = 242.953 ; free physical = 245578 ; free virtual = 313332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1718.594 ; gain = 242.953 ; free physical = 245576 ; free virtual = 313330
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1718.594 ; gain = 242.953 ; free physical = 245578 ; free virtual = 313332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1851.750 ; gain = 0.000 ; free physical = 245478 ; free virtual = 313232
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1851.750 ; gain = 376.207 ; free physical = 245533 ; free virtual = 313287
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2402.406 ; gain = 550.656 ; free physical = 245070 ; free virtual = 312823
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.406 ; gain = 0.000 ; free physical = 245077 ; free virtual = 312831
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.414 ; gain = 0.000 ; free physical = 245070 ; free virtual = 312826
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2525.680 ; gain = 0.004 ; free physical = 245044 ; free virtual = 312798

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: a11de578

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2525.680 ; gain = 0.000 ; free physical = 245044 ; free virtual = 312798

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a2e53d28

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2525.680 ; gain = 0.000 ; free physical = 245024 ; free virtual = 312778
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a2e53d28

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2525.680 ; gain = 0.000 ; free physical = 245024 ; free virtual = 312777
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10985feeb

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2525.680 ; gain = 0.000 ; free physical = 245023 ; free virtual = 312777
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10985feeb

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2525.680 ; gain = 0.000 ; free physical = 245022 ; free virtual = 312776
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: b4069cde

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2525.680 ; gain = 0.000 ; free physical = 245019 ; free virtual = 312773
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b4069cde

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2525.680 ; gain = 0.000 ; free physical = 245020 ; free virtual = 312774
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2525.680 ; gain = 0.000 ; free physical = 245020 ; free virtual = 312774
Ending Logic Optimization Task | Checksum: b4069cde

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2525.680 ; gain = 0.000 ; free physical = 245019 ; free virtual = 312773

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.468 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: d1598a7b

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245010 ; free virtual = 312764
Ending Power Optimization Task | Checksum: d1598a7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.855 ; gain = 235.176 ; free physical = 245015 ; free virtual = 312769

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d1598a7b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245015 ; free virtual = 312769

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245015 ; free virtual = 312769
Ending Netlist Obfuscation Task | Checksum: 10cffc595

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245015 ; free virtual = 312769
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2760.855 ; gain = 235.180 ; free physical = 245015 ; free virtual = 312769
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 10cffc595
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module td_fused_top_td_fused_tdf7_fmaps ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 3968 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 244965 ; free virtual = 312719
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 244965 ; free virtual = 312719
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.330 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 244964 ; free virtual = 312718
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 224 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 244960 ; free virtual = 312714
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 244956 ; free virtual = 312710

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 244987 ; free virtual = 312741


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design td_fused_top_td_fused_tdf7_fmaps ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 32 accepted clusters 32

Number of Slice Registers augmented: 0 newly gated: 0 Total: 73
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 64
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/32 Clusters dropped: 0/32 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: a7339b00

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 244928 ; free virtual = 312682
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: a7339b00
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 244998 ; free virtual = 312752
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 1320944 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10374cbd3

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 244994 ; free virtual = 312748
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 10374cbd3

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 244994 ; free virtual = 312748
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 90fe11af

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245007 ; free virtual = 312760
INFO: [Opt 31-389] Phase Remap created 32 cells and removed 64 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: c611ff36

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245006 ; free virtual = 312760
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |              32  |              64  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: f4b1aebb

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245004 ; free virtual = 312758

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245004 ; free virtual = 312758
Ending Netlist Obfuscation Task | Checksum: f4b1aebb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245004 ; free virtual = 312758
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246159 ; free virtual = 313912
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4c51d354

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246159 ; free virtual = 313912
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246156 ; free virtual = 313909

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9324e556

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246162 ; free virtual = 313914

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13cb716fd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246164 ; free virtual = 313916

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13cb716fd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246164 ; free virtual = 313916
Phase 1 Placer Initialization | Checksum: 13cb716fd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246164 ; free virtual = 313916

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 123f1c91d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246155 ; free virtual = 313907

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246053 ; free virtual = 313805

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 21d44df96

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246033 ; free virtual = 313785
Phase 2 Global Placement | Checksum: fa53f7e6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245976 ; free virtual = 313729

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fa53f7e6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245975 ; free virtual = 313727

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b053f084

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246064 ; free virtual = 313816

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1251cf588

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246061 ; free virtual = 313813

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d58dbd03

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246060 ; free virtual = 313813

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e1b486e4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246060 ; free virtual = 313813

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 127afe030

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246057 ; free virtual = 313809

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1774107b5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246056 ; free virtual = 313809
Phase 3 Detail Placement | Checksum: 1774107b5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246057 ; free virtual = 313810

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d2f42e94

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: d2f42e94

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246058 ; free virtual = 313810
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.145. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fac8fdf6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246056 ; free virtual = 313808
Phase 4.1 Post Commit Optimization | Checksum: fac8fdf6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246056 ; free virtual = 313808

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fac8fdf6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246055 ; free virtual = 313807

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fac8fdf6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246054 ; free virtual = 313806

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246053 ; free virtual = 313805
Phase 4.4 Final Placement Cleanup | Checksum: dd9dbe10

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246052 ; free virtual = 313805
Phase 4 Post Placement Optimization and Clean-Up | Checksum: dd9dbe10

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246052 ; free virtual = 313804
Ending Placer Task | Checksum: 7328389a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246079 ; free virtual = 313831
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246078 ; free virtual = 313830
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246038 ; free virtual = 313790
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246043 ; free virtual = 313795
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 246004 ; free virtual = 313759
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 65e650e6 ConstDB: 0 ShapeSum: d41e7b4 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_ce1" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_ce1". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_ce1" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ce1". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_d1[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_d1[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_d1[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_d1[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_we1" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_we1". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_we1" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_we1". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_ce0" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ce0". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_ce0" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_ce0". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_address0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_address0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_address0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_address0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_address0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_address0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_address0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_address0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_address0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_address0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_address0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_address0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_address1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_address1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_address1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_address1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_address1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_address1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_address1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_address1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_address1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_address1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "t_address1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "t_address1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_address1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_address1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: e92a4caa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245090 ; free virtual = 312844
Post Restoration Checksum: NetGraph: 8e4d4f54 NumContArr: 5adcfd56 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e92a4caa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245090 ; free virtual = 312844

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e92a4caa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245059 ; free virtual = 312813

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e92a4caa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245059 ; free virtual = 312813
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b21ab9ed

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245044 ; free virtual = 312798
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.286  | TNS=0.000  | WHS=0.120  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 103aa72c8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245039 ; free virtual = 312793

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 28f9c5cc4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245040 ; free virtual = 312793

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.450  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19dece4cd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245033 ; free virtual = 312787
Phase 4 Rip-up And Reroute | Checksum: 19dece4cd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245032 ; free virtual = 312786

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19dece4cd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245031 ; free virtual = 312785

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19dece4cd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245030 ; free virtual = 312784
Phase 5 Delay and Skew Optimization | Checksum: 19dece4cd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245029 ; free virtual = 312783

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dec490c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245037 ; free virtual = 312790
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.450  | TNS=0.000  | WHS=0.188  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1dec490c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245035 ; free virtual = 312789
Phase 6 Post Hold Fix | Checksum: 1dec490c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245035 ; free virtual = 312789

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.16967 %
  Global Horizontal Routing Utilization  = 0.249324 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 132c64f81

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245028 ; free virtual = 312782

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 132c64f81

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245025 ; free virtual = 312779

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1188e2298

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245035 ; free virtual = 312788

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.450  | TNS=0.000  | WHS=0.188  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1188e2298

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245034 ; free virtual = 312788
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245066 ; free virtual = 312819

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245065 ; free virtual = 312819
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245063 ; free virtual = 312817
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245066 ; free virtual = 312820
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2760.855 ; gain = 0.000 ; free physical = 245056 ; free virtual = 312813
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2785.285 ; gain = 0.000 ; free physical = 244968 ; free virtual = 312722
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 04:56:23 2022...
