{"vcs1":{"timestamp_begin":1711620829.047140268, "rt":1.23, "ut":0.28, "st":0.21}}
{"vcselab":{"timestamp_begin":1711620830.354256633, "rt":0.85, "ut":0.30, "st":0.12}}
{"link":{"timestamp_begin":1711620831.279195089, "rt":0.40, "ut":0.15, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711620828.403233839}
{"VCS_COMP_START_TIME": 1711620828.403233839}
{"VCS_COMP_END_TIME": 1711620833.030654512}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329640}}
{"stitch_vcselab": {"peak_mem": 215176}}
