define LIB_MAP ( $LIB_MAP \
, ../../../../../models/generic => generic \
, ../../../../../../../m3designstart_iot/logical/models/modules/generic => modules \
, ../../../../../cortexm3integration_ds_obs/verilog => cortexm3integration_ds_obs \
, ../../../../../../../trng/logical => trng \
, ../../../../../../../cmsdk/logical/cmsdk_fpga_sram/verilog => cmsdk_fpga_sram \
, ../../../../../../../cmsdk/logical/cmsdk_iop_gpio/verilog => cmsdk_iop_gpio \
, ../../../../../../../cmsdk/logical/cmsdk_apb_watchdog/verilog => cmsdk_apb_watchdog \
, ../../../../../../../cmsdk/logical/cmsdk_apb_uart/verilog => cmsdk_apb_uart \
, ../../../../../../../cmsdk/logical/cmsdk_apb_subsystem/verilog => cmsdk_apb_subsystem \
, ../../../../../../../cmsdk/logical/cmsdk_apb_slave_mux/verilog => cmsdk_apb_slave_mux \
, ../../../../../../../cmsdk/logical/cmsdk_apb_dualtimers/verilog => cmsdk_apb_dualtimers \
, ../../../../../../../cmsdk/logical/cmsdk_ahb_to_sram/verilog => cmsdk_ahb_to_sram \
, ../../../../../../../cmsdk/logical/cmsdk_ahb_to_apb/verilog => cmsdk_ahb_to_apb \
, ../../../../../../../cmsdk/logical/cmsdk_ahb_default_slave/verilog => cmsdk_ahb_default_slave \
, ../../../../../../../cmsdk/logical/cmsdk_ahb_slave_mux/verilog => cmsdk_ahb_slave_mux \
, ../../../../../../../cmsdk/logical/cmsdk_ahb_gpio/verilog => cmsdk_ahb_gpio \
, ../../../../../../../m3designstart_iot/logical/p_beid_peripheral_f0/verilog => p_beid_peripheral_f0 \
, ../../../../../../../m3designstart_iot/logical/p_beid_interconnect_f0_ahb_mtx/verilog => p_beid_interconnect_f0_ahb_mtx \
, ../../../../../../../m3designstart_iot/logical/p_beid_interconnect_f0/verilog => p_beid_interconnect_f0 \
, ../../../../../../../m3designstart_iot/logical/m3ds_iot_top/verilog => m3ds_iot_top \
, ../../../../../../../rtc_pl031/logical/rtc_pl031/verilog => rtc_pl031 \
, ../../../../../../../trng/logical/dx_macros => dx_macros \
, ../../../../../../../trng/logical/rosc => rosc \
, ../../../../../../../trng/logical/rng/trng/trng_tests => trng_tests \
, ../../../../../../../trng/logical/rng/trng => rng_1 \
, ../../../../../../../trng/logical/rng => rng \
, ../../../../../../../trng/logical/top => top \
, ../../../../cxdt/verilog => cxdt \
, ../../../../../../../smm/logical/spi2apb3/verilog => spi2apb3 \
, ../../../../../../../smm/logical/mps2_ahb_decoder/verilog => mps2_ahb_decoder \
, ../../../../../../../smm/logical/ds703_scc_r0p3/verilog => ds703_scc_r0p3 \
, ../../../../../../../smm/logical/vga_edk/verilog => vga_edk \
, ../../../../../../../smm/logical/pl022_ssp/verilog => pl022_ssp \
, ../../../../../../../smm/logical/apb_i2s/verilog => apb_i2s \
, ../../../../../../../smm/logical/smm_common_fpga/verilog => smm_common_fpga \
, ../../../../../m3ds_peripherals/verilog => m3ds_peripherals \
, ../../../../../m3ds_user_partition/verilog => m3ds_user_partition \
, ../../../../../fpga_top/verilog => fpga_top \
, ../../../../../../../cmsdk/logical/models/memories => memories \
, ../../../../verilog => testbench \
)
