mvn r2, r0
tst r0, r1
mvnne r2, r3
add r0, r3, r2, ror 5
lsr r1, r3, 4
orr r3, r1, r0, asr 1
