INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:02:22 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.876ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 2.009ns (32.300%)  route 4.211ns (67.700%))
  Logic Levels:           21  (CARRY4=11 LUT1=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1936, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X40Y75         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mulf0/operator/sigProdExt_c2_reg[20]/Q
                         net (fo=1, routed)           0.413     1.175    mulf0/operator/sigProdExt_c2[20]
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.043     1.218 r  mulf0/operator/ltOp_carry_i_15/O
                         net (fo=1, routed)           0.163     1.381    mulf0/operator/ltOp_carry_i_15_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.043     1.424 r  mulf0/operator/ltOp_carry_i_11/O
                         net (fo=1, routed)           0.326     1.750    mulf0/operator/ltOp_carry_i_11_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I1_O)        0.043     1.793 r  mulf0/operator/ltOp_carry_i_9/O
                         net (fo=1, routed)           0.000     1.793    mulf0/operator/RoundingAdder/level5_c1[3]_i_2_1[0]
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.031 r  mulf0/operator/RoundingAdder/ltOp_carry_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     2.031    mulf0/operator/RoundingAdder/ltOp_carry_i_7__0_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.081 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.081    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.131 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.131    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.181 r  mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.181    mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.231 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.231    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.281 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.281    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.331 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.331    mulf0/operator/RoundingAdder/ltOp_carry__1_i_9_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     2.478 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_10/O[3]
                         net (fo=41, routed)          0.422     2.900    mulf0/operator/RoundingAdder/p_0_in[31]
    SLICE_X37Y80         LUT4 (Prop_lut4_I0_O)        0.120     3.020 f  mulf0/operator/RoundingAdder/level4_c1[25]_i_5/O
                         net (fo=34, routed)          0.458     3.478    mulf0/operator/RoundingAdder/level4_c1[25]_i_5_n_0
    SLICE_X36Y81         LUT4 (Prop_lut4_I2_O)        0.043     3.521 f  mulf0/operator/RoundingAdder/level4_c1[21]_i_2/O
                         net (fo=7, routed)           0.410     3.932    mulf0/operator/RoundingAdder/mulf0_result[18]
    SLICE_X36Y82         LUT6 (Prop_lut6_I1_O)        0.043     3.975 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_11/O
                         net (fo=1, routed)           0.341     4.315    mulf0/operator/RoundingAdder/ltOp_carry__2_i_11_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I4_O)        0.043     4.358 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0/O
                         net (fo=3, routed)           0.103     4.461    mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I0_O)        0.043     4.504 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.252     4.756    addf0/operator/level5_c1_reg[3][0]
    SLICE_X35Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     4.947 f  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=56, routed)          0.424     5.371    mulf0/operator/RoundingAdder/CO[0]
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.043     5.414 r  mulf0/operator/RoundingAdder/i__carry_i_1/O
                         net (fo=5, routed)           0.301     5.716    addf0/operator/ps_c1_reg[0][0]
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.907 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.907    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.011 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=6, routed)           0.330     6.340    mulf0/operator/RoundingAdder/level4_c1_reg[22][0]
    SLICE_X36Y84         LUT5 (Prop_lut5_I3_O)        0.120     6.460 r  mulf0/operator/RoundingAdder/level4_c1[22]_i_1__0/O
                         net (fo=9, routed)           0.268     6.728    addf0/operator/RightShifterComponent/level4_c1_reg[22]_0
    SLICE_X35Y84         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=1936, unset)         0.483     4.183    addf0/operator/RightShifterComponent/clk
    SLICE_X35Y84         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X35Y84         FDRE (Setup_fdre_C_R)       -0.295     3.852    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -6.728    
  -------------------------------------------------------------------
                         slack                                 -2.876    




