<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_4_zynq_ultra_ps_e_1_0_synth_1" LaunchDir="/home/junningfan/Documents/FPGA/4601/Vivado/baseline_hls/baseline_hls.runs/design_4_zynq_ultra_ps_e_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_4_xbar_1_synth_1" LaunchDir="/home/junningfan/Documents/FPGA/4601/Vivado/baseline_hls/baseline_hls.runs/design_4_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_4_xbar_0_synth_1" LaunchDir="/home/junningfan/Documents/FPGA/4601/Vivado/baseline_hls/baseline_hls.runs/design_4_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_4_rst_ps8_1_149M_0_synth_1" LaunchDir="/home/junningfan/Documents/FPGA/4601/Vivado/baseline_hls/baseline_hls.runs/design_4_rst_ps8_1_149M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_4_axi_dma_0_0_synth_1" LaunchDir="/home/junningfan/Documents/FPGA/4601/Vivado/baseline_hls/baseline_hls.runs/design_4_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_4_ila_0_0_synth_1" LaunchDir="/home/junningfan/Documents/FPGA/4601/Vivado/baseline_hls/baseline_hls.runs/design_4_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_4_auto_pc_0_synth_1" LaunchDir="/home/junningfan/Documents/FPGA/4601/Vivado/baseline_hls/baseline_hls.runs/design_4_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/junningfan/Documents/FPGA/4601/Vivado/baseline_hls/baseline_hls.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_4_zynq_ultra_ps_e_1_0_synth_1"/>
		<Parent Id="design_4_xbar_1_synth_1"/>
		<Parent Id="design_4_xbar_0_synth_1"/>
		<Parent Id="design_4_rst_ps8_1_149M_0_synth_1"/>
		<Parent Id="design_4_axi_dma_0_0_synth_1"/>
		<Parent Id="design_4_ila_0_0_synth_1"/>
		<Parent Id="design_4_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/junningfan/Documents/FPGA/4601/Vivado/baseline_hls/baseline_hls.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_4_zynq_ultra_ps_e_1_0_synth_1"/>
		<Parent Id="design_4_xbar_1_synth_1"/>
		<Parent Id="design_4_xbar_0_synth_1"/>
		<Parent Id="design_4_rst_ps8_1_149M_0_synth_1"/>
		<Parent Id="design_4_axi_dma_0_0_synth_1"/>
		<Parent Id="design_4_ila_0_0_synth_1"/>
		<Parent Id="design_4_auto_pc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

