/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [5:0] _07_;
  wire [3:0] _08_;
  wire [11:0] _09_;
  wire [6:0] _10_;
  wire [36:0] _11_;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~celloutsig_0_1z;
  assign celloutsig_1_3z = ~celloutsig_1_12z;
  assign celloutsig_1_7z = ~_01_;
  assign celloutsig_1_16z = ~in_data[136];
  assign celloutsig_1_10z = ~((celloutsig_1_2z | _04_) & (celloutsig_1_7z | celloutsig_1_5z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z | _02_) & (celloutsig_0_1z | _03_));
  assign celloutsig_1_18z = celloutsig_1_10z | _06_;
  reg [3:0] _19_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 4'h0;
    else _19_ <= in_data[46:43];
  assign { _08_[3:2], _03_, _02_ } = _19_;
  reg [5:0] _20_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _20_ <= 6'h00;
    else _20_ <= { in_data[129:128], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_2z };
  assign { _07_[5:1], _01_ } = _20_;
  reg [11:0] _21_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _21_ <= 12'h000;
    else _21_ <= { in_data[162:160], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, _07_[5:1], _01_ };
  assign { _09_[11:6], _04_, _09_[4:0] } = _21_;
  reg [6:0] _22_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _22_ <= 7'h00;
    else _22_ <= { _07_[5:1], _01_, celloutsig_1_5z };
  assign { _10_[6:2], _05_, _10_[0] } = _22_;
  reg [36:0] _23_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _23_ <= 37'h0000000000;
    else _23_ <= { in_data[163:134], _10_[6:2], _05_, _10_[0] };
  assign { _11_[36:31], _06_, _11_[29], _00_, _11_[27:0] } = _23_;
  assign celloutsig_1_19z = { _11_[24:23], celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_0z } <= { celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_5z = { _07_[5:4], celloutsig_1_2z } && { _07_[2], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = { _03_, _02_, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, _08_[3:2], _03_, _02_, _08_[3:2], _03_, _02_, celloutsig_0_1z } || { in_data[29:15], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[185:179] < in_data[181:175];
  assign celloutsig_0_1z = { in_data[9:3], _08_[3:2], _03_, _02_ } < { in_data[19:17], _08_[3:2], _03_, _02_, _08_[3:2], _03_, _02_ };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_3z, _08_[3:2], _03_, _02_, celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, _08_[3:2], _03_, _02_, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_8z = ^ { celloutsig_0_4z[6:3], celloutsig_0_2z };
  assign celloutsig_1_12z = ^ { in_data[174:149], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = ^ { in_data[136:133], celloutsig_1_12z, celloutsig_1_12z };
  assign _07_[0] = _01_;
  assign _08_[1:0] = { _03_, _02_ };
  assign _09_[5] = _04_;
  assign _10_[1] = _05_;
  assign { _11_[30], _11_[28] } = { _06_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
