INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/state/State.srcs/sources_1/new/All.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module All
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/state/State.srcs/sources_1/new/Det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/state/State.srcs/sources_1/new/Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/state/State.srcs/sim_1/new/All_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module All_TB
