// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/20/2018 12:14:22"

// 
// Device: Altera EP3C16Q240C8 Package PQFP240
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 us/ 1 ps

module VT_Demo (
	clk_in,
	sw1,
	sw2,
	sw6,
	en_p14v,
	en_n14v,
	en_gvddp,
	en_gvddn,
	da1_wr,
	da1_a,
	da1_din);
input 	clk_in;
input 	sw1;
input 	sw2;
input 	sw6;
output 	en_p14v;
output 	en_n14v;
output 	en_gvddp;
output 	en_gvddn;
output 	da1_wr;
output 	[1:0] da1_a;
output 	[7:0] da1_din;

// Design Ports Information
// en_p14v	=>  Location: PIN_37,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_n14v	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_gvddp	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_gvddn	=>  Location: PIN_45,	 I/O Standard: 2.5 V,	 Current Strength: Default
// da1_wr	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// da1_a[0]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// da1_a[1]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// da1_din[0]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// da1_din[1]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// da1_din[2]	=>  Location: PIN_131,	 I/O Standard: 2.5 V,	 Current Strength: Default
// da1_din[3]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// da1_din[4]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// da1_din[5]	=>  Location: PIN_134,	 I/O Standard: 2.5 V,	 Current Strength: Default
// da1_din[6]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// da1_din[7]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_in	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw6	=>  Location: PIN_240,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw1	=>  Location: PIN_235,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw2	=>  Location: PIN_236,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VT_Demo_v.sdo");
// synopsys translate_on

wire \u_switch|Add1~0_combout ;
wire \u_switch|Add0~0_combout ;
wire \u_switch|Add0~2_combout ;
wire \u_switch|Add0~4_combout ;
wire \u_switch|Add1~6_combout ;
wire \u_switch|Add1~8_combout ;
wire \u_switch|Add1~13 ;
wire \u_switch|Add0~12_combout ;
wire \u_switch|Add1~14_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~23_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~29_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~32 ;
wire \u_switch|u0_glf|u1_timer|Add2~33_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~1 ;
wire \u_switch|u1_glf|u1_timer|Add2~0_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~4 ;
wire \u_switch|u1_glf|u1_timer|Add2~3_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~6 ;
wire \u_switch|u1_glf|u1_timer|Add2~5_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~10 ;
wire \u_switch|u1_glf|u1_timer|Add2~9_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~12 ;
wire \u_switch|u1_glf|u1_timer|Add2~11_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~14 ;
wire \u_switch|u1_glf|u1_timer|Add2~13_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~16 ;
wire \u_switch|u1_glf|u1_timer|Add2~15_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~18 ;
wire \u_switch|u1_glf|u1_timer|Add2~17_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~20 ;
wire \u_switch|u1_glf|u1_timer|Add2~19_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~22 ;
wire \u_switch|u1_glf|u1_timer|Add2~21_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~24 ;
wire \u_switch|u1_glf|u1_timer|Add2~23_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~26 ;
wire \u_switch|u1_glf|u1_timer|Add2~25_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~28 ;
wire \u_switch|u1_glf|u1_timer|Add2~27_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~30 ;
wire \u_switch|u1_glf|u1_timer|Add2~29_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~32 ;
wire \u_switch|u1_glf|u1_timer|Add2~31_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~33_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[5]~28_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[6]~30_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[0]~17 ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[0]~16_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[1]~21 ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[1]~20_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[2]~23 ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[2]~22_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[3]~25 ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[3]~24_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[4]~27 ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[4]~26_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[5]~29 ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[5]~28_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[6]~31 ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[6]~30_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[7]~33 ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[7]~32_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[8]~35 ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[8]~34_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[9]~37 ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[9]~36_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[10]~39 ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[10]~38_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[11]~41 ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[11]~40_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[12]~43 ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[12]~42_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[13]~45 ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[13]~44_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[14]~47 ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[14]~46_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[15]~48_combout ;
wire \u_switch|dis_sn[0]~1_combout ;
wire \u_switch|u0_glf|s_in_d3~q ;
wire \u_switch|u1_glf|u1_timer|tpulse~q ;
wire \u_switch|u0_glf|u1_timer|LessThan0~0_combout ;
wire \u_switch|u1_glf|u1_timer|pulse_1us~q ;
wire \u_switch|u1_glf|u1_timer|LessThan0~0_combout ;
wire \u_switch|u1_glf|u1_timer|LessThan0~1_combout ;
wire \u_switch|u1_glf|u1_timer|LessThan0~2_combout ;
wire \u_switch|u1_glf|u1_timer|LessThan0~3_combout ;
wire \u_switch|u1_glf|u1_timer|LessThan0~4_combout ;
wire \u_switch|u1_glf|u1_timer|timeout~0_combout ;
wire \u_switch|u0_glf|u1_timer|Equal3~1_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_us[13]~9_combout ;
wire \u_switch|u1_glf|u1_timer|t_cnt_en~q ;
wire \u_switch|u1_glf|u1_timer|Equal3~0_combout ;
wire \u_switch|u1_glf|u1_timer|Equal3~1_combout ;
wire \u_switch|u1_glf|u1_timer|Equal3~2_combout ;
wire \u_switch|u1_glf|u1_timer|Equal3~3_combout ;
wire \u_switch|u1_glf|u1_timer|Equal3~4_combout ;
wire \u_switch|u1_glf|u1_timer|pulse_1us~0_combout ;
wire \u_switch|u1_glf|u1_timer|Equal4~0_combout ;
wire \u_switch|u1_glf|u1_timer|Equal4~1_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~2_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_us[15]~4_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~7_combout ;
wire \u_switch|u1_glf|u1_timer|Add2~8_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_us[3]~6_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_us[15]~7_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_us[14]~8_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_us[13]~9_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_us[12]~10_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_us[11]~11_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_us[10]~12_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_us[9]~13_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_us[8]~14_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_us[7]~15_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_us[6]~16_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_us[5]~17_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_us[4]~18_combout ;
wire \u_switch|u1_glf|u1_timer|t_cnt_en~0_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout ;
wire \u_switch|u1_glf|u1_timer|cnt_us[15]~19_combout ;
wire \u_switch|u0_glf|s_in_d3~feeder_combout ;
wire \u_switch|u1_glf|u1_timer|tpulse~feeder_combout ;
wire \clk_in~input_o ;
wire \u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \u_tgen|da1_wr~feeder_combout ;
wire \u_clkrst|rst_n_sys_p1~feeder_combout ;
wire \sw6~input_o ;
wire \u_clkrst|rst_n_inclk~feeder_combout ;
wire \u_clkrst|rst_n_inclk~q ;
wire \u_clkrst|rst_n_sys_p1~q ;
wire \u_clkrst|rst_n_sys~feeder_combout ;
wire \u_clkrst|rst_n_sys~q ;
wire \u_tgen|da1_wr~q ;
wire \sw1~input_o ;
wire \u_switch|u0_glf|s_in_d1~feeder_combout ;
wire \u_switch|u0_glf|s_in_d1~q ;
wire \u_switch|u0_glf|s_in_d2~q ;
wire \u_switch|u0_glf|u1_timer|t_cnt_en~0_combout ;
wire \u_switch|u0_glf|u1_timer|t_cnt_en~q ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[0]~16_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[0]~17 ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[1]~20_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[1]~21 ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[2]~22_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[2]~23 ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[3]~24_combout ;
wire \u_switch|u0_glf|u1_timer|Equal3~0_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[3]~25 ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[4]~26_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[4]~27 ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[5]~29 ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[6]~31 ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[7]~32_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[7]~33 ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[8]~34_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[8]~35 ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[9]~36_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[9]~37 ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[10]~38_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[10]~39 ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[11]~40_combout ;
wire \u_switch|u0_glf|u1_timer|Equal3~2_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[11]~41 ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[12]~42_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[12]~43 ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[13]~45 ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[14]~46_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[13]~44_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[14]~47 ;
wire \u_switch|u0_glf|u1_timer|cnt_clk[15]~48_combout ;
wire \u_switch|u0_glf|u1_timer|Equal3~3_combout ;
wire \u_switch|u0_glf|u1_timer|Equal3~4_combout ;
wire \u_switch|u0_glf|u1_timer|pulse_1us~0_combout ;
wire \u_switch|u0_glf|u1_timer|pulse_1us~q ;
wire \u_switch|u0_glf|u1_timer|cnt_us[15]~19_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_us[15]~7_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_us[10]~12_combout ;
wire \u_switch|u0_glf|u1_timer|LessThan0~2_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_us[5]~4_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~9_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_us[3]~6_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~0_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~2_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~1 ;
wire \u_switch|u0_glf|u1_timer|Add2~3_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~8_combout ;
wire \u_switch|u0_glf|u1_timer|Equal4~0_combout ;
wire \u_switch|u0_glf|u1_timer|Equal4~1_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~4 ;
wire \u_switch|u0_glf|u1_timer|Add2~5_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~7_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~6 ;
wire \u_switch|u0_glf|u1_timer|Add2~10 ;
wire \u_switch|u0_glf|u1_timer|Add2~12 ;
wire \u_switch|u0_glf|u1_timer|Add2~13_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_us[5]~17_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~14 ;
wire \u_switch|u0_glf|u1_timer|Add2~15_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_us[6]~16_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~16 ;
wire \u_switch|u0_glf|u1_timer|Add2~17_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_us[7]~15_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~18 ;
wire \u_switch|u0_glf|u1_timer|Add2~19_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_us[8]~14_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~20 ;
wire \u_switch|u0_glf|u1_timer|Add2~21_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_us[9]~13_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~22 ;
wire \u_switch|u0_glf|u1_timer|Add2~24 ;
wire \u_switch|u0_glf|u1_timer|Add2~25_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_us[11]~11_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~26 ;
wire \u_switch|u0_glf|u1_timer|Add2~27_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_us[12]~10_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~28 ;
wire \u_switch|u0_glf|u1_timer|Add2~30 ;
wire \u_switch|u0_glf|u1_timer|Add2~31_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_us[14]~8_combout ;
wire \u_switch|u0_glf|u1_timer|LessThan0~1_combout ;
wire \u_switch|u0_glf|u1_timer|Add2~11_combout ;
wire \u_switch|u0_glf|u1_timer|cnt_us[4]~18_combout ;
wire \u_switch|u0_glf|u1_timer|LessThan0~3_combout ;
wire \u_switch|u0_glf|u1_timer|LessThan0~4_combout ;
wire \u_switch|u0_glf|u1_timer|timeout~0_combout ;
wire \u_switch|u0_glf|u1_timer|tpulse~feeder_combout ;
wire \u_switch|u0_glf|u1_timer|tpulse~q ;
wire \u_switch|u0_glf|s_out~0_combout ;
wire \u_switch|u0_glf|s_out~q ;
wire \sw2~input_o ;
wire \u_switch|u1_glf|s_in_d1~q ;
wire \u_switch|u1_glf|s_in_d2~feeder_combout ;
wire \u_switch|u1_glf|s_in_d2~q ;
wire \u_switch|u1_glf|s_in_d3~q ;
wire \u_switch|u1_glf|s_out~0_combout ;
wire \u_switch|u1_glf|s_out~q ;
wire \u_switch|dis_sn[7]~0_combout ;
wire \u_switch|Add1~1 ;
wire \u_switch|Add1~3 ;
wire \u_switch|Add1~4_combout ;
wire \u_switch|dis_sn[2]~6_combout ;
wire \u_switch|dis_sn[2]~7_combout ;
wire \u_switch|Add0~1 ;
wire \u_switch|Add0~3 ;
wire \u_switch|Add0~5 ;
wire \u_switch|Add0~7 ;
wire \u_switch|Add0~8_combout ;
wire \u_switch|dis_sn[4]~10_combout ;
wire \u_switch|dis_sn[4]~11_combout ;
wire \u_switch|Add0~6_combout ;
wire \u_switch|dis_sn[3]~8_combout ;
wire \u_switch|dis_sn[3]~9_combout ;
wire \u_switch|Add1~5 ;
wire \u_switch|Add1~7 ;
wire \u_switch|Add1~9 ;
wire \u_switch|Add1~11 ;
wire \u_switch|Add1~12_combout ;
wire \u_switch|dis_sn[6]~14_combout ;
wire \u_switch|dis_sn[6]~15_combout ;
wire \u_switch|Add0~9 ;
wire \u_switch|Add0~11 ;
wire \u_switch|Add0~13 ;
wire \u_switch|Add0~14_combout ;
wire \u_switch|Add0~16_combout ;
wire \u_switch|Equal1~2_combout ;
wire \u_switch|Add1~2_combout ;
wire \u_switch|dis_sn[1]~4_combout ;
wire \u_switch|dis_sn[1]~5_combout ;
wire \u_switch|Add0~10_combout ;
wire \u_switch|Add1~10_combout ;
wire \u_switch|dis_sn[5]~12_combout ;
wire \u_switch|dis_sn[5]~13_combout ;
wire \u_switch|Equal1~0_combout ;
wire \u_switch|Equal1~1_combout ;
wire \u_switch|dis_sn[6]~2_combout ;
wire \u_switch|dis_sn[0]~3_combout ;
wire \u_tgen|da1_din[0]~0_combout ;
wire \u_tgen|da1_din[1]~1_combout ;
wire \u_tgen|da1_din[2]~2_combout ;
wire \u_tgen|da1_din[3]~3_combout ;
wire \u_tgen|da1_din[4]~4_combout ;
wire \u_tgen|da1_din[5]~5_combout ;
wire \u_tgen|da1_din[6]~6_combout ;
wire \u_tgen|da1_din[7]~7_combout ;
wire [7:0] \u_tgen|da1_din ;
wire [15:0] \u_switch|u0_glf|u1_timer|cnt_clk ;
wire [7:0] \u_switch|dis_sn ;
wire [15:0] \u_switch|u1_glf|u1_timer|cnt_clk ;
wire [4:0] \u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] \u_switch|u0_glf|u1_timer|cnt_us ;
wire [15:0] \u_switch|u1_glf|u1_timer|cnt_us ;

wire [4:0] \u_clkrst|u_mypll|altpll_component|auto_generated|pll1_CLK_bus ;

assign \u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk [0] = \u_clkrst|u_mypll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk [1] = \u_clkrst|u_mypll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk [2] = \u_clkrst|u_mypll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk [3] = \u_clkrst|u_mypll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk [4] = \u_clkrst|u_mypll|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: LCCOMB_X38_Y6_N12
cycloneiii_lcell_comb \u_switch|Add1~0 (
// Equation(s):
// \u_switch|Add1~0_combout  = \u_switch|dis_sn [0] $ (GND)
// \u_switch|Add1~1  = CARRY(!\u_switch|dis_sn [0])

	.dataa(\u_switch|dis_sn [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_switch|Add1~0_combout ),
	.cout(\u_switch|Add1~1 ));
// synopsys translate_off
defparam \u_switch|Add1~0 .lut_mask = 16'hAA55;
defparam \u_switch|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N10
cycloneiii_lcell_comb \u_switch|Add0~0 (
// Equation(s):
// \u_switch|Add0~0_combout  = \u_switch|dis_sn [0] $ (GND)
// \u_switch|Add0~1  = CARRY(!\u_switch|dis_sn [0])

	.dataa(gnd),
	.datab(\u_switch|dis_sn [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_switch|Add0~0_combout ),
	.cout(\u_switch|Add0~1 ));
// synopsys translate_off
defparam \u_switch|Add0~0 .lut_mask = 16'hCC33;
defparam \u_switch|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N12
cycloneiii_lcell_comb \u_switch|Add0~2 (
// Equation(s):
// \u_switch|Add0~2_combout  = (\u_switch|dis_sn [1] & ((\u_switch|Add0~1 ) # (GND))) # (!\u_switch|dis_sn [1] & (!\u_switch|Add0~1 ))
// \u_switch|Add0~3  = CARRY((\u_switch|dis_sn [1]) # (!\u_switch|Add0~1 ))

	.dataa(gnd),
	.datab(\u_switch|dis_sn [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|Add0~1 ),
	.combout(\u_switch|Add0~2_combout ),
	.cout(\u_switch|Add0~3 ));
// synopsys translate_off
defparam \u_switch|Add0~2 .lut_mask = 16'hC3CF;
defparam \u_switch|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N14
cycloneiii_lcell_comb \u_switch|Add0~4 (
// Equation(s):
// \u_switch|Add0~4_combout  = (\u_switch|dis_sn [2] & (!\u_switch|Add0~3  & VCC)) # (!\u_switch|dis_sn [2] & (\u_switch|Add0~3  $ (GND)))
// \u_switch|Add0~5  = CARRY((!\u_switch|dis_sn [2] & !\u_switch|Add0~3 ))

	.dataa(gnd),
	.datab(\u_switch|dis_sn [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|Add0~3 ),
	.combout(\u_switch|Add0~4_combout ),
	.cout(\u_switch|Add0~5 ));
// synopsys translate_off
defparam \u_switch|Add0~4 .lut_mask = 16'h3C03;
defparam \u_switch|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N18
cycloneiii_lcell_comb \u_switch|Add1~6 (
// Equation(s):
// \u_switch|Add1~6_combout  = (\u_switch|dis_sn [3] & (!\u_switch|Add1~5 )) # (!\u_switch|dis_sn [3] & (\u_switch|Add1~5  & VCC))
// \u_switch|Add1~7  = CARRY((\u_switch|dis_sn [3] & !\u_switch|Add1~5 ))

	.dataa(gnd),
	.datab(\u_switch|dis_sn [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|Add1~5 ),
	.combout(\u_switch|Add1~6_combout ),
	.cout(\u_switch|Add1~7 ));
// synopsys translate_off
defparam \u_switch|Add1~6 .lut_mask = 16'h3C0C;
defparam \u_switch|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N20
cycloneiii_lcell_comb \u_switch|Add1~8 (
// Equation(s):
// \u_switch|Add1~8_combout  = (\u_switch|dis_sn [4] & (\u_switch|Add1~7  $ (GND))) # (!\u_switch|dis_sn [4] & ((GND) # (!\u_switch|Add1~7 )))
// \u_switch|Add1~9  = CARRY((!\u_switch|Add1~7 ) # (!\u_switch|dis_sn [4]))

	.dataa(gnd),
	.datab(\u_switch|dis_sn [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|Add1~7 ),
	.combout(\u_switch|Add1~8_combout ),
	.cout(\u_switch|Add1~9 ));
// synopsys translate_off
defparam \u_switch|Add1~8 .lut_mask = 16'hC33F;
defparam \u_switch|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N24
cycloneiii_lcell_comb \u_switch|Add1~12 (
// Equation(s):
// \u_switch|Add1~12_combout  = (\u_switch|dis_sn [6] & (\u_switch|Add1~11  $ (GND))) # (!\u_switch|dis_sn [6] & ((GND) # (!\u_switch|Add1~11 )))
// \u_switch|Add1~13  = CARRY((!\u_switch|Add1~11 ) # (!\u_switch|dis_sn [6]))

	.dataa(gnd),
	.datab(\u_switch|dis_sn [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|Add1~11 ),
	.combout(\u_switch|Add1~12_combout ),
	.cout(\u_switch|Add1~13 ));
// synopsys translate_off
defparam \u_switch|Add1~12 .lut_mask = 16'hC33F;
defparam \u_switch|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N22
cycloneiii_lcell_comb \u_switch|Add0~12 (
// Equation(s):
// \u_switch|Add0~12_combout  = (\u_switch|dis_sn [6] & (!\u_switch|Add0~11  & VCC)) # (!\u_switch|dis_sn [6] & (\u_switch|Add0~11  $ (GND)))
// \u_switch|Add0~13  = CARRY((!\u_switch|dis_sn [6] & !\u_switch|Add0~11 ))

	.dataa(gnd),
	.datab(\u_switch|dis_sn [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|Add0~11 ),
	.combout(\u_switch|Add0~12_combout ),
	.cout(\u_switch|Add0~13 ));
// synopsys translate_off
defparam \u_switch|Add0~12 .lut_mask = 16'h3C03;
defparam \u_switch|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N26
cycloneiii_lcell_comb \u_switch|Add1~14 (
// Equation(s):
// \u_switch|Add1~14_combout  = \u_switch|dis_sn [7] $ (!\u_switch|Add1~13 )

	.dataa(gnd),
	.datab(\u_switch|dis_sn [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_switch|Add1~13 ),
	.combout(\u_switch|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|Add1~14 .lut_mask = 16'hC3C3;
defparam \u_switch|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y20_N11
dffeas \u_switch|u0_glf|u1_timer|cnt_clk[5] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_clk[5]~28_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_clk [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[5] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_clk[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y20_N13
dffeas \u_switch|u0_glf|u1_timer|cnt_clk[6] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_clk[6]~30_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_clk [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[6] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_clk[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N20
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~23 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~23_combout  = (\u_switch|u0_glf|u1_timer|cnt_us [10] & (\u_switch|u0_glf|u1_timer|Add2~22  $ (GND))) # (!\u_switch|u0_glf|u1_timer|cnt_us [10] & (!\u_switch|u0_glf|u1_timer|Add2~22  & VCC))
// \u_switch|u0_glf|u1_timer|Add2~24  = CARRY((\u_switch|u0_glf|u1_timer|cnt_us [10] & !\u_switch|u0_glf|u1_timer|Add2~22 ))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|Add2~22 ),
	.combout(\u_switch|u0_glf|u1_timer|Add2~23_combout ),
	.cout(\u_switch|u0_glf|u1_timer|Add2~24 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~23 .lut_mask = 16'hA50A;
defparam \u_switch|u0_glf|u1_timer|Add2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N26
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~29 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~29_combout  = (\u_switch|u0_glf|u1_timer|cnt_us [13] & (!\u_switch|u0_glf|u1_timer|Add2~28 )) # (!\u_switch|u0_glf|u1_timer|cnt_us [13] & ((\u_switch|u0_glf|u1_timer|Add2~28 ) # (GND)))
// \u_switch|u0_glf|u1_timer|Add2~30  = CARRY((!\u_switch|u0_glf|u1_timer|Add2~28 ) # (!\u_switch|u0_glf|u1_timer|cnt_us [13]))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|Add2~28 ),
	.combout(\u_switch|u0_glf|u1_timer|Add2~29_combout ),
	.cout(\u_switch|u0_glf|u1_timer|Add2~30 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~29 .lut_mask = 16'h5A5F;
defparam \u_switch|u0_glf|u1_timer|Add2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N28
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~31 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~31_combout  = (\u_switch|u0_glf|u1_timer|cnt_us [14] & (\u_switch|u0_glf|u1_timer|Add2~30  $ (GND))) # (!\u_switch|u0_glf|u1_timer|cnt_us [14] & (!\u_switch|u0_glf|u1_timer|Add2~30  & VCC))
// \u_switch|u0_glf|u1_timer|Add2~32  = CARRY((\u_switch|u0_glf|u1_timer|cnt_us [14] & !\u_switch|u0_glf|u1_timer|Add2~30 ))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_us [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|Add2~30 ),
	.combout(\u_switch|u0_glf|u1_timer|Add2~31_combout ),
	.cout(\u_switch|u0_glf|u1_timer|Add2~32 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~31 .lut_mask = 16'hC30C;
defparam \u_switch|u0_glf|u1_timer|Add2~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N30
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~33 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~33_combout  = \u_switch|u0_glf|u1_timer|Add2~32  $ (\u_switch|u0_glf|u1_timer|cnt_us [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_switch|u0_glf|u1_timer|cnt_us [15]),
	.cin(\u_switch|u0_glf|u1_timer|Add2~32 ),
	.combout(\u_switch|u0_glf|u1_timer|Add2~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~33 .lut_mask = 16'h0FF0;
defparam \u_switch|u0_glf|u1_timer|Add2~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y6_N1
dffeas \u_switch|u1_glf|u1_timer|cnt_clk[0] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_clk[0]~16_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_clk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[0] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_clk[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N3
dffeas \u_switch|u1_glf|u1_timer|cnt_clk[1] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_clk[1]~20_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_clk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[1] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_clk[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N5
dffeas \u_switch|u1_glf|u1_timer|cnt_clk[2] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_clk[2]~22_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_clk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[2] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_clk[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N7
dffeas \u_switch|u1_glf|u1_timer|cnt_clk[3] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_clk[3]~24_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_clk [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[3] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_clk[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N11
dffeas \u_switch|u1_glf|u1_timer|cnt_clk[5] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_clk[5]~28_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_clk [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[5] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_clk[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N15
dffeas \u_switch|u1_glf|u1_timer|cnt_clk[7] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_clk[7]~32_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_clk [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[7] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_clk[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N9
dffeas \u_switch|u1_glf|u1_timer|cnt_clk[4] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_clk[4]~26_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_clk [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[4] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_clk[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N13
dffeas \u_switch|u1_glf|u1_timer|cnt_clk[6] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_clk[6]~30_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_clk [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[6] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_clk[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N17
dffeas \u_switch|u1_glf|u1_timer|cnt_clk[8] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_clk[8]~34_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_clk [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[8] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_clk[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N19
dffeas \u_switch|u1_glf|u1_timer|cnt_clk[9] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_clk[9]~36_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_clk [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[9] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_clk[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N21
dffeas \u_switch|u1_glf|u1_timer|cnt_clk[10] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_clk[10]~38_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_clk [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[10] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_clk[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N23
dffeas \u_switch|u1_glf|u1_timer|cnt_clk[11] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_clk[11]~40_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_clk [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[11] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_clk[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N25
dffeas \u_switch|u1_glf|u1_timer|cnt_clk[12] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_clk[12]~42_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_clk [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[12] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_clk[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N27
dffeas \u_switch|u1_glf|u1_timer|cnt_clk[13] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_clk[13]~44_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_clk [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[13] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_clk[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N29
dffeas \u_switch|u1_glf|u1_timer|cnt_clk[14] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_clk[14]~46_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_clk [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[14] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_clk[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N31
dffeas \u_switch|u1_glf|u1_timer|cnt_clk[15] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_clk[15]~48_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_clk [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[15] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_clk[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N0
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~0 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~0_combout  = \u_switch|u1_glf|u1_timer|cnt_us [0] $ (VCC)
// \u_switch|u1_glf|u1_timer|Add2~1  = CARRY(\u_switch|u1_glf|u1_timer|cnt_us [0])

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|Add2~0_combout ),
	.cout(\u_switch|u1_glf|u1_timer|Add2~1 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~0 .lut_mask = 16'h55AA;
defparam \u_switch|u1_glf|u1_timer|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N2
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~3 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~3_combout  = (\u_switch|u1_glf|u1_timer|cnt_us [1] & (!\u_switch|u1_glf|u1_timer|Add2~1 )) # (!\u_switch|u1_glf|u1_timer|cnt_us [1] & ((\u_switch|u1_glf|u1_timer|Add2~1 ) # (GND)))
// \u_switch|u1_glf|u1_timer|Add2~4  = CARRY((!\u_switch|u1_glf|u1_timer|Add2~1 ) # (!\u_switch|u1_glf|u1_timer|cnt_us [1]))

	.dataa(gnd),
	.datab(\u_switch|u1_glf|u1_timer|cnt_us [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|Add2~1 ),
	.combout(\u_switch|u1_glf|u1_timer|Add2~3_combout ),
	.cout(\u_switch|u1_glf|u1_timer|Add2~4 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~3 .lut_mask = 16'h3C3F;
defparam \u_switch|u1_glf|u1_timer|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N4
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~5 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~5_combout  = (\u_switch|u1_glf|u1_timer|cnt_us [2] & (\u_switch|u1_glf|u1_timer|Add2~4  $ (GND))) # (!\u_switch|u1_glf|u1_timer|cnt_us [2] & (!\u_switch|u1_glf|u1_timer|Add2~4  & VCC))
// \u_switch|u1_glf|u1_timer|Add2~6  = CARRY((\u_switch|u1_glf|u1_timer|cnt_us [2] & !\u_switch|u1_glf|u1_timer|Add2~4 ))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|Add2~4 ),
	.combout(\u_switch|u1_glf|u1_timer|Add2~5_combout ),
	.cout(\u_switch|u1_glf|u1_timer|Add2~6 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~5 .lut_mask = 16'hA50A;
defparam \u_switch|u1_glf|u1_timer|Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N6
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~9 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~9_combout  = (\u_switch|u1_glf|u1_timer|cnt_us [3] & (!\u_switch|u1_glf|u1_timer|Add2~6 )) # (!\u_switch|u1_glf|u1_timer|cnt_us [3] & ((\u_switch|u1_glf|u1_timer|Add2~6 ) # (GND)))
// \u_switch|u1_glf|u1_timer|Add2~10  = CARRY((!\u_switch|u1_glf|u1_timer|Add2~6 ) # (!\u_switch|u1_glf|u1_timer|cnt_us [3]))

	.dataa(gnd),
	.datab(\u_switch|u1_glf|u1_timer|cnt_us [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|Add2~6 ),
	.combout(\u_switch|u1_glf|u1_timer|Add2~9_combout ),
	.cout(\u_switch|u1_glf|u1_timer|Add2~10 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~9 .lut_mask = 16'h3C3F;
defparam \u_switch|u1_glf|u1_timer|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N8
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~11 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~11_combout  = (\u_switch|u1_glf|u1_timer|cnt_us [4] & (\u_switch|u1_glf|u1_timer|Add2~10  $ (GND))) # (!\u_switch|u1_glf|u1_timer|cnt_us [4] & (!\u_switch|u1_glf|u1_timer|Add2~10  & VCC))
// \u_switch|u1_glf|u1_timer|Add2~12  = CARRY((\u_switch|u1_glf|u1_timer|cnt_us [4] & !\u_switch|u1_glf|u1_timer|Add2~10 ))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|Add2~10 ),
	.combout(\u_switch|u1_glf|u1_timer|Add2~11_combout ),
	.cout(\u_switch|u1_glf|u1_timer|Add2~12 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~11 .lut_mask = 16'hA50A;
defparam \u_switch|u1_glf|u1_timer|Add2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N10
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~13 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~13_combout  = (\u_switch|u1_glf|u1_timer|cnt_us [5] & (!\u_switch|u1_glf|u1_timer|Add2~12 )) # (!\u_switch|u1_glf|u1_timer|cnt_us [5] & ((\u_switch|u1_glf|u1_timer|Add2~12 ) # (GND)))
// \u_switch|u1_glf|u1_timer|Add2~14  = CARRY((!\u_switch|u1_glf|u1_timer|Add2~12 ) # (!\u_switch|u1_glf|u1_timer|cnt_us [5]))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|Add2~12 ),
	.combout(\u_switch|u1_glf|u1_timer|Add2~13_combout ),
	.cout(\u_switch|u1_glf|u1_timer|Add2~14 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~13 .lut_mask = 16'h5A5F;
defparam \u_switch|u1_glf|u1_timer|Add2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N12
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~15 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~15_combout  = (\u_switch|u1_glf|u1_timer|cnt_us [6] & (\u_switch|u1_glf|u1_timer|Add2~14  $ (GND))) # (!\u_switch|u1_glf|u1_timer|cnt_us [6] & (!\u_switch|u1_glf|u1_timer|Add2~14  & VCC))
// \u_switch|u1_glf|u1_timer|Add2~16  = CARRY((\u_switch|u1_glf|u1_timer|cnt_us [6] & !\u_switch|u1_glf|u1_timer|Add2~14 ))

	.dataa(gnd),
	.datab(\u_switch|u1_glf|u1_timer|cnt_us [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|Add2~14 ),
	.combout(\u_switch|u1_glf|u1_timer|Add2~15_combout ),
	.cout(\u_switch|u1_glf|u1_timer|Add2~16 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~15 .lut_mask = 16'hC30C;
defparam \u_switch|u1_glf|u1_timer|Add2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N14
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~17 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~17_combout  = (\u_switch|u1_glf|u1_timer|cnt_us [7] & (!\u_switch|u1_glf|u1_timer|Add2~16 )) # (!\u_switch|u1_glf|u1_timer|cnt_us [7] & ((\u_switch|u1_glf|u1_timer|Add2~16 ) # (GND)))
// \u_switch|u1_glf|u1_timer|Add2~18  = CARRY((!\u_switch|u1_glf|u1_timer|Add2~16 ) # (!\u_switch|u1_glf|u1_timer|cnt_us [7]))

	.dataa(gnd),
	.datab(\u_switch|u1_glf|u1_timer|cnt_us [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|Add2~16 ),
	.combout(\u_switch|u1_glf|u1_timer|Add2~17_combout ),
	.cout(\u_switch|u1_glf|u1_timer|Add2~18 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~17 .lut_mask = 16'h3C3F;
defparam \u_switch|u1_glf|u1_timer|Add2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N16
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~19 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~19_combout  = (\u_switch|u1_glf|u1_timer|cnt_us [8] & (\u_switch|u1_glf|u1_timer|Add2~18  $ (GND))) # (!\u_switch|u1_glf|u1_timer|cnt_us [8] & (!\u_switch|u1_glf|u1_timer|Add2~18  & VCC))
// \u_switch|u1_glf|u1_timer|Add2~20  = CARRY((\u_switch|u1_glf|u1_timer|cnt_us [8] & !\u_switch|u1_glf|u1_timer|Add2~18 ))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|Add2~18 ),
	.combout(\u_switch|u1_glf|u1_timer|Add2~19_combout ),
	.cout(\u_switch|u1_glf|u1_timer|Add2~20 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~19 .lut_mask = 16'hA50A;
defparam \u_switch|u1_glf|u1_timer|Add2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N18
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~21 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~21_combout  = (\u_switch|u1_glf|u1_timer|cnt_us [9] & (!\u_switch|u1_glf|u1_timer|Add2~20 )) # (!\u_switch|u1_glf|u1_timer|cnt_us [9] & ((\u_switch|u1_glf|u1_timer|Add2~20 ) # (GND)))
// \u_switch|u1_glf|u1_timer|Add2~22  = CARRY((!\u_switch|u1_glf|u1_timer|Add2~20 ) # (!\u_switch|u1_glf|u1_timer|cnt_us [9]))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|Add2~20 ),
	.combout(\u_switch|u1_glf|u1_timer|Add2~21_combout ),
	.cout(\u_switch|u1_glf|u1_timer|Add2~22 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~21 .lut_mask = 16'h5A5F;
defparam \u_switch|u1_glf|u1_timer|Add2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N20
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~23 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~23_combout  = (\u_switch|u1_glf|u1_timer|cnt_us [10] & (\u_switch|u1_glf|u1_timer|Add2~22  $ (GND))) # (!\u_switch|u1_glf|u1_timer|cnt_us [10] & (!\u_switch|u1_glf|u1_timer|Add2~22  & VCC))
// \u_switch|u1_glf|u1_timer|Add2~24  = CARRY((\u_switch|u1_glf|u1_timer|cnt_us [10] & !\u_switch|u1_glf|u1_timer|Add2~22 ))

	.dataa(gnd),
	.datab(\u_switch|u1_glf|u1_timer|cnt_us [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|Add2~22 ),
	.combout(\u_switch|u1_glf|u1_timer|Add2~23_combout ),
	.cout(\u_switch|u1_glf|u1_timer|Add2~24 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~23 .lut_mask = 16'hC30C;
defparam \u_switch|u1_glf|u1_timer|Add2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N22
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~25 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~25_combout  = (\u_switch|u1_glf|u1_timer|cnt_us [11] & (!\u_switch|u1_glf|u1_timer|Add2~24 )) # (!\u_switch|u1_glf|u1_timer|cnt_us [11] & ((\u_switch|u1_glf|u1_timer|Add2~24 ) # (GND)))
// \u_switch|u1_glf|u1_timer|Add2~26  = CARRY((!\u_switch|u1_glf|u1_timer|Add2~24 ) # (!\u_switch|u1_glf|u1_timer|cnt_us [11]))

	.dataa(gnd),
	.datab(\u_switch|u1_glf|u1_timer|cnt_us [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|Add2~24 ),
	.combout(\u_switch|u1_glf|u1_timer|Add2~25_combout ),
	.cout(\u_switch|u1_glf|u1_timer|Add2~26 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~25 .lut_mask = 16'h3C3F;
defparam \u_switch|u1_glf|u1_timer|Add2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N24
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~27 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~27_combout  = (\u_switch|u1_glf|u1_timer|cnt_us [12] & (\u_switch|u1_glf|u1_timer|Add2~26  $ (GND))) # (!\u_switch|u1_glf|u1_timer|cnt_us [12] & (!\u_switch|u1_glf|u1_timer|Add2~26  & VCC))
// \u_switch|u1_glf|u1_timer|Add2~28  = CARRY((\u_switch|u1_glf|u1_timer|cnt_us [12] & !\u_switch|u1_glf|u1_timer|Add2~26 ))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|Add2~26 ),
	.combout(\u_switch|u1_glf|u1_timer|Add2~27_combout ),
	.cout(\u_switch|u1_glf|u1_timer|Add2~28 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~27 .lut_mask = 16'hA50A;
defparam \u_switch|u1_glf|u1_timer|Add2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N26
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~29 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~29_combout  = (\u_switch|u1_glf|u1_timer|cnt_us [13] & (!\u_switch|u1_glf|u1_timer|Add2~28 )) # (!\u_switch|u1_glf|u1_timer|cnt_us [13] & ((\u_switch|u1_glf|u1_timer|Add2~28 ) # (GND)))
// \u_switch|u1_glf|u1_timer|Add2~30  = CARRY((!\u_switch|u1_glf|u1_timer|Add2~28 ) # (!\u_switch|u1_glf|u1_timer|cnt_us [13]))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|Add2~28 ),
	.combout(\u_switch|u1_glf|u1_timer|Add2~29_combout ),
	.cout(\u_switch|u1_glf|u1_timer|Add2~30 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~29 .lut_mask = 16'h5A5F;
defparam \u_switch|u1_glf|u1_timer|Add2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N28
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~31 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~31_combout  = (\u_switch|u1_glf|u1_timer|cnt_us [14] & (\u_switch|u1_glf|u1_timer|Add2~30  $ (GND))) # (!\u_switch|u1_glf|u1_timer|cnt_us [14] & (!\u_switch|u1_glf|u1_timer|Add2~30  & VCC))
// \u_switch|u1_glf|u1_timer|Add2~32  = CARRY((\u_switch|u1_glf|u1_timer|cnt_us [14] & !\u_switch|u1_glf|u1_timer|Add2~30 ))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|Add2~30 ),
	.combout(\u_switch|u1_glf|u1_timer|Add2~31_combout ),
	.cout(\u_switch|u1_glf|u1_timer|Add2~32 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~31 .lut_mask = 16'hA50A;
defparam \u_switch|u1_glf|u1_timer|Add2~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N30
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~33 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~33_combout  = \u_switch|u1_glf|u1_timer|Add2~32  $ (\u_switch|u1_glf|u1_timer|cnt_us [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_switch|u1_glf|u1_timer|cnt_us [15]),
	.cin(\u_switch|u1_glf|u1_timer|Add2~32 ),
	.combout(\u_switch|u1_glf|u1_timer|Add2~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~33 .lut_mask = 16'h0FF0;
defparam \u_switch|u1_glf|u1_timer|Add2~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N10
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_clk[5]~28 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_clk[5]~28_combout  = (\u_switch|u0_glf|u1_timer|cnt_clk [5] & (!\u_switch|u0_glf|u1_timer|cnt_clk[4]~27 )) # (!\u_switch|u0_glf|u1_timer|cnt_clk [5] & ((\u_switch|u0_glf|u1_timer|cnt_clk[4]~27 ) # (GND)))
// \u_switch|u0_glf|u1_timer|cnt_clk[5]~29  = CARRY((!\u_switch|u0_glf|u1_timer|cnt_clk[4]~27 ) # (!\u_switch|u0_glf|u1_timer|cnt_clk [5]))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_clk [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|cnt_clk[4]~27 ),
	.combout(\u_switch|u0_glf|u1_timer|cnt_clk[5]~28_combout ),
	.cout(\u_switch|u0_glf|u1_timer|cnt_clk[5]~29 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[5]~28 .lut_mask = 16'h5A5F;
defparam \u_switch|u0_glf|u1_timer|cnt_clk[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N12
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_clk[6]~30 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_clk[6]~30_combout  = (\u_switch|u0_glf|u1_timer|cnt_clk [6] & (\u_switch|u0_glf|u1_timer|cnt_clk[5]~29  $ (GND))) # (!\u_switch|u0_glf|u1_timer|cnt_clk [6] & (!\u_switch|u0_glf|u1_timer|cnt_clk[5]~29  & VCC))
// \u_switch|u0_glf|u1_timer|cnt_clk[6]~31  = CARRY((\u_switch|u0_glf|u1_timer|cnt_clk [6] & !\u_switch|u0_glf|u1_timer|cnt_clk[5]~29 ))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_clk [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|cnt_clk[5]~29 ),
	.combout(\u_switch|u0_glf|u1_timer|cnt_clk[6]~30_combout ),
	.cout(\u_switch|u0_glf|u1_timer|cnt_clk[6]~31 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[6]~30 .lut_mask = 16'hA50A;
defparam \u_switch|u0_glf|u1_timer|cnt_clk[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N0
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_clk[0]~16 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_clk[0]~16_combout  = \u_switch|u1_glf|u1_timer|cnt_clk [0] $ (VCC)
// \u_switch|u1_glf|u1_timer|cnt_clk[0]~17  = CARRY(\u_switch|u1_glf|u1_timer|cnt_clk [0])

	.dataa(gnd),
	.datab(\u_switch|u1_glf|u1_timer|cnt_clk [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_clk[0]~16_combout ),
	.cout(\u_switch|u1_glf|u1_timer|cnt_clk[0]~17 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[0]~16 .lut_mask = 16'h33CC;
defparam \u_switch|u1_glf|u1_timer|cnt_clk[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N2
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_clk[1]~20 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_clk[1]~20_combout  = (\u_switch|u1_glf|u1_timer|cnt_clk [1] & (!\u_switch|u1_glf|u1_timer|cnt_clk[0]~17 )) # (!\u_switch|u1_glf|u1_timer|cnt_clk [1] & ((\u_switch|u1_glf|u1_timer|cnt_clk[0]~17 ) # (GND)))
// \u_switch|u1_glf|u1_timer|cnt_clk[1]~21  = CARRY((!\u_switch|u1_glf|u1_timer|cnt_clk[0]~17 ) # (!\u_switch|u1_glf|u1_timer|cnt_clk [1]))

	.dataa(gnd),
	.datab(\u_switch|u1_glf|u1_timer|cnt_clk [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|cnt_clk[0]~17 ),
	.combout(\u_switch|u1_glf|u1_timer|cnt_clk[1]~20_combout ),
	.cout(\u_switch|u1_glf|u1_timer|cnt_clk[1]~21 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[1]~20 .lut_mask = 16'h3C3F;
defparam \u_switch|u1_glf|u1_timer|cnt_clk[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N4
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_clk[2]~22 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_clk[2]~22_combout  = (\u_switch|u1_glf|u1_timer|cnt_clk [2] & (\u_switch|u1_glf|u1_timer|cnt_clk[1]~21  $ (GND))) # (!\u_switch|u1_glf|u1_timer|cnt_clk [2] & (!\u_switch|u1_glf|u1_timer|cnt_clk[1]~21  & VCC))
// \u_switch|u1_glf|u1_timer|cnt_clk[2]~23  = CARRY((\u_switch|u1_glf|u1_timer|cnt_clk [2] & !\u_switch|u1_glf|u1_timer|cnt_clk[1]~21 ))

	.dataa(gnd),
	.datab(\u_switch|u1_glf|u1_timer|cnt_clk [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|cnt_clk[1]~21 ),
	.combout(\u_switch|u1_glf|u1_timer|cnt_clk[2]~22_combout ),
	.cout(\u_switch|u1_glf|u1_timer|cnt_clk[2]~23 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[2]~22 .lut_mask = 16'hC30C;
defparam \u_switch|u1_glf|u1_timer|cnt_clk[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N6
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_clk[3]~24 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_clk[3]~24_combout  = (\u_switch|u1_glf|u1_timer|cnt_clk [3] & (!\u_switch|u1_glf|u1_timer|cnt_clk[2]~23 )) # (!\u_switch|u1_glf|u1_timer|cnt_clk [3] & ((\u_switch|u1_glf|u1_timer|cnt_clk[2]~23 ) # (GND)))
// \u_switch|u1_glf|u1_timer|cnt_clk[3]~25  = CARRY((!\u_switch|u1_glf|u1_timer|cnt_clk[2]~23 ) # (!\u_switch|u1_glf|u1_timer|cnt_clk [3]))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_clk [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|cnt_clk[2]~23 ),
	.combout(\u_switch|u1_glf|u1_timer|cnt_clk[3]~24_combout ),
	.cout(\u_switch|u1_glf|u1_timer|cnt_clk[3]~25 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[3]~24 .lut_mask = 16'h5A5F;
defparam \u_switch|u1_glf|u1_timer|cnt_clk[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N8
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_clk[4]~26 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_clk[4]~26_combout  = (\u_switch|u1_glf|u1_timer|cnt_clk [4] & (\u_switch|u1_glf|u1_timer|cnt_clk[3]~25  $ (GND))) # (!\u_switch|u1_glf|u1_timer|cnt_clk [4] & (!\u_switch|u1_glf|u1_timer|cnt_clk[3]~25  & VCC))
// \u_switch|u1_glf|u1_timer|cnt_clk[4]~27  = CARRY((\u_switch|u1_glf|u1_timer|cnt_clk [4] & !\u_switch|u1_glf|u1_timer|cnt_clk[3]~25 ))

	.dataa(gnd),
	.datab(\u_switch|u1_glf|u1_timer|cnt_clk [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|cnt_clk[3]~25 ),
	.combout(\u_switch|u1_glf|u1_timer|cnt_clk[4]~26_combout ),
	.cout(\u_switch|u1_glf|u1_timer|cnt_clk[4]~27 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[4]~26 .lut_mask = 16'hC30C;
defparam \u_switch|u1_glf|u1_timer|cnt_clk[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N10
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_clk[5]~28 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_clk[5]~28_combout  = (\u_switch|u1_glf|u1_timer|cnt_clk [5] & (!\u_switch|u1_glf|u1_timer|cnt_clk[4]~27 )) # (!\u_switch|u1_glf|u1_timer|cnt_clk [5] & ((\u_switch|u1_glf|u1_timer|cnt_clk[4]~27 ) # (GND)))
// \u_switch|u1_glf|u1_timer|cnt_clk[5]~29  = CARRY((!\u_switch|u1_glf|u1_timer|cnt_clk[4]~27 ) # (!\u_switch|u1_glf|u1_timer|cnt_clk [5]))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_clk [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|cnt_clk[4]~27 ),
	.combout(\u_switch|u1_glf|u1_timer|cnt_clk[5]~28_combout ),
	.cout(\u_switch|u1_glf|u1_timer|cnt_clk[5]~29 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[5]~28 .lut_mask = 16'h5A5F;
defparam \u_switch|u1_glf|u1_timer|cnt_clk[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N12
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_clk[6]~30 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_clk[6]~30_combout  = (\u_switch|u1_glf|u1_timer|cnt_clk [6] & (\u_switch|u1_glf|u1_timer|cnt_clk[5]~29  $ (GND))) # (!\u_switch|u1_glf|u1_timer|cnt_clk [6] & (!\u_switch|u1_glf|u1_timer|cnt_clk[5]~29  & VCC))
// \u_switch|u1_glf|u1_timer|cnt_clk[6]~31  = CARRY((\u_switch|u1_glf|u1_timer|cnt_clk [6] & !\u_switch|u1_glf|u1_timer|cnt_clk[5]~29 ))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_clk [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|cnt_clk[5]~29 ),
	.combout(\u_switch|u1_glf|u1_timer|cnt_clk[6]~30_combout ),
	.cout(\u_switch|u1_glf|u1_timer|cnt_clk[6]~31 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[6]~30 .lut_mask = 16'hA50A;
defparam \u_switch|u1_glf|u1_timer|cnt_clk[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N14
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_clk[7]~32 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_clk[7]~32_combout  = (\u_switch|u1_glf|u1_timer|cnt_clk [7] & (!\u_switch|u1_glf|u1_timer|cnt_clk[6]~31 )) # (!\u_switch|u1_glf|u1_timer|cnt_clk [7] & ((\u_switch|u1_glf|u1_timer|cnt_clk[6]~31 ) # (GND)))
// \u_switch|u1_glf|u1_timer|cnt_clk[7]~33  = CARRY((!\u_switch|u1_glf|u1_timer|cnt_clk[6]~31 ) # (!\u_switch|u1_glf|u1_timer|cnt_clk [7]))

	.dataa(gnd),
	.datab(\u_switch|u1_glf|u1_timer|cnt_clk [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|cnt_clk[6]~31 ),
	.combout(\u_switch|u1_glf|u1_timer|cnt_clk[7]~32_combout ),
	.cout(\u_switch|u1_glf|u1_timer|cnt_clk[7]~33 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[7]~32 .lut_mask = 16'h3C3F;
defparam \u_switch|u1_glf|u1_timer|cnt_clk[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N16
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_clk[8]~34 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_clk[8]~34_combout  = (\u_switch|u1_glf|u1_timer|cnt_clk [8] & (\u_switch|u1_glf|u1_timer|cnt_clk[7]~33  $ (GND))) # (!\u_switch|u1_glf|u1_timer|cnt_clk [8] & (!\u_switch|u1_glf|u1_timer|cnt_clk[7]~33  & VCC))
// \u_switch|u1_glf|u1_timer|cnt_clk[8]~35  = CARRY((\u_switch|u1_glf|u1_timer|cnt_clk [8] & !\u_switch|u1_glf|u1_timer|cnt_clk[7]~33 ))

	.dataa(gnd),
	.datab(\u_switch|u1_glf|u1_timer|cnt_clk [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|cnt_clk[7]~33 ),
	.combout(\u_switch|u1_glf|u1_timer|cnt_clk[8]~34_combout ),
	.cout(\u_switch|u1_glf|u1_timer|cnt_clk[8]~35 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[8]~34 .lut_mask = 16'hC30C;
defparam \u_switch|u1_glf|u1_timer|cnt_clk[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N18
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_clk[9]~36 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_clk[9]~36_combout  = (\u_switch|u1_glf|u1_timer|cnt_clk [9] & (!\u_switch|u1_glf|u1_timer|cnt_clk[8]~35 )) # (!\u_switch|u1_glf|u1_timer|cnt_clk [9] & ((\u_switch|u1_glf|u1_timer|cnt_clk[8]~35 ) # (GND)))
// \u_switch|u1_glf|u1_timer|cnt_clk[9]~37  = CARRY((!\u_switch|u1_glf|u1_timer|cnt_clk[8]~35 ) # (!\u_switch|u1_glf|u1_timer|cnt_clk [9]))

	.dataa(gnd),
	.datab(\u_switch|u1_glf|u1_timer|cnt_clk [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|cnt_clk[8]~35 ),
	.combout(\u_switch|u1_glf|u1_timer|cnt_clk[9]~36_combout ),
	.cout(\u_switch|u1_glf|u1_timer|cnt_clk[9]~37 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[9]~36 .lut_mask = 16'h3C3F;
defparam \u_switch|u1_glf|u1_timer|cnt_clk[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N20
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_clk[10]~38 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_clk[10]~38_combout  = (\u_switch|u1_glf|u1_timer|cnt_clk [10] & (\u_switch|u1_glf|u1_timer|cnt_clk[9]~37  $ (GND))) # (!\u_switch|u1_glf|u1_timer|cnt_clk [10] & (!\u_switch|u1_glf|u1_timer|cnt_clk[9]~37  & VCC))
// \u_switch|u1_glf|u1_timer|cnt_clk[10]~39  = CARRY((\u_switch|u1_glf|u1_timer|cnt_clk [10] & !\u_switch|u1_glf|u1_timer|cnt_clk[9]~37 ))

	.dataa(gnd),
	.datab(\u_switch|u1_glf|u1_timer|cnt_clk [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|cnt_clk[9]~37 ),
	.combout(\u_switch|u1_glf|u1_timer|cnt_clk[10]~38_combout ),
	.cout(\u_switch|u1_glf|u1_timer|cnt_clk[10]~39 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[10]~38 .lut_mask = 16'hC30C;
defparam \u_switch|u1_glf|u1_timer|cnt_clk[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N22
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_clk[11]~40 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_clk[11]~40_combout  = (\u_switch|u1_glf|u1_timer|cnt_clk [11] & (!\u_switch|u1_glf|u1_timer|cnt_clk[10]~39 )) # (!\u_switch|u1_glf|u1_timer|cnt_clk [11] & ((\u_switch|u1_glf|u1_timer|cnt_clk[10]~39 ) # (GND)))
// \u_switch|u1_glf|u1_timer|cnt_clk[11]~41  = CARRY((!\u_switch|u1_glf|u1_timer|cnt_clk[10]~39 ) # (!\u_switch|u1_glf|u1_timer|cnt_clk [11]))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_clk [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|cnt_clk[10]~39 ),
	.combout(\u_switch|u1_glf|u1_timer|cnt_clk[11]~40_combout ),
	.cout(\u_switch|u1_glf|u1_timer|cnt_clk[11]~41 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[11]~40 .lut_mask = 16'h5A5F;
defparam \u_switch|u1_glf|u1_timer|cnt_clk[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N24
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_clk[12]~42 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_clk[12]~42_combout  = (\u_switch|u1_glf|u1_timer|cnt_clk [12] & (\u_switch|u1_glf|u1_timer|cnt_clk[11]~41  $ (GND))) # (!\u_switch|u1_glf|u1_timer|cnt_clk [12] & (!\u_switch|u1_glf|u1_timer|cnt_clk[11]~41  & VCC))
// \u_switch|u1_glf|u1_timer|cnt_clk[12]~43  = CARRY((\u_switch|u1_glf|u1_timer|cnt_clk [12] & !\u_switch|u1_glf|u1_timer|cnt_clk[11]~41 ))

	.dataa(gnd),
	.datab(\u_switch|u1_glf|u1_timer|cnt_clk [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|cnt_clk[11]~41 ),
	.combout(\u_switch|u1_glf|u1_timer|cnt_clk[12]~42_combout ),
	.cout(\u_switch|u1_glf|u1_timer|cnt_clk[12]~43 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[12]~42 .lut_mask = 16'hC30C;
defparam \u_switch|u1_glf|u1_timer|cnt_clk[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N26
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_clk[13]~44 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_clk[13]~44_combout  = (\u_switch|u1_glf|u1_timer|cnt_clk [13] & (!\u_switch|u1_glf|u1_timer|cnt_clk[12]~43 )) # (!\u_switch|u1_glf|u1_timer|cnt_clk [13] & ((\u_switch|u1_glf|u1_timer|cnt_clk[12]~43 ) # (GND)))
// \u_switch|u1_glf|u1_timer|cnt_clk[13]~45  = CARRY((!\u_switch|u1_glf|u1_timer|cnt_clk[12]~43 ) # (!\u_switch|u1_glf|u1_timer|cnt_clk [13]))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_clk [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|cnt_clk[12]~43 ),
	.combout(\u_switch|u1_glf|u1_timer|cnt_clk[13]~44_combout ),
	.cout(\u_switch|u1_glf|u1_timer|cnt_clk[13]~45 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[13]~44 .lut_mask = 16'h5A5F;
defparam \u_switch|u1_glf|u1_timer|cnt_clk[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N28
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_clk[14]~46 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_clk[14]~46_combout  = (\u_switch|u1_glf|u1_timer|cnt_clk [14] & (\u_switch|u1_glf|u1_timer|cnt_clk[13]~45  $ (GND))) # (!\u_switch|u1_glf|u1_timer|cnt_clk [14] & (!\u_switch|u1_glf|u1_timer|cnt_clk[13]~45  & VCC))
// \u_switch|u1_glf|u1_timer|cnt_clk[14]~47  = CARRY((\u_switch|u1_glf|u1_timer|cnt_clk [14] & !\u_switch|u1_glf|u1_timer|cnt_clk[13]~45 ))

	.dataa(gnd),
	.datab(\u_switch|u1_glf|u1_timer|cnt_clk [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u1_glf|u1_timer|cnt_clk[13]~45 ),
	.combout(\u_switch|u1_glf|u1_timer|cnt_clk[14]~46_combout ),
	.cout(\u_switch|u1_glf|u1_timer|cnt_clk[14]~47 ));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[14]~46 .lut_mask = 16'hC30C;
defparam \u_switch|u1_glf|u1_timer|cnt_clk[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N30
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_clk[15]~48 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_clk[15]~48_combout  = \u_switch|u1_glf|u1_timer|cnt_clk [15] $ (\u_switch|u1_glf|u1_timer|cnt_clk[14]~47 )

	.dataa(\u_switch|u1_glf|u1_timer|cnt_clk [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_switch|u1_glf|u1_timer|cnt_clk[14]~47 ),
	.combout(\u_switch|u1_glf|u1_timer|cnt_clk[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[15]~48 .lut_mask = 16'h5A5A;
defparam \u_switch|u1_glf|u1_timer|cnt_clk[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N30
cycloneiii_lcell_comb \u_switch|dis_sn[0]~1 (
// Equation(s):
// \u_switch|dis_sn[0]~1_combout  = (\u_switch|u0_glf|s_out~q  & (((\u_switch|Add0~0_combout ) # (\u_switch|Equal1~2_combout )))) # (!\u_switch|u0_glf|s_out~q  & (\u_switch|Add1~0_combout ))

	.dataa(\u_switch|Add1~0_combout ),
	.datab(\u_switch|u0_glf|s_out~q ),
	.datac(\u_switch|Add0~0_combout ),
	.datad(\u_switch|Equal1~2_combout ),
	.cin(gnd),
	.combout(\u_switch|dis_sn[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|dis_sn[0]~1 .lut_mask = 16'hEEE2;
defparam \u_switch|dis_sn[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y21_N11
dffeas \u_switch|u0_glf|s_in_d3 (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|s_in_d3~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|s_in_d3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|s_in_d3 .is_wysiwyg = "true";
defparam \u_switch|u0_glf|s_in_d3 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N13
dffeas \u_switch|u1_glf|u1_timer|tpulse (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|tpulse~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|tpulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|tpulse .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|tpulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N12
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|LessThan0~0 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|LessThan0~0_combout  = ((!\u_switch|u0_glf|u1_timer|cnt_us [0] & (!\u_switch|u0_glf|u1_timer|cnt_us [2] & !\u_switch|u0_glf|u1_timer|cnt_us [1]))) # (!\u_switch|u0_glf|u1_timer|cnt_us [3])

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us [0]),
	.datab(\u_switch|u0_glf|u1_timer|cnt_us [2]),
	.datac(\u_switch|u0_glf|u1_timer|cnt_us [3]),
	.datad(\u_switch|u0_glf|u1_timer|cnt_us [1]),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|LessThan0~0 .lut_mask = 16'h0F1F;
defparam \u_switch|u0_glf|u1_timer|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N11
dffeas \u_switch|u0_glf|u1_timer|cnt_us[13] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_us[13]~9_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_us [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[13] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_us[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N21
dffeas \u_switch|u1_glf|u1_timer|pulse_1us (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|pulse_1us~0_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|pulse_1us .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|pulse_1us .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N17
dffeas \u_switch|u1_glf|u1_timer|cnt_us[0] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|Add2~2_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_us[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_us [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[0] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_us[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N11
dffeas \u_switch|u1_glf|u1_timer|cnt_us[2] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|Add2~7_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_us[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_us [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[2] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_us[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N21
dffeas \u_switch|u1_glf|u1_timer|cnt_us[1] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|Add2~8_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_switch|u1_glf|u1_timer|cnt_us[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_us [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[1] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_us[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N7
dffeas \u_switch|u1_glf|u1_timer|cnt_us[3] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_us[3]~6_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_us [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[3] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_us[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N24
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|LessThan0~0 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|LessThan0~0_combout  = ((!\u_switch|u1_glf|u1_timer|cnt_us [0] & (!\u_switch|u1_glf|u1_timer|cnt_us [2] & !\u_switch|u1_glf|u1_timer|cnt_us [1]))) # (!\u_switch|u1_glf|u1_timer|cnt_us [3])

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us [3]),
	.datab(\u_switch|u1_glf|u1_timer|cnt_us [0]),
	.datac(\u_switch|u1_glf|u1_timer|cnt_us [2]),
	.datad(\u_switch|u1_glf|u1_timer|cnt_us [1]),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|LessThan0~0 .lut_mask = 16'h5557;
defparam \u_switch|u1_glf|u1_timer|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y6_N23
dffeas \u_switch|u1_glf|u1_timer|cnt_us[15] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_us[15]~7_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_us [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[15] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_us[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N11
dffeas \u_switch|u1_glf|u1_timer|cnt_us[14] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_us[14]~8_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_us [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[14] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_us[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N1
dffeas \u_switch|u1_glf|u1_timer|cnt_us[13] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_us[13]~9_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_us [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[13] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_us[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N27
dffeas \u_switch|u1_glf|u1_timer|cnt_us[12] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_us[12]~10_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_us [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[12] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_us[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N4
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|LessThan0~1 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|LessThan0~1_combout  = (!\u_switch|u1_glf|u1_timer|cnt_us [12] & (!\u_switch|u1_glf|u1_timer|cnt_us [13] & (!\u_switch|u1_glf|u1_timer|cnt_us [15] & !\u_switch|u1_glf|u1_timer|cnt_us [14])))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us [12]),
	.datab(\u_switch|u1_glf|u1_timer|cnt_us [13]),
	.datac(\u_switch|u1_glf|u1_timer|cnt_us [15]),
	.datad(\u_switch|u1_glf|u1_timer|cnt_us [14]),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|LessThan0~1 .lut_mask = 16'h0001;
defparam \u_switch|u1_glf|u1_timer|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y6_N29
dffeas \u_switch|u1_glf|u1_timer|cnt_us[11] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_us[11]~11_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_us [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[11] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_us[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N23
dffeas \u_switch|u1_glf|u1_timer|cnt_us[10] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_us[10]~12_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_us [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[10] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_us[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N21
dffeas \u_switch|u1_glf|u1_timer|cnt_us[9] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_us[9]~13_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_us [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[9] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_us[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N3
dffeas \u_switch|u1_glf|u1_timer|cnt_us[8] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_us[8]~14_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_us [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[8] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_us[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N24
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|LessThan0~2 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|LessThan0~2_combout  = (!\u_switch|u1_glf|u1_timer|cnt_us [8] & (!\u_switch|u1_glf|u1_timer|cnt_us [9] & (!\u_switch|u1_glf|u1_timer|cnt_us [10] & !\u_switch|u1_glf|u1_timer|cnt_us [11])))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us [8]),
	.datab(\u_switch|u1_glf|u1_timer|cnt_us [9]),
	.datac(\u_switch|u1_glf|u1_timer|cnt_us [10]),
	.datad(\u_switch|u1_glf|u1_timer|cnt_us [11]),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|LessThan0~2 .lut_mask = 16'h0001;
defparam \u_switch|u1_glf|u1_timer|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y6_N27
dffeas \u_switch|u1_glf|u1_timer|cnt_us[7] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_us[7]~15_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_us [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[7] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_us[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N13
dffeas \u_switch|u1_glf|u1_timer|cnt_us[6] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_us[6]~16_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_us [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[6] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_us[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N7
dffeas \u_switch|u1_glf|u1_timer|cnt_us[5] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_us[5]~17_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_us [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[5] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_us[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N5
dffeas \u_switch|u1_glf|u1_timer|cnt_us[4] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|cnt_us[4]~18_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|cnt_us [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[4] .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|cnt_us[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N14
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|LessThan0~3 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|LessThan0~3_combout  = (!\u_switch|u1_glf|u1_timer|cnt_us [6] & (!\u_switch|u1_glf|u1_timer|cnt_us [4] & (!\u_switch|u1_glf|u1_timer|cnt_us [7] & !\u_switch|u1_glf|u1_timer|cnt_us [5])))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us [6]),
	.datab(\u_switch|u1_glf|u1_timer|cnt_us [4]),
	.datac(\u_switch|u1_glf|u1_timer|cnt_us [7]),
	.datad(\u_switch|u1_glf|u1_timer|cnt_us [5]),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|LessThan0~3 .lut_mask = 16'h0001;
defparam \u_switch|u1_glf|u1_timer|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N2
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|LessThan0~4 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|LessThan0~4_combout  = (\u_switch|u1_glf|u1_timer|LessThan0~3_combout  & (\u_switch|u1_glf|u1_timer|LessThan0~1_combout  & (\u_switch|u1_glf|u1_timer|LessThan0~2_combout  & \u_switch|u1_glf|u1_timer|LessThan0~0_combout )))

	.dataa(\u_switch|u1_glf|u1_timer|LessThan0~3_combout ),
	.datab(\u_switch|u1_glf|u1_timer|LessThan0~1_combout ),
	.datac(\u_switch|u1_glf|u1_timer|LessThan0~2_combout ),
	.datad(\u_switch|u1_glf|u1_timer|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|LessThan0~4 .lut_mask = 16'h8000;
defparam \u_switch|u1_glf|u1_timer|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N10
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|timeout~0 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|timeout~0_combout  = (\u_switch|u1_glf|u1_timer|pulse_1us~q  & !\u_switch|u1_glf|u1_timer|LessThan0~4_combout )

	.dataa(gnd),
	.datab(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u1_glf|u1_timer|LessThan0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|timeout~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|timeout~0 .lut_mask = 16'h0C0C;
defparam \u_switch|u1_glf|u1_timer|timeout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N0
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Equal3~1 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Equal3~1_combout  = ((\u_switch|u0_glf|u1_timer|cnt_clk [5]) # ((\u_switch|u0_glf|u1_timer|cnt_clk [7]) # (!\u_switch|u0_glf|u1_timer|cnt_clk [4]))) # (!\u_switch|u0_glf|u1_timer|cnt_clk [6])

	.dataa(\u_switch|u0_glf|u1_timer|cnt_clk [6]),
	.datab(\u_switch|u0_glf|u1_timer|cnt_clk [5]),
	.datac(\u_switch|u0_glf|u1_timer|cnt_clk [4]),
	.datad(\u_switch|u0_glf|u1_timer|cnt_clk [7]),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Equal3~1 .lut_mask = 16'hFFDF;
defparam \u_switch|u0_glf|u1_timer|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N10
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_us[13]~9 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_us[13]~9_combout  = (\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u0_glf|u1_timer|Add2~29_combout ) # ((!\u_switch|u0_glf|u1_timer|pulse_1us~q  & \u_switch|u0_glf|u1_timer|cnt_us [13])))) # 
// (!\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u0_glf|u1_timer|pulse_1us~q  & (\u_switch|u0_glf|u1_timer|cnt_us [13])))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u0_glf|u1_timer|cnt_us [13]),
	.datad(\u_switch|u0_glf|u1_timer|Add2~29_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_us[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[13]~9 .lut_mask = 16'hBA30;
defparam \u_switch|u0_glf|u1_timer|cnt_us[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N3
dffeas \u_switch|u1_glf|u1_timer|t_cnt_en (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|u1_timer|t_cnt_en~0_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|u1_timer|t_cnt_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|t_cnt_en .is_wysiwyg = "true";
defparam \u_switch|u1_glf|u1_timer|t_cnt_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N16
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Equal3~0 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Equal3~0_combout  = (\u_switch|u1_glf|u1_timer|cnt_clk [3]) # ((\u_switch|u1_glf|u1_timer|cnt_clk [2]) # ((\u_switch|u1_glf|u1_timer|cnt_clk [0]) # (\u_switch|u1_glf|u1_timer|cnt_clk [1])))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_clk [3]),
	.datab(\u_switch|u1_glf|u1_timer|cnt_clk [2]),
	.datac(\u_switch|u1_glf|u1_timer|cnt_clk [0]),
	.datad(\u_switch|u1_glf|u1_timer|cnt_clk [1]),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Equal3~0 .lut_mask = 16'hFFFE;
defparam \u_switch|u1_glf|u1_timer|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N22
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Equal3~1 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Equal3~1_combout  = (\u_switch|u1_glf|u1_timer|cnt_clk [7]) # ((\u_switch|u1_glf|u1_timer|cnt_clk [5]) # ((!\u_switch|u1_glf|u1_timer|cnt_clk [4]) # (!\u_switch|u1_glf|u1_timer|cnt_clk [6])))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_clk [7]),
	.datab(\u_switch|u1_glf|u1_timer|cnt_clk [5]),
	.datac(\u_switch|u1_glf|u1_timer|cnt_clk [6]),
	.datad(\u_switch|u1_glf|u1_timer|cnt_clk [4]),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Equal3~1 .lut_mask = 16'hEFFF;
defparam \u_switch|u1_glf|u1_timer|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N28
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Equal3~2 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Equal3~2_combout  = (\u_switch|u1_glf|u1_timer|cnt_clk [11]) # ((\u_switch|u1_glf|u1_timer|cnt_clk [9]) # ((\u_switch|u1_glf|u1_timer|cnt_clk [10]) # (\u_switch|u1_glf|u1_timer|cnt_clk [8])))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_clk [11]),
	.datab(\u_switch|u1_glf|u1_timer|cnt_clk [9]),
	.datac(\u_switch|u1_glf|u1_timer|cnt_clk [10]),
	.datad(\u_switch|u1_glf|u1_timer|cnt_clk [8]),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Equal3~2 .lut_mask = 16'hFFFE;
defparam \u_switch|u1_glf|u1_timer|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N26
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Equal3~3 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Equal3~3_combout  = (\u_switch|u1_glf|u1_timer|cnt_clk [12]) # ((\u_switch|u1_glf|u1_timer|cnt_clk [14]) # ((\u_switch|u1_glf|u1_timer|cnt_clk [15]) # (\u_switch|u1_glf|u1_timer|cnt_clk [13])))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_clk [12]),
	.datab(\u_switch|u1_glf|u1_timer|cnt_clk [14]),
	.datac(\u_switch|u1_glf|u1_timer|cnt_clk [15]),
	.datad(\u_switch|u1_glf|u1_timer|cnt_clk [13]),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Equal3~3 .lut_mask = 16'hFFFE;
defparam \u_switch|u1_glf|u1_timer|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N8
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Equal3~4 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Equal3~4_combout  = (\u_switch|u1_glf|u1_timer|Equal3~3_combout ) # ((\u_switch|u1_glf|u1_timer|Equal3~2_combout ) # ((\u_switch|u1_glf|u1_timer|Equal3~1_combout ) # (\u_switch|u1_glf|u1_timer|Equal3~0_combout )))

	.dataa(\u_switch|u1_glf|u1_timer|Equal3~3_combout ),
	.datab(\u_switch|u1_glf|u1_timer|Equal3~2_combout ),
	.datac(\u_switch|u1_glf|u1_timer|Equal3~1_combout ),
	.datad(\u_switch|u1_glf|u1_timer|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Equal3~4 .lut_mask = 16'hFFFE;
defparam \u_switch|u1_glf|u1_timer|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N20
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|pulse_1us~0 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|pulse_1us~0_combout  = (\u_switch|u1_glf|u1_timer|pulse_1us~q  & (\u_switch|u1_glf|u1_timer|LessThan0~4_combout  & ((!\u_switch|u1_glf|u1_timer|t_cnt_en~q ) # (!\u_switch|u1_glf|u1_timer|Equal3~4_combout )))) # 
// (!\u_switch|u1_glf|u1_timer|pulse_1us~q  & (((!\u_switch|u1_glf|u1_timer|Equal3~4_combout  & \u_switch|u1_glf|u1_timer|t_cnt_en~q ))))

	.dataa(\u_switch|u1_glf|u1_timer|LessThan0~4_combout ),
	.datab(\u_switch|u1_glf|u1_timer|Equal3~4_combout ),
	.datac(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datad(\u_switch|u1_glf|u1_timer|t_cnt_en~q ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|pulse_1us~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|pulse_1us~0 .lut_mask = 16'h23A0;
defparam \u_switch|u1_glf|u1_timer|pulse_1us~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N12
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Equal4~0 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Equal4~0_combout  = (((\u_switch|u1_glf|u1_timer|cnt_us [2]) # (\u_switch|u1_glf|u1_timer|cnt_us [1])) # (!\u_switch|u1_glf|u1_timer|cnt_us [0])) # (!\u_switch|u1_glf|u1_timer|cnt_us [3])

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us [3]),
	.datab(\u_switch|u1_glf|u1_timer|cnt_us [0]),
	.datac(\u_switch|u1_glf|u1_timer|cnt_us [2]),
	.datad(\u_switch|u1_glf|u1_timer|cnt_us [1]),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Equal4~0 .lut_mask = 16'hFFF7;
defparam \u_switch|u1_glf|u1_timer|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N30
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Equal4~1 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Equal4~1_combout  = (\u_switch|u1_glf|u1_timer|Equal4~0_combout ) # (((!\u_switch|u1_glf|u1_timer|LessThan0~3_combout ) # (!\u_switch|u1_glf|u1_timer|LessThan0~2_combout )) # (!\u_switch|u1_glf|u1_timer|LessThan0~1_combout ))

	.dataa(\u_switch|u1_glf|u1_timer|Equal4~0_combout ),
	.datab(\u_switch|u1_glf|u1_timer|LessThan0~1_combout ),
	.datac(\u_switch|u1_glf|u1_timer|LessThan0~2_combout ),
	.datad(\u_switch|u1_glf|u1_timer|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Equal4~1 .lut_mask = 16'hBFFF;
defparam \u_switch|u1_glf|u1_timer|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N16
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~2 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~2_combout  = (\u_switch|u1_glf|u1_timer|Equal4~1_combout  & (\u_switch|u1_glf|u1_timer|Add2~0_combout  & ((\u_switch|u1_glf|u1_timer|LessThan0~4_combout ) # (!\u_switch|u1_glf|u1_timer|pulse_1us~q ))))

	.dataa(\u_switch|u1_glf|u1_timer|Equal4~1_combout ),
	.datab(\u_switch|u1_glf|u1_timer|Add2~0_combout ),
	.datac(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datad(\u_switch|u1_glf|u1_timer|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~2 .lut_mask = 16'h8808;
defparam \u_switch|u1_glf|u1_timer|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N28
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_us[15]~4 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_us[15]~4_combout  = (\u_switch|u1_glf|u1_timer|pulse_1us~q  & ((\u_switch|u1_glf|u1_timer|t_cnt_en~q ) # (!\u_switch|u1_glf|u1_timer|LessThan0~4_combout )))

	.dataa(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datab(gnd),
	.datac(\u_switch|u1_glf|u1_timer|t_cnt_en~q ),
	.datad(\u_switch|u1_glf|u1_timer|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_us[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[15]~4 .lut_mask = 16'hA0AA;
defparam \u_switch|u1_glf|u1_timer|cnt_us[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N10
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~7 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~7_combout  = (\u_switch|u1_glf|u1_timer|Equal4~1_combout  & (\u_switch|u1_glf|u1_timer|Add2~5_combout  & ((\u_switch|u1_glf|u1_timer|LessThan0~4_combout ) # (!\u_switch|u1_glf|u1_timer|pulse_1us~q ))))

	.dataa(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datab(\u_switch|u1_glf|u1_timer|LessThan0~4_combout ),
	.datac(\u_switch|u1_glf|u1_timer|Equal4~1_combout ),
	.datad(\u_switch|u1_glf|u1_timer|Add2~5_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|Add2~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~7 .lut_mask = 16'hD000;
defparam \u_switch|u1_glf|u1_timer|Add2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N20
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|Add2~8 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|Add2~8_combout  = (\u_switch|u1_glf|u1_timer|Equal4~1_combout  & (\u_switch|u1_glf|u1_timer|Add2~3_combout  & ((\u_switch|u1_glf|u1_timer|LessThan0~4_combout ) # (!\u_switch|u1_glf|u1_timer|pulse_1us~q ))))

	.dataa(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datab(\u_switch|u1_glf|u1_timer|LessThan0~4_combout ),
	.datac(\u_switch|u1_glf|u1_timer|Equal4~1_combout ),
	.datad(\u_switch|u1_glf|u1_timer|Add2~3_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|Add2~8 .lut_mask = 16'hD000;
defparam \u_switch|u1_glf|u1_timer|Add2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N14
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_us[3]~5 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  = (\u_switch|u1_glf|u1_timer|Equal4~1_combout  & (\u_switch|u1_glf|u1_timer|t_cnt_en~q  & (\u_switch|u1_glf|u1_timer|pulse_1us~q  & \u_switch|u1_glf|u1_timer|LessThan0~4_combout )))

	.dataa(\u_switch|u1_glf|u1_timer|Equal4~1_combout ),
	.datab(\u_switch|u1_glf|u1_timer|t_cnt_en~q ),
	.datac(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datad(\u_switch|u1_glf|u1_timer|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[3]~5 .lut_mask = 16'h8000;
defparam \u_switch|u1_glf|u1_timer|cnt_us[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N6
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_us[3]~6 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_us[3]~6_combout  = (\u_switch|u1_glf|u1_timer|Add2~9_combout  & ((\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout ) # ((\u_switch|u1_glf|u1_timer|cnt_us [3] & !\u_switch|u1_glf|u1_timer|cnt_us[15]~4_combout )))) # 
// (!\u_switch|u1_glf|u1_timer|Add2~9_combout  & (((\u_switch|u1_glf|u1_timer|cnt_us [3] & !\u_switch|u1_glf|u1_timer|cnt_us[15]~4_combout ))))

	.dataa(\u_switch|u1_glf|u1_timer|Add2~9_combout ),
	.datab(\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout ),
	.datac(\u_switch|u1_glf|u1_timer|cnt_us [3]),
	.datad(\u_switch|u1_glf|u1_timer|cnt_us[15]~4_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_us[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[3]~6 .lut_mask = 16'h88F8;
defparam \u_switch|u1_glf|u1_timer|cnt_us[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N22
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_us[15]~7 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_us[15]~7_combout  = (\u_switch|u1_glf|u1_timer|Add2~33_combout  & ((\u_switch|u1_glf|u1_timer|cnt_us[15]~19_combout ) # ((!\u_switch|u1_glf|u1_timer|pulse_1us~q  & \u_switch|u1_glf|u1_timer|cnt_us [15])))) # 
// (!\u_switch|u1_glf|u1_timer|Add2~33_combout  & (!\u_switch|u1_glf|u1_timer|pulse_1us~q  & (\u_switch|u1_glf|u1_timer|cnt_us [15])))

	.dataa(\u_switch|u1_glf|u1_timer|Add2~33_combout ),
	.datab(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u1_glf|u1_timer|cnt_us [15]),
	.datad(\u_switch|u1_glf|u1_timer|cnt_us[15]~19_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_us[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[15]~7 .lut_mask = 16'hBA30;
defparam \u_switch|u1_glf|u1_timer|cnt_us[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N10
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_us[14]~8 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_us[14]~8_combout  = (\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u1_glf|u1_timer|Add2~31_combout ) # ((!\u_switch|u1_glf|u1_timer|pulse_1us~q  & \u_switch|u1_glf|u1_timer|cnt_us [14])))) # 
// (!\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u1_glf|u1_timer|pulse_1us~q  & (\u_switch|u1_glf|u1_timer|cnt_us [14])))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u1_glf|u1_timer|cnt_us [14]),
	.datad(\u_switch|u1_glf|u1_timer|Add2~31_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_us[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[14]~8 .lut_mask = 16'hBA30;
defparam \u_switch|u1_glf|u1_timer|cnt_us[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N0
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_us[13]~9 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_us[13]~9_combout  = (\u_switch|u1_glf|u1_timer|pulse_1us~q  & (\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u1_glf|u1_timer|Add2~29_combout )))) # (!\u_switch|u1_glf|u1_timer|pulse_1us~q  & 
// ((\u_switch|u1_glf|u1_timer|cnt_us [13]) # ((\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & \u_switch|u1_glf|u1_timer|Add2~29_combout ))))

	.dataa(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datab(\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout ),
	.datac(\u_switch|u1_glf|u1_timer|cnt_us [13]),
	.datad(\u_switch|u1_glf|u1_timer|Add2~29_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_us[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[13]~9 .lut_mask = 16'hDC50;
defparam \u_switch|u1_glf|u1_timer|cnt_us[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N26
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_us[12]~10 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_us[12]~10_combout  = (\u_switch|u1_glf|u1_timer|pulse_1us~q  & (\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u1_glf|u1_timer|Add2~27_combout )))) # (!\u_switch|u1_glf|u1_timer|pulse_1us~q  & 
// ((\u_switch|u1_glf|u1_timer|cnt_us [12]) # ((\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & \u_switch|u1_glf|u1_timer|Add2~27_combout ))))

	.dataa(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datab(\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout ),
	.datac(\u_switch|u1_glf|u1_timer|cnt_us [12]),
	.datad(\u_switch|u1_glf|u1_timer|Add2~27_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_us[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[12]~10 .lut_mask = 16'hDC50;
defparam \u_switch|u1_glf|u1_timer|cnt_us[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N28
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_us[11]~11 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_us[11]~11_combout  = (\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u1_glf|u1_timer|Add2~25_combout ) # ((!\u_switch|u1_glf|u1_timer|pulse_1us~q  & \u_switch|u1_glf|u1_timer|cnt_us [11])))) # 
// (!\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u1_glf|u1_timer|pulse_1us~q  & (\u_switch|u1_glf|u1_timer|cnt_us [11])))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u1_glf|u1_timer|cnt_us [11]),
	.datad(\u_switch|u1_glf|u1_timer|Add2~25_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_us[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[11]~11 .lut_mask = 16'hBA30;
defparam \u_switch|u1_glf|u1_timer|cnt_us[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N22
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_us[10]~12 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_us[10]~12_combout  = (\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u1_glf|u1_timer|Add2~23_combout ) # ((!\u_switch|u1_glf|u1_timer|pulse_1us~q  & \u_switch|u1_glf|u1_timer|cnt_us [10])))) # 
// (!\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u1_glf|u1_timer|pulse_1us~q  & (\u_switch|u1_glf|u1_timer|cnt_us [10])))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u1_glf|u1_timer|cnt_us [10]),
	.datad(\u_switch|u1_glf|u1_timer|Add2~23_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_us[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[10]~12 .lut_mask = 16'hBA30;
defparam \u_switch|u1_glf|u1_timer|cnt_us[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N20
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_us[9]~13 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_us[9]~13_combout  = (\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u1_glf|u1_timer|Add2~21_combout ) # ((!\u_switch|u1_glf|u1_timer|pulse_1us~q  & \u_switch|u1_glf|u1_timer|cnt_us [9])))) # 
// (!\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u1_glf|u1_timer|pulse_1us~q  & (\u_switch|u1_glf|u1_timer|cnt_us [9])))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u1_glf|u1_timer|cnt_us [9]),
	.datad(\u_switch|u1_glf|u1_timer|Add2~21_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_us[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[9]~13 .lut_mask = 16'hBA30;
defparam \u_switch|u1_glf|u1_timer|cnt_us[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N2
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_us[8]~14 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_us[8]~14_combout  = (\u_switch|u1_glf|u1_timer|Add2~19_combout  & ((\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout ) # ((!\u_switch|u1_glf|u1_timer|pulse_1us~q  & \u_switch|u1_glf|u1_timer|cnt_us [8])))) # 
// (!\u_switch|u1_glf|u1_timer|Add2~19_combout  & (!\u_switch|u1_glf|u1_timer|pulse_1us~q  & (\u_switch|u1_glf|u1_timer|cnt_us [8])))

	.dataa(\u_switch|u1_glf|u1_timer|Add2~19_combout ),
	.datab(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u1_glf|u1_timer|cnt_us [8]),
	.datad(\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_us[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[8]~14 .lut_mask = 16'hBA30;
defparam \u_switch|u1_glf|u1_timer|cnt_us[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N26
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_us[7]~15 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_us[7]~15_combout  = (\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u1_glf|u1_timer|Add2~17_combout ) # ((!\u_switch|u1_glf|u1_timer|pulse_1us~q  & \u_switch|u1_glf|u1_timer|cnt_us [7])))) # 
// (!\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u1_glf|u1_timer|pulse_1us~q  & (\u_switch|u1_glf|u1_timer|cnt_us [7])))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u1_glf|u1_timer|cnt_us [7]),
	.datad(\u_switch|u1_glf|u1_timer|Add2~17_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_us[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[7]~15 .lut_mask = 16'hBA30;
defparam \u_switch|u1_glf|u1_timer|cnt_us[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N12
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_us[6]~16 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_us[6]~16_combout  = (\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u1_glf|u1_timer|Add2~15_combout ) # ((!\u_switch|u1_glf|u1_timer|pulse_1us~q  & \u_switch|u1_glf|u1_timer|cnt_us [6])))) # 
// (!\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u1_glf|u1_timer|pulse_1us~q  & (\u_switch|u1_glf|u1_timer|cnt_us [6])))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u1_glf|u1_timer|cnt_us [6]),
	.datad(\u_switch|u1_glf|u1_timer|Add2~15_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_us[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[6]~16 .lut_mask = 16'hBA30;
defparam \u_switch|u1_glf|u1_timer|cnt_us[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N6
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_us[5]~17 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_us[5]~17_combout  = (\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u1_glf|u1_timer|Add2~13_combout ) # ((!\u_switch|u1_glf|u1_timer|pulse_1us~q  & \u_switch|u1_glf|u1_timer|cnt_us [5])))) # 
// (!\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u1_glf|u1_timer|pulse_1us~q  & (\u_switch|u1_glf|u1_timer|cnt_us [5])))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u1_glf|u1_timer|cnt_us [5]),
	.datad(\u_switch|u1_glf|u1_timer|Add2~13_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_us[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[5]~17 .lut_mask = 16'hBA30;
defparam \u_switch|u1_glf|u1_timer|cnt_us[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N4
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_us[4]~18 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_us[4]~18_combout  = (\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u1_glf|u1_timer|Add2~11_combout ) # ((!\u_switch|u1_glf|u1_timer|pulse_1us~q  & \u_switch|u1_glf|u1_timer|cnt_us [4])))) # 
// (!\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u1_glf|u1_timer|pulse_1us~q  & (\u_switch|u1_glf|u1_timer|cnt_us [4])))

	.dataa(\u_switch|u1_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u1_glf|u1_timer|cnt_us [4]),
	.datad(\u_switch|u1_glf|u1_timer|Add2~11_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_us[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[4]~18 .lut_mask = 16'hBA30;
defparam \u_switch|u1_glf|u1_timer|cnt_us[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N2
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|t_cnt_en~0 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|t_cnt_en~0_combout  = (!\u_switch|u1_glf|u1_timer|timeout~0_combout  & ((\u_switch|u1_glf|u1_timer|t_cnt_en~q ) # ((!\u_switch|u1_glf|s_in_d2~q  & \u_switch|u1_glf|s_in_d3~q ))))

	.dataa(\u_switch|u1_glf|u1_timer|timeout~0_combout ),
	.datab(\u_switch|u1_glf|s_in_d2~q ),
	.datac(\u_switch|u1_glf|u1_timer|t_cnt_en~q ),
	.datad(\u_switch|u1_glf|s_in_d3~q ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|t_cnt_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|t_cnt_en~0 .lut_mask = 16'h5150;
defparam \u_switch|u1_glf|u1_timer|t_cnt_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N30
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_clk[15]~18 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout  = ((!\u_switch|u1_glf|u1_timer|LessThan0~4_combout  & \u_switch|u1_glf|u1_timer|pulse_1us~q )) # (!\u_switch|u1_glf|u1_timer|Equal3~4_combout )

	.dataa(gnd),
	.datab(\u_switch|u1_glf|u1_timer|Equal3~4_combout ),
	.datac(\u_switch|u1_glf|u1_timer|LessThan0~4_combout ),
	.datad(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_clk[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[15]~18 .lut_mask = 16'h3F33;
defparam \u_switch|u1_glf|u1_timer|cnt_clk[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N8
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_clk[15]~19 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout  = (\u_switch|u1_glf|u1_timer|t_cnt_en~q ) # ((\u_switch|u1_glf|u1_timer|pulse_1us~q  & !\u_switch|u1_glf|u1_timer|LessThan0~4_combout ))

	.dataa(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datab(gnd),
	.datac(\u_switch|u1_glf|u1_timer|t_cnt_en~q ),
	.datad(\u_switch|u1_glf|u1_timer|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_clk[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_clk[15]~19 .lut_mask = 16'hF0FA;
defparam \u_switch|u1_glf|u1_timer|cnt_clk[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N18
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|cnt_us[15]~19 (
// Equation(s):
// \u_switch|u1_glf|u1_timer|cnt_us[15]~19_combout  = (\u_switch|u1_glf|u1_timer|Equal4~1_combout  & (\u_switch|u1_glf|u1_timer|t_cnt_en~q  & (\u_switch|u1_glf|u1_timer|pulse_1us~q  & \u_switch|u1_glf|u1_timer|LessThan0~4_combout )))

	.dataa(\u_switch|u1_glf|u1_timer|Equal4~1_combout ),
	.datab(\u_switch|u1_glf|u1_timer|t_cnt_en~q ),
	.datac(\u_switch|u1_glf|u1_timer|pulse_1us~q ),
	.datad(\u_switch|u1_glf|u1_timer|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|cnt_us[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|cnt_us[15]~19 .lut_mask = 16'h8000;
defparam \u_switch|u1_glf|u1_timer|cnt_us[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N10
cycloneiii_lcell_comb \u_switch|u0_glf|s_in_d3~feeder (
// Equation(s):
// \u_switch|u0_glf|s_in_d3~feeder_combout  = \u_switch|u0_glf|s_in_d2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_switch|u0_glf|s_in_d2~q ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|s_in_d3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|s_in_d3~feeder .lut_mask = 16'hFF00;
defparam \u_switch|u0_glf|s_in_d3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N12
cycloneiii_lcell_comb \u_switch|u1_glf|u1_timer|tpulse~feeder (
// Equation(s):
// \u_switch|u1_glf|u1_timer|tpulse~feeder_combout  = \u_switch|u1_glf|u1_timer|timeout~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_switch|u1_glf|u1_timer|timeout~0_combout ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|u1_timer|tpulse~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|u1_timer|tpulse~feeder .lut_mask = 16'hFF00;
defparam \u_switch|u1_glf|u1_timer|tpulse~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneiii_io_obuf \en_p14v~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(en_p14v),
	.obar());
// synopsys translate_off
defparam \en_p14v~output .bus_hold = "false";
defparam \en_p14v~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneiii_io_obuf \en_n14v~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(en_n14v),
	.obar());
// synopsys translate_off
defparam \en_n14v~output .bus_hold = "false";
defparam \en_n14v~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneiii_io_obuf \en_gvddp~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(en_gvddp),
	.obar());
// synopsys translate_off
defparam \en_gvddp~output .bus_hold = "false";
defparam \en_gvddp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneiii_io_obuf \en_gvddn~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(en_gvddn),
	.obar());
// synopsys translate_off
defparam \en_gvddn~output .bus_hold = "false";
defparam \en_gvddn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y2_N2
cycloneiii_io_obuf \da1_wr~output (
	.i(!\u_tgen|da1_wr~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(da1_wr),
	.obar());
// synopsys translate_off
defparam \da1_wr~output .bus_hold = "false";
defparam \da1_wr~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N30
cycloneiii_io_obuf \da1_a[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(da1_a[0]),
	.obar());
// synopsys translate_off
defparam \da1_a[0]~output .bus_hold = "false";
defparam \da1_a[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneiii_io_obuf \da1_a[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(da1_a[1]),
	.obar());
// synopsys translate_off
defparam \da1_a[1]~output .bus_hold = "false";
defparam \da1_a[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N23
cycloneiii_io_obuf \da1_din[0]~output (
	.i(\u_tgen|da1_din [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(da1_din[0]),
	.obar());
// synopsys translate_off
defparam \da1_din[0]~output .bus_hold = "false";
defparam \da1_din[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N16
cycloneiii_io_obuf \da1_din[1]~output (
	.i(\u_tgen|da1_din [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(da1_din[1]),
	.obar());
// synopsys translate_off
defparam \da1_din[1]~output .bus_hold = "false";
defparam \da1_din[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N9
cycloneiii_io_obuf \da1_din[2]~output (
	.i(\u_tgen|da1_din [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(da1_din[2]),
	.obar());
// synopsys translate_off
defparam \da1_din[2]~output .bus_hold = "false";
defparam \da1_din[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N2
cycloneiii_io_obuf \da1_din[3]~output (
	.i(\u_tgen|da1_din [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(da1_din[3]),
	.obar());
// synopsys translate_off
defparam \da1_din[3]~output .bus_hold = "false";
defparam \da1_din[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y6_N2
cycloneiii_io_obuf \da1_din[4]~output (
	.i(\u_tgen|da1_din [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(da1_din[4]),
	.obar());
// synopsys translate_off
defparam \da1_din[4]~output .bus_hold = "false";
defparam \da1_din[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N2
cycloneiii_io_obuf \da1_din[5]~output (
	.i(\u_tgen|da1_din [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(da1_din[5]),
	.obar());
// synopsys translate_off
defparam \da1_din[5]~output .bus_hold = "false";
defparam \da1_din[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y9_N23
cycloneiii_io_obuf \da1_din[6]~output (
	.i(\u_tgen|da1_din [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(da1_din[6]),
	.obar());
// synopsys translate_off
defparam \da1_din[6]~output .bus_hold = "false";
defparam \da1_din[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y9_N16
cycloneiii_io_obuf \da1_din[7]~output (
	.i(!\u_tgen|da1_din [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(da1_din[7]),
	.obar());
// synopsys translate_off
defparam \da1_din[7]~output .bus_hold = "false";
defparam \da1_din[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
cycloneiii_io_ibuf \clk_in~input (
	.i(clk_in),
	.ibar(gnd),
	.o(\clk_in~input_o ));
// synopsys translate_off
defparam \clk_in~input .bus_hold = "false";
defparam \clk_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneiii_pll \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk_in~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c0_high = 5;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c0_low = 4;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk0_divide_by = 27;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 140;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 37037;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .m = 140;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .n = 3;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .pll_compensation_delay = 6971;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .vco_center = 769;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .vco_max = 1666;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .vco_min = 769;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 99;
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|pll1 .vco_post_scale = 1;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneiii_clkctrl \u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N8
cycloneiii_lcell_comb \u_tgen|da1_wr~feeder (
// Equation(s):
// \u_tgen|da1_wr~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_tgen|da1_wr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_tgen|da1_wr~feeder .lut_mask = 16'hFFFF;
defparam \u_tgen|da1_wr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N2
cycloneiii_lcell_comb \u_clkrst|rst_n_sys_p1~feeder (
// Equation(s):
// \u_clkrst|rst_n_sys_p1~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_clkrst|rst_n_sys_p1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_clkrst|rst_n_sys_p1~feeder .lut_mask = 16'hFFFF;
defparam \u_clkrst|rst_n_sys_p1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N29
cycloneiii_io_ibuf \sw6~input (
	.i(sw6),
	.ibar(gnd),
	.o(\sw6~input_o ));
// synopsys translate_off
defparam \sw6~input .bus_hold = "false";
defparam \sw6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N0
cycloneiii_lcell_comb \u_clkrst|rst_n_inclk~feeder (
// Equation(s):
// \u_clkrst|rst_n_inclk~feeder_combout  = \sw6~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sw6~input_o ),
	.cin(gnd),
	.combout(\u_clkrst|rst_n_inclk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_clkrst|rst_n_inclk~feeder .lut_mask = 16'hFF00;
defparam \u_clkrst|rst_n_inclk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y20_N1
dffeas \u_clkrst|rst_n_inclk (
	.clk(\clk_in~input_o ),
	.d(\u_clkrst|rst_n_inclk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clkrst|rst_n_inclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_clkrst|rst_n_inclk .is_wysiwyg = "true";
defparam \u_clkrst|rst_n_inclk .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y20_N3
dffeas \u_clkrst|rst_n_sys_p1 (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_clkrst|rst_n_sys_p1~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_inclk~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clkrst|rst_n_sys_p1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_clkrst|rst_n_sys_p1 .is_wysiwyg = "true";
defparam \u_clkrst|rst_n_sys_p1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N24
cycloneiii_lcell_comb \u_clkrst|rst_n_sys~feeder (
// Equation(s):
// \u_clkrst|rst_n_sys~feeder_combout  = \u_clkrst|rst_n_sys_p1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_clkrst|rst_n_sys_p1~q ),
	.cin(gnd),
	.combout(\u_clkrst|rst_n_sys~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_clkrst|rst_n_sys~feeder .lut_mask = 16'hFF00;
defparam \u_clkrst|rst_n_sys~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y20_N25
dffeas \u_clkrst|rst_n_sys (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_clkrst|rst_n_sys~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_inclk~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clkrst|rst_n_sys~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_clkrst|rst_n_sys .is_wysiwyg = "true";
defparam \u_clkrst|rst_n_sys .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N9
dffeas \u_tgen|da1_wr (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_tgen|da1_wr~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_tgen|da1_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_tgen|da1_wr .is_wysiwyg = "true";
defparam \u_tgen|da1_wr .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N15
cycloneiii_io_ibuf \sw1~input (
	.i(sw1),
	.ibar(gnd),
	.o(\sw1~input_o ));
// synopsys translate_off
defparam \sw1~input .bus_hold = "false";
defparam \sw1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N22
cycloneiii_lcell_comb \u_switch|u0_glf|s_in_d1~feeder (
// Equation(s):
// \u_switch|u0_glf|s_in_d1~feeder_combout  = \sw1~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sw1~input_o ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|s_in_d1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|s_in_d1~feeder .lut_mask = 16'hFF00;
defparam \u_switch|u0_glf|s_in_d1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y21_N23
dffeas \u_switch|u0_glf|s_in_d1 (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|s_in_d1~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|s_in_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|s_in_d1 .is_wysiwyg = "true";
defparam \u_switch|u0_glf|s_in_d1 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y21_N3
dffeas \u_switch|u0_glf|s_in_d2 (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_switch|u0_glf|s_in_d1~q ),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|s_in_d2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|s_in_d2 .is_wysiwyg = "true";
defparam \u_switch|u0_glf|s_in_d2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N24
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|t_cnt_en~0 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|t_cnt_en~0_combout  = (!\u_switch|u0_glf|u1_timer|timeout~0_combout  & ((\u_switch|u0_glf|u1_timer|t_cnt_en~q ) # ((\u_switch|u0_glf|s_in_d3~q  & !\u_switch|u0_glf|s_in_d2~q ))))

	.dataa(\u_switch|u0_glf|s_in_d3~q ),
	.datab(\u_switch|u0_glf|s_in_d2~q ),
	.datac(\u_switch|u0_glf|u1_timer|t_cnt_en~q ),
	.datad(\u_switch|u0_glf|u1_timer|timeout~0_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|t_cnt_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|t_cnt_en~0 .lut_mask = 16'h00F2;
defparam \u_switch|u0_glf|u1_timer|t_cnt_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y21_N25
dffeas \u_switch|u0_glf|u1_timer|t_cnt_en (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|t_cnt_en~0_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|t_cnt_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|t_cnt_en .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|t_cnt_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N0
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_clk[0]~16 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_clk[0]~16_combout  = \u_switch|u0_glf|u1_timer|cnt_clk [0] $ (VCC)
// \u_switch|u0_glf|u1_timer|cnt_clk[0]~17  = CARRY(\u_switch|u0_glf|u1_timer|cnt_clk [0])

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_clk [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_clk[0]~16_combout ),
	.cout(\u_switch|u0_glf|u1_timer|cnt_clk[0]~17 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[0]~16 .lut_mask = 16'h33CC;
defparam \u_switch|u0_glf|u1_timer|cnt_clk[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N28
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_clk[4]~18 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout  = ((!\u_switch|u0_glf|u1_timer|LessThan0~4_combout  & \u_switch|u0_glf|u1_timer|pulse_1us~q )) # (!\u_switch|u0_glf|u1_timer|Equal3~4_combout )

	.dataa(\u_switch|u0_glf|u1_timer|LessThan0~4_combout ),
	.datab(gnd),
	.datac(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datad(\u_switch|u0_glf|u1_timer|Equal3~4_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[4]~18 .lut_mask = 16'h50FF;
defparam \u_switch|u0_glf|u1_timer|cnt_clk[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N30
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_clk[4]~19 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout  = (\u_switch|u0_glf|u1_timer|t_cnt_en~q ) # ((\u_switch|u0_glf|u1_timer|pulse_1us~q  & !\u_switch|u0_glf|u1_timer|LessThan0~4_combout ))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|t_cnt_en~q ),
	.datac(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datad(\u_switch|u0_glf|u1_timer|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[4]~19 .lut_mask = 16'hCCFC;
defparam \u_switch|u0_glf|u1_timer|cnt_clk[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y20_N1
dffeas \u_switch|u0_glf|u1_timer|cnt_clk[0] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_clk[0]~16_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_clk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[0] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_clk[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N2
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_clk[1]~20 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_clk[1]~20_combout  = (\u_switch|u0_glf|u1_timer|cnt_clk [1] & (!\u_switch|u0_glf|u1_timer|cnt_clk[0]~17 )) # (!\u_switch|u0_glf|u1_timer|cnt_clk [1] & ((\u_switch|u0_glf|u1_timer|cnt_clk[0]~17 ) # (GND)))
// \u_switch|u0_glf|u1_timer|cnt_clk[1]~21  = CARRY((!\u_switch|u0_glf|u1_timer|cnt_clk[0]~17 ) # (!\u_switch|u0_glf|u1_timer|cnt_clk [1]))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_clk [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|cnt_clk[0]~17 ),
	.combout(\u_switch|u0_glf|u1_timer|cnt_clk[1]~20_combout ),
	.cout(\u_switch|u0_glf|u1_timer|cnt_clk[1]~21 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[1]~20 .lut_mask = 16'h3C3F;
defparam \u_switch|u0_glf|u1_timer|cnt_clk[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y20_N3
dffeas \u_switch|u0_glf|u1_timer|cnt_clk[1] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_clk[1]~20_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_clk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[1] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_clk[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N4
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_clk[2]~22 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_clk[2]~22_combout  = (\u_switch|u0_glf|u1_timer|cnt_clk [2] & (\u_switch|u0_glf|u1_timer|cnt_clk[1]~21  $ (GND))) # (!\u_switch|u0_glf|u1_timer|cnt_clk [2] & (!\u_switch|u0_glf|u1_timer|cnt_clk[1]~21  & VCC))
// \u_switch|u0_glf|u1_timer|cnt_clk[2]~23  = CARRY((\u_switch|u0_glf|u1_timer|cnt_clk [2] & !\u_switch|u0_glf|u1_timer|cnt_clk[1]~21 ))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_clk [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|cnt_clk[1]~21 ),
	.combout(\u_switch|u0_glf|u1_timer|cnt_clk[2]~22_combout ),
	.cout(\u_switch|u0_glf|u1_timer|cnt_clk[2]~23 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[2]~22 .lut_mask = 16'hC30C;
defparam \u_switch|u0_glf|u1_timer|cnt_clk[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y20_N5
dffeas \u_switch|u0_glf|u1_timer|cnt_clk[2] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_clk[2]~22_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_clk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[2] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_clk[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N6
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_clk[3]~24 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_clk[3]~24_combout  = (\u_switch|u0_glf|u1_timer|cnt_clk [3] & (!\u_switch|u0_glf|u1_timer|cnt_clk[2]~23 )) # (!\u_switch|u0_glf|u1_timer|cnt_clk [3] & ((\u_switch|u0_glf|u1_timer|cnt_clk[2]~23 ) # (GND)))
// \u_switch|u0_glf|u1_timer|cnt_clk[3]~25  = CARRY((!\u_switch|u0_glf|u1_timer|cnt_clk[2]~23 ) # (!\u_switch|u0_glf|u1_timer|cnt_clk [3]))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_clk [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|cnt_clk[2]~23 ),
	.combout(\u_switch|u0_glf|u1_timer|cnt_clk[3]~24_combout ),
	.cout(\u_switch|u0_glf|u1_timer|cnt_clk[3]~25 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[3]~24 .lut_mask = 16'h5A5F;
defparam \u_switch|u0_glf|u1_timer|cnt_clk[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y20_N7
dffeas \u_switch|u0_glf|u1_timer|cnt_clk[3] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_clk[3]~24_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_clk [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[3] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_clk[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N16
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Equal3~0 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Equal3~0_combout  = (\u_switch|u0_glf|u1_timer|cnt_clk [1]) # ((\u_switch|u0_glf|u1_timer|cnt_clk [0]) # ((\u_switch|u0_glf|u1_timer|cnt_clk [2]) # (\u_switch|u0_glf|u1_timer|cnt_clk [3])))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_clk [1]),
	.datab(\u_switch|u0_glf|u1_timer|cnt_clk [0]),
	.datac(\u_switch|u0_glf|u1_timer|cnt_clk [2]),
	.datad(\u_switch|u0_glf|u1_timer|cnt_clk [3]),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Equal3~0 .lut_mask = 16'hFFFE;
defparam \u_switch|u0_glf|u1_timer|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N8
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_clk[4]~26 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_clk[4]~26_combout  = (\u_switch|u0_glf|u1_timer|cnt_clk [4] & (\u_switch|u0_glf|u1_timer|cnt_clk[3]~25  $ (GND))) # (!\u_switch|u0_glf|u1_timer|cnt_clk [4] & (!\u_switch|u0_glf|u1_timer|cnt_clk[3]~25  & VCC))
// \u_switch|u0_glf|u1_timer|cnt_clk[4]~27  = CARRY((\u_switch|u0_glf|u1_timer|cnt_clk [4] & !\u_switch|u0_glf|u1_timer|cnt_clk[3]~25 ))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_clk [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|cnt_clk[3]~25 ),
	.combout(\u_switch|u0_glf|u1_timer|cnt_clk[4]~26_combout ),
	.cout(\u_switch|u0_glf|u1_timer|cnt_clk[4]~27 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[4]~26 .lut_mask = 16'hC30C;
defparam \u_switch|u0_glf|u1_timer|cnt_clk[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y20_N9
dffeas \u_switch|u0_glf|u1_timer|cnt_clk[4] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_clk[4]~26_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_clk [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[4] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_clk[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N14
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_clk[7]~32 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_clk[7]~32_combout  = (\u_switch|u0_glf|u1_timer|cnt_clk [7] & (!\u_switch|u0_glf|u1_timer|cnt_clk[6]~31 )) # (!\u_switch|u0_glf|u1_timer|cnt_clk [7] & ((\u_switch|u0_glf|u1_timer|cnt_clk[6]~31 ) # (GND)))
// \u_switch|u0_glf|u1_timer|cnt_clk[7]~33  = CARRY((!\u_switch|u0_glf|u1_timer|cnt_clk[6]~31 ) # (!\u_switch|u0_glf|u1_timer|cnt_clk [7]))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_clk [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|cnt_clk[6]~31 ),
	.combout(\u_switch|u0_glf|u1_timer|cnt_clk[7]~32_combout ),
	.cout(\u_switch|u0_glf|u1_timer|cnt_clk[7]~33 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[7]~32 .lut_mask = 16'h3C3F;
defparam \u_switch|u0_glf|u1_timer|cnt_clk[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y20_N15
dffeas \u_switch|u0_glf|u1_timer|cnt_clk[7] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_clk[7]~32_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_clk [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[7] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_clk[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N16
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_clk[8]~34 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_clk[8]~34_combout  = (\u_switch|u0_glf|u1_timer|cnt_clk [8] & (\u_switch|u0_glf|u1_timer|cnt_clk[7]~33  $ (GND))) # (!\u_switch|u0_glf|u1_timer|cnt_clk [8] & (!\u_switch|u0_glf|u1_timer|cnt_clk[7]~33  & VCC))
// \u_switch|u0_glf|u1_timer|cnt_clk[8]~35  = CARRY((\u_switch|u0_glf|u1_timer|cnt_clk [8] & !\u_switch|u0_glf|u1_timer|cnt_clk[7]~33 ))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_clk [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|cnt_clk[7]~33 ),
	.combout(\u_switch|u0_glf|u1_timer|cnt_clk[8]~34_combout ),
	.cout(\u_switch|u0_glf|u1_timer|cnt_clk[8]~35 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[8]~34 .lut_mask = 16'hC30C;
defparam \u_switch|u0_glf|u1_timer|cnt_clk[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y20_N17
dffeas \u_switch|u0_glf|u1_timer|cnt_clk[8] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_clk[8]~34_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_clk [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[8] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_clk[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N18
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_clk[9]~36 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_clk[9]~36_combout  = (\u_switch|u0_glf|u1_timer|cnt_clk [9] & (!\u_switch|u0_glf|u1_timer|cnt_clk[8]~35 )) # (!\u_switch|u0_glf|u1_timer|cnt_clk [9] & ((\u_switch|u0_glf|u1_timer|cnt_clk[8]~35 ) # (GND)))
// \u_switch|u0_glf|u1_timer|cnt_clk[9]~37  = CARRY((!\u_switch|u0_glf|u1_timer|cnt_clk[8]~35 ) # (!\u_switch|u0_glf|u1_timer|cnt_clk [9]))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_clk [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|cnt_clk[8]~35 ),
	.combout(\u_switch|u0_glf|u1_timer|cnt_clk[9]~36_combout ),
	.cout(\u_switch|u0_glf|u1_timer|cnt_clk[9]~37 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[9]~36 .lut_mask = 16'h3C3F;
defparam \u_switch|u0_glf|u1_timer|cnt_clk[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y20_N19
dffeas \u_switch|u0_glf|u1_timer|cnt_clk[9] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_clk[9]~36_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_clk [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[9] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_clk[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N20
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_clk[10]~38 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_clk[10]~38_combout  = (\u_switch|u0_glf|u1_timer|cnt_clk [10] & (\u_switch|u0_glf|u1_timer|cnt_clk[9]~37  $ (GND))) # (!\u_switch|u0_glf|u1_timer|cnt_clk [10] & (!\u_switch|u0_glf|u1_timer|cnt_clk[9]~37  & VCC))
// \u_switch|u0_glf|u1_timer|cnt_clk[10]~39  = CARRY((\u_switch|u0_glf|u1_timer|cnt_clk [10] & !\u_switch|u0_glf|u1_timer|cnt_clk[9]~37 ))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_clk [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|cnt_clk[9]~37 ),
	.combout(\u_switch|u0_glf|u1_timer|cnt_clk[10]~38_combout ),
	.cout(\u_switch|u0_glf|u1_timer|cnt_clk[10]~39 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[10]~38 .lut_mask = 16'hC30C;
defparam \u_switch|u0_glf|u1_timer|cnt_clk[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y20_N21
dffeas \u_switch|u0_glf|u1_timer|cnt_clk[10] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_clk[10]~38_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_clk [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[10] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_clk[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N22
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_clk[11]~40 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_clk[11]~40_combout  = (\u_switch|u0_glf|u1_timer|cnt_clk [11] & (!\u_switch|u0_glf|u1_timer|cnt_clk[10]~39 )) # (!\u_switch|u0_glf|u1_timer|cnt_clk [11] & ((\u_switch|u0_glf|u1_timer|cnt_clk[10]~39 ) # (GND)))
// \u_switch|u0_glf|u1_timer|cnt_clk[11]~41  = CARRY((!\u_switch|u0_glf|u1_timer|cnt_clk[10]~39 ) # (!\u_switch|u0_glf|u1_timer|cnt_clk [11]))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_clk [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|cnt_clk[10]~39 ),
	.combout(\u_switch|u0_glf|u1_timer|cnt_clk[11]~40_combout ),
	.cout(\u_switch|u0_glf|u1_timer|cnt_clk[11]~41 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[11]~40 .lut_mask = 16'h5A5F;
defparam \u_switch|u0_glf|u1_timer|cnt_clk[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y20_N23
dffeas \u_switch|u0_glf|u1_timer|cnt_clk[11] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_clk[11]~40_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_clk [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[11] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_clk[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N10
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Equal3~2 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Equal3~2_combout  = (\u_switch|u0_glf|u1_timer|cnt_clk [8]) # ((\u_switch|u0_glf|u1_timer|cnt_clk [9]) # ((\u_switch|u0_glf|u1_timer|cnt_clk [10]) # (\u_switch|u0_glf|u1_timer|cnt_clk [11])))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_clk [8]),
	.datab(\u_switch|u0_glf|u1_timer|cnt_clk [9]),
	.datac(\u_switch|u0_glf|u1_timer|cnt_clk [10]),
	.datad(\u_switch|u0_glf|u1_timer|cnt_clk [11]),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Equal3~2 .lut_mask = 16'hFFFE;
defparam \u_switch|u0_glf|u1_timer|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N24
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_clk[12]~42 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_clk[12]~42_combout  = (\u_switch|u0_glf|u1_timer|cnt_clk [12] & (\u_switch|u0_glf|u1_timer|cnt_clk[11]~41  $ (GND))) # (!\u_switch|u0_glf|u1_timer|cnt_clk [12] & (!\u_switch|u0_glf|u1_timer|cnt_clk[11]~41  & VCC))
// \u_switch|u0_glf|u1_timer|cnt_clk[12]~43  = CARRY((\u_switch|u0_glf|u1_timer|cnt_clk [12] & !\u_switch|u0_glf|u1_timer|cnt_clk[11]~41 ))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_clk [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|cnt_clk[11]~41 ),
	.combout(\u_switch|u0_glf|u1_timer|cnt_clk[12]~42_combout ),
	.cout(\u_switch|u0_glf|u1_timer|cnt_clk[12]~43 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[12]~42 .lut_mask = 16'hC30C;
defparam \u_switch|u0_glf|u1_timer|cnt_clk[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y20_N25
dffeas \u_switch|u0_glf|u1_timer|cnt_clk[12] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_clk[12]~42_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_clk [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[12] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_clk[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N26
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_clk[13]~44 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_clk[13]~44_combout  = (\u_switch|u0_glf|u1_timer|cnt_clk [13] & (!\u_switch|u0_glf|u1_timer|cnt_clk[12]~43 )) # (!\u_switch|u0_glf|u1_timer|cnt_clk [13] & ((\u_switch|u0_glf|u1_timer|cnt_clk[12]~43 ) # (GND)))
// \u_switch|u0_glf|u1_timer|cnt_clk[13]~45  = CARRY((!\u_switch|u0_glf|u1_timer|cnt_clk[12]~43 ) # (!\u_switch|u0_glf|u1_timer|cnt_clk [13]))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_clk [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|cnt_clk[12]~43 ),
	.combout(\u_switch|u0_glf|u1_timer|cnt_clk[13]~44_combout ),
	.cout(\u_switch|u0_glf|u1_timer|cnt_clk[13]~45 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[13]~44 .lut_mask = 16'h5A5F;
defparam \u_switch|u0_glf|u1_timer|cnt_clk[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N28
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_clk[14]~46 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_clk[14]~46_combout  = (\u_switch|u0_glf|u1_timer|cnt_clk [14] & (\u_switch|u0_glf|u1_timer|cnt_clk[13]~45  $ (GND))) # (!\u_switch|u0_glf|u1_timer|cnt_clk [14] & (!\u_switch|u0_glf|u1_timer|cnt_clk[13]~45  & VCC))
// \u_switch|u0_glf|u1_timer|cnt_clk[14]~47  = CARRY((\u_switch|u0_glf|u1_timer|cnt_clk [14] & !\u_switch|u0_glf|u1_timer|cnt_clk[13]~45 ))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_clk [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|cnt_clk[13]~45 ),
	.combout(\u_switch|u0_glf|u1_timer|cnt_clk[14]~46_combout ),
	.cout(\u_switch|u0_glf|u1_timer|cnt_clk[14]~47 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[14]~46 .lut_mask = 16'hC30C;
defparam \u_switch|u0_glf|u1_timer|cnt_clk[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y20_N29
dffeas \u_switch|u0_glf|u1_timer|cnt_clk[14] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_clk[14]~46_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_clk [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[14] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_clk[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y20_N27
dffeas \u_switch|u0_glf|u1_timer|cnt_clk[13] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_clk[13]~44_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_clk [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[13] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_clk[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N30
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_clk[15]~48 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_clk[15]~48_combout  = \u_switch|u0_glf|u1_timer|cnt_clk [15] $ (\u_switch|u0_glf|u1_timer|cnt_clk[14]~47 )

	.dataa(\u_switch|u0_glf|u1_timer|cnt_clk [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_switch|u0_glf|u1_timer|cnt_clk[14]~47 ),
	.combout(\u_switch|u0_glf|u1_timer|cnt_clk[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[15]~48 .lut_mask = 16'h5A5A;
defparam \u_switch|u0_glf|u1_timer|cnt_clk[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y20_N31
dffeas \u_switch|u0_glf|u1_timer|cnt_clk[15] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_clk[15]~48_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(\u_switch|u0_glf|u1_timer|cnt_clk[4]~18_combout ),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_clk[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_clk [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_clk[15] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_clk[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N0
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Equal3~3 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Equal3~3_combout  = (\u_switch|u0_glf|u1_timer|cnt_clk [12]) # ((\u_switch|u0_glf|u1_timer|cnt_clk [14]) # ((\u_switch|u0_glf|u1_timer|cnt_clk [13]) # (\u_switch|u0_glf|u1_timer|cnt_clk [15])))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_clk [12]),
	.datab(\u_switch|u0_glf|u1_timer|cnt_clk [14]),
	.datac(\u_switch|u0_glf|u1_timer|cnt_clk [13]),
	.datad(\u_switch|u0_glf|u1_timer|cnt_clk [15]),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Equal3~3 .lut_mask = 16'hFFFE;
defparam \u_switch|u0_glf|u1_timer|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N18
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Equal3~4 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Equal3~4_combout  = (\u_switch|u0_glf|u1_timer|Equal3~1_combout ) # ((\u_switch|u0_glf|u1_timer|Equal3~0_combout ) # ((\u_switch|u0_glf|u1_timer|Equal3~2_combout ) # (\u_switch|u0_glf|u1_timer|Equal3~3_combout )))

	.dataa(\u_switch|u0_glf|u1_timer|Equal3~1_combout ),
	.datab(\u_switch|u0_glf|u1_timer|Equal3~0_combout ),
	.datac(\u_switch|u0_glf|u1_timer|Equal3~2_combout ),
	.datad(\u_switch|u0_glf|u1_timer|Equal3~3_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Equal3~4 .lut_mask = 16'hFFFE;
defparam \u_switch|u0_glf|u1_timer|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N4
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|pulse_1us~0 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|pulse_1us~0_combout  = (\u_switch|u0_glf|u1_timer|t_cnt_en~q  & (!\u_switch|u0_glf|u1_timer|Equal3~4_combout  & ((\u_switch|u0_glf|u1_timer|LessThan0~4_combout ) # (!\u_switch|u0_glf|u1_timer|pulse_1us~q )))) # 
// (!\u_switch|u0_glf|u1_timer|t_cnt_en~q  & (\u_switch|u0_glf|u1_timer|LessThan0~4_combout  & (\u_switch|u0_glf|u1_timer|pulse_1us~q )))

	.dataa(\u_switch|u0_glf|u1_timer|LessThan0~4_combout ),
	.datab(\u_switch|u0_glf|u1_timer|t_cnt_en~q ),
	.datac(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datad(\u_switch|u0_glf|u1_timer|Equal3~4_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|pulse_1us~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|pulse_1us~0 .lut_mask = 16'h20AC;
defparam \u_switch|u0_glf|u1_timer|pulse_1us~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N5
dffeas \u_switch|u0_glf|u1_timer|pulse_1us (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|pulse_1us~0_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|pulse_1us .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|pulse_1us .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N24
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_us[15]~19 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_us[15]~19_combout  = (\u_switch|u0_glf|u1_timer|Equal4~1_combout  & (\u_switch|u0_glf|u1_timer|t_cnt_en~q  & (\u_switch|u0_glf|u1_timer|pulse_1us~q  & \u_switch|u0_glf|u1_timer|LessThan0~4_combout )))

	.dataa(\u_switch|u0_glf|u1_timer|Equal4~1_combout ),
	.datab(\u_switch|u0_glf|u1_timer|t_cnt_en~q ),
	.datac(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datad(\u_switch|u0_glf|u1_timer|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_us[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[15]~19 .lut_mask = 16'h8000;
defparam \u_switch|u0_glf|u1_timer|cnt_us[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N14
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_us[15]~7 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_us[15]~7_combout  = (\u_switch|u0_glf|u1_timer|Add2~33_combout  & ((\u_switch|u0_glf|u1_timer|cnt_us[15]~19_combout ) # ((!\u_switch|u0_glf|u1_timer|pulse_1us~q  & \u_switch|u0_glf|u1_timer|cnt_us [15])))) # 
// (!\u_switch|u0_glf|u1_timer|Add2~33_combout  & (!\u_switch|u0_glf|u1_timer|pulse_1us~q  & (\u_switch|u0_glf|u1_timer|cnt_us [15])))

	.dataa(\u_switch|u0_glf|u1_timer|Add2~33_combout ),
	.datab(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u0_glf|u1_timer|cnt_us [15]),
	.datad(\u_switch|u0_glf|u1_timer|cnt_us[15]~19_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_us[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[15]~7 .lut_mask = 16'hBA30;
defparam \u_switch|u0_glf|u1_timer|cnt_us[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N15
dffeas \u_switch|u0_glf|u1_timer|cnt_us[15] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_us[15]~7_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_us [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[15] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_us[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N14
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_us[3]~5 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  = (\u_switch|u0_glf|u1_timer|Equal4~1_combout  & (\u_switch|u0_glf|u1_timer|t_cnt_en~q  & (\u_switch|u0_glf|u1_timer|pulse_1us~q  & \u_switch|u0_glf|u1_timer|LessThan0~4_combout )))

	.dataa(\u_switch|u0_glf|u1_timer|Equal4~1_combout ),
	.datab(\u_switch|u0_glf|u1_timer|t_cnt_en~q ),
	.datac(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datad(\u_switch|u0_glf|u1_timer|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[3]~5 .lut_mask = 16'h8000;
defparam \u_switch|u0_glf|u1_timer|cnt_us[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N26
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_us[10]~12 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_us[10]~12_combout  = (\u_switch|u0_glf|u1_timer|Add2~23_combout  & ((\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout ) # ((!\u_switch|u0_glf|u1_timer|pulse_1us~q  & \u_switch|u0_glf|u1_timer|cnt_us [10])))) # 
// (!\u_switch|u0_glf|u1_timer|Add2~23_combout  & (!\u_switch|u0_glf|u1_timer|pulse_1us~q  & (\u_switch|u0_glf|u1_timer|cnt_us [10])))

	.dataa(\u_switch|u0_glf|u1_timer|Add2~23_combout ),
	.datab(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u0_glf|u1_timer|cnt_us [10]),
	.datad(\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_us[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[10]~12 .lut_mask = 16'hBA30;
defparam \u_switch|u0_glf|u1_timer|cnt_us[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N27
dffeas \u_switch|u0_glf|u1_timer|cnt_us[10] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_us[10]~12_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_us [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[10] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_us[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N12
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|LessThan0~2 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|LessThan0~2_combout  = (!\u_switch|u0_glf|u1_timer|cnt_us [8] & (!\u_switch|u0_glf|u1_timer|cnt_us [9] & (!\u_switch|u0_glf|u1_timer|cnt_us [10] & !\u_switch|u0_glf|u1_timer|cnt_us [11])))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us [8]),
	.datab(\u_switch|u0_glf|u1_timer|cnt_us [9]),
	.datac(\u_switch|u0_glf|u1_timer|cnt_us [10]),
	.datad(\u_switch|u0_glf|u1_timer|cnt_us [11]),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|LessThan0~2 .lut_mask = 16'h0001;
defparam \u_switch|u0_glf|u1_timer|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N0
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_us[5]~4 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_us[5]~4_combout  = (\u_switch|u0_glf|u1_timer|pulse_1us~q  & ((\u_switch|u0_glf|u1_timer|t_cnt_en~q ) # (!\u_switch|u0_glf|u1_timer|LessThan0~4_combout )))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|t_cnt_en~q ),
	.datac(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datad(\u_switch|u0_glf|u1_timer|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_us[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[5]~4 .lut_mask = 16'hC0F0;
defparam \u_switch|u0_glf|u1_timer|cnt_us[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N6
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~9 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~9_combout  = (\u_switch|u0_glf|u1_timer|cnt_us [3] & (!\u_switch|u0_glf|u1_timer|Add2~6 )) # (!\u_switch|u0_glf|u1_timer|cnt_us [3] & ((\u_switch|u0_glf|u1_timer|Add2~6 ) # (GND)))
// \u_switch|u0_glf|u1_timer|Add2~10  = CARRY((!\u_switch|u0_glf|u1_timer|Add2~6 ) # (!\u_switch|u0_glf|u1_timer|cnt_us [3]))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|Add2~6 ),
	.combout(\u_switch|u0_glf|u1_timer|Add2~9_combout ),
	.cout(\u_switch|u0_glf|u1_timer|Add2~10 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~9 .lut_mask = 16'h5A5F;
defparam \u_switch|u0_glf|u1_timer|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N0
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_us[3]~6 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_us[3]~6_combout  = (\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u0_glf|u1_timer|Add2~9_combout ) # ((!\u_switch|u0_glf|u1_timer|cnt_us[5]~4_combout  & \u_switch|u0_glf|u1_timer|cnt_us [3])))) # 
// (!\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u0_glf|u1_timer|cnt_us[5]~4_combout  & (\u_switch|u0_glf|u1_timer|cnt_us [3])))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u0_glf|u1_timer|cnt_us[5]~4_combout ),
	.datac(\u_switch|u0_glf|u1_timer|cnt_us [3]),
	.datad(\u_switch|u0_glf|u1_timer|Add2~9_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_us[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[3]~6 .lut_mask = 16'hBA30;
defparam \u_switch|u0_glf|u1_timer|cnt_us[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N1
dffeas \u_switch|u0_glf|u1_timer|cnt_us[3] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_us[3]~6_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_us [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[3] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_us[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N0
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~0 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~0_combout  = \u_switch|u0_glf|u1_timer|cnt_us [0] $ (VCC)
// \u_switch|u0_glf|u1_timer|Add2~1  = CARRY(\u_switch|u0_glf|u1_timer|cnt_us [0])

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_us [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|Add2~0_combout ),
	.cout(\u_switch|u0_glf|u1_timer|Add2~1 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~0 .lut_mask = 16'h33CC;
defparam \u_switch|u0_glf|u1_timer|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N10
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~2 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~2_combout  = (\u_switch|u0_glf|u1_timer|Equal4~1_combout  & (\u_switch|u0_glf|u1_timer|Add2~0_combout  & ((\u_switch|u0_glf|u1_timer|LessThan0~4_combout ) # (!\u_switch|u0_glf|u1_timer|pulse_1us~q ))))

	.dataa(\u_switch|u0_glf|u1_timer|LessThan0~4_combout ),
	.datab(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u0_glf|u1_timer|Equal4~1_combout ),
	.datad(\u_switch|u0_glf|u1_timer|Add2~0_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~2 .lut_mask = 16'hB000;
defparam \u_switch|u0_glf|u1_timer|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N11
dffeas \u_switch|u0_glf|u1_timer|cnt_us[0] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|Add2~2_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_us[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_us [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[0] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_us[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N2
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~3 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~3_combout  = (\u_switch|u0_glf|u1_timer|cnt_us [1] & (!\u_switch|u0_glf|u1_timer|Add2~1 )) # (!\u_switch|u0_glf|u1_timer|cnt_us [1] & ((\u_switch|u0_glf|u1_timer|Add2~1 ) # (GND)))
// \u_switch|u0_glf|u1_timer|Add2~4  = CARRY((!\u_switch|u0_glf|u1_timer|Add2~1 ) # (!\u_switch|u0_glf|u1_timer|cnt_us [1]))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|Add2~1 ),
	.combout(\u_switch|u0_glf|u1_timer|Add2~3_combout ),
	.cout(\u_switch|u0_glf|u1_timer|Add2~4 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~3 .lut_mask = 16'h5A5F;
defparam \u_switch|u0_glf|u1_timer|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N26
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~8 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~8_combout  = (\u_switch|u0_glf|u1_timer|Equal4~1_combout  & (\u_switch|u0_glf|u1_timer|Add2~3_combout  & ((\u_switch|u0_glf|u1_timer|LessThan0~4_combout ) # (!\u_switch|u0_glf|u1_timer|pulse_1us~q ))))

	.dataa(\u_switch|u0_glf|u1_timer|Equal4~1_combout ),
	.datab(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u0_glf|u1_timer|Add2~3_combout ),
	.datad(\u_switch|u0_glf|u1_timer|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~8 .lut_mask = 16'hA020;
defparam \u_switch|u0_glf|u1_timer|Add2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N27
dffeas \u_switch|u0_glf|u1_timer|cnt_us[1] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|Add2~8_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_us[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_us [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[1] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_us[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N8
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Equal4~0 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Equal4~0_combout  = ((\u_switch|u0_glf|u1_timer|cnt_us [2]) # ((\u_switch|u0_glf|u1_timer|cnt_us [1]) # (!\u_switch|u0_glf|u1_timer|cnt_us [3]))) # (!\u_switch|u0_glf|u1_timer|cnt_us [0])

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us [0]),
	.datab(\u_switch|u0_glf|u1_timer|cnt_us [2]),
	.datac(\u_switch|u0_glf|u1_timer|cnt_us [3]),
	.datad(\u_switch|u0_glf|u1_timer|cnt_us [1]),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Equal4~0 .lut_mask = 16'hFFDF;
defparam \u_switch|u0_glf|u1_timer|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N22
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Equal4~1 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Equal4~1_combout  = (((\u_switch|u0_glf|u1_timer|Equal4~0_combout ) # (!\u_switch|u0_glf|u1_timer|LessThan0~1_combout )) # (!\u_switch|u0_glf|u1_timer|LessThan0~2_combout )) # (!\u_switch|u0_glf|u1_timer|LessThan0~3_combout )

	.dataa(\u_switch|u0_glf|u1_timer|LessThan0~3_combout ),
	.datab(\u_switch|u0_glf|u1_timer|LessThan0~2_combout ),
	.datac(\u_switch|u0_glf|u1_timer|Equal4~0_combout ),
	.datad(\u_switch|u0_glf|u1_timer|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Equal4~1 .lut_mask = 16'hF7FF;
defparam \u_switch|u0_glf|u1_timer|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N4
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~5 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~5_combout  = (\u_switch|u0_glf|u1_timer|cnt_us [2] & (\u_switch|u0_glf|u1_timer|Add2~4  $ (GND))) # (!\u_switch|u0_glf|u1_timer|cnt_us [2] & (!\u_switch|u0_glf|u1_timer|Add2~4  & VCC))
// \u_switch|u0_glf|u1_timer|Add2~6  = CARRY((\u_switch|u0_glf|u1_timer|cnt_us [2] & !\u_switch|u0_glf|u1_timer|Add2~4 ))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_us [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|Add2~4 ),
	.combout(\u_switch|u0_glf|u1_timer|Add2~5_combout ),
	.cout(\u_switch|u0_glf|u1_timer|Add2~6 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~5 .lut_mask = 16'hC30C;
defparam \u_switch|u0_glf|u1_timer|Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N20
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~7 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~7_combout  = (\u_switch|u0_glf|u1_timer|Equal4~1_combout  & (\u_switch|u0_glf|u1_timer|Add2~5_combout  & ((\u_switch|u0_glf|u1_timer|LessThan0~4_combout ) # (!\u_switch|u0_glf|u1_timer|pulse_1us~q ))))

	.dataa(\u_switch|u0_glf|u1_timer|LessThan0~4_combout ),
	.datab(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u0_glf|u1_timer|Equal4~1_combout ),
	.datad(\u_switch|u0_glf|u1_timer|Add2~5_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|Add2~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~7 .lut_mask = 16'hB000;
defparam \u_switch|u0_glf|u1_timer|Add2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N21
dffeas \u_switch|u0_glf|u1_timer|cnt_us[2] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|Add2~7_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_switch|u0_glf|u1_timer|cnt_us[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_us [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[2] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_us[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N8
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~11 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~11_combout  = (\u_switch|u0_glf|u1_timer|cnt_us [4] & (\u_switch|u0_glf|u1_timer|Add2~10  $ (GND))) # (!\u_switch|u0_glf|u1_timer|cnt_us [4] & (!\u_switch|u0_glf|u1_timer|Add2~10  & VCC))
// \u_switch|u0_glf|u1_timer|Add2~12  = CARRY((\u_switch|u0_glf|u1_timer|cnt_us [4] & !\u_switch|u0_glf|u1_timer|Add2~10 ))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|Add2~10 ),
	.combout(\u_switch|u0_glf|u1_timer|Add2~11_combout ),
	.cout(\u_switch|u0_glf|u1_timer|Add2~12 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~11 .lut_mask = 16'hA50A;
defparam \u_switch|u0_glf|u1_timer|Add2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N10
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~13 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~13_combout  = (\u_switch|u0_glf|u1_timer|cnt_us [5] & (!\u_switch|u0_glf|u1_timer|Add2~12 )) # (!\u_switch|u0_glf|u1_timer|cnt_us [5] & ((\u_switch|u0_glf|u1_timer|Add2~12 ) # (GND)))
// \u_switch|u0_glf|u1_timer|Add2~14  = CARRY((!\u_switch|u0_glf|u1_timer|Add2~12 ) # (!\u_switch|u0_glf|u1_timer|cnt_us [5]))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_us [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|Add2~12 ),
	.combout(\u_switch|u0_glf|u1_timer|Add2~13_combout ),
	.cout(\u_switch|u0_glf|u1_timer|Add2~14 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~13 .lut_mask = 16'h3C3F;
defparam \u_switch|u0_glf|u1_timer|Add2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N6
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_us[5]~17 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_us[5]~17_combout  = (\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u0_glf|u1_timer|Add2~13_combout ) # ((!\u_switch|u0_glf|u1_timer|pulse_1us~q  & \u_switch|u0_glf|u1_timer|cnt_us [5])))) # 
// (!\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u0_glf|u1_timer|pulse_1us~q  & (\u_switch|u0_glf|u1_timer|cnt_us [5])))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u0_glf|u1_timer|cnt_us [5]),
	.datad(\u_switch|u0_glf|u1_timer|Add2~13_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_us[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[5]~17 .lut_mask = 16'hBA30;
defparam \u_switch|u0_glf|u1_timer|cnt_us[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N7
dffeas \u_switch|u0_glf|u1_timer|cnt_us[5] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_us[5]~17_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_us [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[5] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_us[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N12
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~15 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~15_combout  = (\u_switch|u0_glf|u1_timer|cnt_us [6] & (\u_switch|u0_glf|u1_timer|Add2~14  $ (GND))) # (!\u_switch|u0_glf|u1_timer|cnt_us [6] & (!\u_switch|u0_glf|u1_timer|Add2~14  & VCC))
// \u_switch|u0_glf|u1_timer|Add2~16  = CARRY((\u_switch|u0_glf|u1_timer|cnt_us [6] & !\u_switch|u0_glf|u1_timer|Add2~14 ))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_us [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|Add2~14 ),
	.combout(\u_switch|u0_glf|u1_timer|Add2~15_combout ),
	.cout(\u_switch|u0_glf|u1_timer|Add2~16 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~15 .lut_mask = 16'hC30C;
defparam \u_switch|u0_glf|u1_timer|Add2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N28
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_us[6]~16 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_us[6]~16_combout  = (\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u0_glf|u1_timer|Add2~15_combout ) # ((!\u_switch|u0_glf|u1_timer|pulse_1us~q  & \u_switch|u0_glf|u1_timer|cnt_us [6])))) # 
// (!\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u0_glf|u1_timer|pulse_1us~q  & (\u_switch|u0_glf|u1_timer|cnt_us [6])))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u0_glf|u1_timer|cnt_us [6]),
	.datad(\u_switch|u0_glf|u1_timer|Add2~15_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_us[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[6]~16 .lut_mask = 16'hBA30;
defparam \u_switch|u0_glf|u1_timer|cnt_us[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N29
dffeas \u_switch|u0_glf|u1_timer|cnt_us[6] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_us[6]~16_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_us [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[6] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_us[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N14
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~17 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~17_combout  = (\u_switch|u0_glf|u1_timer|cnt_us [7] & (!\u_switch|u0_glf|u1_timer|Add2~16 )) # (!\u_switch|u0_glf|u1_timer|cnt_us [7] & ((\u_switch|u0_glf|u1_timer|Add2~16 ) # (GND)))
// \u_switch|u0_glf|u1_timer|Add2~18  = CARRY((!\u_switch|u0_glf|u1_timer|Add2~16 ) # (!\u_switch|u0_glf|u1_timer|cnt_us [7]))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_us [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|Add2~16 ),
	.combout(\u_switch|u0_glf|u1_timer|Add2~17_combout ),
	.cout(\u_switch|u0_glf|u1_timer|Add2~18 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~17 .lut_mask = 16'h3C3F;
defparam \u_switch|u0_glf|u1_timer|Add2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N22
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_us[7]~15 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_us[7]~15_combout  = (\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u0_glf|u1_timer|Add2~17_combout ) # ((!\u_switch|u0_glf|u1_timer|pulse_1us~q  & \u_switch|u0_glf|u1_timer|cnt_us [7])))) # 
// (!\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u0_glf|u1_timer|pulse_1us~q  & (\u_switch|u0_glf|u1_timer|cnt_us [7])))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u0_glf|u1_timer|cnt_us [7]),
	.datad(\u_switch|u0_glf|u1_timer|Add2~17_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_us[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[7]~15 .lut_mask = 16'hBA30;
defparam \u_switch|u0_glf|u1_timer|cnt_us[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N23
dffeas \u_switch|u0_glf|u1_timer|cnt_us[7] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_us[7]~15_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_us [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[7] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_us[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N16
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~19 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~19_combout  = (\u_switch|u0_glf|u1_timer|cnt_us [8] & (\u_switch|u0_glf|u1_timer|Add2~18  $ (GND))) # (!\u_switch|u0_glf|u1_timer|cnt_us [8] & (!\u_switch|u0_glf|u1_timer|Add2~18  & VCC))
// \u_switch|u0_glf|u1_timer|Add2~20  = CARRY((\u_switch|u0_glf|u1_timer|cnt_us [8] & !\u_switch|u0_glf|u1_timer|Add2~18 ))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_us [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|Add2~18 ),
	.combout(\u_switch|u0_glf|u1_timer|Add2~19_combout ),
	.cout(\u_switch|u0_glf|u1_timer|Add2~20 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~19 .lut_mask = 16'hC30C;
defparam \u_switch|u0_glf|u1_timer|Add2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N30
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_us[8]~14 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_us[8]~14_combout  = (\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u0_glf|u1_timer|Add2~19_combout ) # ((!\u_switch|u0_glf|u1_timer|pulse_1us~q  & \u_switch|u0_glf|u1_timer|cnt_us [8])))) # 
// (!\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u0_glf|u1_timer|pulse_1us~q  & (\u_switch|u0_glf|u1_timer|cnt_us [8])))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u0_glf|u1_timer|cnt_us [8]),
	.datad(\u_switch|u0_glf|u1_timer|Add2~19_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_us[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[8]~14 .lut_mask = 16'hBA30;
defparam \u_switch|u0_glf|u1_timer|cnt_us[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N31
dffeas \u_switch|u0_glf|u1_timer|cnt_us[8] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_us[8]~14_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_us [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[8] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_us[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N18
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~21 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~21_combout  = (\u_switch|u0_glf|u1_timer|cnt_us [9] & (!\u_switch|u0_glf|u1_timer|Add2~20 )) # (!\u_switch|u0_glf|u1_timer|cnt_us [9] & ((\u_switch|u0_glf|u1_timer|Add2~20 ) # (GND)))
// \u_switch|u0_glf|u1_timer|Add2~22  = CARRY((!\u_switch|u0_glf|u1_timer|Add2~20 ) # (!\u_switch|u0_glf|u1_timer|cnt_us [9]))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_us [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|Add2~20 ),
	.combout(\u_switch|u0_glf|u1_timer|Add2~21_combout ),
	.cout(\u_switch|u0_glf|u1_timer|Add2~22 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~21 .lut_mask = 16'h3C3F;
defparam \u_switch|u0_glf|u1_timer|Add2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N4
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_us[9]~13 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_us[9]~13_combout  = (\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u0_glf|u1_timer|Add2~21_combout ) # ((!\u_switch|u0_glf|u1_timer|pulse_1us~q  & \u_switch|u0_glf|u1_timer|cnt_us [9])))) # 
// (!\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u0_glf|u1_timer|pulse_1us~q  & (\u_switch|u0_glf|u1_timer|cnt_us [9])))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u0_glf|u1_timer|cnt_us [9]),
	.datad(\u_switch|u0_glf|u1_timer|Add2~21_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_us[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[9]~13 .lut_mask = 16'hBA30;
defparam \u_switch|u0_glf|u1_timer|cnt_us[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N5
dffeas \u_switch|u0_glf|u1_timer|cnt_us[9] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_us[9]~13_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_us [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[9] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_us[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N22
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~25 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~25_combout  = (\u_switch|u0_glf|u1_timer|cnt_us [11] & (!\u_switch|u0_glf|u1_timer|Add2~24 )) # (!\u_switch|u0_glf|u1_timer|cnt_us [11] & ((\u_switch|u0_glf|u1_timer|Add2~24 ) # (GND)))
// \u_switch|u0_glf|u1_timer|Add2~26  = CARRY((!\u_switch|u0_glf|u1_timer|Add2~24 ) # (!\u_switch|u0_glf|u1_timer|cnt_us [11]))

	.dataa(gnd),
	.datab(\u_switch|u0_glf|u1_timer|cnt_us [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|Add2~24 ),
	.combout(\u_switch|u0_glf|u1_timer|Add2~25_combout ),
	.cout(\u_switch|u0_glf|u1_timer|Add2~26 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~25 .lut_mask = 16'h3C3F;
defparam \u_switch|u0_glf|u1_timer|Add2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N24
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_us[11]~11 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_us[11]~11_combout  = (\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u0_glf|u1_timer|Add2~25_combout ) # ((!\u_switch|u0_glf|u1_timer|pulse_1us~q  & \u_switch|u0_glf|u1_timer|cnt_us [11])))) # 
// (!\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u0_glf|u1_timer|pulse_1us~q  & (\u_switch|u0_glf|u1_timer|cnt_us [11])))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u0_glf|u1_timer|cnt_us [11]),
	.datad(\u_switch|u0_glf|u1_timer|Add2~25_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_us[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[11]~11 .lut_mask = 16'hBA30;
defparam \u_switch|u0_glf|u1_timer|cnt_us[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N25
dffeas \u_switch|u0_glf|u1_timer|cnt_us[11] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_us[11]~11_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_us [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[11] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_us[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N24
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|Add2~27 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|Add2~27_combout  = (\u_switch|u0_glf|u1_timer|cnt_us [12] & (\u_switch|u0_glf|u1_timer|Add2~26  $ (GND))) # (!\u_switch|u0_glf|u1_timer|cnt_us [12] & (!\u_switch|u0_glf|u1_timer|Add2~26  & VCC))
// \u_switch|u0_glf|u1_timer|Add2~28  = CARRY((\u_switch|u0_glf|u1_timer|cnt_us [12] & !\u_switch|u0_glf|u1_timer|Add2~26 ))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|u0_glf|u1_timer|Add2~26 ),
	.combout(\u_switch|u0_glf|u1_timer|Add2~27_combout ),
	.cout(\u_switch|u0_glf|u1_timer|Add2~28 ));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|Add2~27 .lut_mask = 16'hA50A;
defparam \u_switch|u0_glf|u1_timer|Add2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N8
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_us[12]~10 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_us[12]~10_combout  = (\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u0_glf|u1_timer|Add2~27_combout ) # ((!\u_switch|u0_glf|u1_timer|pulse_1us~q  & \u_switch|u0_glf|u1_timer|cnt_us [12])))) # 
// (!\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u0_glf|u1_timer|pulse_1us~q  & (\u_switch|u0_glf|u1_timer|cnt_us [12])))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u0_glf|u1_timer|cnt_us [12]),
	.datad(\u_switch|u0_glf|u1_timer|Add2~27_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_us[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[12]~10 .lut_mask = 16'hBA30;
defparam \u_switch|u0_glf|u1_timer|cnt_us[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N9
dffeas \u_switch|u0_glf|u1_timer|cnt_us[12] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_us[12]~10_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_us [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[12] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_us[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N20
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_us[14]~8 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_us[14]~8_combout  = (\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u0_glf|u1_timer|Add2~31_combout ) # ((!\u_switch|u0_glf|u1_timer|pulse_1us~q  & \u_switch|u0_glf|u1_timer|cnt_us [14])))) # 
// (!\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u0_glf|u1_timer|pulse_1us~q  & (\u_switch|u0_glf|u1_timer|cnt_us [14])))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u0_glf|u1_timer|cnt_us [14]),
	.datad(\u_switch|u0_glf|u1_timer|Add2~31_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_us[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[14]~8 .lut_mask = 16'hBA30;
defparam \u_switch|u0_glf|u1_timer|cnt_us[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N21
dffeas \u_switch|u0_glf|u1_timer|cnt_us[14] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_us[14]~8_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_us [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[14] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_us[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N18
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|LessThan0~1 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|LessThan0~1_combout  = (!\u_switch|u0_glf|u1_timer|cnt_us [13] & (!\u_switch|u0_glf|u1_timer|cnt_us [15] & (!\u_switch|u0_glf|u1_timer|cnt_us [12] & !\u_switch|u0_glf|u1_timer|cnt_us [14])))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us [13]),
	.datab(\u_switch|u0_glf|u1_timer|cnt_us [15]),
	.datac(\u_switch|u0_glf|u1_timer|cnt_us [12]),
	.datad(\u_switch|u0_glf|u1_timer|cnt_us [14]),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|LessThan0~1 .lut_mask = 16'h0001;
defparam \u_switch|u0_glf|u1_timer|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N16
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|cnt_us[4]~18 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|cnt_us[4]~18_combout  = (\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & ((\u_switch|u0_glf|u1_timer|Add2~11_combout ) # ((!\u_switch|u0_glf|u1_timer|pulse_1us~q  & \u_switch|u0_glf|u1_timer|cnt_us [4])))) # 
// (!\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout  & (!\u_switch|u0_glf|u1_timer|pulse_1us~q  & (\u_switch|u0_glf|u1_timer|cnt_us [4])))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us[3]~5_combout ),
	.datab(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datac(\u_switch|u0_glf|u1_timer|cnt_us [4]),
	.datad(\u_switch|u0_glf|u1_timer|Add2~11_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|cnt_us[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[4]~18 .lut_mask = 16'hBA30;
defparam \u_switch|u0_glf|u1_timer|cnt_us[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N17
dffeas \u_switch|u0_glf|u1_timer|cnt_us[4] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|cnt_us[4]~18_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|cnt_us [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|cnt_us[4] .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|cnt_us[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N2
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|LessThan0~3 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|LessThan0~3_combout  = (!\u_switch|u0_glf|u1_timer|cnt_us [5] & (!\u_switch|u0_glf|u1_timer|cnt_us [6] & (!\u_switch|u0_glf|u1_timer|cnt_us [7] & !\u_switch|u0_glf|u1_timer|cnt_us [4])))

	.dataa(\u_switch|u0_glf|u1_timer|cnt_us [5]),
	.datab(\u_switch|u0_glf|u1_timer|cnt_us [6]),
	.datac(\u_switch|u0_glf|u1_timer|cnt_us [7]),
	.datad(\u_switch|u0_glf|u1_timer|cnt_us [4]),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|LessThan0~3 .lut_mask = 16'h0001;
defparam \u_switch|u0_glf|u1_timer|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N6
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|LessThan0~4 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|LessThan0~4_combout  = (\u_switch|u0_glf|u1_timer|LessThan0~0_combout  & (\u_switch|u0_glf|u1_timer|LessThan0~1_combout  & (\u_switch|u0_glf|u1_timer|LessThan0~2_combout  & \u_switch|u0_glf|u1_timer|LessThan0~3_combout )))

	.dataa(\u_switch|u0_glf|u1_timer|LessThan0~0_combout ),
	.datab(\u_switch|u0_glf|u1_timer|LessThan0~1_combout ),
	.datac(\u_switch|u0_glf|u1_timer|LessThan0~2_combout ),
	.datad(\u_switch|u0_glf|u1_timer|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|LessThan0~4 .lut_mask = 16'h8000;
defparam \u_switch|u0_glf|u1_timer|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N20
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|timeout~0 (
// Equation(s):
// \u_switch|u0_glf|u1_timer|timeout~0_combout  = (\u_switch|u0_glf|u1_timer|pulse_1us~q  & !\u_switch|u0_glf|u1_timer|LessThan0~4_combout )

	.dataa(\u_switch|u0_glf|u1_timer|pulse_1us~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_switch|u0_glf|u1_timer|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|timeout~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|timeout~0 .lut_mask = 16'h00AA;
defparam \u_switch|u0_glf|u1_timer|timeout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N12
cycloneiii_lcell_comb \u_switch|u0_glf|u1_timer|tpulse~feeder (
// Equation(s):
// \u_switch|u0_glf|u1_timer|tpulse~feeder_combout  = \u_switch|u0_glf|u1_timer|timeout~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_switch|u0_glf|u1_timer|timeout~0_combout ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|u1_timer|tpulse~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|tpulse~feeder .lut_mask = 16'hFF00;
defparam \u_switch|u0_glf|u1_timer|tpulse~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y21_N13
dffeas \u_switch|u0_glf|u1_timer|tpulse (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|u1_timer|tpulse~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|u1_timer|tpulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|u1_timer|tpulse .is_wysiwyg = "true";
defparam \u_switch|u0_glf|u1_timer|tpulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N16
cycloneiii_lcell_comb \u_switch|u0_glf|s_out~0 (
// Equation(s):
// \u_switch|u0_glf|s_out~0_combout  = (!\u_switch|u0_glf|s_in_d3~q  & \u_switch|u0_glf|u1_timer|tpulse~q )

	.dataa(\u_switch|u0_glf|s_in_d3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_switch|u0_glf|u1_timer|tpulse~q ),
	.cin(gnd),
	.combout(\u_switch|u0_glf|s_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u0_glf|s_out~0 .lut_mask = 16'h5500;
defparam \u_switch|u0_glf|s_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y21_N17
dffeas \u_switch|u0_glf|s_out (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u0_glf|s_out~0_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u0_glf|s_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u0_glf|s_out .is_wysiwyg = "true";
defparam \u_switch|u0_glf|s_out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N1
cycloneiii_io_ibuf \sw2~input (
	.i(sw2),
	.ibar(gnd),
	.o(\sw2~input_o ));
// synopsys translate_off
defparam \sw2~input .bus_hold = "false";
defparam \sw2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y6_N25
dffeas \u_switch|u1_glf|s_in_d1 (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sw2~input_o ),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|s_in_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|s_in_d1 .is_wysiwyg = "true";
defparam \u_switch|u1_glf|s_in_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N14
cycloneiii_lcell_comb \u_switch|u1_glf|s_in_d2~feeder (
// Equation(s):
// \u_switch|u1_glf|s_in_d2~feeder_combout  = \u_switch|u1_glf|s_in_d1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_switch|u1_glf|s_in_d1~q ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|s_in_d2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|s_in_d2~feeder .lut_mask = 16'hFF00;
defparam \u_switch|u1_glf|s_in_d2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N15
dffeas \u_switch|u1_glf|s_in_d2 (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|s_in_d2~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|s_in_d2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|s_in_d2 .is_wysiwyg = "true";
defparam \u_switch|u1_glf|s_in_d2 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N19
dffeas \u_switch|u1_glf|s_in_d3 (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_switch|u1_glf|s_in_d2~q ),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|s_in_d3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|s_in_d3 .is_wysiwyg = "true";
defparam \u_switch|u1_glf|s_in_d3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N0
cycloneiii_lcell_comb \u_switch|u1_glf|s_out~0 (
// Equation(s):
// \u_switch|u1_glf|s_out~0_combout  = (\u_switch|u1_glf|u1_timer|tpulse~q  & !\u_switch|u1_glf|s_in_d3~q )

	.dataa(\u_switch|u1_glf|u1_timer|tpulse~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_switch|u1_glf|s_in_d3~q ),
	.cin(gnd),
	.combout(\u_switch|u1_glf|s_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|u1_glf|s_out~0 .lut_mask = 16'h00AA;
defparam \u_switch|u1_glf|s_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N1
dffeas \u_switch|u1_glf|s_out (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|u1_glf|s_out~0_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|u1_glf|s_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|u1_glf|s_out .is_wysiwyg = "true";
defparam \u_switch|u1_glf|s_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N8
cycloneiii_lcell_comb \u_switch|dis_sn[7]~0 (
// Equation(s):
// \u_switch|dis_sn[7]~0_combout  = (\u_switch|dis_sn[6]~2_combout  & ((\u_switch|dis_sn [7]))) # (!\u_switch|dis_sn[6]~2_combout  & (\u_switch|Add1~14_combout ))

	.dataa(\u_switch|Add1~14_combout ),
	.datab(gnd),
	.datac(\u_switch|dis_sn [7]),
	.datad(\u_switch|dis_sn[6]~2_combout ),
	.cin(gnd),
	.combout(\u_switch|dis_sn[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|dis_sn[7]~0 .lut_mask = 16'hF0AA;
defparam \u_switch|dis_sn[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N14
cycloneiii_lcell_comb \u_switch|Add1~2 (
// Equation(s):
// \u_switch|Add1~2_combout  = (\u_switch|dis_sn [1] & (!\u_switch|Add1~1 )) # (!\u_switch|dis_sn [1] & (\u_switch|Add1~1  & VCC))
// \u_switch|Add1~3  = CARRY((\u_switch|dis_sn [1] & !\u_switch|Add1~1 ))

	.dataa(\u_switch|dis_sn [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|Add1~1 ),
	.combout(\u_switch|Add1~2_combout ),
	.cout(\u_switch|Add1~3 ));
// synopsys translate_off
defparam \u_switch|Add1~2 .lut_mask = 16'h5A0A;
defparam \u_switch|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N16
cycloneiii_lcell_comb \u_switch|Add1~4 (
// Equation(s):
// \u_switch|Add1~4_combout  = (\u_switch|dis_sn [2] & (\u_switch|Add1~3  $ (GND))) # (!\u_switch|dis_sn [2] & ((GND) # (!\u_switch|Add1~3 )))
// \u_switch|Add1~5  = CARRY((!\u_switch|Add1~3 ) # (!\u_switch|dis_sn [2]))

	.dataa(gnd),
	.datab(\u_switch|dis_sn [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|Add1~3 ),
	.combout(\u_switch|Add1~4_combout ),
	.cout(\u_switch|Add1~5 ));
// synopsys translate_off
defparam \u_switch|Add1~4 .lut_mask = 16'hC33F;
defparam \u_switch|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N0
cycloneiii_lcell_comb \u_switch|dis_sn[2]~6 (
// Equation(s):
// \u_switch|dis_sn[2]~6_combout  = (!\u_switch|u0_glf|s_out~q  & ((\u_switch|dis_sn[6]~2_combout  & (!\u_switch|dis_sn [2])) # (!\u_switch|dis_sn[6]~2_combout  & ((\u_switch|Add1~4_combout )))))

	.dataa(\u_switch|dis_sn [2]),
	.datab(\u_switch|Add1~4_combout ),
	.datac(\u_switch|u0_glf|s_out~q ),
	.datad(\u_switch|dis_sn[6]~2_combout ),
	.cin(gnd),
	.combout(\u_switch|dis_sn[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|dis_sn[2]~6 .lut_mask = 16'h050C;
defparam \u_switch|dis_sn[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N4
cycloneiii_lcell_comb \u_switch|dis_sn[2]~7 (
// Equation(s):
// \u_switch|dis_sn[2]~7_combout  = (!\u_switch|dis_sn[2]~6_combout  & (((!\u_switch|Add0~4_combout  & !\u_switch|Equal1~2_combout )) # (!\u_switch|u0_glf|s_out~q )))

	.dataa(\u_switch|Add0~4_combout ),
	.datab(\u_switch|Equal1~2_combout ),
	.datac(\u_switch|u0_glf|s_out~q ),
	.datad(\u_switch|dis_sn[2]~6_combout ),
	.cin(gnd),
	.combout(\u_switch|dis_sn[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|dis_sn[2]~7 .lut_mask = 16'h001F;
defparam \u_switch|dis_sn[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y6_N5
dffeas \u_switch|dis_sn[2] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|dis_sn[2]~7_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|dis_sn [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|dis_sn[2] .is_wysiwyg = "true";
defparam \u_switch|dis_sn[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N16
cycloneiii_lcell_comb \u_switch|Add0~6 (
// Equation(s):
// \u_switch|Add0~6_combout  = (\u_switch|dis_sn [3] & ((\u_switch|Add0~5 ) # (GND))) # (!\u_switch|dis_sn [3] & (!\u_switch|Add0~5 ))
// \u_switch|Add0~7  = CARRY((\u_switch|dis_sn [3]) # (!\u_switch|Add0~5 ))

	.dataa(\u_switch|dis_sn [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|Add0~5 ),
	.combout(\u_switch|Add0~6_combout ),
	.cout(\u_switch|Add0~7 ));
// synopsys translate_off
defparam \u_switch|Add0~6 .lut_mask = 16'hA5AF;
defparam \u_switch|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N18
cycloneiii_lcell_comb \u_switch|Add0~8 (
// Equation(s):
// \u_switch|Add0~8_combout  = (\u_switch|dis_sn [4] & (!\u_switch|Add0~7  & VCC)) # (!\u_switch|dis_sn [4] & (\u_switch|Add0~7  $ (GND)))
// \u_switch|Add0~9  = CARRY((!\u_switch|dis_sn [4] & !\u_switch|Add0~7 ))

	.dataa(gnd),
	.datab(\u_switch|dis_sn [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|Add0~7 ),
	.combout(\u_switch|Add0~8_combout ),
	.cout(\u_switch|Add0~9 ));
// synopsys translate_off
defparam \u_switch|Add0~8 .lut_mask = 16'h3C03;
defparam \u_switch|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N28
cycloneiii_lcell_comb \u_switch|dis_sn[4]~10 (
// Equation(s):
// \u_switch|dis_sn[4]~10_combout  = (!\u_switch|u0_glf|s_out~q  & ((\u_switch|dis_sn[6]~2_combout  & ((!\u_switch|dis_sn [4]))) # (!\u_switch|dis_sn[6]~2_combout  & (\u_switch|Add1~8_combout ))))

	.dataa(\u_switch|Add1~8_combout ),
	.datab(\u_switch|u0_glf|s_out~q ),
	.datac(\u_switch|dis_sn [4]),
	.datad(\u_switch|dis_sn[6]~2_combout ),
	.cin(gnd),
	.combout(\u_switch|dis_sn[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|dis_sn[4]~10 .lut_mask = 16'h0322;
defparam \u_switch|dis_sn[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N8
cycloneiii_lcell_comb \u_switch|dis_sn[4]~11 (
// Equation(s):
// \u_switch|dis_sn[4]~11_combout  = (!\u_switch|dis_sn[4]~10_combout  & (((!\u_switch|Equal1~2_combout  & !\u_switch|Add0~8_combout )) # (!\u_switch|u0_glf|s_out~q )))

	.dataa(\u_switch|Equal1~2_combout ),
	.datab(\u_switch|Add0~8_combout ),
	.datac(\u_switch|u0_glf|s_out~q ),
	.datad(\u_switch|dis_sn[4]~10_combout ),
	.cin(gnd),
	.combout(\u_switch|dis_sn[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|dis_sn[4]~11 .lut_mask = 16'h001F;
defparam \u_switch|dis_sn[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N9
dffeas \u_switch|dis_sn[4] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|dis_sn[4]~11_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|dis_sn [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|dis_sn[4] .is_wysiwyg = "true";
defparam \u_switch|dis_sn[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N2
cycloneiii_lcell_comb \u_switch|dis_sn[3]~8 (
// Equation(s):
// \u_switch|dis_sn[3]~8_combout  = (!\u_switch|u0_glf|s_out~q  & ((\u_switch|dis_sn[6]~2_combout  & ((!\u_switch|dis_sn [3]))) # (!\u_switch|dis_sn[6]~2_combout  & (\u_switch|Add1~6_combout ))))

	.dataa(\u_switch|Add1~6_combout ),
	.datab(\u_switch|dis_sn [3]),
	.datac(\u_switch|u0_glf|s_out~q ),
	.datad(\u_switch|dis_sn[6]~2_combout ),
	.cin(gnd),
	.combout(\u_switch|dis_sn[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|dis_sn[3]~8 .lut_mask = 16'h030A;
defparam \u_switch|dis_sn[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N26
cycloneiii_lcell_comb \u_switch|dis_sn[3]~9 (
// Equation(s):
// \u_switch|dis_sn[3]~9_combout  = (!\u_switch|dis_sn[3]~8_combout  & (((!\u_switch|Equal1~2_combout  & !\u_switch|Add0~6_combout )) # (!\u_switch|u0_glf|s_out~q )))

	.dataa(\u_switch|Equal1~2_combout ),
	.datab(\u_switch|Add0~6_combout ),
	.datac(\u_switch|u0_glf|s_out~q ),
	.datad(\u_switch|dis_sn[3]~8_combout ),
	.cin(gnd),
	.combout(\u_switch|dis_sn[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|dis_sn[3]~9 .lut_mask = 16'h001F;
defparam \u_switch|dis_sn[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N27
dffeas \u_switch|dis_sn[3] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|dis_sn[3]~9_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|dis_sn [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|dis_sn[3] .is_wysiwyg = "true";
defparam \u_switch|dis_sn[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N22
cycloneiii_lcell_comb \u_switch|Add1~10 (
// Equation(s):
// \u_switch|Add1~10_combout  = (\u_switch|dis_sn [5] & (!\u_switch|Add1~9 )) # (!\u_switch|dis_sn [5] & (\u_switch|Add1~9  & VCC))
// \u_switch|Add1~11  = CARRY((\u_switch|dis_sn [5] & !\u_switch|Add1~9 ))

	.dataa(\u_switch|dis_sn [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|Add1~9 ),
	.combout(\u_switch|Add1~10_combout ),
	.cout(\u_switch|Add1~11 ));
// synopsys translate_off
defparam \u_switch|Add1~10 .lut_mask = 16'h5A0A;
defparam \u_switch|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N28
cycloneiii_lcell_comb \u_switch|dis_sn[6]~14 (
// Equation(s):
// \u_switch|dis_sn[6]~14_combout  = (!\u_switch|u0_glf|s_out~q  & ((\u_switch|dis_sn[6]~2_combout  & (!\u_switch|dis_sn [6])) # (!\u_switch|dis_sn[6]~2_combout  & ((\u_switch|Add1~12_combout )))))

	.dataa(\u_switch|dis_sn[6]~2_combout ),
	.datab(\u_switch|dis_sn [6]),
	.datac(\u_switch|u0_glf|s_out~q ),
	.datad(\u_switch|Add1~12_combout ),
	.cin(gnd),
	.combout(\u_switch|dis_sn[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|dis_sn[6]~14 .lut_mask = 16'h0702;
defparam \u_switch|dis_sn[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N0
cycloneiii_lcell_comb \u_switch|dis_sn[6]~15 (
// Equation(s):
// \u_switch|dis_sn[6]~15_combout  = (!\u_switch|dis_sn[6]~14_combout  & (((!\u_switch|Add0~12_combout  & !\u_switch|Equal1~2_combout )) # (!\u_switch|u0_glf|s_out~q )))

	.dataa(\u_switch|Add0~12_combout ),
	.datab(\u_switch|u0_glf|s_out~q ),
	.datac(\u_switch|Equal1~2_combout ),
	.datad(\u_switch|dis_sn[6]~14_combout ),
	.cin(gnd),
	.combout(\u_switch|dis_sn[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|dis_sn[6]~15 .lut_mask = 16'h0037;
defparam \u_switch|dis_sn[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N1
dffeas \u_switch|dis_sn[6] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|dis_sn[6]~15_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|dis_sn [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|dis_sn[6] .is_wysiwyg = "true";
defparam \u_switch|dis_sn[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N20
cycloneiii_lcell_comb \u_switch|Add0~10 (
// Equation(s):
// \u_switch|Add0~10_combout  = (\u_switch|dis_sn [5] & ((\u_switch|Add0~9 ) # (GND))) # (!\u_switch|dis_sn [5] & (!\u_switch|Add0~9 ))
// \u_switch|Add0~11  = CARRY((\u_switch|dis_sn [5]) # (!\u_switch|Add0~9 ))

	.dataa(\u_switch|dis_sn [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_switch|Add0~9 ),
	.combout(\u_switch|Add0~10_combout ),
	.cout(\u_switch|Add0~11 ));
// synopsys translate_off
defparam \u_switch|Add0~10 .lut_mask = 16'hA5AF;
defparam \u_switch|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N24
cycloneiii_lcell_comb \u_switch|Add0~14 (
// Equation(s):
// \u_switch|Add0~14_combout  = \u_switch|Add0~13  $ (\u_switch|dis_sn [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_switch|dis_sn [7]),
	.cin(\u_switch|Add0~13 ),
	.combout(\u_switch|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|Add0~14 .lut_mask = 16'h0FF0;
defparam \u_switch|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N30
cycloneiii_lcell_comb \u_switch|Add0~16 (
// Equation(s):
// \u_switch|Add0~16_combout  = (\u_switch|Add0~14_combout ) # ((\u_switch|dis_sn [7] & \u_switch|Equal1~1_combout ))

	.dataa(\u_switch|dis_sn [7]),
	.datab(\u_switch|Add0~14_combout ),
	.datac(gnd),
	.datad(\u_switch|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u_switch|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|Add0~16 .lut_mask = 16'hEECC;
defparam \u_switch|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y6_N9
dffeas \u_switch|dis_sn[7] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|dis_sn[7]~0_combout ),
	.asdata(\u_switch|Add0~16_combout ),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_switch|u0_glf|s_out~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|dis_sn [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|dis_sn[7] .is_wysiwyg = "true";
defparam \u_switch|dis_sn[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N20
cycloneiii_lcell_comb \u_switch|Equal1~2 (
// Equation(s):
// \u_switch|Equal1~2_combout  = (\u_switch|dis_sn [7] & \u_switch|Equal1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_switch|dis_sn [7]),
	.datad(\u_switch|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u_switch|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|Equal1~2 .lut_mask = 16'hF000;
defparam \u_switch|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N2
cycloneiii_lcell_comb \u_switch|dis_sn[1]~4 (
// Equation(s):
// \u_switch|dis_sn[1]~4_combout  = (!\u_switch|u0_glf|s_out~q  & ((\u_switch|dis_sn[6]~2_combout  & (!\u_switch|dis_sn [1])) # (!\u_switch|dis_sn[6]~2_combout  & ((\u_switch|Add1~2_combout )))))

	.dataa(\u_switch|dis_sn[6]~2_combout ),
	.datab(\u_switch|dis_sn [1]),
	.datac(\u_switch|u0_glf|s_out~q ),
	.datad(\u_switch|Add1~2_combout ),
	.cin(gnd),
	.combout(\u_switch|dis_sn[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|dis_sn[1]~4 .lut_mask = 16'h0702;
defparam \u_switch|dis_sn[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N4
cycloneiii_lcell_comb \u_switch|dis_sn[1]~5 (
// Equation(s):
// \u_switch|dis_sn[1]~5_combout  = (!\u_switch|dis_sn[1]~4_combout  & (((!\u_switch|Add0~2_combout  & !\u_switch|Equal1~2_combout )) # (!\u_switch|u0_glf|s_out~q )))

	.dataa(\u_switch|Add0~2_combout ),
	.datab(\u_switch|u0_glf|s_out~q ),
	.datac(\u_switch|Equal1~2_combout ),
	.datad(\u_switch|dis_sn[1]~4_combout ),
	.cin(gnd),
	.combout(\u_switch|dis_sn[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|dis_sn[1]~5 .lut_mask = 16'h0037;
defparam \u_switch|dis_sn[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N5
dffeas \u_switch|dis_sn[1] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|dis_sn[1]~5_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|dis_sn [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|dis_sn[1] .is_wysiwyg = "true";
defparam \u_switch|dis_sn[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N10
cycloneiii_lcell_comb \u_switch|dis_sn[5]~12 (
// Equation(s):
// \u_switch|dis_sn[5]~12_combout  = (!\u_switch|u0_glf|s_out~q  & ((\u_switch|dis_sn[6]~2_combout  & (!\u_switch|dis_sn [5])) # (!\u_switch|dis_sn[6]~2_combout  & ((\u_switch|Add1~10_combout )))))

	.dataa(\u_switch|dis_sn [5]),
	.datab(\u_switch|u0_glf|s_out~q ),
	.datac(\u_switch|Add1~10_combout ),
	.datad(\u_switch|dis_sn[6]~2_combout ),
	.cin(gnd),
	.combout(\u_switch|dis_sn[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|dis_sn[5]~12 .lut_mask = 16'h1130;
defparam \u_switch|dis_sn[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N6
cycloneiii_lcell_comb \u_switch|dis_sn[5]~13 (
// Equation(s):
// \u_switch|dis_sn[5]~13_combout  = (!\u_switch|dis_sn[5]~12_combout  & (((!\u_switch|Equal1~2_combout  & !\u_switch|Add0~10_combout )) # (!\u_switch|u0_glf|s_out~q )))

	.dataa(\u_switch|Equal1~2_combout ),
	.datab(\u_switch|Add0~10_combout ),
	.datac(\u_switch|u0_glf|s_out~q ),
	.datad(\u_switch|dis_sn[5]~12_combout ),
	.cin(gnd),
	.combout(\u_switch|dis_sn[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|dis_sn[5]~13 .lut_mask = 16'h001F;
defparam \u_switch|dis_sn[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N7
dffeas \u_switch|dis_sn[5] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|dis_sn[5]~13_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|dis_sn [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|dis_sn[5] .is_wysiwyg = "true";
defparam \u_switch|dis_sn[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N12
cycloneiii_lcell_comb \u_switch|Equal1~0 (
// Equation(s):
// \u_switch|Equal1~0_combout  = (!\u_switch|dis_sn [3] & (!\u_switch|dis_sn [5] & (!\u_switch|dis_sn [6] & !\u_switch|dis_sn [4])))

	.dataa(\u_switch|dis_sn [3]),
	.datab(\u_switch|dis_sn [5]),
	.datac(\u_switch|dis_sn [6]),
	.datad(\u_switch|dis_sn [4]),
	.cin(gnd),
	.combout(\u_switch|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|Equal1~0 .lut_mask = 16'h0001;
defparam \u_switch|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N6
cycloneiii_lcell_comb \u_switch|Equal1~1 (
// Equation(s):
// \u_switch|Equal1~1_combout  = (!\u_switch|dis_sn [0] & (!\u_switch|dis_sn [1] & (!\u_switch|dis_sn [2] & \u_switch|Equal1~0_combout )))

	.dataa(\u_switch|dis_sn [0]),
	.datab(\u_switch|dis_sn [1]),
	.datac(\u_switch|dis_sn [2]),
	.datad(\u_switch|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u_switch|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|Equal1~1 .lut_mask = 16'h0100;
defparam \u_switch|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N26
cycloneiii_lcell_comb \u_switch|dis_sn[6]~2 (
// Equation(s):
// \u_switch|dis_sn[6]~2_combout  = (\u_switch|Equal1~1_combout ) # (!\u_switch|u1_glf|s_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_switch|u1_glf|s_out~q ),
	.datad(\u_switch|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u_switch|dis_sn[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|dis_sn[6]~2 .lut_mask = 16'hFF0F;
defparam \u_switch|dis_sn[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N6
cycloneiii_lcell_comb \u_switch|dis_sn[0]~3 (
// Equation(s):
// \u_switch|dis_sn[0]~3_combout  = (\u_switch|u0_glf|s_out~q  & (!\u_switch|dis_sn[0]~1_combout )) # (!\u_switch|u0_glf|s_out~q  & ((\u_switch|dis_sn[6]~2_combout  & ((\u_switch|dis_sn [0]))) # (!\u_switch|dis_sn[6]~2_combout  & 
// (!\u_switch|dis_sn[0]~1_combout ))))

	.dataa(\u_switch|dis_sn[0]~1_combout ),
	.datab(\u_switch|u0_glf|s_out~q ),
	.datac(\u_switch|dis_sn [0]),
	.datad(\u_switch|dis_sn[6]~2_combout ),
	.cin(gnd),
	.combout(\u_switch|dis_sn[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_switch|dis_sn[0]~3 .lut_mask = 16'h7455;
defparam \u_switch|dis_sn[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y6_N7
dffeas \u_switch|dis_sn[0] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_switch|dis_sn[0]~3_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_switch|dis_sn [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_switch|dis_sn[0] .is_wysiwyg = "true";
defparam \u_switch|dis_sn[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N28
cycloneiii_lcell_comb \u_tgen|da1_din[0]~0 (
// Equation(s):
// \u_tgen|da1_din[0]~0_combout  = !\u_switch|dis_sn [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_switch|dis_sn [0]),
	.cin(gnd),
	.combout(\u_tgen|da1_din[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_tgen|da1_din[0]~0 .lut_mask = 16'h00FF;
defparam \u_tgen|da1_din[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y6_N29
dffeas \u_tgen|da1_din[0] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_tgen|da1_din[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_tgen|da1_din [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_tgen|da1_din[0] .is_wysiwyg = "true";
defparam \u_tgen|da1_din[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N18
cycloneiii_lcell_comb \u_tgen|da1_din[1]~1 (
// Equation(s):
// \u_tgen|da1_din[1]~1_combout  = !\u_switch|dis_sn [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_switch|dis_sn [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_tgen|da1_din[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_tgen|da1_din[1]~1 .lut_mask = 16'h0F0F;
defparam \u_tgen|da1_din[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y6_N19
dffeas \u_tgen|da1_din[1] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_tgen|da1_din[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_tgen|da1_din [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_tgen|da1_din[1] .is_wysiwyg = "true";
defparam \u_tgen|da1_din[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N4
cycloneiii_lcell_comb \u_tgen|da1_din[2]~2 (
// Equation(s):
// \u_tgen|da1_din[2]~2_combout  = !\u_switch|dis_sn [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_switch|dis_sn [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_tgen|da1_din[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_tgen|da1_din[2]~2 .lut_mask = 16'h0F0F;
defparam \u_tgen|da1_din[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y6_N5
dffeas \u_tgen|da1_din[2] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_tgen|da1_din[2]~2_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_tgen|da1_din [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_tgen|da1_din[2] .is_wysiwyg = "true";
defparam \u_tgen|da1_din[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N30
cycloneiii_lcell_comb \u_tgen|da1_din[3]~3 (
// Equation(s):
// \u_tgen|da1_din[3]~3_combout  = !\u_switch|dis_sn [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_switch|dis_sn [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_tgen|da1_din[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_tgen|da1_din[3]~3 .lut_mask = 16'h0F0F;
defparam \u_tgen|da1_din[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y6_N31
dffeas \u_tgen|da1_din[3] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_tgen|da1_din[3]~3_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_tgen|da1_din [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_tgen|da1_din[3] .is_wysiwyg = "true";
defparam \u_tgen|da1_din[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N16
cycloneiii_lcell_comb \u_tgen|da1_din[4]~4 (
// Equation(s):
// \u_tgen|da1_din[4]~4_combout  = !\u_switch|dis_sn [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_switch|dis_sn [4]),
	.cin(gnd),
	.combout(\u_tgen|da1_din[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_tgen|da1_din[4]~4 .lut_mask = 16'h00FF;
defparam \u_tgen|da1_din[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y6_N17
dffeas \u_tgen|da1_din[4] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_tgen|da1_din[4]~4_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_tgen|da1_din [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_tgen|da1_din[4] .is_wysiwyg = "true";
defparam \u_tgen|da1_din[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N22
cycloneiii_lcell_comb \u_tgen|da1_din[5]~5 (
// Equation(s):
// \u_tgen|da1_din[5]~5_combout  = !\u_switch|dis_sn [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_switch|dis_sn [5]),
	.cin(gnd),
	.combout(\u_tgen|da1_din[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_tgen|da1_din[5]~5 .lut_mask = 16'h00FF;
defparam \u_tgen|da1_din[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y6_N23
dffeas \u_tgen|da1_din[5] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_tgen|da1_din[5]~5_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_tgen|da1_din [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_tgen|da1_din[5] .is_wysiwyg = "true";
defparam \u_tgen|da1_din[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N0
cycloneiii_lcell_comb \u_tgen|da1_din[6]~6 (
// Equation(s):
// \u_tgen|da1_din[6]~6_combout  = !\u_switch|dis_sn [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_switch|dis_sn [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_tgen|da1_din[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_tgen|da1_din[6]~6 .lut_mask = 16'h0F0F;
defparam \u_tgen|da1_din[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y6_N1
dffeas \u_tgen|da1_din[6] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_tgen|da1_din[6]~6_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_tgen|da1_din [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_tgen|da1_din[6] .is_wysiwyg = "true";
defparam \u_tgen|da1_din[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N10
cycloneiii_lcell_comb \u_tgen|da1_din[7]~7 (
// Equation(s):
// \u_tgen|da1_din[7]~7_combout  = !\u_switch|dis_sn [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_switch|dis_sn [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_tgen|da1_din[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_tgen|da1_din[7]~7 .lut_mask = 16'h0F0F;
defparam \u_tgen|da1_din[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y6_N11
dffeas \u_tgen|da1_din[7] (
	.clk(\u_clkrst|u_mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_tgen|da1_din[7]~7_combout ),
	.asdata(vcc),
	.clrn(\u_clkrst|rst_n_sys~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_tgen|da1_din [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_tgen|da1_din[7] .is_wysiwyg = "true";
defparam \u_tgen|da1_din[7] .power_up = "low";
// synopsys translate_on

endmodule
