<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1741315648" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp">
  <File Type="PA-TCL" Name="ZYNQ_CORE_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="ZYNQ_CORE_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="ZYNQ_CORE_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="ZYNQ_CORE_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="ZYNQ_CORE_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="ZYNQ_CORE_wrapper.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/border_adder.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.srcs/sources_1/new/border_adder.v"/>
        <Attr Name="ImportTime" Val="1740900821"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/show_num.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../OV5640_HDMI_ROM_READ_NUM0/OV5640_HDMI_ROM_READ_NUM0.srcs/sources_1/new/show_num.v"/>
        <Attr Name="ImportTime" Val="1740913057"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../VDMA_HDMI_COLORBAR/VDMA_HDMI_COLORBAR.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd"/>
        <Attr Name="ImportTime" Val="1740036592"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../VDMA_HDMI_COLORBAR/VDMA_HDMI_COLORBAR.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v"/>
        <Attr Name="ImportTime" Val="1739986003"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../OV5640_HDMI_ROM_READ_NUM0/six.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../OV5640_HDMI_ROM_READ_0to9/coe/number.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="ZYNQ_CORE_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/OV.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../VDMA_OV5640_HDMI/VDMA_OV5640_HDMI.srcs/constrs_1/new/OV.xdc"/>
        <Attr Name="ImportTime" Val="1740041456"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/OV.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../VDMA_HDMI_COLORBAR/VDMA_HDMI_COLORBAR.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp"/>
        <Attr Name="ImportTime" Val="1739986003"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_v_axi4s_vid_out_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_axi_vdma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_rst_ps7_0_150M_1"/>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_v_tc_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_rst_ps7_0_50M_1"/>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_show_num_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_rgb2dvi_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_v_vid_in_axi4s_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_ov5640_capture_data_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_blk_mem_gen_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_border_adder_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_xbar_1"/>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="ZYNQ_CORE_cycle_num_0_0"/>
</GenRun>
