`ifndef LEDS_V
`define LEDS_V

module LEDs (
    input clk,
    input [15:0] in,
    input load,
    output [15:0] out
);

    reg [9:0] leds;

    always @(posedge clk) begin
        if (load) begin
            leds <= in[9:0]; // Only use the lower 10 bits for LEDs
        end
    end

    assign out = {6'b0, leds}; // Output 16 bits, upper 6 bits are zero

endmodule
`endif