

================================================================
== Vitis HLS Report for 'aaa'
================================================================
* Date:           Mon Mar 28 17:09:00 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        labtest
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.763 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- add     |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2461|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     218|    -|
|Register         |        -|     -|     647|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     647|    2679|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln14_10_fu_518_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln14_11_fu_524_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_12_fu_530_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_13_fu_536_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_14_fu_542_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_15_fu_548_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln14_16_fu_554_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_17_fu_560_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_18_fu_566_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_19_fu_572_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_1_fu_464_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln14_20_fu_578_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln14_21_fu_584_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_22_fu_590_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_23_fu_596_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_24_fu_602_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_25_fu_608_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln14_26_fu_614_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_27_fu_620_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_28_fu_626_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_29_fu_632_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_2_fu_470_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln14_30_fu_638_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln14_31_fu_644_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_32_fu_650_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_33_fu_656_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_34_fu_662_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_35_fu_668_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln14_36_fu_674_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_37_fu_680_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_38_fu_686_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_39_fu_692_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_3_fu_476_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln14_40_fu_698_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln14_41_fu_704_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_42_fu_710_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_43_fu_716_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_44_fu_722_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_45_fu_728_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln14_46_fu_734_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_47_fu_740_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_48_fu_746_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_49_fu_752_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_4_fu_482_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln14_5_fu_488_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln14_6_fu_494_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln14_7_fu_500_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln14_8_fu_506_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln14_9_fu_512_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln14_fu_458_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln15_10_fu_788_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln15_11_fu_842_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln15_12_fu_794_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln15_13_fu_836_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln15_14_fu_800_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln15_15_fu_830_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln15_16_fu_806_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln15_17_fu_824_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln15_18_fu_812_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln15_19_fu_818_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln15_1_fu_872_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln15_2_fu_764_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln15_4_fu_770_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln15_5_fu_860_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln15_6_fu_776_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln15_7_fu_854_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln15_8_fu_782_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln15_9_fu_848_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln15_fu_758_p2     |         +|   0|  0|  39|          32|           1|
    |r_11                   |         +|   0|  0|  39|          32|          32|
    |icmp_ln11_fu_878_p2    |      icmp|   0|  0|   9|           4|           4|
    |ap_condition_182       |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|2461|        2245|        1935|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------+----+-----------+-----+-----------+
    |                             Name                             | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                     |  20|          4|    1|          4|
    |ap_phi_mux_indvars_iv_next2070107144181219247_phi_fu_425_p20  |  59|         11|    4|         44|
    |i_reg_410                                                     |   9|          2|    4|          8|
    |r_10_o                                                        |   9|          2|   32|         64|
    |r_1_o                                                         |   9|          2|   32|         64|
    |r_2_o                                                         |  14|          3|   32|         96|
    |r_3_o                                                         |  14|          3|   32|         96|
    |r_4_o                                                         |  14|          3|   32|         96|
    |r_5_o                                                         |  14|          3|   32|         96|
    |r_6_o                                                         |  14|          3|   32|         96|
    |r_7_o                                                         |  14|          3|   32|         96|
    |r_8_o                                                         |  14|          3|   32|         96|
    |r_9_o                                                         |  14|          3|   32|         96|
    +--------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                         | 218|         45|  329|        952|
    +--------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln14_14_reg_894  |  32|   0|   32|          0|
    |add_ln14_19_reg_899  |  32|   0|   32|          0|
    |add_ln14_24_reg_904  |  32|   0|   32|          0|
    |add_ln14_29_reg_909  |  32|   0|   32|          0|
    |add_ln14_34_reg_914  |  32|   0|   32|          0|
    |add_ln14_39_reg_919  |  32|   0|   32|          0|
    |add_ln14_44_reg_924  |  32|   0|   32|          0|
    |add_ln14_49_reg_929  |  32|   0|   32|          0|
    |add_ln14_4_reg_884   |  32|   0|   32|          0|
    |add_ln14_9_reg_889   |  32|   0|   32|          0|
    |add_ln15_10_reg_959  |  32|   0|   32|          0|
    |add_ln15_12_reg_964  |  32|   0|   32|          0|
    |add_ln15_14_reg_969  |  32|   0|   32|          0|
    |add_ln15_16_reg_974  |  32|   0|   32|          0|
    |add_ln15_18_reg_979  |  32|   0|   32|          0|
    |add_ln15_2_reg_939   |  32|   0|   32|          0|
    |add_ln15_4_reg_944   |  32|   0|   32|          0|
    |add_ln15_6_reg_949   |  32|   0|   32|          0|
    |add_ln15_8_reg_954   |  32|   0|   32|          0|
    |add_ln15_reg_934     |  32|   0|   32|          0|
    |ap_CS_fsm            |   3|   0|    3|          0|
    |i_reg_410            |   4|   0|    4|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 647|   0|  647|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|           aaa|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|           aaa|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|           aaa|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|           aaa|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|           aaa|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|           aaa|  return value|
|a_0            |   in|   32|     ap_none|           a_0|       pointer|
|a_1            |   in|   32|     ap_none|           a_1|       pointer|
|a_2            |   in|   32|     ap_none|           a_2|       pointer|
|a_3            |   in|   32|     ap_none|           a_3|       pointer|
|a_4            |   in|   32|     ap_none|           a_4|       pointer|
|a_5            |   in|   32|     ap_none|           a_5|       pointer|
|a_6            |   in|   32|     ap_none|           a_6|       pointer|
|a_7            |   in|   32|     ap_none|           a_7|       pointer|
|a_8            |   in|   32|     ap_none|           a_8|       pointer|
|a_9            |   in|   32|     ap_none|           a_9|       pointer|
|a_10           |   in|   32|     ap_none|          a_10|       pointer|
|a_11           |   in|   32|     ap_none|          a_11|       pointer|
|b_0            |   in|   32|     ap_none|           b_0|       pointer|
|b_1            |   in|   32|     ap_none|           b_1|       pointer|
|b_2            |   in|   32|     ap_none|           b_2|       pointer|
|b_3            |   in|   32|     ap_none|           b_3|       pointer|
|b_4            |   in|   32|     ap_none|           b_4|       pointer|
|b_5            |   in|   32|     ap_none|           b_5|       pointer|
|b_6            |   in|   32|     ap_none|           b_6|       pointer|
|b_7            |   in|   32|     ap_none|           b_7|       pointer|
|b_8            |   in|   32|     ap_none|           b_8|       pointer|
|b_9            |   in|   32|     ap_none|           b_9|       pointer|
|b_10           |   in|   32|     ap_none|          b_10|       pointer|
|b_11           |   in|   32|     ap_none|          b_11|       pointer|
|r_0            |  out|   32|      ap_vld|           r_0|       pointer|
|r_0_ap_vld     |  out|    1|      ap_vld|           r_0|       pointer|
|r_1_i          |   in|   32|     ap_ovld|           r_1|       pointer|
|r_1_o          |  out|   32|     ap_ovld|           r_1|       pointer|
|r_1_o_ap_vld   |  out|    1|     ap_ovld|           r_1|       pointer|
|r_2_i          |   in|   32|     ap_ovld|           r_2|       pointer|
|r_2_o          |  out|   32|     ap_ovld|           r_2|       pointer|
|r_2_o_ap_vld   |  out|    1|     ap_ovld|           r_2|       pointer|
|r_3_i          |   in|   32|     ap_ovld|           r_3|       pointer|
|r_3_o          |  out|   32|     ap_ovld|           r_3|       pointer|
|r_3_o_ap_vld   |  out|    1|     ap_ovld|           r_3|       pointer|
|r_4_i          |   in|   32|     ap_ovld|           r_4|       pointer|
|r_4_o          |  out|   32|     ap_ovld|           r_4|       pointer|
|r_4_o_ap_vld   |  out|    1|     ap_ovld|           r_4|       pointer|
|r_5_i          |   in|   32|     ap_ovld|           r_5|       pointer|
|r_5_o          |  out|   32|     ap_ovld|           r_5|       pointer|
|r_5_o_ap_vld   |  out|    1|     ap_ovld|           r_5|       pointer|
|r_6_i          |   in|   32|     ap_ovld|           r_6|       pointer|
|r_6_o          |  out|   32|     ap_ovld|           r_6|       pointer|
|r_6_o_ap_vld   |  out|    1|     ap_ovld|           r_6|       pointer|
|r_7_i          |   in|   32|     ap_ovld|           r_7|       pointer|
|r_7_o          |  out|   32|     ap_ovld|           r_7|       pointer|
|r_7_o_ap_vld   |  out|    1|     ap_ovld|           r_7|       pointer|
|r_8_i          |   in|   32|     ap_ovld|           r_8|       pointer|
|r_8_o          |  out|   32|     ap_ovld|           r_8|       pointer|
|r_8_o_ap_vld   |  out|    1|     ap_ovld|           r_8|       pointer|
|r_9_i          |   in|   32|     ap_ovld|           r_9|       pointer|
|r_9_o          |  out|   32|     ap_ovld|           r_9|       pointer|
|r_9_o_ap_vld   |  out|    1|     ap_ovld|           r_9|       pointer|
|r_10_i         |   in|   32|     ap_ovld|          r_10|       pointer|
|r_10_o         |  out|   32|     ap_ovld|          r_10|       pointer|
|r_10_o_ap_vld  |  out|    1|     ap_ovld|          r_10|       pointer|
|r_11           |  out|   32|      ap_vld|          r_11|       pointer|
|r_11_ap_vld    |  out|    1|      ap_vld|          r_11|       pointer|
+---------------+-----+-----+------------+--------------+--------------+

