<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_test
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_test/bsg_nonsynth_reset_gen.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_test/bsg_nonsynth_reset_gen.v</a>
time_elapsed: 0.086s
ram usage: 11628 KB
</pre>
<pre class="log">

%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_test/bsg_nonsynth_reset_gen.v.html#l-35" target="file-frame">third_party/cores/basejump_stl/bsg_test/bsg_nonsynth_reset_gen.v:35</a>: Operator EQ expects 24 bits on the LHS, but LHS&#39;s SEL generates 23 bits.
                                                                                                                         : ... In instance bsg_nonsynth_reset_gen
        assign phase_lo_r[i] = (ctr_lo_r[i] == reset_cycles_lo_p);
                                            ^~
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_test/bsg_nonsynth_reset_gen.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_test/bsg_nonsynth_reset_gen.v:36</a>: Operator EQ expects 24 bits on the LHS, but LHS&#39;s SEL generates 23 bits.
                                                                                                                         : ... In instance bsg_nonsynth_reset_gen
        assign phase_hi_r[i] = (ctr_hi_r[i] == reset_cycles_hi_p);
                                            ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_test/bsg_nonsynth_reset_gen.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_test/bsg_nonsynth_reset_gen.v:42</a>: Operator ADD expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;in_phase_1&#39; generates 1 bits.
                                                                                                                         : ... In instance bsg_nonsynth_reset_gen
            ctr_hi_r[i] &lt;= ctr_hi_r[i] + in_phase_1;
                                       ^

</pre>
</body>