INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/Ex1_Register/Ex1_Register.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/Ex1_Register/Ex1_Register.srcs/sim_1/new/Register_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/Ex1_Register/Ex1_Register.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
