// Seed: 3569383750
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2
    , id_6,
    output id_3,
    input logic id_4,
    input logic id_5
);
  logic id_7 = id_2 == id_6;
  type_13(
      id_6 < 1, 1
  );
  logic id_8;
endmodule
