# Learning-Verilog
# ðŸ§  Verilog Learning Repository

Welcome to my Verilog learning journey! This repository contains my notes, practice code, and project experiments as I explore digital design and hardware description using Verilog HDL (Hardware Description Language).

---

## ðŸ“š What You'll Find Here

- âœ… Basic Verilog syntax and structure
- âœ… Combinational logic (AND, OR, XOR, etc.)
- âœ… Sequential circuits (Flip-flops, counters, registers)
- âœ… Testbenches and simulation examples
- âœ… Finite State Machines (FSMs)
- âœ… Mini-projects (e.g., ALU, traffic light controller)

---

## ðŸ›  Tools & Setup

- **Simulator:** Icarus Verilog / ModelSim / Vivado Simulator  
- **Waveform Viewer:** GTKWave  
- **Editor:** VS Code (with Verilog extensions)  
- **Optional:** Git for version control

---

## ðŸ§ª How to Run Simulations

### Using Icarus Verilog + GTKWave:

```bash
# Compile
iverilog -o output.vvp your_module.v testbench.v

# Run
vvp output.vvp

# View waveform
gtkwave dump.vcd