#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x61b6ae3efc70 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -12;
P_0x61b6ae3ef7d0 .param/l "ADDRESS_WIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_0x61b6ae3ef810 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
v0x61b6ae411a30_0 .var "clk", 0 0;
v0x61b6ae411ad0_0 .net "pcw", 31 0, L_0x61b6ae4266d0;  1 drivers
v0x61b6ae411b70_0 .net "result", 31 0, L_0x61b6ae426530;  1 drivers
v0x61b6ae411c10_0 .var "rst", 0 0;
S_0x61b6ae37f9e0 .scope module, "dut" "cpu" 2 12, 3 1 0, S_0x61b6ae3efc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "result";
    .port_info 3 /OUTPUT 32 "pcw";
P_0x61b6ae3f01b0 .param/l "ADDRESS_WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x61b6ae3f01f0 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
L_0x61b6ae424bd0 .functor OR 1, L_0x61b6ae412130, v0x61b6ae411c10_0, C4<0>, C4<0>;
L_0x61b6ae426530 .functor BUFZ 32, v0x61b6ae40c5a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x74ab62d83450 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x61b6ae40d250_0 .net/2u *"_ivl_18", 31 0, L_0x74ab62d83450;  1 drivers
v0x61b6ae40d350_0 .net "adder_src_d_i", 0 0, L_0x61b6ae423430;  1 drivers
v0x61b6ae40d410_0 .net "adder_src_d_o", 0 0, v0x61b6ae32ca80_0;  1 drivers
v0x61b6ae40d4b0_0 .net "alu_control_d_i", 3 0, L_0x61b6ae423670;  1 drivers
v0x61b6ae40d550_0 .net "alu_control_d_o", 3 0, v0x61b6ae3ed0c0_0;  1 drivers
v0x61b6ae40d5f0_0 .net "alu_result_e_i", 31 0, v0x61b6ae3ff8c0_0;  1 drivers
v0x61b6ae40d740_0 .net "alu_result_m_i", 31 0, L_0x61b6ae425f30;  1 drivers
v0x61b6ae40d800_0 .net "alu_result_m_o", 31 0, v0x61b6ae40ac00_0;  1 drivers
v0x61b6ae40d8c0_0 .net "alu_result_w_i", 31 0, v0x61b6ae40c5a0_0;  1 drivers
v0x61b6ae40da10_0 .net "alu_src_a_d_i", 0 0, L_0x61b6ae423190;  1 drivers
v0x61b6ae40dab0_0 .net "alu_src_a_d_o", 0 0, v0x61b6ae3c5e00_0;  1 drivers
v0x61b6ae40db50_0 .net "alu_src_b_d_i", 0 0, L_0x61b6ae423300;  1 drivers
v0x61b6ae40dbf0_0 .net "alu_src_b_d_o", 0 0, v0x61b6ae3f6640_0;  1 drivers
v0x61b6ae40dc90_0 .net "branch_d_i", 0 0, L_0x61b6ae423060;  1 drivers
v0x61b6ae40dd30_0 .net "branch_d_o", 0 0, v0x61b6ae3f6850_0;  1 drivers
v0x61b6ae40ddd0_0 .net "clk", 0 0, v0x61b6ae411a30_0;  1 drivers
v0x61b6ae40de70_0 .net "flush_d", 0 0, L_0x61b6ae412070;  1 drivers
v0x61b6ae40e020_0 .net "flush_e", 0 0, L_0x61b6ae412130;  1 drivers
v0x61b6ae40e0c0_0 .net "funct3_d_i", 2 0, L_0x61b6ae4247c0;  1 drivers
v0x61b6ae40e160_0 .net "funct3_d_o", 2 0, v0x61b6ae3f6c30_0;  1 drivers
v0x61b6ae40e250_0 .net "funct3_e_i", 2 0, L_0x61b6ae4257f0;  1 drivers
v0x61b6ae40e310_0 .net "imm_val_d_i", 31 0, v0x61b6ae3f9b60_0;  1 drivers
v0x61b6ae40e3d0_0 .net "imm_val_d_o", 31 0, v0x61b6ae3f6df0_0;  1 drivers
v0x61b6ae40e490_0 .net "instr_f_i", 31 0, L_0x61b6ae412620;  1 drivers
v0x61b6ae40e550_0 .net "instr_f_o", 31 0, v0x61b6ae403610_0;  1 drivers
v0x61b6ae40e610_0 .net "jump_d_i", 0 0, L_0x61b6ae422ea0;  1 drivers
v0x61b6ae40e6b0_0 .net "jump_d_o", 0 0, v0x61b6ae3f6f90_0;  1 drivers
v0x61b6ae40e7a0_0 .net "mem_write_d_i", 0 0, L_0x61b6ae422d70;  1 drivers
v0x61b6ae40e840_0 .net "mem_write_d_o", 0 0, v0x61b6ae3f7110_0;  1 drivers
v0x61b6ae40e930_0 .net "mem_write_e_i", 0 0, L_0x61b6ae425640;  1 drivers
v0x61b6ae40e9d0_0 .net "pc_d_i", 31 0, L_0x61b6ae424860;  1 drivers
v0x61b6ae40eae0_0 .net "pc_d_o", 31 0, v0x61b6ae3f72b0_0;  1 drivers
v0x61b6ae40ec30_0 .net "pc_f_i", 31 0, L_0x61b6ae422aa0;  1 drivers
v0x61b6ae40ef00_0 .net "pc_f_o", 31 0, v0x61b6ae4037e0_0;  1 drivers
v0x61b6ae40f010_0 .net "pc_plus4_d_i", 31 0, L_0x61b6ae4248d0;  1 drivers
v0x61b6ae40f120_0 .net "pc_plus4_d_o", 31 0, v0x61b6ae3f7470_0;  1 drivers
v0x61b6ae40f230_0 .net "pc_plus4_e_i", 31 0, L_0x61b6ae425780;  1 drivers
v0x61b6ae40f340_0 .net "pc_plus4_f_i", 31 0, L_0x61b6ae422a30;  1 drivers
v0x61b6ae40f450_0 .net "pc_plus4_f_o", 31 0, v0x61b6ae403990_0;  1 drivers
v0x61b6ae40f560_0 .net "pc_plus4_m_i", 31 0, L_0x61b6ae4260d0;  1 drivers
v0x61b6ae40f670_0 .net "pc_plus4_m_o", 31 0, v0x61b6ae40b0c0_0;  1 drivers
v0x61b6ae40f730_0 .net "pc_src_e_i", 0 0, L_0x61b6ae425220;  1 drivers
v0x61b6ae40f860_0 .net "pc_target_e_i", 31 0, L_0x61b6ae424f40;  1 drivers
v0x61b6ae40f9b0_0 .net "pcw", 31 0, L_0x61b6ae4266d0;  alias, 1 drivers
v0x61b6ae40fa90_0 .net "rd1_d_i", 31 0, L_0x61b6ae423bd0;  1 drivers
v0x61b6ae40fb50_0 .net "rd1_d_o", 31 0, v0x61b6ae3f7630_0;  1 drivers
v0x61b6ae40fca0_0 .net "rd2_d_i", 31 0, L_0x61b6ae4242d0;  1 drivers
v0x61b6ae40fd60_0 .net "rd2_d_o", 31 0, v0x61b6ae3f77f0_0;  1 drivers
v0x61b6ae40fe20_0 .net "rd_d_i", 4 0, L_0x61b6ae424ad0;  1 drivers
v0x61b6ae40fee0_0 .net "rd_d_o", 4 0, v0x61b6ae3f79b0_0;  1 drivers
v0x61b6ae40ffa0_0 .net "rd_e_i", 4 0, L_0x61b6ae425980;  1 drivers
o0x74ab62dcf6a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x61b6ae410060_0 .net "rd_e_o", 4 0, o0x74ab62dcf6a8;  0 drivers
v0x61b6ae410120_0 .net "rd_m_i", 4 0, L_0x61b6ae425fa0;  1 drivers
v0x61b6ae4101c0_0 .net "rd_m_o", 4 0, v0x61b6ae40b270_0;  1 drivers
v0x61b6ae410280_0 .net "rd_w_i", 4 0, L_0x61b6ae4261d0;  1 drivers
v0x61b6ae410340_0 .net "read_data_m_i", 31 0, v0x61b6ae4092b0_0;  1 drivers
v0x61b6ae410400_0 .net "read_data_m_o", 31 0, v0x61b6ae40b3e0_0;  1 drivers
v0x61b6ae4104c0_0 .net "reg_write_d_i", 0 0, L_0x61b6ae422b10;  1 drivers
v0x61b6ae410560_0 .net "reg_write_d_o", 0 0, v0x61b6ae3f7b50_0;  1 drivers
v0x61b6ae410650_0 .net "reg_write_e_i", 0 0, L_0x61b6ae4254a0;  1 drivers
o0x74ab62dcf708 .functor BUFZ 1, C4<z>; HiZ drive
v0x61b6ae410740_0 .net "reg_write_e_o", 0 0, o0x74ab62dcf708;  0 drivers
v0x61b6ae4107e0_0 .net "reg_write_m_i", 0 0, L_0x61b6ae425d30;  1 drivers
v0x61b6ae4108d0_0 .net "reg_write_m_o", 0 0, v0x61b6ae40b560_0;  1 drivers
v0x61b6ae410970_0 .net "reg_write_w_i", 0 0, L_0x61b6ae426380;  1 drivers
v0x61b6ae410a10_0 .net "res_src_d_i", 1 0, L_0x61b6ae422c40;  1 drivers
v0x61b6ae410ec0_0 .net "res_src_d_o", 1 0, v0x61b6ae3f7f00_0;  1 drivers
v0x61b6ae410fb0_0 .net "res_src_e_i", 1 0, L_0x61b6ae425540;  1 drivers
v0x61b6ae4110a0_0 .net "result", 31 0, L_0x61b6ae426530;  alias, 1 drivers
v0x61b6ae411140_0 .net "result_src_m_i", 1 0, L_0x61b6ae425e30;  1 drivers
v0x61b6ae411230_0 .net "result_src_m_o", 1 0, v0x61b6ae40b700_0;  1 drivers
v0x61b6ae4112d0_0 .net "rs1_d_i", 4 0, L_0x61b6ae424940;  1 drivers
v0x61b6ae4113c0_0 .net "rs1_d_o", 4 0, v0x61b6ae3f80c0_0;  1 drivers
v0x61b6ae4114b0_0 .net "rs2_d_i", 4 0, L_0x61b6ae424a30;  1 drivers
v0x61b6ae4115a0_0 .net "rs2_d_o", 4 0, v0x61b6ae3f8280_0;  1 drivers
v0x61b6ae411690_0 .net "rst", 0 0, v0x61b6ae411c10_0;  1 drivers
v0x61b6ae4117c0_0 .net "stall_d", 0 0, L_0x61b6ae411fb0;  1 drivers
v0x61b6ae411860_0 .net "stall_f", 0 0, L_0x61b6ae411ef0;  1 drivers
v0x61b6ae411990_0 .net "write_data_e_i", 31 0, L_0x61b6ae4253a0;  1 drivers
L_0x61b6ae4122c0 .part v0x61b6ae403610_0, 15, 5;
L_0x61b6ae412360 .part v0x61b6ae403610_0, 20, 5;
L_0x61b6ae4124e0 .part v0x61b6ae3f7f00_0, 0, 1;
L_0x61b6ae4266d0 .arith/sub 32, v0x61b6ae40b0c0_0, L_0x74ab62d83450;
S_0x61b6ae3ebad0 .scope module, "de" "pl_reg_de" 3 157, 4 1 0, S_0x61b6ae37f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_d_i";
    .port_info 4 /INPUT 2 "res_src_d_i";
    .port_info 5 /INPUT 1 "mem_write_d_i";
    .port_info 6 /INPUT 1 "jump_d_i";
    .port_info 7 /INPUT 1 "branch_d_i";
    .port_info 8 /INPUT 4 "alu_control_d_i";
    .port_info 9 /INPUT 3 "funct3_d_i";
    .port_info 10 /INPUT 1 "alu_src_b_d_i";
    .port_info 11 /INPUT 1 "alu_src_a_d_i";
    .port_info 12 /INPUT 1 "adder_src_d_i";
    .port_info 13 /INPUT 32 "rd1_d_i";
    .port_info 14 /INPUT 32 "rd2_d_i";
    .port_info 15 /INPUT 32 "pc_d_i";
    .port_info 16 /INPUT 5 "rs1_d_i";
    .port_info 17 /INPUT 5 "rs2_d_i";
    .port_info 18 /INPUT 5 "rd_d_i";
    .port_info 19 /INPUT 32 "imm_val_d_i";
    .port_info 20 /INPUT 32 "pc_plus4_d_i";
    .port_info 21 /OUTPUT 1 "reg_write_d_o";
    .port_info 22 /OUTPUT 2 "res_src_d_o";
    .port_info 23 /OUTPUT 1 "mem_write_d_o";
    .port_info 24 /OUTPUT 1 "jump_d_o";
    .port_info 25 /OUTPUT 1 "branch_d_o";
    .port_info 26 /OUTPUT 4 "alu_control_d_o";
    .port_info 27 /OUTPUT 3 "funct3_d_o";
    .port_info 28 /OUTPUT 1 "alu_src_b_d_o";
    .port_info 29 /OUTPUT 1 "alu_src_a_d_o";
    .port_info 30 /OUTPUT 1 "adder_src_d_o";
    .port_info 31 /OUTPUT 32 "rd1_d_o";
    .port_info 32 /OUTPUT 32 "rd2_d_o";
    .port_info 33 /OUTPUT 32 "pc_d_o";
    .port_info 34 /OUTPUT 5 "rs1_d_o";
    .port_info 35 /OUTPUT 5 "rs2_d_o";
    .port_info 36 /OUTPUT 5 "rd_d_o";
    .port_info 37 /OUTPUT 32 "imm_val_d_o";
    .port_info 38 /OUTPUT 32 "pc_plus4_d_o";
P_0x61b6ae337e40 .param/l "ADDRESS_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x61b6ae337e80 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
v0x61b6ae348dc0_0 .net "adder_src_d_i", 0 0, L_0x61b6ae423430;  alias, 1 drivers
v0x61b6ae32ca80_0 .var "adder_src_d_o", 0 0;
v0x61b6ae399150_0 .net "alu_control_d_i", 3 0, L_0x61b6ae423670;  alias, 1 drivers
v0x61b6ae3ed0c0_0 .var "alu_control_d_o", 3 0;
v0x61b6ae3eabc0_0 .net "alu_src_a_d_i", 0 0, L_0x61b6ae423190;  alias, 1 drivers
v0x61b6ae3c5e00_0 .var "alu_src_a_d_o", 0 0;
v0x61b6ae3d0dc0_0 .net "alu_src_b_d_i", 0 0, L_0x61b6ae423300;  alias, 1 drivers
v0x61b6ae3f6640_0 .var "alu_src_b_d_o", 0 0;
v0x61b6ae3f6700_0 .net "branch_d_i", 0 0, L_0x61b6ae423060;  alias, 1 drivers
v0x61b6ae3f6850_0 .var "branch_d_o", 0 0;
v0x61b6ae3f6910_0 .net "clk", 0 0, v0x61b6ae411a30_0;  alias, 1 drivers
v0x61b6ae3f69d0_0 .net "clr", 0 0, L_0x61b6ae424bd0;  1 drivers
L_0x74ab62d832a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61b6ae3f6a90_0 .net "en", 0 0, L_0x74ab62d832a0;  1 drivers
v0x61b6ae3f6b50_0 .net "funct3_d_i", 14 12, L_0x61b6ae4247c0;  alias, 1 drivers
v0x61b6ae3f6c30_0 .var "funct3_d_o", 14 12;
v0x61b6ae3f6d10_0 .net "imm_val_d_i", 31 0, v0x61b6ae3f9b60_0;  alias, 1 drivers
v0x61b6ae3f6df0_0 .var "imm_val_d_o", 31 0;
v0x61b6ae3f6ed0_0 .net "jump_d_i", 0 0, L_0x61b6ae422ea0;  alias, 1 drivers
v0x61b6ae3f6f90_0 .var "jump_d_o", 0 0;
v0x61b6ae3f7050_0 .net "mem_write_d_i", 0 0, L_0x61b6ae422d70;  alias, 1 drivers
v0x61b6ae3f7110_0 .var "mem_write_d_o", 0 0;
v0x61b6ae3f71d0_0 .net "pc_d_i", 31 0, L_0x61b6ae424860;  alias, 1 drivers
v0x61b6ae3f72b0_0 .var "pc_d_o", 31 0;
v0x61b6ae3f7390_0 .net "pc_plus4_d_i", 31 0, L_0x61b6ae4248d0;  alias, 1 drivers
v0x61b6ae3f7470_0 .var "pc_plus4_d_o", 31 0;
v0x61b6ae3f7550_0 .net "rd1_d_i", 31 0, L_0x61b6ae423bd0;  alias, 1 drivers
v0x61b6ae3f7630_0 .var "rd1_d_o", 31 0;
v0x61b6ae3f7710_0 .net "rd2_d_i", 31 0, L_0x61b6ae4242d0;  alias, 1 drivers
v0x61b6ae3f77f0_0 .var "rd2_d_o", 31 0;
v0x61b6ae3f78d0_0 .net "rd_d_i", 4 0, L_0x61b6ae424ad0;  alias, 1 drivers
v0x61b6ae3f79b0_0 .var "rd_d_o", 4 0;
v0x61b6ae3f7a90_0 .net "reg_write_d_i", 0 0, L_0x61b6ae422b10;  alias, 1 drivers
v0x61b6ae3f7b50_0 .var "reg_write_d_o", 0 0;
v0x61b6ae3f7e20_0 .net "res_src_d_i", 1 0, L_0x61b6ae422c40;  alias, 1 drivers
v0x61b6ae3f7f00_0 .var "res_src_d_o", 1 0;
v0x61b6ae3f7fe0_0 .net "rs1_d_i", 4 0, L_0x61b6ae424940;  alias, 1 drivers
v0x61b6ae3f80c0_0 .var "rs1_d_o", 4 0;
v0x61b6ae3f81a0_0 .net "rs2_d_i", 4 0, L_0x61b6ae424a30;  alias, 1 drivers
v0x61b6ae3f8280_0 .var "rs2_d_o", 4 0;
E_0x61b6ae3348e0 .event posedge, v0x61b6ae3f6910_0;
S_0x61b6ae37aee0 .scope module, "decode_stage" "decode" 3 126, 5 23 0, S_0x61b6ae37f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_w";
    .port_info 2 /INPUT 32 "result_w";
    .port_info 3 /INPUT 5 "rd_w";
    .port_info 4 /INPUT 32 "pc_f";
    .port_info 5 /INPUT 32 "pc_plus4_f";
    .port_info 6 /INPUT 32 "instr_f";
    .port_info 7 /OUTPUT 1 "reg_write_d";
    .port_info 8 /OUTPUT 2 "res_src_d";
    .port_info 9 /OUTPUT 1 "mem_write_d";
    .port_info 10 /OUTPUT 1 "jump_d";
    .port_info 11 /OUTPUT 1 "branch_d";
    .port_info 12 /OUTPUT 4 "alu_control_d";
    .port_info 13 /OUTPUT 3 "funct3_d";
    .port_info 14 /OUTPUT 1 "alu_src_b_d";
    .port_info 15 /OUTPUT 1 "alu_src_a_d";
    .port_info 16 /OUTPUT 1 "adder_src_d";
    .port_info 17 /OUTPUT 32 "rd1_d";
    .port_info 18 /OUTPUT 32 "rd2_d";
    .port_info 19 /OUTPUT 32 "pc_d";
    .port_info 20 /OUTPUT 5 "rs1_d";
    .port_info 21 /OUTPUT 5 "rs2_d";
    .port_info 22 /OUTPUT 5 "rd_d";
    .port_info 23 /OUTPUT 32 "imm_val_d";
    .port_info 24 /OUTPUT 32 "pc_plus4_d";
P_0x61b6ae3f67a0 .param/l "ADDRESS_WIDTH" 0 5 24, +C4<00000000000000000000000000100000>;
P_0x61b6ae3f67e0 .param/l "DATA_WIDTH" 0 5 25, +C4<00000000000000000000000000100000>;
L_0x61b6ae424860 .functor BUFZ 32, v0x61b6ae4037e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61b6ae4248d0 .functor BUFZ 32, v0x61b6ae403990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61b6ae3fb6b0_0 .net "adder_src_d", 0 0, L_0x61b6ae423430;  alias, 1 drivers
v0x61b6ae3fb770_0 .net "alu_control_d", 3 0, L_0x61b6ae423670;  alias, 1 drivers
v0x61b6ae3fb880_0 .net "alu_src_a_d", 0 0, L_0x61b6ae423190;  alias, 1 drivers
v0x61b6ae3fb970_0 .net "alu_src_b_d", 0 0, L_0x61b6ae423300;  alias, 1 drivers
v0x61b6ae3fba60_0 .net "branch_d", 0 0, L_0x61b6ae423060;  alias, 1 drivers
v0x61b6ae3fbba0_0 .net "clk", 0 0, v0x61b6ae411a30_0;  alias, 1 drivers
v0x61b6ae3fbc90_0 .net "funct3_d", 2 0, L_0x61b6ae4247c0;  alias, 1 drivers
v0x61b6ae3fbd30_0 .net "imm_src_d", 2 0, L_0x61b6ae423560;  1 drivers
v0x61b6ae3fbe20_0 .net "imm_val_d", 31 0, v0x61b6ae3f9b60_0;  alias, 1 drivers
v0x61b6ae3fbee0_0 .net "instr_f", 31 0, v0x61b6ae403610_0;  alias, 1 drivers
v0x61b6ae3fbfc0_0 .net "jump_d", 0 0, L_0x61b6ae422ea0;  alias, 1 drivers
v0x61b6ae3fc0b0_0 .net "mem_write_d", 0 0, L_0x61b6ae422d70;  alias, 1 drivers
v0x61b6ae3fc1a0_0 .net "pc_d", 31 0, L_0x61b6ae424860;  alias, 1 drivers
v0x61b6ae3fc260_0 .net "pc_f", 31 0, v0x61b6ae4037e0_0;  alias, 1 drivers
v0x61b6ae3fc320_0 .net "pc_plus4_d", 31 0, L_0x61b6ae4248d0;  alias, 1 drivers
v0x61b6ae3fc3e0_0 .net "pc_plus4_f", 31 0, v0x61b6ae403990_0;  alias, 1 drivers
v0x61b6ae3fc4a0_0 .net "rd1_d", 31 0, L_0x61b6ae423bd0;  alias, 1 drivers
v0x61b6ae3fc5b0_0 .net "rd2_d", 31 0, L_0x61b6ae4242d0;  alias, 1 drivers
v0x61b6ae3fc6c0_0 .net "rd_d", 4 0, L_0x61b6ae424ad0;  alias, 1 drivers
v0x61b6ae3fc780_0 .net "rd_w", 4 0, L_0x61b6ae4261d0;  alias, 1 drivers
v0x61b6ae3fc820_0 .net "reg_write_d", 0 0, L_0x61b6ae422b10;  alias, 1 drivers
v0x61b6ae3fc910_0 .net "reg_write_w", 0 0, L_0x61b6ae426380;  alias, 1 drivers
v0x61b6ae3fc9b0_0 .net "res_src_d", 1 0, L_0x61b6ae422c40;  alias, 1 drivers
v0x61b6ae3fcaa0_0 .net "result_w", 31 0, v0x61b6ae40c5a0_0;  alias, 1 drivers
v0x61b6ae3fcb40_0 .net "rs1_d", 4 0, L_0x61b6ae424940;  alias, 1 drivers
v0x61b6ae3fcbe0_0 .net "rs2_d", 4 0, L_0x61b6ae424a30;  alias, 1 drivers
L_0x61b6ae4236e0 .part v0x61b6ae403610_0, 0, 7;
L_0x61b6ae423780 .part v0x61b6ae403610_0, 12, 3;
L_0x61b6ae423820 .part v0x61b6ae403610_0, 30, 1;
L_0x61b6ae424460 .part v0x61b6ae403610_0, 15, 5;
L_0x61b6ae424640 .part v0x61b6ae403610_0, 20, 5;
L_0x61b6ae4246e0 .part v0x61b6ae403610_0, 7, 25;
L_0x61b6ae4247c0 .part v0x61b6ae403610_0, 12, 3;
L_0x61b6ae424940 .part v0x61b6ae403610_0, 15, 5;
L_0x61b6ae424a30 .part v0x61b6ae403610_0, 20, 5;
L_0x61b6ae424ad0 .part v0x61b6ae403610_0, 7, 5;
S_0x61b6ae37b760 .scope module, "cu" "control_unit" 5 59, 6 1 0, S_0x61b6ae37aee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 1 "reg_write_d";
    .port_info 4 /OUTPUT 2 "res_src_d";
    .port_info 5 /OUTPUT 1 "mem_write_d";
    .port_info 6 /OUTPUT 1 "jump_d";
    .port_info 7 /OUTPUT 1 "branch_d";
    .port_info 8 /OUTPUT 4 "alu_control_d";
    .port_info 9 /OUTPUT 1 "alu_src_b_d";
    .port_info 10 /OUTPUT 1 "alu_src_a_d";
    .port_info 11 /OUTPUT 1 "adder_src_d";
    .port_info 12 /OUTPUT 3 "imm_src_d";
L_0x61b6ae423670 .functor BUFZ 4, v0x61b6ae3f8eb0_0, C4<0000>, C4<0000>, C4<0000>;
v0x61b6ae3f8c50_0 .net *"_ivl_11", 11 0, v0x61b6ae3f9160_0;  1 drivers
v0x61b6ae3f8d50_0 .net "adder_src_d", 0 0, L_0x61b6ae423430;  alias, 1 drivers
v0x61b6ae3f8e10_0 .net "alu_control_d", 3 0, L_0x61b6ae423670;  alias, 1 drivers
v0x61b6ae3f8eb0_0 .var "alu_controls", 3 0;
v0x61b6ae3f8f50_0 .net "alu_src_a_d", 0 0, L_0x61b6ae423190;  alias, 1 drivers
v0x61b6ae3f8ff0_0 .net "alu_src_b_d", 0 0, L_0x61b6ae423300;  alias, 1 drivers
v0x61b6ae3f9090_0 .net "branch_d", 0 0, L_0x61b6ae423060;  alias, 1 drivers
v0x61b6ae3f9160_0 .var "controls", 11 0;
v0x61b6ae3f9200_0 .net "funct3", 14 12, L_0x61b6ae423780;  1 drivers
v0x61b6ae3f92a0_0 .net "funct7b5", 0 0, L_0x61b6ae423820;  1 drivers
v0x61b6ae3f9360_0 .net "imm_src_d", 2 0, L_0x61b6ae423560;  alias, 1 drivers
v0x61b6ae3f9440_0 .net "jump_d", 0 0, L_0x61b6ae422ea0;  alias, 1 drivers
v0x61b6ae3f9510_0 .net "mem_write_d", 0 0, L_0x61b6ae422d70;  alias, 1 drivers
v0x61b6ae3f95e0_0 .net "op", 6 0, L_0x61b6ae4236e0;  1 drivers
v0x61b6ae3f9680_0 .net "reg_write_d", 0 0, L_0x61b6ae422b10;  alias, 1 drivers
v0x61b6ae3f9750_0 .net "res_src_d", 1 0, L_0x61b6ae422c40;  alias, 1 drivers
E_0x61b6ae334de0 .event edge, v0x61b6ae3f95e0_0, v0x61b6ae3f9200_0, v0x61b6ae3f92a0_0;
E_0x61b6ae2f2e30 .event edge, v0x61b6ae3f95e0_0;
L_0x61b6ae422b10 .part v0x61b6ae3f9160_0, 11, 1;
L_0x61b6ae422c40 .part v0x61b6ae3f9160_0, 9, 2;
L_0x61b6ae422d70 .part v0x61b6ae3f9160_0, 8, 1;
L_0x61b6ae422ea0 .part v0x61b6ae3f9160_0, 7, 1;
L_0x61b6ae423060 .part v0x61b6ae3f9160_0, 6, 1;
L_0x61b6ae423190 .part v0x61b6ae3f9160_0, 5, 1;
L_0x61b6ae423300 .part v0x61b6ae3f9160_0, 4, 1;
L_0x61b6ae423430 .part v0x61b6ae3f9160_0, 3, 1;
L_0x61b6ae423560 .part v0x61b6ae3f9160_0, 0, 3;
S_0x61b6ae37c060 .scope module, "imex" "imm_ext" 5 86, 7 23 0, S_0x61b6ae37aee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "imm_type";
    .port_info 2 /OUTPUT 32 "imm_val";
v0x61b6ae3f9a50_0 .net "imm_type", 2 0, L_0x61b6ae423560;  alias, 1 drivers
v0x61b6ae3f9b60_0 .var "imm_val", 31 0;
v0x61b6ae3f9c30_0 .net "instr", 31 7, L_0x61b6ae4246e0;  1 drivers
E_0x61b6ae3efff0 .event edge, v0x61b6ae3f9360_0, v0x61b6ae3f9c30_0;
S_0x61b6ae37cca0 .scope module, "rf" "reg_file" 5 75, 8 23 0, S_0x61b6ae37aee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
P_0x61b6ae3f9e00 .param/l "DATA_WIDTH" 0 8 24, +C4<00000000000000000000000000100000>;
v0x61b6ae3f9fb0_0 .net *"_ivl_0", 31 0, L_0x61b6ae4238c0;  1 drivers
v0x61b6ae3fa070_0 .net *"_ivl_10", 31 0, L_0x61b6ae423a30;  1 drivers
v0x61b6ae3fa150_0 .net *"_ivl_12", 6 0, L_0x61b6ae423b00;  1 drivers
L_0x74ab62d83138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61b6ae3fa240_0 .net *"_ivl_15", 1 0, L_0x74ab62d83138;  1 drivers
v0x61b6ae3fa320_0 .net *"_ivl_18", 31 0, L_0x61b6ae423d50;  1 drivers
L_0x74ab62d83180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61b6ae3fa450_0 .net *"_ivl_21", 26 0, L_0x74ab62d83180;  1 drivers
L_0x74ab62d831c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61b6ae3fa530_0 .net/2u *"_ivl_22", 31 0, L_0x74ab62d831c8;  1 drivers
v0x61b6ae3fa610_0 .net *"_ivl_24", 0 0, L_0x61b6ae423e80;  1 drivers
L_0x74ab62d83210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61b6ae3fa6d0_0 .net/2u *"_ivl_26", 31 0, L_0x74ab62d83210;  1 drivers
v0x61b6ae3fa7b0_0 .net *"_ivl_28", 31 0, L_0x61b6ae423fc0;  1 drivers
L_0x74ab62d83060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61b6ae3fa890_0 .net *"_ivl_3", 26 0, L_0x74ab62d83060;  1 drivers
v0x61b6ae3fa970_0 .net *"_ivl_30", 6 0, L_0x61b6ae4240b0;  1 drivers
L_0x74ab62d83258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61b6ae3faa50_0 .net *"_ivl_33", 1 0, L_0x74ab62d83258;  1 drivers
L_0x74ab62d830a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61b6ae3fab30_0 .net/2u *"_ivl_4", 31 0, L_0x74ab62d830a8;  1 drivers
v0x61b6ae3fac10_0 .net *"_ivl_6", 0 0, L_0x61b6ae423960;  1 drivers
L_0x74ab62d830f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61b6ae3facd0_0 .net/2u *"_ivl_8", 31 0, L_0x74ab62d830f0;  1 drivers
v0x61b6ae3fadb0_0 .net "a1", 4 0, L_0x61b6ae424460;  1 drivers
v0x61b6ae3fae90_0 .net "a2", 4 0, L_0x61b6ae424640;  1 drivers
v0x61b6ae3faf70_0 .net "a3", 4 0, L_0x61b6ae4261d0;  alias, 1 drivers
v0x61b6ae3fb050_0 .net "clk", 0 0, v0x61b6ae411a30_0;  alias, 1 drivers
v0x61b6ae3fb0f0_0 .var/i "i", 31 0;
v0x61b6ae3fb1b0_0 .net "rd1", 31 0, L_0x61b6ae423bd0;  alias, 1 drivers
v0x61b6ae3fb2a0_0 .net "rd2", 31 0, L_0x61b6ae4242d0;  alias, 1 drivers
v0x61b6ae3fb370 .array "reg_array", 31 0, 31 0;
v0x61b6ae3fb410_0 .net "wd3", 31 0, v0x61b6ae40c5a0_0;  alias, 1 drivers
v0x61b6ae3fb4f0_0 .net "write_enable", 0 0, L_0x61b6ae426380;  alias, 1 drivers
L_0x61b6ae4238c0 .concat [ 5 27 0 0], L_0x61b6ae424460, L_0x74ab62d83060;
L_0x61b6ae423960 .cmp/eq 32, L_0x61b6ae4238c0, L_0x74ab62d830a8;
L_0x61b6ae423a30 .array/port v0x61b6ae3fb370, L_0x61b6ae423b00;
L_0x61b6ae423b00 .concat [ 5 2 0 0], L_0x61b6ae424460, L_0x74ab62d83138;
L_0x61b6ae423bd0 .functor MUXZ 32, L_0x61b6ae423a30, L_0x74ab62d830f0, L_0x61b6ae423960, C4<>;
L_0x61b6ae423d50 .concat [ 5 27 0 0], L_0x61b6ae424640, L_0x74ab62d83180;
L_0x61b6ae423e80 .cmp/eq 32, L_0x61b6ae423d50, L_0x74ab62d831c8;
L_0x61b6ae423fc0 .array/port v0x61b6ae3fb370, L_0x61b6ae4240b0;
L_0x61b6ae4240b0 .concat [ 5 2 0 0], L_0x61b6ae424640, L_0x74ab62d83258;
L_0x61b6ae4242d0 .functor MUXZ 32, L_0x61b6ae423fc0, L_0x74ab62d83210, L_0x61b6ae423e80, C4<>;
S_0x61b6ae37e520 .scope module, "execute_stage" "execute" 3 201, 9 23 0, S_0x61b6ae37f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reg_write_d";
    .port_info 1 /INPUT 2 "res_src_d";
    .port_info 2 /INPUT 1 "mem_write_d";
    .port_info 3 /INPUT 1 "jump_d";
    .port_info 4 /INPUT 1 "branch_d";
    .port_info 5 /INPUT 4 "alu_control_d";
    .port_info 6 /INPUT 3 "funct3_d";
    .port_info 7 /INPUT 1 "alu_src_b_d";
    .port_info 8 /INPUT 1 "alu_src_a_d";
    .port_info 9 /INPUT 1 "adder_src_d";
    .port_info 10 /INPUT 32 "rd1_d";
    .port_info 11 /INPUT 32 "rd2_d";
    .port_info 12 /INPUT 32 "pc_d";
    .port_info 13 /INPUT 5 "rs1_d";
    .port_info 14 /INPUT 5 "rs2_d";
    .port_info 15 /INPUT 5 "rd_d";
    .port_info 16 /INPUT 32 "imm_val_d";
    .port_info 17 /INPUT 32 "pc_plus4_d";
    .port_info 18 /INPUT 32 "alu_result_m";
    .port_info 19 /INPUT 32 "alu_result_w";
    .port_info 20 /INPUT 2 "forward_a_e";
    .port_info 21 /INPUT 2 "forward_b_e";
    .port_info 22 /OUTPUT 1 "reg_write_e";
    .port_info 23 /OUTPUT 2 "res_src_e";
    .port_info 24 /OUTPUT 1 "mem_write_e";
    .port_info 25 /OUTPUT 3 "funct3_e";
    .port_info 26 /OUTPUT 32 "alu_result_e";
    .port_info 27 /OUTPUT 32 "write_data_e";
    .port_info 28 /OUTPUT 5 "rd_e";
    .port_info 29 /OUTPUT 32 "pc_plus4_e";
    .port_info 30 /OUTPUT 32 "pc_target_e";
    .port_info 31 /OUTPUT 1 "pc_src_e";
P_0x61b6ae3f9ea0 .param/l "ADDRESS_WIDTH" 0 9 25, +C4<00000000000000000000000000100000>;
P_0x61b6ae3f9ee0 .param/l "DATA_WIDTH" 0 9 24, +C4<00000000000000000000000000100000>;
L_0x61b6ae424fe0 .functor AND 1, v0x61b6ae3f6850_0, L_0x61b6ae425180, C4<1>, C4<1>;
L_0x61b6ae425220 .functor OR 1, v0x61b6ae3f6f90_0, L_0x61b6ae424fe0, C4<0>, C4<0>;
L_0x61b6ae4253a0 .functor BUFZ 32, v0x61b6ae3fe810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61b6ae4254a0 .functor BUFZ 1, v0x61b6ae3f7b50_0, C4<0>, C4<0>, C4<0>;
L_0x61b6ae425540 .functor BUFZ 2, v0x61b6ae3f7f00_0, C4<00>, C4<00>, C4<00>;
L_0x61b6ae425640 .functor BUFZ 1, v0x61b6ae3f7110_0, C4<0>, C4<0>, C4<0>;
L_0x61b6ae425780 .functor BUFZ 32, v0x61b6ae3f7470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61b6ae4257f0 .functor BUFZ 3, v0x61b6ae3f6c30_0, C4<000>, C4<000>, C4<000>;
L_0x61b6ae425980 .functor BUFZ 5, v0x61b6ae3f79b0_0, C4<00000>, C4<00000>, C4<00000>;
v0x61b6ae400790_0 .net *"_ivl_3", 0 0, L_0x61b6ae425180;  1 drivers
v0x61b6ae400890_0 .net *"_ivl_4", 0 0, L_0x61b6ae424fe0;  1 drivers
v0x61b6ae400970_0 .net "a_alu", 31 0, L_0x61b6ae424c40;  1 drivers
v0x61b6ae400a60_0 .net "a_forward", 31 0, v0x61b6ae3fd910_0;  1 drivers
v0x61b6ae400b70_0 .net "adder_src_d", 0 0, v0x61b6ae32ca80_0;  alias, 1 drivers
v0x61b6ae400cb0_0 .net "alu_control_d", 3 0, v0x61b6ae3ed0c0_0;  alias, 1 drivers
v0x61b6ae400dc0_0 .net "alu_result_e", 31 0, v0x61b6ae3ff8c0_0;  alias, 1 drivers
v0x61b6ae400e80_0 .net "alu_result_m", 31 0, L_0x61b6ae425f30;  alias, 1 drivers
v0x61b6ae400f70_0 .net "alu_result_w", 31 0, v0x61b6ae40c5a0_0;  alias, 1 drivers
v0x61b6ae4010c0_0 .net "alu_src_a_d", 0 0, v0x61b6ae3c5e00_0;  alias, 1 drivers
v0x61b6ae401160_0 .net "alu_src_b_d", 0 0, v0x61b6ae3f6640_0;  alias, 1 drivers
v0x61b6ae401200_0 .net "b_alu", 31 0, L_0x61b6ae424ce0;  1 drivers
v0x61b6ae401310_0 .net "b_forward", 31 0, v0x61b6ae3fe810_0;  1 drivers
v0x61b6ae401420_0 .net "branch_d", 0 0, v0x61b6ae3f6850_0;  alias, 1 drivers
L_0x74ab62d832e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61b6ae4014c0_0 .net "forward_a_e", 1 0, L_0x74ab62d832e8;  1 drivers
L_0x74ab62d83330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61b6ae401560_0 .net "forward_b_e", 1 0, L_0x74ab62d83330;  1 drivers
v0x61b6ae401600_0 .net "funct3_d", 14 12, v0x61b6ae3f6c30_0;  alias, 1 drivers
v0x61b6ae4017b0_0 .net "funct3_e", 14 12, L_0x61b6ae4257f0;  alias, 1 drivers
v0x61b6ae401870_0 .net "imm_val_d", 31 0, v0x61b6ae3f6df0_0;  alias, 1 drivers
v0x61b6ae401930_0 .net "jump_d", 0 0, v0x61b6ae3f6f90_0;  alias, 1 drivers
v0x61b6ae4019d0_0 .net "mem_write_d", 0 0, v0x61b6ae3f7110_0;  alias, 1 drivers
v0x61b6ae401a70_0 .net "mem_write_e", 0 0, L_0x61b6ae425640;  alias, 1 drivers
v0x61b6ae401b10_0 .net "pc_adder_a", 31 0, L_0x61b6ae424e10;  1 drivers
v0x61b6ae401c00_0 .net "pc_d", 31 0, v0x61b6ae3f72b0_0;  alias, 1 drivers
v0x61b6ae401cc0_0 .net "pc_plus4_d", 31 0, v0x61b6ae3f7470_0;  alias, 1 drivers
v0x61b6ae401d80_0 .net "pc_plus4_e", 31 0, L_0x61b6ae425780;  alias, 1 drivers
v0x61b6ae401e40_0 .net "pc_src_e", 0 0, L_0x61b6ae425220;  alias, 1 drivers
v0x61b6ae401f00_0 .net "pc_target_e", 31 0, L_0x61b6ae424f40;  alias, 1 drivers
v0x61b6ae401fc0_0 .net "rd1_d", 31 0, v0x61b6ae3f7630_0;  alias, 1 drivers
v0x61b6ae402060_0 .net "rd2_d", 31 0, v0x61b6ae3f77f0_0;  alias, 1 drivers
v0x61b6ae402170_0 .net "rd_d", 4 0, v0x61b6ae3f79b0_0;  alias, 1 drivers
v0x61b6ae402230_0 .net "rd_e", 4 0, L_0x61b6ae425980;  alias, 1 drivers
v0x61b6ae4022f0_0 .net "reg_write_d", 0 0, v0x61b6ae3f7b50_0;  alias, 1 drivers
v0x61b6ae4025a0_0 .net "reg_write_e", 0 0, L_0x61b6ae4254a0;  alias, 1 drivers
v0x61b6ae402640_0 .net "res_src_d", 1 0, v0x61b6ae3f7f00_0;  alias, 1 drivers
v0x61b6ae402700_0 .net "res_src_e", 1 0, L_0x61b6ae425540;  alias, 1 drivers
v0x61b6ae4027c0_0 .net "rs1_d", 4 0, v0x61b6ae3f80c0_0;  alias, 1 drivers
v0x61b6ae4028b0_0 .net "rs2_d", 4 0, v0x61b6ae3f8280_0;  alias, 1 drivers
v0x61b6ae402980_0 .net "write_data_e", 31 0, L_0x61b6ae4253a0;  alias, 1 drivers
L_0x61b6ae4250e0 .part v0x61b6ae3f6c30_0, 0, 1;
L_0x61b6ae425180 .part v0x61b6ae3ff8c0_0, 0, 1;
S_0x61b6ae37f1e0 .scope module, "a_forward_mux" "mux3" 9 61, 10 23 0, S_0x61b6ae37e520;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x61b6ae3fd530 .param/l "DATA_WIDTH" 0 10 24, +C4<00000000000000000000000000100000>;
v0x61b6ae3fd620_0 .net "in1", 31 0, v0x61b6ae3f7630_0;  alias, 1 drivers
v0x61b6ae3fd730_0 .net "in2", 31 0, L_0x61b6ae425f30;  alias, 1 drivers
v0x61b6ae3fd7f0_0 .net "in3", 31 0, v0x61b6ae40c5a0_0;  alias, 1 drivers
v0x61b6ae3fd910_0 .var "out", 31 0;
v0x61b6ae3fd9f0_0 .net "sel", 1 0, L_0x74ab62d832e8;  alias, 1 drivers
E_0x61b6ae3f0240 .event edge, v0x61b6ae3fd9f0_0, v0x61b6ae3f7630_0, v0x61b6ae3fd730_0, v0x61b6ae3fb410_0;
S_0x61b6ae3fdbc0 .scope module, "a_src_mux" "mux2" 9 76, 11 23 0, S_0x61b6ae37e520;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x61b6ae3fddc0 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x61b6ae3fde60_0 .net "in1", 31 0, v0x61b6ae3fd910_0;  alias, 1 drivers
v0x61b6ae3fdf50_0 .net "in2", 31 0, v0x61b6ae3f72b0_0;  alias, 1 drivers
v0x61b6ae3fe020_0 .net "out", 31 0, L_0x61b6ae424c40;  alias, 1 drivers
v0x61b6ae3fe0f0_0 .net "sel", 0 0, v0x61b6ae3c5e00_0;  alias, 1 drivers
L_0x61b6ae424c40 .functor MUXZ 32, v0x61b6ae3fd910_0, v0x61b6ae3f72b0_0, v0x61b6ae3c5e00_0, C4<>;
S_0x61b6ae3fe250 .scope module, "b_forward_mux" "mux3" 9 68, 10 23 0, S_0x61b6ae37e520;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x61b6ae3fe430 .param/l "DATA_WIDTH" 0 10 24, +C4<00000000000000000000000000100000>;
v0x61b6ae3fe560_0 .net "in1", 31 0, v0x61b6ae3f77f0_0;  alias, 1 drivers
v0x61b6ae3fe670_0 .net "in2", 31 0, L_0x61b6ae425f30;  alias, 1 drivers
v0x61b6ae3fe740_0 .net "in3", 31 0, v0x61b6ae40c5a0_0;  alias, 1 drivers
v0x61b6ae3fe810_0 .var "out", 31 0;
v0x61b6ae3fe8d0_0 .net "sel", 1 0, L_0x74ab62d83330;  alias, 1 drivers
E_0x61b6ae3f0280 .event edge, v0x61b6ae3fe8d0_0, v0x61b6ae3f77f0_0, v0x61b6ae3fd730_0, v0x61b6ae3fb410_0;
S_0x61b6ae3feaa0 .scope module, "b_src_mux" "mux2" 9 83, 11 23 0, S_0x61b6ae37e520;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x61b6ae3fec80 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x61b6ae3fed50_0 .net "in1", 31 0, v0x61b6ae3fe810_0;  alias, 1 drivers
v0x61b6ae3fee60_0 .net "in2", 31 0, v0x61b6ae3f6df0_0;  alias, 1 drivers
v0x61b6ae3fef30_0 .net "out", 31 0, L_0x61b6ae424ce0;  alias, 1 drivers
v0x61b6ae3ff000_0 .net "sel", 0 0, v0x61b6ae3f6640_0;  alias, 1 drivers
L_0x61b6ae424ce0 .functor MUXZ 32, v0x61b6ae3fe810_0, v0x61b6ae3f6df0_0, v0x61b6ae3f6640_0, C4<>;
S_0x61b6ae3ff160 .scope module, "main_alu" "alu" 9 102, 12 1 0, S_0x61b6ae37e520;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_controls";
    .port_info 3 /INPUT 1 "funct3b0";
    .port_info 4 /OUTPUT 32 "res";
P_0x61b6ae3ff390 .param/l "DATA_WIDTH" 0 12 2, +C4<00000000000000000000000000100000>;
v0x61b6ae3ff540_0 .net "a", 31 0, L_0x61b6ae424c40;  alias, 1 drivers
v0x61b6ae3ff650_0 .net "alu_controls", 3 0, v0x61b6ae3ed0c0_0;  alias, 1 drivers
v0x61b6ae3ff720_0 .net "b", 31 0, L_0x61b6ae424ce0;  alias, 1 drivers
v0x61b6ae3ff820_0 .net "funct3b0", 0 0, L_0x61b6ae4250e0;  1 drivers
v0x61b6ae3ff8c0_0 .var "res", 31 0;
E_0x61b6ae3ff4b0 .event edge, v0x61b6ae3ed0c0_0, v0x61b6ae3fe020_0, v0x61b6ae3fef30_0, v0x61b6ae3ff820_0;
S_0x61b6ae3ffa70 .scope module, "pc_target_adder" "adder" 9 96, 13 23 0, S_0x61b6ae37e520;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "res";
P_0x61b6ae3ffc50 .param/l "OPERAND_WIDTH" 0 13 24, +C4<00000000000000000000000000100000>;
v0x61b6ae3ffd60_0 .net "a", 31 0, L_0x61b6ae424e10;  alias, 1 drivers
v0x61b6ae3ffe60_0 .net "b", 31 0, v0x61b6ae3f6df0_0;  alias, 1 drivers
v0x61b6ae3fff70_0 .net "res", 31 0, L_0x61b6ae424f40;  alias, 1 drivers
L_0x61b6ae424f40 .arith/sum 32, L_0x61b6ae424e10, v0x61b6ae3f6df0_0;
S_0x61b6ae4000b0 .scope module, "pc_target_mux" "mux2" 9 89, 11 23 0, S_0x61b6ae37e520;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x61b6ae400290 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x61b6ae400390_0 .net "in1", 31 0, v0x61b6ae3f72b0_0;  alias, 1 drivers
v0x61b6ae4004a0_0 .net "in2", 31 0, v0x61b6ae3f7630_0;  alias, 1 drivers
v0x61b6ae4005b0_0 .net "out", 31 0, L_0x61b6ae424e10;  alias, 1 drivers
v0x61b6ae400650_0 .net "sel", 0 0, v0x61b6ae32ca80_0;  alias, 1 drivers
L_0x61b6ae424e10 .functor MUXZ 32, v0x61b6ae3f72b0_0, v0x61b6ae3f7630_0, v0x61b6ae32ca80_0, C4<>;
S_0x61b6ae402e40 .scope module, "fd" "pl_reg_fd" 3 113, 14 1 0, S_0x61b6ae37f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 32 "pc_f_i";
    .port_info 4 /INPUT 32 "pc_plus4_f_i";
    .port_info 5 /INPUT 32 "instr_f_i";
    .port_info 6 /OUTPUT 32 "pc_f_o";
    .port_info 7 /OUTPUT 32 "pc_plus4_f_o";
    .port_info 8 /OUTPUT 32 "instr_f_o";
P_0x61b6ae3fd0f0 .param/l "ADDRESS_WIDTH" 0 14 2, +C4<00000000000000000000000000100000>;
P_0x61b6ae3fd130 .param/l "DATA_WIDTH" 0 14 3, +C4<00000000000000000000000000100000>;
v0x61b6ae4032e0_0 .net "clk", 0 0, v0x61b6ae411a30_0;  alias, 1 drivers
v0x61b6ae4033a0_0 .net "clr", 0 0, v0x61b6ae411c10_0;  alias, 1 drivers
v0x61b6ae403460_0 .net "en", 0 0, L_0x61b6ae411ef0;  alias, 1 drivers
v0x61b6ae403530_0 .net "instr_f_i", 31 0, L_0x61b6ae412620;  alias, 1 drivers
v0x61b6ae403610_0 .var "instr_f_o", 31 0;
v0x61b6ae403720_0 .net "pc_f_i", 31 0, L_0x61b6ae422aa0;  alias, 1 drivers
v0x61b6ae4037e0_0 .var "pc_f_o", 31 0;
v0x61b6ae4038d0_0 .net "pc_plus4_f_i", 31 0, L_0x61b6ae422a30;  alias, 1 drivers
v0x61b6ae403990_0 .var "pc_plus4_f_o", 31 0;
S_0x61b6ae403b80 .scope module, "fetch_stage" "fetch" 3 100, 15 22 0, S_0x61b6ae37f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "pc_src_e";
    .port_info 4 /INPUT 32 "pc_target_e";
    .port_info 5 /OUTPUT 32 "pc_f";
    .port_info 6 /OUTPUT 32 "pc_plus4_f";
    .port_info 7 /OUTPUT 32 "instr_f";
P_0x61b6ae403d60 .param/l "ADDRESS_WIDTH" 0 15 24, +C4<00000000000000000000000000100000>;
P_0x61b6ae403da0 .param/l "DATA_WIDTH" 0 15 23, +C4<00000000000000000000000000100000>;
L_0x61b6ae422a30 .functor BUFZ 32, L_0x61b6ae412580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61b6ae422aa0 .functor BUFZ 32, v0x61b6ae404e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61b6ae405ec0_0 .net "clk", 0 0, v0x61b6ae411a30_0;  alias, 1 drivers
v0x61b6ae405f60_0 .net "en", 0 0, L_0x61b6ae411ef0;  alias, 1 drivers
v0x61b6ae406070_0 .net "instr_f", 31 0, L_0x61b6ae412620;  alias, 1 drivers
v0x61b6ae406160_0 .net "pc", 31 0, v0x61b6ae404e40_0;  1 drivers
v0x61b6ae406200_0 .net "pc_f", 31 0, L_0x61b6ae422aa0;  alias, 1 drivers
v0x61b6ae406310_0 .net "pc_mux_res", 31 0, L_0x61b6ae422730;  1 drivers
v0x61b6ae406400_0 .net "pc_plus4", 31 0, L_0x61b6ae412580;  1 drivers
v0x61b6ae406510_0 .net "pc_plus4_f", 31 0, L_0x61b6ae422a30;  alias, 1 drivers
v0x61b6ae4065d0_0 .net "pc_src_e", 0 0, L_0x61b6ae425220;  alias, 1 drivers
v0x61b6ae406670_0 .net "pc_target_e", 31 0, L_0x61b6ae424f40;  alias, 1 drivers
v0x61b6ae406710_0 .net "rst", 0 0, v0x61b6ae411c10_0;  alias, 1 drivers
S_0x61b6ae403fa0 .scope module, "i_mem" "instr_mem" 15 58, 16 23 0, S_0x61b6ae403b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x61b6ae3d9310 .param/l "ADDRESS_WIDTH" 0 16 24, +C4<00000000000000000000000000100000>;
P_0x61b6ae3d9350 .param/l "DATA_WIDTH" 0 16 25, +C4<00000000000000000000000000100000>;
P_0x61b6ae3d9390 .param/l "INSTR_COUNT" 0 16 27, +C4<00000000000000000000001000000000>;
P_0x61b6ae3d93d0 .param/l "MEM_SIZE" 0 16 26, +C4<00000000000000000000001000000000>;
L_0x61b6ae412620 .functor BUFZ 32, L_0x61b6ae422860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61b6ae404400_0 .net *"_ivl_0", 31 0, L_0x61b6ae422860;  1 drivers
v0x61b6ae404500_0 .net *"_ivl_3", 29 0, L_0x61b6ae422900;  1 drivers
v0x61b6ae4045e0_0 .net "instr", 31 0, L_0x61b6ae412620;  alias, 1 drivers
v0x61b6ae4046e0_0 .net "instr_addr", 31 0, v0x61b6ae404e40_0;  alias, 1 drivers
v0x61b6ae4047a0 .array "instr_mem", 511 0, 31 0;
L_0x61b6ae422860 .array/port v0x61b6ae4047a0, L_0x61b6ae422900;
L_0x61b6ae422900 .part v0x61b6ae404e40_0, 2, 30;
S_0x61b6ae404910 .scope module, "pc_ff" "reset_ff" 15 37, 17 23 0, S_0x61b6ae403b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0x61b6ae404af0 .param/l "DATA_WIDTH" 0 17 24, +C4<00000000000000000000000000100000>;
v0x61b6ae404ca0_0 .net "clk", 0 0, v0x61b6ae411a30_0;  alias, 1 drivers
v0x61b6ae404d60_0 .net "din", 31 0, L_0x61b6ae422730;  alias, 1 drivers
v0x61b6ae404e40_0 .var "dout", 31 0;
v0x61b6ae404f40_0 .net "en", 0 0, L_0x61b6ae411ef0;  alias, 1 drivers
v0x61b6ae405010_0 .net "rst", 0 0, v0x61b6ae411c10_0;  alias, 1 drivers
E_0x61b6ae404c40 .event posedge, v0x61b6ae4033a0_0, v0x61b6ae3f6910_0;
S_0x61b6ae405120 .scope module, "pc_mux" "mux2" 15 51, 11 23 0, S_0x61b6ae403b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x61b6ae405300 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x61b6ae405490_0 .net "in1", 31 0, L_0x61b6ae412580;  alias, 1 drivers
v0x61b6ae405570_0 .net "in2", 31 0, L_0x61b6ae424f40;  alias, 1 drivers
v0x61b6ae405680_0 .net "out", 31 0, L_0x61b6ae422730;  alias, 1 drivers
v0x61b6ae405750_0 .net "sel", 0 0, L_0x61b6ae425220;  alias, 1 drivers
L_0x61b6ae422730 .functor MUXZ 32, L_0x61b6ae412580, L_0x61b6ae424f40, L_0x61b6ae425220, C4<>;
S_0x61b6ae405890 .scope module, "pc_plus4_adder" "adder" 15 45, 13 23 0, S_0x61b6ae403b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "res";
P_0x61b6ae405a70 .param/l "OPERAND_WIDTH" 0 13 24, +C4<00000000000000000000000000100000>;
v0x61b6ae405b80_0 .net "a", 31 0, v0x61b6ae404e40_0;  alias, 1 drivers
L_0x74ab62d83018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x61b6ae405cb0_0 .net "b", 31 0, L_0x74ab62d83018;  1 drivers
v0x61b6ae405d90_0 .net "res", 31 0, L_0x61b6ae412580;  alias, 1 drivers
L_0x61b6ae412580 .arith/sum 32, v0x61b6ae404e40_0, L_0x74ab62d83018;
S_0x61b6ae406950 .scope module, "hazard_unit" "hazard" 3 82, 18 1 0, S_0x61b6ae37f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs1_d";
    .port_info 1 /INPUT 5 "rs2_d";
    .port_info 2 /INPUT 5 "rd_e";
    .port_info 3 /INPUT 1 "pc_src_e";
    .port_info 4 /INPUT 1 "res_src_e_b0";
    .port_info 5 /INPUT 5 "rd_m";
    .port_info 6 /INPUT 1 "reg_write_m";
    .port_info 7 /INPUT 5 "rd_w";
    .port_info 8 /INPUT 1 "reg_write_w";
    .port_info 9 /OUTPUT 1 "stall_f";
    .port_info 10 /OUTPUT 1 "stall_d";
    .port_info 11 /OUTPUT 1 "flush_d";
    .port_info 12 /OUTPUT 1 "flush_e";
P_0x61b6ae406ae0 .param/l "ADDRESS_WIDTH" 0 18 2, +C4<00000000000000000000000000100000>;
P_0x61b6ae406b20 .param/l "DATA_WIDTH" 0 18 3, +C4<00000000000000000000000000100000>;
L_0x61b6ae406ca0 .functor OR 1, L_0x61b6ae411cb0, L_0x61b6ae411de0, C4<0>, C4<0>;
L_0x61b6ae411e80 .functor AND 1, L_0x61b6ae4124e0, L_0x61b6ae406ca0, C4<1>, C4<1>;
L_0x61b6ae411ef0 .functor BUFZ 1, L_0x61b6ae411e80, C4<0>, C4<0>, C4<0>;
L_0x61b6ae411fb0 .functor BUFZ 1, L_0x61b6ae411e80, C4<0>, C4<0>, C4<0>;
L_0x61b6ae412070 .functor BUFZ 1, L_0x61b6ae425220, C4<0>, C4<0>, C4<0>;
L_0x61b6ae412130 .functor OR 1, L_0x61b6ae411e80, L_0x61b6ae425220, C4<0>, C4<0>;
v0x61b6ae406e50_0 .net *"_ivl_0", 0 0, L_0x61b6ae411cb0;  1 drivers
v0x61b6ae406f30_0 .net *"_ivl_2", 0 0, L_0x61b6ae411de0;  1 drivers
v0x61b6ae406ff0_0 .net *"_ivl_4", 0 0, L_0x61b6ae406ca0;  1 drivers
v0x61b6ae4070b0_0 .net "flush_d", 0 0, L_0x61b6ae412070;  alias, 1 drivers
v0x61b6ae407170_0 .net "flush_e", 0 0, L_0x61b6ae412130;  alias, 1 drivers
v0x61b6ae407280_0 .net "lw_stall", 0 0, L_0x61b6ae411e80;  1 drivers
v0x61b6ae407340_0 .net "pc_src_e", 0 0, L_0x61b6ae425220;  alias, 1 drivers
v0x61b6ae4073e0_0 .net "rd_e", 4 0, v0x61b6ae3f79b0_0;  alias, 1 drivers
v0x61b6ae4074f0_0 .net "rd_m", 4 0, o0x74ab62dcf6a8;  alias, 0 drivers
v0x61b6ae4075d0_0 .net "rd_w", 4 0, v0x61b6ae40b270_0;  alias, 1 drivers
v0x61b6ae4076b0_0 .net "reg_write_m", 0 0, o0x74ab62dcf708;  alias, 0 drivers
v0x61b6ae407770_0 .net "reg_write_w", 0 0, v0x61b6ae40b560_0;  alias, 1 drivers
v0x61b6ae407830_0 .net "res_src_e_b0", 0 0, L_0x61b6ae4124e0;  1 drivers
v0x61b6ae4078f0_0 .net "rs1_d", 4 0, L_0x61b6ae4122c0;  1 drivers
v0x61b6ae4079d0_0 .net "rs2_d", 4 0, L_0x61b6ae412360;  1 drivers
v0x61b6ae407ab0_0 .net "stall_d", 0 0, L_0x61b6ae411fb0;  alias, 1 drivers
v0x61b6ae407b70_0 .net "stall_f", 0 0, L_0x61b6ae411ef0;  alias, 1 drivers
L_0x61b6ae411cb0 .cmp/eq 5, L_0x61b6ae4122c0, v0x61b6ae3f79b0_0;
L_0x61b6ae411de0 .cmp/eq 5, L_0x61b6ae412360, v0x61b6ae3f79b0_0;
S_0x61b6ae407f30 .scope module, "memory_stage" "memory" 3 239, 19 1 0, S_0x61b6ae37f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_e";
    .port_info 2 /INPUT 2 "result_src_e";
    .port_info 3 /INPUT 1 "mem_write_e";
    .port_info 4 /INPUT 3 "funct3_e";
    .port_info 5 /INPUT 32 "alu_result_e";
    .port_info 6 /INPUT 32 "write_data_e";
    .port_info 7 /INPUT 5 "rd_e";
    .port_info 8 /INPUT 32 "pc_plus4_e";
    .port_info 9 /OUTPUT 1 "reg_write_m";
    .port_info 10 /OUTPUT 2 "result_src_m";
    .port_info 11 /OUTPUT 32 "alu_result_m";
    .port_info 12 /OUTPUT 32 "read_data_m";
    .port_info 13 /OUTPUT 5 "rd_m";
    .port_info 14 /OUTPUT 32 "pc_plus4_m";
P_0x61b6ae406bc0 .param/l "ADDRESS_WIDTH" 0 19 2, +C4<00000000000000000000000000100000>;
P_0x61b6ae406c00 .param/l "DATA_WIDTH" 0 19 3, +C4<00000000000000000000000000100000>;
L_0x61b6ae425d30 .functor BUFZ 1, L_0x61b6ae4254a0, C4<0>, C4<0>, C4<0>;
L_0x61b6ae425e30 .functor BUFZ 2, L_0x61b6ae425540, C4<00>, C4<00>, C4<00>;
L_0x61b6ae425f30 .functor BUFZ 32, v0x61b6ae3ff8c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61b6ae425fa0 .functor BUFZ 5, L_0x61b6ae425980, C4<00000>, C4<00000>, C4<00000>;
L_0x61b6ae4260d0 .functor BUFZ 32, L_0x61b6ae425780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61b6ae409720_0 .net "alu_result_e", 31 0, v0x61b6ae3ff8c0_0;  alias, 1 drivers
v0x61b6ae409800_0 .net "alu_result_m", 31 0, L_0x61b6ae425f30;  alias, 1 drivers
v0x61b6ae4098c0_0 .net "clk", 0 0, v0x61b6ae411a30_0;  alias, 1 drivers
v0x61b6ae409990_0 .net "funct3_e", 14 12, L_0x61b6ae4257f0;  alias, 1 drivers
v0x61b6ae409a30_0 .net "mem_write_e", 0 0, L_0x61b6ae425640;  alias, 1 drivers
v0x61b6ae409b70_0 .net "pc_plus4_e", 31 0, L_0x61b6ae425780;  alias, 1 drivers
v0x61b6ae409c30_0 .net "pc_plus4_m", 31 0, L_0x61b6ae4260d0;  alias, 1 drivers
v0x61b6ae409cf0_0 .net "rd_e", 4 0, L_0x61b6ae425980;  alias, 1 drivers
v0x61b6ae409db0_0 .net "rd_m", 4 0, L_0x61b6ae425fa0;  alias, 1 drivers
v0x61b6ae409f00_0 .net "read_data_m", 31 0, v0x61b6ae4092b0_0;  alias, 1 drivers
v0x61b6ae409fc0_0 .net "reg_write_e", 0 0, L_0x61b6ae4254a0;  alias, 1 drivers
v0x61b6ae40a090_0 .net "reg_write_m", 0 0, L_0x61b6ae425d30;  alias, 1 drivers
v0x61b6ae40a130_0 .net "result_src_e", 1 0, L_0x61b6ae425540;  alias, 1 drivers
v0x61b6ae40a200_0 .net "result_src_m", 1 0, L_0x61b6ae425e30;  alias, 1 drivers
v0x61b6ae40a2c0_0 .net "write_data_e", 31 0, L_0x61b6ae4253a0;  alias, 1 drivers
S_0x61b6ae4083e0 .scope module, "dm" "data_memory" 19 22, 20 1 0, S_0x61b6ae407f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_write_e";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "data_mem_addr";
    .port_info 4 /INPUT 32 "write_data_e";
    .port_info 5 /OUTPUT 32 "read_data_m";
P_0x61b6ae4085e0 .param/l "ADDRESS_WIDTH" 0 20 2, +C4<00000000000000000000000000100000>;
P_0x61b6ae408620 .param/l "DATA_WIDTH" 0 20 3, +C4<00000000000000000000000000100000>;
P_0x61b6ae408660 .param/l "MEM_SIZE" 0 20 4, +C4<00000000000000000000000001000000>;
L_0x61b6ae425cc0 .functor BUFZ 32, L_0x61b6ae425bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61b6ae408960_0 .net *"_ivl_1", 29 0, L_0x61b6ae4259f0;  1 drivers
v0x61b6ae408a60_0 .net *"_ivl_10", 31 0, L_0x61b6ae425bf0;  1 drivers
v0x61b6ae408b40_0 .net *"_ivl_2", 31 0, L_0x61b6ae425a90;  1 drivers
L_0x74ab62d83378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61b6ae408c30_0 .net *"_ivl_5", 1 0, L_0x74ab62d83378;  1 drivers
L_0x74ab62d833c0 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x61b6ae408d10_0 .net/2u *"_ivl_6", 31 0, L_0x74ab62d833c0;  1 drivers
v0x61b6ae408e40_0 .net "clk", 0 0, v0x61b6ae411a30_0;  alias, 1 drivers
v0x61b6ae408ee0_0 .net "data_mem_addr", 31 0, v0x61b6ae3ff8c0_0;  alias, 1 drivers
v0x61b6ae408ff0_0 .net "funct3", 14 12, L_0x61b6ae4257f0;  alias, 1 drivers
v0x61b6ae4090b0_0 .var/i "i", 31 0;
v0x61b6ae409170_0 .net "mem_write_e", 0 0, L_0x61b6ae425640;  alias, 1 drivers
v0x61b6ae409210 .array "ram", 63 0, 31 0;
v0x61b6ae4092b0_0 .var "read_data_m", 31 0;
v0x61b6ae409390_0 .net "word", 31 0, L_0x61b6ae425cc0;  1 drivers
v0x61b6ae409470_0 .net "word_addr", 31 0, L_0x61b6ae425b50;  1 drivers
v0x61b6ae409550_0 .net "write_data_e", 31 0, L_0x61b6ae4253a0;  alias, 1 drivers
E_0x61b6ae4088e0 .event edge, v0x61b6ae4017b0_0, v0x61b6ae3ff8c0_0, v0x61b6ae409390_0;
L_0x61b6ae4259f0 .part v0x61b6ae3ff8c0_0, 2, 30;
L_0x61b6ae425a90 .concat [ 30 2 0 0], L_0x61b6ae4259f0, L_0x74ab62d83378;
L_0x61b6ae425b50 .arith/mod 32, L_0x61b6ae425a90, L_0x74ab62d833c0;
L_0x61b6ae425bf0 .array/port v0x61b6ae409210, L_0x61b6ae425b50;
S_0x61b6ae40a5e0 .scope module, "mw" "pl_reg_mw" 3 259, 21 1 0, S_0x61b6ae37f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_m_i";
    .port_info 4 /INPUT 2 "result_src_m_i";
    .port_info 5 /INPUT 32 "alu_result_m_i";
    .port_info 6 /INPUT 32 "read_data_m_i";
    .port_info 7 /INPUT 5 "rd_m_i";
    .port_info 8 /INPUT 32 "pc_plus4_m_i";
    .port_info 9 /OUTPUT 1 "reg_write_m_o";
    .port_info 10 /OUTPUT 2 "result_src_m_o";
    .port_info 11 /OUTPUT 32 "alu_result_m_o";
    .port_info 12 /OUTPUT 32 "read_data_m_o";
    .port_info 13 /OUTPUT 5 "rd_m_o";
    .port_info 14 /OUTPUT 32 "pc_plus4_m_o";
P_0x61b6ae40a7c0 .param/l "ADDRESS_WIDTH" 0 21 2, +C4<00000000000000000000000000100000>;
P_0x61b6ae40a800 .param/l "DATA_WIDTH" 0 21 3, +C4<00000000000000000000000000100000>;
v0x61b6ae40ab20_0 .net "alu_result_m_i", 31 0, L_0x61b6ae425f30;  alias, 1 drivers
v0x61b6ae40ac00_0 .var "alu_result_m_o", 31 0;
v0x61b6ae40ace0_0 .net "clk", 0 0, v0x61b6ae411a30_0;  alias, 1 drivers
v0x61b6ae40aec0_0 .net "clr", 0 0, v0x61b6ae411c10_0;  alias, 1 drivers
L_0x74ab62d83408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61b6ae40af60_0 .net "en", 0 0, L_0x74ab62d83408;  1 drivers
v0x61b6ae40b000_0 .net "pc_plus4_m_i", 31 0, L_0x61b6ae4260d0;  alias, 1 drivers
v0x61b6ae40b0c0_0 .var "pc_plus4_m_o", 31 0;
v0x61b6ae40b180_0 .net "rd_m_i", 4 0, L_0x61b6ae425fa0;  alias, 1 drivers
v0x61b6ae40b270_0 .var "rd_m_o", 4 0;
v0x61b6ae40b340_0 .net "read_data_m_i", 31 0, v0x61b6ae4092b0_0;  alias, 1 drivers
v0x61b6ae40b3e0_0 .var "read_data_m_o", 31 0;
v0x61b6ae40b4c0_0 .net "reg_write_m_i", 0 0, L_0x61b6ae425d30;  alias, 1 drivers
v0x61b6ae40b560_0 .var "reg_write_m_o", 0 0;
v0x61b6ae40b630_0 .net "result_src_m_i", 1 0, L_0x61b6ae425e30;  alias, 1 drivers
v0x61b6ae40b700_0 .var "result_src_m_o", 1 0;
S_0x61b6ae40ba00 .scope module, "writeback_stage" "writeback" 3 280, 22 23 0, S_0x61b6ae37f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reg_write_m";
    .port_info 1 /INPUT 2 "result_src_m";
    .port_info 2 /INPUT 32 "alu_result_m";
    .port_info 3 /INPUT 32 "read_data_m";
    .port_info 4 /INPUT 5 "rd_m";
    .port_info 5 /INPUT 32 "pc_plus4_m";
    .port_info 6 /OUTPUT 32 "result_w";
    .port_info 7 /OUTPUT 1 "reg_write_w";
    .port_info 8 /OUTPUT 5 "rd_w";
P_0x61b6ae40bc70 .param/l "ADDRESS_WIDTH" 0 22 24, +C4<00000000000000000000000000100000>;
P_0x61b6ae40bcb0 .param/l "DATA_WIDTH" 0 22 25, +C4<00000000000000000000000000100000>;
L_0x61b6ae4261d0 .functor BUFZ 5, v0x61b6ae40b270_0, C4<00000>, C4<00000>, C4<00000>;
L_0x61b6ae426380 .functor BUFZ 1, v0x61b6ae40b560_0, C4<0>, C4<0>, C4<0>;
v0x61b6ae40c7e0_0 .net "alu_result_m", 31 0, v0x61b6ae40ac00_0;  alias, 1 drivers
v0x61b6ae40c910_0 .net "pc_plus4_m", 31 0, v0x61b6ae40b0c0_0;  alias, 1 drivers
v0x61b6ae40ca20_0 .net "rd_m", 4 0, v0x61b6ae40b270_0;  alias, 1 drivers
v0x61b6ae40cb10_0 .net "rd_w", 4 0, L_0x61b6ae4261d0;  alias, 1 drivers
v0x61b6ae40cc20_0 .net "read_data_m", 31 0, v0x61b6ae40b3e0_0;  alias, 1 drivers
v0x61b6ae40cd80_0 .net "reg_write_m", 0 0, v0x61b6ae40b560_0;  alias, 1 drivers
v0x61b6ae40ce70_0 .net "reg_write_w", 0 0, L_0x61b6ae426380;  alias, 1 drivers
v0x61b6ae40cf60_0 .net "result_src_m", 1 0, v0x61b6ae40b700_0;  alias, 1 drivers
v0x61b6ae40d070_0 .net "result_w", 31 0, v0x61b6ae40c5a0_0;  alias, 1 drivers
S_0x61b6ae40bf70 .scope module, "result_mux" "mux3" 22 39, 10 23 0, S_0x61b6ae40ba00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x61b6ae40c170 .param/l "DATA_WIDTH" 0 10 24, +C4<00000000000000000000000000100000>;
v0x61b6ae40c2c0_0 .net "in1", 31 0, v0x61b6ae40ac00_0;  alias, 1 drivers
v0x61b6ae40c3d0_0 .net "in2", 31 0, v0x61b6ae40b3e0_0;  alias, 1 drivers
v0x61b6ae40c4a0_0 .net "in3", 31 0, v0x61b6ae40b0c0_0;  alias, 1 drivers
v0x61b6ae40c5a0_0 .var "out", 31 0;
v0x61b6ae40c640_0 .net "sel", 1 0, v0x61b6ae40b700_0;  alias, 1 drivers
E_0x61b6ae408800 .event edge, v0x61b6ae40b700_0, v0x61b6ae40ac00_0, v0x61b6ae40b3e0_0, v0x61b6ae40b0c0_0;
    .scope S_0x61b6ae404910;
T_0 ;
    %wait E_0x61b6ae404c40;
    %load/vec4 v0x61b6ae405010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61b6ae404e40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x61b6ae404f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x61b6ae404d60_0;
    %assign/vec4 v0x61b6ae404e40_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x61b6ae403fa0;
T_1 ;
    %vpi_call 16 36 "$readmemh", "./src/pl_stages/fetch/code.hex", v0x61b6ae4047a0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x61b6ae402e40;
T_2 ;
    %wait E_0x61b6ae3348e0;
    %load/vec4 v0x61b6ae4033a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61b6ae4037e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61b6ae403990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61b6ae403610_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x61b6ae403460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x61b6ae403720_0;
    %assign/vec4 v0x61b6ae4037e0_0, 0;
    %load/vec4 v0x61b6ae4038d0_0;
    %assign/vec4 v0x61b6ae403990_0, 0;
    %load/vec4 v0x61b6ae403530_0;
    %assign/vec4 v0x61b6ae403610_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x61b6ae37b760;
T_3 ;
    %wait E_0x61b6ae2f2e30;
    %load/vec4 v0x61b6ae3f95e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x61b6ae3f9160_0, 0, 12;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 2576, 0, 12;
    %store/vec4 v0x61b6ae3f9160_0, 0, 12;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2064, 0, 12;
    %store/vec4 v0x61b6ae3f9160_0, 0, 12;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 2100, 0, 12;
    %store/vec4 v0x61b6ae3f9160_0, 0, 12;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 785, 0, 12;
    %store/vec4 v0x61b6ae3f9160_0, 0, 12;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 2055, 7, 12;
    %store/vec4 v0x61b6ae3f9160_0, 0, 12;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 2068, 0, 12;
    %store/vec4 v0x61b6ae3f9160_0, 0, 12;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 66, 0, 12;
    %store/vec4 v0x61b6ae3f9160_0, 0, 12;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 3208, 0, 12;
    %store/vec4 v0x61b6ae3f9160_0, 0, 12;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 3203, 0, 12;
    %store/vec4 v0x61b6ae3f9160_0, 0, 12;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x61b6ae37b760;
T_4 ;
    %wait E_0x61b6ae334de0;
    %load/vec4 v0x61b6ae3f95e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 19, 32, 7;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.9;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x61b6ae3f9200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.10 ;
    %load/vec4 v0x61b6ae3f92a0_0;
    %load/vec4 v0x61b6ae3f95e0_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.18;
T_4.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.18;
T_4.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.18;
T_4.13 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.18;
T_4.15 ;
    %load/vec4 v0x61b6ae3f92a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.21, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_4.22, 8;
T_4.21 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_4.22, 8;
 ; End of false expr.
    %blend;
T_4.22;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x61b6ae3f9200_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/z;
    %jmp/1 T_4.23, 4;
    %dup/vec4;
    %pushi/vec4 4, 1, 3;
    %cmp/z;
    %jmp/1 T_4.24, 4;
    %dup/vec4;
    %pushi/vec4 6, 1, 3;
    %cmp/z;
    %jmp/1 T_4.25, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.27;
T_4.23 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.27;
T_4.24 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.27;
T_4.25 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61b6ae3f8eb0_0, 0, 4;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x61b6ae37cca0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b6ae3fb0f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x61b6ae3fb0f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x61b6ae3fb0f0_0;
    %store/vec4a v0x61b6ae3fb370, 4, 0;
    %load/vec4 v0x61b6ae3fb0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61b6ae3fb0f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x61b6ae37cca0;
T_6 ;
    %wait E_0x61b6ae3348e0;
    %load/vec4 v0x61b6ae3fb4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x61b6ae3fb410_0;
    %load/vec4 v0x61b6ae3faf70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61b6ae3fb370, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x61b6ae37c060;
T_7 ;
    %wait E_0x61b6ae3efff0;
    %load/vec4 v0x61b6ae3f9a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b6ae3f9b60_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x61b6ae3f9c30_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x61b6ae3f9c30_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61b6ae3f9b60_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x61b6ae3f9c30_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x61b6ae3f9c30_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61b6ae3f9c30_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61b6ae3f9b60_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x61b6ae3f9c30_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x61b6ae3f9c30_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61b6ae3f9c30_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61b6ae3f9c30_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x61b6ae3f9b60_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x61b6ae3f9c30_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x61b6ae3f9c30_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61b6ae3f9c30_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61b6ae3f9c30_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x61b6ae3f9b60_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x61b6ae3f9c30_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x61b6ae3f9b60_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x61b6ae3ebad0;
T_8 ;
    %wait E_0x61b6ae3348e0;
    %load/vec4 v0x61b6ae3f69d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61b6ae3f7b50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61b6ae3f7f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61b6ae3f7110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61b6ae3f6f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61b6ae3f6850_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x61b6ae3ed0c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61b6ae3f6c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61b6ae3f6640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61b6ae3c5e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61b6ae32ca80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61b6ae3f7630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61b6ae3f77f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61b6ae3f72b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61b6ae3f80c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61b6ae3f8280_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61b6ae3f79b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61b6ae3f6df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61b6ae3f7470_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x61b6ae3f6a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x61b6ae3f7a90_0;
    %assign/vec4 v0x61b6ae3f7b50_0, 0;
    %load/vec4 v0x61b6ae3f7e20_0;
    %assign/vec4 v0x61b6ae3f7f00_0, 0;
    %load/vec4 v0x61b6ae3f7050_0;
    %assign/vec4 v0x61b6ae3f7110_0, 0;
    %load/vec4 v0x61b6ae3f6ed0_0;
    %assign/vec4 v0x61b6ae3f6f90_0, 0;
    %load/vec4 v0x61b6ae3f6ed0_0;
    %assign/vec4 v0x61b6ae3f6850_0, 0;
    %load/vec4 v0x61b6ae399150_0;
    %assign/vec4 v0x61b6ae3ed0c0_0, 0;
    %load/vec4 v0x61b6ae3f6b50_0;
    %assign/vec4 v0x61b6ae3f6c30_0, 0;
    %load/vec4 v0x61b6ae3d0dc0_0;
    %assign/vec4 v0x61b6ae3f6640_0, 0;
    %load/vec4 v0x61b6ae3eabc0_0;
    %assign/vec4 v0x61b6ae3c5e00_0, 0;
    %load/vec4 v0x61b6ae348dc0_0;
    %assign/vec4 v0x61b6ae32ca80_0, 0;
    %load/vec4 v0x61b6ae3f7550_0;
    %assign/vec4 v0x61b6ae3f7630_0, 0;
    %load/vec4 v0x61b6ae3f7710_0;
    %assign/vec4 v0x61b6ae3f77f0_0, 0;
    %load/vec4 v0x61b6ae3f71d0_0;
    %assign/vec4 v0x61b6ae3f72b0_0, 0;
    %load/vec4 v0x61b6ae3f7fe0_0;
    %assign/vec4 v0x61b6ae3f80c0_0, 0;
    %load/vec4 v0x61b6ae3f81a0_0;
    %assign/vec4 v0x61b6ae3f8280_0, 0;
    %load/vec4 v0x61b6ae3f78d0_0;
    %assign/vec4 v0x61b6ae3f79b0_0, 0;
    %load/vec4 v0x61b6ae3f6d10_0;
    %assign/vec4 v0x61b6ae3f6df0_0, 0;
    %load/vec4 v0x61b6ae3f7390_0;
    %assign/vec4 v0x61b6ae3f7470_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x61b6ae37f1e0;
T_9 ;
    %wait E_0x61b6ae3f0240;
    %load/vec4 v0x61b6ae3fd9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b6ae3fd910_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x61b6ae3fd620_0;
    %store/vec4 v0x61b6ae3fd910_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x61b6ae3fd730_0;
    %store/vec4 v0x61b6ae3fd910_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x61b6ae3fd7f0_0;
    %store/vec4 v0x61b6ae3fd910_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x61b6ae3fe250;
T_10 ;
    %wait E_0x61b6ae3f0280;
    %load/vec4 v0x61b6ae3fe8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b6ae3fe810_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x61b6ae3fe560_0;
    %store/vec4 v0x61b6ae3fe810_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x61b6ae3fe670_0;
    %store/vec4 v0x61b6ae3fe810_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x61b6ae3fe740_0;
    %store/vec4 v0x61b6ae3fe810_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x61b6ae3ff160;
T_11 ;
    %wait E_0x61b6ae3ff4b0;
    %load/vec4 v0x61b6ae3ff650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b6ae3ff8c0_0, 0, 32;
    %jmp T_11.15;
T_11.0 ;
    %load/vec4 v0x61b6ae3ff540_0;
    %load/vec4 v0x61b6ae3ff720_0;
    %add;
    %store/vec4 v0x61b6ae3ff8c0_0, 0, 32;
    %jmp T_11.15;
T_11.1 ;
    %load/vec4 v0x61b6ae3ff540_0;
    %load/vec4 v0x61b6ae3ff720_0;
    %sub;
    %store/vec4 v0x61b6ae3ff8c0_0, 0, 32;
    %jmp T_11.15;
T_11.2 ;
    %load/vec4 v0x61b6ae3ff540_0;
    %load/vec4 v0x61b6ae3ff720_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x61b6ae3ff8c0_0, 0, 32;
    %jmp T_11.15;
T_11.3 ;
    %load/vec4 v0x61b6ae3ff540_0;
    %load/vec4 v0x61b6ae3ff720_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v0x61b6ae3ff8c0_0, 0, 32;
    %jmp T_11.15;
T_11.4 ;
    %load/vec4 v0x61b6ae3ff540_0;
    %load/vec4 v0x61b6ae3ff720_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.19, 8;
T_11.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.19, 8;
 ; End of false expr.
    %blend;
T_11.19;
    %store/vec4 v0x61b6ae3ff8c0_0, 0, 32;
    %jmp T_11.15;
T_11.5 ;
    %load/vec4 v0x61b6ae3ff540_0;
    %load/vec4 v0x61b6ae3ff720_0;
    %xor;
    %store/vec4 v0x61b6ae3ff8c0_0, 0, 32;
    %jmp T_11.15;
T_11.6 ;
    %load/vec4 v0x61b6ae3ff540_0;
    %load/vec4 v0x61b6ae3ff720_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x61b6ae3ff8c0_0, 0, 32;
    %jmp T_11.15;
T_11.7 ;
    %load/vec4 v0x61b6ae3ff540_0;
    %load/vec4 v0x61b6ae3ff720_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x61b6ae3ff8c0_0, 0, 32;
    %jmp T_11.15;
T_11.8 ;
    %load/vec4 v0x61b6ae3ff540_0;
    %load/vec4 v0x61b6ae3ff720_0;
    %or;
    %store/vec4 v0x61b6ae3ff8c0_0, 0, 32;
    %jmp T_11.15;
T_11.9 ;
    %load/vec4 v0x61b6ae3ff540_0;
    %load/vec4 v0x61b6ae3ff720_0;
    %and;
    %store/vec4 v0x61b6ae3ff8c0_0, 0, 32;
    %jmp T_11.15;
T_11.10 ;
    %load/vec4 v0x61b6ae3ff540_0;
    %load/vec4 v0x61b6ae3ff720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x61b6ae3ff820_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_11.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.21, 8;
T_11.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.21, 8;
 ; End of false expr.
    %blend;
T_11.21;
    %store/vec4 v0x61b6ae3ff8c0_0, 0, 32;
    %jmp T_11.15;
T_11.11 ;
    %load/vec4 v0x61b6ae3ff540_0;
    %load/vec4 v0x61b6ae3ff720_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x61b6ae3ff820_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_11.22, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.23, 8;
T_11.22 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.23, 8;
 ; End of false expr.
    %blend;
T_11.23;
    %store/vec4 v0x61b6ae3ff8c0_0, 0, 32;
    %jmp T_11.15;
T_11.12 ;
    %load/vec4 v0x61b6ae3ff540_0;
    %load/vec4 v0x61b6ae3ff720_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v0x61b6ae3ff820_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_11.24, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.25, 8;
T_11.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.25, 8;
 ; End of false expr.
    %blend;
T_11.25;
    %store/vec4 v0x61b6ae3ff8c0_0, 0, 32;
    %jmp T_11.15;
T_11.13 ;
    %load/vec4 v0x61b6ae3ff720_0;
    %store/vec4 v0x61b6ae3ff8c0_0, 0, 32;
    %jmp T_11.15;
T_11.15 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x61b6ae4083e0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b6ae4090b0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x61b6ae4090b0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x61b6ae4090b0_0;
    %store/vec4a v0x61b6ae409210, 4, 0;
    %load/vec4 v0x61b6ae4090b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61b6ae4090b0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x61b6ae4083e0;
T_13 ;
    %wait E_0x61b6ae4088e0;
    %load/vec4 v0x61b6ae408ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v0x61b6ae408ee0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.6 ;
    %load/vec4 v0x61b6ae409390_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x61b6ae409390_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61b6ae4092b0_0, 0, 32;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v0x61b6ae409390_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x61b6ae409390_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61b6ae4092b0_0, 0, 32;
    %jmp T_13.10;
T_13.8 ;
    %load/vec4 v0x61b6ae409390_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x61b6ae409390_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61b6ae4092b0_0, 0, 32;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v0x61b6ae409390_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x61b6ae409390_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61b6ae4092b0_0, 0, 32;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v0x61b6ae408ee0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %jmp T_13.15;
T_13.11 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x61b6ae409390_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61b6ae4092b0_0, 0, 32;
    %jmp T_13.15;
T_13.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x61b6ae409390_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61b6ae4092b0_0, 0, 32;
    %jmp T_13.15;
T_13.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x61b6ae409390_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61b6ae4092b0_0, 0, 32;
    %jmp T_13.15;
T_13.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x61b6ae409390_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61b6ae4092b0_0, 0, 32;
    %jmp T_13.15;
T_13.15 ;
    %pop/vec4 1;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v0x61b6ae408ee0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_13.16, 8;
    %load/vec4 v0x61b6ae409390_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x61b6ae409390_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_13.17, 8;
T_13.16 ; End of true expr.
    %load/vec4 v0x61b6ae409390_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x61b6ae409390_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_13.17, 8;
 ; End of false expr.
    %blend;
T_13.17;
    %store/vec4 v0x61b6ae4092b0_0, 0, 32;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0x61b6ae408ee0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_13.18, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x61b6ae409390_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_13.19, 8;
T_13.18 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x61b6ae409390_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_13.19, 8;
 ; End of false expr.
    %blend;
T_13.19;
    %store/vec4 v0x61b6ae4092b0_0, 0, 32;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x61b6ae409390_0;
    %store/vec4 v0x61b6ae4092b0_0, 0, 32;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x61b6ae4083e0;
T_14 ;
    %wait E_0x61b6ae3348e0;
    %load/vec4 v0x61b6ae409170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x61b6ae408ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x61b6ae408ee0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0x61b6ae409550_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x61b6ae409470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61b6ae409210, 0, 4;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0x61b6ae409550_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x61b6ae409470_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x61b6ae409210, 4, 5;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v0x61b6ae409550_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x61b6ae409470_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x61b6ae409210, 4, 5;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v0x61b6ae409550_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x61b6ae409470_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x61b6ae409210, 4, 5;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x61b6ae408ee0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.11, 8;
    %load/vec4 v0x61b6ae409550_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x61b6ae409470_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x61b6ae409210, 4, 5;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v0x61b6ae409550_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x61b6ae409470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61b6ae409210, 0, 4;
T_14.12 ;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x61b6ae409550_0;
    %ix/getv 3, v0x61b6ae409470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61b6ae409210, 0, 4;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x61b6ae40a5e0;
T_15 ;
    %wait E_0x61b6ae3348e0;
    %load/vec4 v0x61b6ae40aec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61b6ae40b560_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61b6ae40b700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61b6ae40ac00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61b6ae40b3e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61b6ae40b270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61b6ae40b0c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x61b6ae40af60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x61b6ae40b4c0_0;
    %assign/vec4 v0x61b6ae40b560_0, 0;
    %load/vec4 v0x61b6ae40b630_0;
    %assign/vec4 v0x61b6ae40b700_0, 0;
    %load/vec4 v0x61b6ae40ab20_0;
    %assign/vec4 v0x61b6ae40ac00_0, 0;
    %load/vec4 v0x61b6ae40b340_0;
    %assign/vec4 v0x61b6ae40b3e0_0, 0;
    %load/vec4 v0x61b6ae40b180_0;
    %assign/vec4 v0x61b6ae40b270_0, 0;
    %load/vec4 v0x61b6ae40b000_0;
    %assign/vec4 v0x61b6ae40b0c0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x61b6ae40bf70;
T_16 ;
    %wait E_0x61b6ae408800;
    %load/vec4 v0x61b6ae40c640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b6ae40c5a0_0, 0, 32;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x61b6ae40c2c0_0;
    %store/vec4 v0x61b6ae40c5a0_0, 0, 32;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x61b6ae40c3d0_0;
    %store/vec4 v0x61b6ae40c5a0_0, 0, 32;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x61b6ae40c4a0_0;
    %store/vec4 v0x61b6ae40c5a0_0, 0, 32;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x61b6ae3efc70;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b6ae411a30_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x61b6ae3efc70;
T_18 ;
    %delay 5000, 0;
    %load/vec4 v0x61b6ae411a30_0;
    %inv;
    %store/vec4 v0x61b6ae411a30_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x61b6ae3efc70;
T_19 ;
    %vpi_call 2 27 "$dumpfile", "dumpfile.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61b6ae3efc70 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b6ae411c10_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b6ae411c10_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "./test/top/cpu_tb.v";
    "./src/top/cpu.v";
    "./src/pl_regs/pl_reg_de.v";
    "./src/pl_stages/decode/decode.v";
    "./src/pl_stages/decode/control_unit.v";
    "./src/pl_stages/decode/imm_ext.v";
    "./src/pl_stages/decode/reg_file.v";
    "./src/pl_stages/execute/execute.v";
    "./src/utils/mux3.v";
    "./src/utils/mux2.v";
    "./src/pl_stages/execute/alu.v";
    "./src/utils/adder.v";
    "./src/pl_regs/pl_reg_fd.v";
    "./src/pl_stages/fetch/fetch.v";
    "./src/pl_stages/fetch/instr_mem.v";
    "./src/utils/reset_ff.v";
    "./src/pl_stages/hazard/hazard.v";
    "./src/pl_stages/memory/memory.v";
    "./src/pl_stages/memory/data_memory.v";
    "./src/pl_regs/pl_reg_mw.v";
    "./src/pl_stages/writeback/writeback.v";
