{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 28 21:34:51 2021 " "Info: Processing started: Tue Dec 28 21:34:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problem3_17201066 -c problem3_17201066 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off problem3_17201066 -c problem3_17201066" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem3_17201066.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file problem3_17201066.v" { { "Info" "ISGN_ENTITY_NAME" "1 problem3_17201066 " "Info: Found entity 1: problem3_17201066" {  } { { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 4/Problem3_17201033/problem3_17201066.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a problem3_17201066.v(4) " "Warning (10236): Verilog HDL Implicit Net warning at problem3_17201066.v(4): created implicit net for \"a\"" {  } { { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 4/Problem3_17201033/problem3_17201066.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b problem3_17201066.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at problem3_17201066.v(5): created implicit net for \"b\"" {  } { { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 4/Problem3_17201033/problem3_17201066.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c problem3_17201066.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at problem3_17201066.v(6): created implicit net for \"c\"" {  } { { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 4/Problem3_17201033/problem3_17201066.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d problem3_17201066.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at problem3_17201066.v(8): created implicit net for \"d\"" {  } { { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 4/Problem3_17201033/problem3_17201066.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e problem3_17201066.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at problem3_17201066.v(9): created implicit net for \"e\"" {  } { { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 4/Problem3_17201033/problem3_17201066.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f problem3_17201066.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at problem3_17201066.v(10): created implicit net for \"f\"" {  } { { "problem3_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 4/Problem3_17201033/problem3_17201066.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "problem3_17201066 " "Info: Elaborating entity \"problem3_17201066\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Info: Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Info: Implemented 2 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 28 21:34:52 2021 " "Info: Processing ended: Tue Dec 28 21:34:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
