// Seed: 2340820547
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always assign id_2 = 1;
  tri id_4, id_5;
  assign id_2 = 1'h0;
  wire id_6, id_7, id_8;
  assign id_3 = "" ==? id_5;
  wire id_9;
  assign id_1 = 1;
  wire id_10, id_11, id_12, id_13, id_14;
endmodule
module module_1 ();
  assign id_1 = id_1[1];
  wire id_2, id_3;
  module_0(
      id_3, id_2, id_2
  );
endmodule
