
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
    11    0.082495    0.056113    2.387246    3.017612 v i_sram.sram6/DO[15] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[15] (net)
                      0.056157    0.006827    3.024440 v _554_/A (sky130_fd_sc_hd__or3_1)
     1    0.014786    0.091555    0.267453    3.291892 v _554_/X (sky130_fd_sc_hd__or3_1)
                                                         _150_ (net)
                      0.091571    0.001194    3.293087 v _557_/A2 (sky130_fd_sc_hd__a311o_2)
     1    0.041095    0.109275    0.317282    3.610369 v _557_/X (sky130_fd_sc_hd__a311o_2)
                                                         _153_ (net)
                      0.110390    0.009241    3.619610 v _559_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.032679    0.116402    0.190868    3.810478 v _559_/X (sky130_fd_sc_hd__a22o_1)
                                                         _155_ (net)
                      0.116958    0.006173    3.816651 v _560_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.038472    0.103066    0.244246    4.060897 v _560_/X (sky130_fd_sc_hd__mux2_2)
                                                         _156_ (net)
                      0.103836    0.007110    4.068007 v _561_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.017106    0.087991    0.230106    4.298113 v _561_/X (sky130_fd_sc_hd__mux2_1)
                                                         _157_ (net)
                      0.088039    0.001898    4.300010 v _563_/A2 (sky130_fd_sc_hd__o211a_2)
     2    0.073590    0.139790    0.258352    4.558362 v _563_/X (sky130_fd_sc_hd__o211a_2)
                                                         net61 (net)
                      0.148180    0.026537    4.584899 v output61/A (sky130_fd_sc_hd__buf_1)
     1    0.000474    0.014357    0.084436    4.669336 v output61/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[15] (net)
                      0.014357    0.000011    4.669346 v wbs_dat_o[15] (out)
                                              4.669346   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.669346   data arrival time
---------------------------------------------------------------------------------------------
                                             14.080655   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     4    0.075057    0.055797    2.378028    3.008395 v i_sram.sram6/DO[0] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[0] (net)
                      0.067980    0.020586    3.028981 v _424_/A (sky130_fd_sc_hd__or3_1)
     1    0.011904    0.083605    0.261137    3.290118 v _424_/X (sky130_fd_sc_hd__or3_1)
                                                         _035_ (net)
                      0.083666    0.001164    3.291282 v _427_/A2 (sky130_fd_sc_hd__a311o_2)
     1    0.055237    0.122483    0.332771    3.624053 v _427_/X (sky130_fd_sc_hd__a311o_2)
                                                         _038_ (net)
                      0.125493    0.015014    3.639067 v _429_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.035177    0.124245    0.201666    3.840734 v _429_/X (sky130_fd_sc_hd__a22o_1)
                                                         _040_ (net)
                      0.124877    0.006883    3.847617 v _430_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.038287    0.102337    0.247569    4.095186 v _430_/X (sky130_fd_sc_hd__mux2_2)
                                                         _041_ (net)
                      0.102905    0.006509    4.101695 v _431_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.022473    0.106742    0.246273    4.347968 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                                         _042_ (net)
                      0.106875    0.003374    4.351342 v _433_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.003781    0.032955    0.158592    4.509934 v _433_/X (sky130_fd_sc_hd__o211a_1)
                                                         net55 (net)
                      0.032955    0.000278    4.510212 v output55/A (sky130_fd_sc_hd__buf_1)
     1    0.001116    0.012727    0.050849    4.561061 v output55/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[0] (net)
                      0.012727    0.000036    4.561098 v wbs_dat_o[0] (out)
                                              4.561098   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.561098   data arrival time
---------------------------------------------------------------------------------------------
                                             14.188904   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.063671    0.051076    2.376341    3.006707 v i_sram.sram6/DO[5] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[5] (net)
                      0.057111    0.013543    3.020250 v _466_/A (sky130_fd_sc_hd__or3_1)
     1    0.017181    0.100123    0.275554    3.295804 v _466_/X (sky130_fd_sc_hd__or3_1)
                                                         _072_ (net)
                      0.100152    0.001644    3.297448 v _468_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.070869    0.134409    0.185409    3.482856 v _468_/X (sky130_fd_sc_hd__o211a_2)
                                                         _074_ (net)
                      0.139900    0.021327    3.504183 v _470_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.048712    0.110140    0.325792    3.829976 v _470_/X (sky130_fd_sc_hd__o311a_2)
                                                         _076_ (net)
                      0.110423    0.004803    3.834778 v _473_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.052343    0.104312    0.266104    4.100883 v _473_/X (sky130_fd_sc_hd__o211a_2)
                                                         _079_ (net)
                      0.106294    0.011394    4.112278 v _474_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.024102    0.099392    0.191165    4.303442 v _474_/X (sky130_fd_sc_hd__a211o_1)
                                                         _080_ (net)
                      0.099564    0.003628    4.307070 v _475_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.049222    0.101890    0.154007    4.461077 v _475_/X (sky130_fd_sc_hd__o211a_2)
                                                         net82 (net)
                      0.104767    0.013359    4.474436 v output82/A (sky130_fd_sc_hd__buf_1)
     1    0.000912    0.014332    0.075143    4.549579 v output82/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[5] (net)
                      0.014332    0.000021    4.549600 v wbs_dat_o[5] (out)
                                              4.549600   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.549600   data arrival time
---------------------------------------------------------------------------------------------
                                             14.200401   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
    10    0.066060    0.048801    2.379010    3.009377 v i_sram.sram6/DO[24] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[24] (net)
                      0.050159    0.007703    3.017079 v _632_/A (sky130_fd_sc_hd__or3_1)
     1    0.010957    0.081738    0.253115    3.270194 v _632_/X (sky130_fd_sc_hd__or3_1)
                                                         _219_ (net)
                      0.081738    0.000808    3.271002 v _634_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.044561    0.092389    0.158668    3.429671 v _634_/X (sky130_fd_sc_hd__o211a_2)
                                                         _221_ (net)
                      0.093635    0.008447    3.438118 v _636_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.106005    0.133230    0.296208    3.734326 v _636_/X (sky130_fd_sc_hd__o311a_4)
                                                         _223_ (net)
                      0.160509    0.045896    3.780222 v _639_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.068367    0.130327    0.297095    4.077317 v _639_/X (sky130_fd_sc_hd__o211a_2)
                                                         _226_ (net)
                      0.136133    0.021506    4.098823 v _640_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.008986    0.055099    0.161720    4.260543 v _640_/X (sky130_fd_sc_hd__a211o_1)
                                                         _227_ (net)
                      0.055109    0.000751    4.261294 v _641_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.098255    0.108182    0.137194    4.398489 v _641_/X (sky130_fd_sc_hd__o211a_4)
                                                         net71 (net)
                      0.140096    0.044873    4.443362 v output71/A (sky130_fd_sc_hd__buf_1)
     1    0.001011    0.015913    0.085516    4.528877 v output71/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[24] (net)
                      0.015913    0.000024    4.528902 v wbs_dat_o[24] (out)
                                              4.528902   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.528902   data arrival time
---------------------------------------------------------------------------------------------
                                             14.221099   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.061458    0.049575    2.375328    3.005694 v i_sram.sram6/DO[3] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[3] (net)
                      0.056438    0.013808    3.019502 v _450_/A (sky130_fd_sc_hd__or3_1)
     1    0.010841    0.080996    0.254400    3.273902 v _450_/X (sky130_fd_sc_hd__or3_1)
                                                         _058_ (net)
                      0.080997    0.000891    3.274793 v _451_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.058381    0.114846    0.166938    3.441731 v _451_/X (sky130_fd_sc_hd__o211a_2)
                                                         _059_ (net)
                      0.118550    0.016230    3.457961 v _452_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.037715    0.133897    0.227544    3.685505 v _452_/X (sky130_fd_sc_hd__a211o_1)
                                                         _060_ (net)
                      0.134321    0.006522    3.692027 v _454_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.035005    0.131389    0.269362    3.961389 v _454_/X (sky130_fd_sc_hd__a221o_1)
                                                         _062_ (net)
                      0.131690    0.005493    3.966882 v _456_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.051135    0.111064    0.275677    4.242559 v _456_/X (sky130_fd_sc_hd__a221o_2)
                                                         _064_ (net)
                      0.113038    0.011670    4.254229 v _457_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.029383    0.108801    0.159940    4.414169 v _457_/X (sky130_fd_sc_hd__o211a_1)
                                                         net80 (net)
                      0.109141    0.005252    4.419421 v output80/A (sky130_fd_sc_hd__buf_1)
     1    0.000965    0.014688    0.076846    4.496267 v output80/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[3] (net)
                      0.014688    0.000027    4.496294 v wbs_dat_o[3] (out)
                                              4.496294   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.496294   data arrival time
---------------------------------------------------------------------------------------------
                                             14.253708   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.061278    0.046798    2.372949    3.003315 v i_sram.sram6/DO[25] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[25] (net)
                      0.059981    0.018977    3.022293 v _642_/A (sky130_fd_sc_hd__or3_1)
     1    0.017677    0.102138    0.278141    3.300434 v _642_/X (sky130_fd_sc_hd__or3_1)
                                                         _228_ (net)
                      0.102161    0.001503    3.301936 v _643_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.025297    0.094223    0.160788    3.462724 v _643_/X (sky130_fd_sc_hd__o211a_1)
                                                         _229_ (net)
                      0.094355    0.003125    3.465848 v _644_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.056958    0.120324    0.222675    3.688523 v _644_/X (sky130_fd_sc_hd__a211o_2)
                                                         _230_ (net)
                      0.124917    0.018292    3.706815 v _646_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.073529    0.098840    0.263948    3.970763 v _646_/X (sky130_fd_sc_hd__a221o_4)
                                                         _232_ (net)
                      0.107108    0.021909    3.992672 v _648_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.018520    0.083497    0.217293    4.209965 v _648_/X (sky130_fd_sc_hd__a221o_1)
                                                         _234_ (net)
                      0.083562    0.002126    4.212091 v _649_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.101670    0.111145    0.149206    4.361298 v _649_/X (sky130_fd_sc_hd__o211a_4)
                                                         net72 (net)
                      0.145772    0.047740    4.409038 v output72/A (sky130_fd_sc_hd__buf_1)
     1    0.000541    0.014523    0.084262    4.493300 v output72/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[25] (net)
                      0.014523    0.000016    4.493316 v wbs_dat_o[25] (out)
                                              4.493316   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.493316   data arrival time
---------------------------------------------------------------------------------------------
                                             14.256685   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.045636    0.040911    2.373295    3.003661 v i_sram.sram6/DO[7] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[7] (net)
                      0.040911    0.003556    3.007217 v _486_/A (sky130_fd_sc_hd__or3_1)
     1    0.011909    0.083763    0.253861    3.261077 v _486_/X (sky130_fd_sc_hd__or3_1)
                                                         _090_ (net)
                      0.083820    0.000989    3.262067 v _488_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.068570    0.130598    0.177294    3.439360 v _488_/X (sky130_fd_sc_hd__o211a_2)
                                                         _092_ (net)
                      0.135466    0.019845    3.459206 v _490_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.048516    0.110205    0.322313    3.781519 v _490_/X (sky130_fd_sc_hd__o311a_2)
                                                         _094_ (net)
                      0.111564    0.009013    3.790532 v _493_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.056046    0.110059    0.269980    4.060512 v _493_/X (sky130_fd_sc_hd__o211a_2)
                                                         _097_ (net)
                      0.112418    0.012766    4.073278 v _494_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.015473    0.072624    0.171792    4.245070 v _494_/X (sky130_fd_sc_hd__a211o_1)
                                                         _098_ (net)
                      0.072674    0.001746    4.246816 v _495_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.057139    0.114210    0.148654    4.395470 v _495_/X (sky130_fd_sc_hd__o211a_2)
                                                         net84 (net)
                      0.118434    0.017176    4.412647 v output84/A (sky130_fd_sc_hd__buf_1)
     1    0.000533    0.013682    0.077650    4.490297 v output84/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[7] (net)
                      0.013682    0.000015    4.490312 v wbs_dat_o[7] (out)
                                              4.490312   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.490312   data arrival time
---------------------------------------------------------------------------------------------
                                             14.259689   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.047655    0.041657    2.374114    3.004481 v i_sram.sram6/DO[2] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[2] (net)
                      0.041657    0.003811    3.008291 v _442_/A (sky130_fd_sc_hd__or3_1)
     1    0.013556    0.088818    0.259529    3.267820 v _442_/X (sky130_fd_sc_hd__or3_1)
                                                         _051_ (net)
                      0.088830    0.001030    3.268850 v _443_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.078312    0.142075    0.199186    3.468035 v _443_/X (sky130_fd_sc_hd__o211a_2)
                                                         _052_ (net)
                      0.142898    0.008549    3.476584 v _444_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.035855    0.128524    0.232746    3.709331 v _444_/X (sky130_fd_sc_hd__a211o_1)
                                                         _053_ (net)
                      0.128917    0.006151    3.715482 v _446_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.026338    0.110008    0.245652    3.961133 v _446_/X (sky130_fd_sc_hd__a221o_1)
                                                         _055_ (net)
                      0.110223    0.004257    3.965391 v _448_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.056043    0.119132    0.272494    4.237885 v _448_/X (sky130_fd_sc_hd__a221o_2)
                                                         _057_ (net)
                      0.122088    0.014709    4.252594 v _449_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.027141    0.101185    0.160461    4.413055 v _449_/X (sky130_fd_sc_hd__o211a_1)
                                                         net77 (net)
                      0.101290    0.002926    4.415981 v output77/A (sky130_fd_sc_hd__buf_1)
     1    0.000883    0.014089    0.073852    4.489833 v output77/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[2] (net)
                      0.014089    0.000020    4.489854 v wbs_dat_o[2] (out)
                                              4.489854   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.489854   data arrival time
---------------------------------------------------------------------------------------------
                                             14.260147   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.063965    0.047755    2.379763    3.010129 v i_sram.sram6/DO[11] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[11] (net)
                      0.047755    0.006358    3.016487 v _520_/A (sky130_fd_sc_hd__or3_1)
     1    0.017125    0.099510    0.272635    3.289122 v _520_/X (sky130_fd_sc_hd__or3_1)
                                                         _120_ (net)
                      0.099558    0.002026    3.291149 v _521_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.039477    0.085317    0.159045    3.450194 v _521_/X (sky130_fd_sc_hd__o211a_2)
                                                         _121_ (net)
                      0.086865    0.008939    3.459133 v _522_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.042412    0.147831    0.224549    3.683682 v _522_/X (sky130_fd_sc_hd__a211o_1)
                                                         _122_ (net)
                      0.148790    0.009253    3.692935 v _524_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.056880    0.120085    0.286929    3.979865 v _524_/X (sky130_fd_sc_hd__a221o_2)
                                                         _124_ (net)
                      0.122657    0.013891    3.993755 v _526_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.018441    0.083293    0.222197    4.215952 v _526_/X (sky130_fd_sc_hd__a221o_1)
                                                         _126_ (net)
                      0.083369    0.002268    4.218221 v _527_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.067730    0.128586    0.168061    4.386281 v _527_/X (sky130_fd_sc_hd__o211a_2)
                                                         net57 (net)
                      0.132550    0.017791    4.404073 v output57/A (sky130_fd_sc_hd__buf_1)
     1    0.000519    0.014086    0.081159    4.485231 v output57/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[11] (net)
                      0.014086    0.000011    4.485242 v wbs_dat_o[11] (out)
                                              4.485242   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.485242   data arrival time
---------------------------------------------------------------------------------------------
                                             14.264759   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.057702    0.045541    2.377832    3.008199 v i_sram.sram6/DO[10] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[10] (net)
                      0.045541    0.004830    3.013029 v _512_/A (sky130_fd_sc_hd__or3_1)
     1    0.017276    0.099971    0.272814    3.285843 v _512_/X (sky130_fd_sc_hd__or3_1)
                                                         _113_ (net)
                      0.099996    0.001519    3.287362 v _513_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.059290    0.116071    0.176532    3.463895 v _513_/X (sky130_fd_sc_hd__o211a_2)
                                                         _114_ (net)
                      0.119526    0.015797    3.479692 v _514_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.044286    0.106318    0.219591    3.699282 v _514_/X (sky130_fd_sc_hd__a211o_2)
                                                         _115_ (net)
                      0.107898    0.010194    3.709476 v _516_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.048101    0.106407    0.264257    3.973732 v _516_/X (sky130_fd_sc_hd__a221o_2)
                                                         _117_ (net)
                      0.108788    0.012426    3.986159 v _518_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.020085    0.088575    0.222240    4.208398 v _518_/X (sky130_fd_sc_hd__a221o_1)
                                                         _119_ (net)
                      0.088660    0.002482    4.210881 v _519_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.065066    0.126565    0.160509    4.371390 v _519_/X (sky130_fd_sc_hd__o211a_2)
                                                         net56 (net)
                      0.132345    0.021100    4.392490 v output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000516    0.014072    0.081099    4.473589 v output56/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[10] (net)
                      0.014072    0.000014    4.473603 v wbs_dat_o[10] (out)
                                              4.473603   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.473603   data arrival time
---------------------------------------------------------------------------------------------
                                             14.276399   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.055518    0.045664    2.372862    3.003229 v i_sram.sram6/DO[26] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[26] (net)
                      0.053182    0.016304    3.019532 v _650_/A (sky130_fd_sc_hd__or3_1)
     1    0.011652    0.083688    0.256260    3.275792 v _650_/X (sky130_fd_sc_hd__or3_1)
                                                         _235_ (net)
                      0.083688    0.000830    3.276622 v _651_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.031599    0.110378    0.166200    3.442822 v _651_/X (sky130_fd_sc_hd__o211a_1)
                                                         _236_ (net)
                      0.110663    0.004910    3.447732 v _652_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.060863    0.125869    0.233700    3.681432 v _652_/X (sky130_fd_sc_hd__a211o_2)
                                                         _237_ (net)
                      0.130251    0.018353    3.699785 v _654_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.078467    0.103481    0.268689    3.968474 v _654_/X (sky130_fd_sc_hd__a221o_4)
                                                         _239_ (net)
                      0.113238    0.024329    3.992804 v _656_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009594    0.056741    0.192946    4.185749 v _656_/X (sky130_fd_sc_hd__a221o_1)
                                                         _241_ (net)
                      0.056753    0.000822    4.186571 v _657_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.103813    0.112794    0.137910    4.324481 v _657_/X (sky130_fd_sc_hd__o211a_4)
                                                         net73 (net)
                      0.149213    0.049486    4.373967 v output73/A (sky130_fd_sc_hd__buf_1)
     1    0.000438    0.014261    0.084472    4.458439 v output73/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[26] (net)
                      0.014261    0.000010    4.458449 v wbs_dat_o[26] (out)
                                              4.458449   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.458449   data arrival time
---------------------------------------------------------------------------------------------
                                             14.291552   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.050313    0.042563    2.375138    3.005504 v i_sram.sram6/DO[12] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[12] (net)
                      0.042563    0.004028    3.009532 v _528_/A (sky130_fd_sc_hd__or3_1)
     1    0.018696    0.104700    0.276515    3.286047 v _528_/X (sky130_fd_sc_hd__or3_1)
                                                         _127_ (net)
                      0.104757    0.002285    3.288332 v _529_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.060714    0.117103    0.183650    3.471981 v _529_/X (sky130_fd_sc_hd__o211a_2)
                                                         _128_ (net)
                      0.119787    0.014061    3.486043 v _530_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.046346    0.103350    0.223189    3.709232 v _530_/X (sky130_fd_sc_hd__a211o_2)
                                                         _129_ (net)
                      0.105382    0.011227    3.720459 v _532_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.049860    0.109187    0.265270    3.985729 v _532_/X (sky130_fd_sc_hd__a221o_2)
                                                         _131_ (net)
                      0.111366    0.012063    3.997792 v _534_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.010955    0.060115    0.197061    4.194852 v _534_/X (sky130_fd_sc_hd__a221o_1)
                                                         _133_ (net)
                      0.060137    0.001054    4.195907 v _535_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.065041    0.126737    0.146822    4.342728 v _535_/X (sky130_fd_sc_hd__o211a_2)
                                                         net58 (net)
                      0.134205    0.023815    4.366543 v output58/A (sky130_fd_sc_hd__buf_1)
     1    0.001103    0.016045    0.084657    4.451200 v output58/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[12] (net)
                      0.016045    0.000033    4.451233 v wbs_dat_o[12] (out)
                                              4.451233   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.451233   data arrival time
---------------------------------------------------------------------------------------------
                                             14.298769   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.059288    0.046816    2.375281    3.005647 v i_sram.sram6/DO[8] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[8] (net)
                      0.054153    0.012912    3.018559 v _496_/A (sky130_fd_sc_hd__or3_1)
     1    0.013451    0.088146    0.262434    3.280993 v _496_/X (sky130_fd_sc_hd__or3_1)
                                                         _099_ (net)
                      0.088161    0.001123    3.282116 v _497_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.058845    0.115405    0.170970    3.453087 v _497_/X (sky130_fd_sc_hd__o211a_2)
                                                         _100_ (net)
                      0.118911    0.015847    3.468933 v _498_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.049426    0.107358    0.228779    3.697712 v _498_/X (sky130_fd_sc_hd__a211o_2)
                                                         _101_ (net)
                      0.109026    0.010087    3.707799 v _500_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.054995    0.116710    0.272905    3.980704 v _500_/X (sky130_fd_sc_hd__a221o_2)
                                                         _103_ (net)
                      0.118827    0.012020    3.992724 v _502_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.015046    0.072571    0.211170    4.203894 v _502_/X (sky130_fd_sc_hd__a221o_1)
                                                         _105_ (net)
                      0.072630    0.001886    4.205780 v _503_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.052966    0.107596    0.145556    4.351336 v _503_/X (sky130_fd_sc_hd__o211a_2)
                                                         net85 (net)
                      0.111317    0.015616    4.366951 v output85/A (sky130_fd_sc_hd__buf_1)
     1    0.001298    0.015884    0.079276    4.446228 v output85/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[8] (net)
                      0.015884    0.000041    4.446269 v wbs_dat_o[8] (out)
                                              4.446269   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.446269   data arrival time
---------------------------------------------------------------------------------------------
                                             14.303733   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.070593    0.049151    2.375907    3.006274 v i_sram.sram6/DO[28] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[28] (net)
                      0.066804    0.024267    3.030541 v _666_/A (sky130_fd_sc_hd__or3_1)
     1    0.012372    0.085802    0.262294    3.292836 v _666_/X (sky130_fd_sc_hd__or3_1)
                                                         _249_ (net)
                      0.085874    0.001367    3.294203 v _667_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.032812    0.114348    0.168875    3.463078 v _667_/X (sky130_fd_sc_hd__o211a_1)
                                                         _250_ (net)
                      0.114786    0.006085    3.469163 v _668_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.044228    0.106500    0.218562    3.687726 v _668_/X (sky130_fd_sc_hd__a211o_2)
                                                         _251_ (net)
                      0.107791    0.009311    3.697037 v _670_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.057769    0.092886    0.246291    3.943328 v _670_/X (sky130_fd_sc_hd__a221o_4)
                                                         _253_ (net)
                      0.097034    0.015161    3.958489 v _672_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.011890    0.062848    0.195004    4.153492 v _672_/X (sky130_fd_sc_hd__a221o_1)
                                                         _255_ (net)
                      0.062868    0.001072    4.154565 v _673_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.112711    0.119429    0.139337    4.293901 v _673_/X (sky130_fd_sc_hd__o211a_4)
                                                         net75 (net)
                      0.166794    0.059291    4.353192 v output75/A (sky130_fd_sc_hd__buf_1)
     1    0.000975    0.016579    0.091440    4.444632 v output75/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[28] (net)
                      0.016579    0.000029    4.444661 v wbs_dat_o[28] (out)
                                              4.444661   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.444661   data arrival time
---------------------------------------------------------------------------------------------
                                             14.305341   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.059010    0.045965    2.378088    3.008455 v i_sram.sram6/DO[6] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[6] (net)
                      0.045965    0.005490    3.013945 v _476_/A (sky130_fd_sc_hd__or3_1)
     1    0.010681    0.080349    0.251000    3.264945 v _476_/X (sky130_fd_sc_hd__or3_1)
                                                         _081_ (net)
                      0.080379    0.001083    3.266027 v _478_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.052898    0.106100    0.162726    3.428754 v _478_/X (sky130_fd_sc_hd__o211a_2)
                                                         _083_ (net)
                      0.109023    0.013824    3.442578 v _480_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.051466    0.113823    0.317731    3.760309 v _480_/X (sky130_fd_sc_hd__o311a_2)
                                                         _085_ (net)
                      0.114098    0.004822    3.765131 v _483_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.046835    0.095955    0.261311    4.026442 v _483_/X (sky130_fd_sc_hd__o211a_2)
                                                         _088_ (net)
                      0.097560    0.009809    4.036250 v _484_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.018636    0.082020    0.174313    4.210563 v _484_/X (sky130_fd_sc_hd__a211o_1)
                                                         _089_ (net)
                      0.082086    0.002117    4.212680 v _485_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.048678    0.100960    0.146536    4.359216 v _485_/X (sky130_fd_sc_hd__o211a_2)
                                                         net83 (net)
                      0.103573    0.012682    4.371898 v output83/A (sky130_fd_sc_hd__buf_1)
     1    0.000458    0.012778    0.072443    4.444342 v output83/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[6] (net)
                      0.012778    0.000009    4.444351 v wbs_dat_o[6] (out)
                                              4.444351   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.444351   data arrival time
---------------------------------------------------------------------------------------------
                                             14.305651   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.045611    0.042787    2.371985    3.002351 v i_sram.sram6/DO[27] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[27] (net)
                      0.043932    0.007713    3.010064 v _658_/A (sky130_fd_sc_hd__or3_1)
     1    0.016720    0.099165    0.270137    3.280201 v _658_/X (sky130_fd_sc_hd__or3_1)
                                                         _242_ (net)
                      0.099214    0.002038    3.282239 v _659_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.040888    0.086993    0.162996    3.445235 v _659_/X (sky130_fd_sc_hd__o211a_2)
                                                         _243_ (net)
                      0.087832    0.006384    3.451619 v _660_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.062356    0.127336    0.228860    3.680479 v _660_/X (sky130_fd_sc_hd__a211o_2)
                                                         _244_ (net)
                      0.130708    0.016334    3.696813 v _662_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.073195    0.098478    0.265319    3.962132 v _662_/X (sky130_fd_sc_hd__a221o_4)
                                                         _246_ (net)
                      0.107685    0.023086    3.985218 v _664_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.010848    0.059780    0.195505    4.180723 v _664_/X (sky130_fd_sc_hd__a221o_1)
                                                         _248_ (net)
                      0.059801    0.001043    4.181766 v _665_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.090144    0.100845    0.143280    4.325046 v _665_/X (sky130_fd_sc_hd__o211a_4)
                                                         net74 (net)
                      0.124293    0.036172    4.361217 v output74/A (sky130_fd_sc_hd__buf_1)
     1    0.000917    0.015143    0.081394    4.442612 v output74/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[27] (net)
                      0.015143    0.000026    4.442638 v wbs_dat_o[27] (out)
                                              4.442638   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.442638   data arrival time
---------------------------------------------------------------------------------------------
                                             14.307363   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     6    0.060586    0.046598    2.378965    3.009331 v i_sram.sram6/DO[13] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[13] (net)
                      0.046598    0.005097    3.014428 v _536_/A (sky130_fd_sc_hd__or3_1)
     1    0.014775    0.091884    0.264445    3.278873 v _536_/X (sky130_fd_sc_hd__or3_1)
                                                         _134_ (net)
                      0.091942    0.002084    3.280957 v _537_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.043033    0.090763    0.159576    3.440533 v _537_/X (sky130_fd_sc_hd__o211a_2)
                                                         _135_ (net)
                      0.092544    0.009521    3.450054 v _538_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.043728    0.152095    0.228245    3.678298 v _538_/X (sky130_fd_sc_hd__a211o_1)
                                                         _136_ (net)
                      0.153298    0.010585    3.688884 v _540_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.061869    0.127531    0.294489    3.983372 v _540_/X (sky130_fd_sc_hd__a221o_2)
                                                         _138_ (net)
                      0.130287    0.014850    3.998223 v _542_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009269    0.056383    0.197026    4.195249 v _542_/X (sky130_fd_sc_hd__a221o_1)
                                                         _140_ (net)
                      0.056395    0.000779    4.196028 v _543_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.082769    0.096002    0.144864    4.340892 v _543_/X (sky130_fd_sc_hd__o211a_4)
                                                         net59 (net)
                      0.108341    0.025986    4.366878 v output59/A (sky130_fd_sc_hd__buf_1)
     1    0.000520    0.013199    0.074309    4.441186 v output59/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[13] (net)
                      0.013199    0.000014    4.441200 v wbs_dat_o[13] (out)
                                              4.441200   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.441200   data arrival time
---------------------------------------------------------------------------------------------
                                             14.308801   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.047638    0.043488    2.371834    3.002200 v i_sram.sram6/DO[1] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[1] (net)
                      0.046995    0.008766    3.010966 v _434_/A (sky130_fd_sc_hd__or3_1)
     1    0.010227    0.078969    0.249257    3.260223 v _434_/X (sky130_fd_sc_hd__or3_1)
                                                         _044_ (net)
                      0.078969    0.000844    3.261067 v _435_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.062352    0.120836    0.169561    3.430628 v _435_/X (sky130_fd_sc_hd__o211a_2)
                                                         _045_ (net)
                      0.125333    0.018285    3.448913 v _436_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.046758    0.103555    0.226306    3.675219 v _436_/X (sky130_fd_sc_hd__a211o_2)
                                                         _046_ (net)
                      0.105269    0.010357    3.685576 v _438_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.043202    0.098004    0.258151    3.943727 v _438_/X (sky130_fd_sc_hd__a221o_2)
                                                         _048_ (net)
                      0.099187    0.007999    3.951726 v _440_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.039653    0.099812    0.249046    4.200772 v _440_/X (sky130_fd_sc_hd__a221o_2)
                                                         _050_ (net)
                      0.100814    0.008363    4.209136 v _441_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.027405    0.102365    0.151585    4.360720 v _441_/X (sky130_fd_sc_hd__o211a_1)
                                                         net66 (net)
                      0.102585    0.004141    4.364861 v output66/A (sky130_fd_sc_hd__buf_1)
     1    0.000835    0.013984    0.074033    4.438894 v output66/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[1] (net)
                      0.013984    0.000019    4.438913 v wbs_dat_o[1] (out)
                                              4.438913   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.438913   data arrival time
---------------------------------------------------------------------------------------------
                                             14.311088   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     8    0.060311    0.046247    2.377313    3.007679 v i_sram.sram6/DO[19] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[19] (net)
                      0.047097    0.008148    3.015828 v _588_/A (sky130_fd_sc_hd__or3_1)
     1    0.008360    0.072462    0.240380    3.256208 v _588_/X (sky130_fd_sc_hd__or3_1)
                                                         _180_ (net)
                      0.072467    0.000652    3.256860 v _590_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.085850    0.098391    0.150868    3.407727 v _590_/X (sky130_fd_sc_hd__o211a_4)
                                                         _182_ (net)
                      0.114387    0.030193    3.437921 v _592_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.068678    0.142112    0.331523    3.769444 v _592_/X (sky130_fd_sc_hd__o311a_2)
                                                         _184_ (net)
                      0.147763    0.022115    3.791559 v _595_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.021083    0.081742    0.231037    4.022596 v _595_/X (sky130_fd_sc_hd__o211a_1)
                                                         _187_ (net)
                      0.081871    0.002864    4.025460 v _596_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.013261    0.066205    0.154623    4.180083 v _596_/X (sky130_fd_sc_hd__a211o_1)
                                                         _188_ (net)
                      0.066225    0.001107    4.181189 v _597_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.089588    0.101743    0.140575    4.321764 v _597_/X (sky130_fd_sc_hd__o211a_4)
                                                         net65 (net)
                      0.125790    0.037207    4.358971 v output65/A (sky130_fd_sc_hd__buf_1)
     1    0.000562    0.014044    0.079862    4.438833 v output65/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[19] (net)
                      0.014044    0.000016    4.438849 v wbs_dat_o[19] (out)
                                              4.438849   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.438849   data arrival time
---------------------------------------------------------------------------------------------
                                             14.311152   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.053311    0.045100    2.373749    3.004115 v i_sram.sram6/DO[4] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[4] (net)
                      0.050232    0.008418    3.012534 v _458_/A (sky130_fd_sc_hd__or3_1)
     1    0.007038    0.066724    0.234982    3.247516 v _458_/X (sky130_fd_sc_hd__or3_1)
                                                         _065_ (net)
                      0.066724    0.000473    3.247989 v _459_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.068611    0.130849    0.168917    3.416906 v _459_/X (sky130_fd_sc_hd__o211a_2)
                                                         _066_ (net)
                      0.135981    0.020355    3.437261 v _460_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.046625    0.103827    0.229605    3.666866 v _460_/X (sky130_fd_sc_hd__a211o_2)
                                                         _067_ (net)
                      0.105840    0.011208    3.678073 v _462_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.045822    0.102168    0.261871    3.939944 v _462_/X (sky130_fd_sc_hd__a221o_2)
                                                         _069_ (net)
                      0.103646    0.009177    3.949121 v _464_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.024332    0.103147    0.231960    4.181081 v _464_/X (sky130_fd_sc_hd__a221o_1)
                                                         _071_ (net)
                      0.103331    0.003828    4.184908 v _465_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.031911    0.112232    0.161529    4.346437 v _465_/X (sky130_fd_sc_hd__o211a_1)
                                                         net81 (net)
                      0.112713    0.006342    4.352779 v output81/A (sky130_fd_sc_hd__buf_1)
     1    0.000941    0.014759    0.077897    4.430677 v output81/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[4] (net)
                      0.014759    0.000025    4.430702 v wbs_dat_o[4] (out)
                                              4.430702   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.430702   data arrival time
---------------------------------------------------------------------------------------------
                                             14.319300   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.057063    0.045939    2.372673    3.003040 v i_sram.sram6/DO[22] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[22] (net)
                      0.055305    0.016099    3.019139 v _614_/A (sky130_fd_sc_hd__or3_1)
     1    0.010904    0.081622    0.254370    3.273509 v _614_/X (sky130_fd_sc_hd__or3_1)
                                                         _203_ (net)
                      0.081622    0.000712    3.274221 v _615_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.046040    0.094467    0.160058    3.434279 v _615_/X (sky130_fd_sc_hd__o211a_2)
                                                         _204_ (net)
                      0.095809    0.008501    3.442779 v _616_/C1 (sky130_fd_sc_hd__a211o_4)
     1    0.070066    0.097454    0.204267    3.647046 v _616_/X (sky130_fd_sc_hd__a211o_4)
                                                         _205_ (net)
                      0.109637    0.026013    3.673059 v _618_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.066331    0.091776    0.253576    3.926636 v _618_/X (sky130_fd_sc_hd__a221o_4)
                                                         _207_ (net)
                      0.098902    0.019524    3.946160 v _620_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.017924    0.081578    0.212889    4.159049 v _620_/X (sky130_fd_sc_hd__a221o_1)
                                                         _209_ (net)
                      0.081641    0.002067    4.161116 v _621_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.086016    0.097597    0.160069    4.321185 v _621_/X (sky130_fd_sc_hd__o211a_4)
                                                         net69 (net)
                      0.108580    0.024845    4.346030 v output69/A (sky130_fd_sc_hd__buf_1)
     1    0.000461    0.013010    0.074082    4.420113 v output69/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[22] (net)
                      0.013010    0.000011    4.420123 v wbs_dat_o[22] (out)
                                              4.420123   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.420123   data arrival time
---------------------------------------------------------------------------------------------
                                             14.329878   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.055312    0.044598    2.377103    3.007469 v i_sram.sram6/DO[9] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[9] (net)
                      0.044598    0.004226    3.011696 v _504_/A (sky130_fd_sc_hd__or3_1)
     1    0.008764    0.073535    0.241755    3.253451 v _504_/X (sky130_fd_sc_hd__or3_1)
                                                         _106_ (net)
                      0.073538    0.000589    3.254040 v _505_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.040538    0.086594    0.150107    3.404146 v _505_/X (sky130_fd_sc_hd__o211a_2)
                                                         _107_ (net)
                      0.088051    0.008724    3.412871 v _506_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.034583    0.124989    0.209223    3.622093 v _506_/X (sky130_fd_sc_hd__a211o_1)
                                                         _108_ (net)
                      0.125501    0.006016    3.628109 v _508_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.056233    0.119457    0.277634    3.905744 v _508_/X (sky130_fd_sc_hd__a221o_2)
                                                         _110_ (net)
                      0.122471    0.014875    3.920619 v _510_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.025007    0.072066    0.234877    4.155496 v _510_/X (sky130_fd_sc_hd__a221o_2)
                                                         _112_ (net)
                      0.072313    0.003623    4.159119 v _511_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.063692    0.124511    0.153006    4.312126 v _511_/X (sky130_fd_sc_hd__o211a_2)
                                                         net86 (net)
                      0.130105    0.020584    4.332709 v output86/A (sky130_fd_sc_hd__buf_1)
     1    0.000493    0.013932    0.080468    4.413177 v output86/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[9] (net)
                      0.013932    0.000013    4.413190 v wbs_dat_o[9] (out)
                                              4.413190   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.413190   data arrival time
---------------------------------------------------------------------------------------------
                                             14.336811   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.056009    0.044859    2.377248    3.007615 v i_sram.sram6/DO[14] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[14] (net)
                      0.044859    0.004441    3.012056 v _544_/A (sky130_fd_sc_hd__or3_1)
     1    0.012420    0.084820    0.256279    3.268335 v _544_/X (sky130_fd_sc_hd__or3_1)
                                                         _141_ (net)
                      0.084911    0.001751    3.270086 v _546_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.050155    0.101274    0.164066    3.434153 v _546_/X (sky130_fd_sc_hd__o211a_2)
                                                         _143_ (net)
                      0.103399    0.011457    3.445610 v _548_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.068015    0.098230    0.279330    3.724939 v _548_/X (sky130_fd_sc_hd__o311a_4)
                                                         _145_ (net)
                      0.108888    0.024249    3.749189 v _551_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.064023    0.122415    0.277010    4.026198 v _551_/X (sky130_fd_sc_hd__o211a_2)
                                                         _148_ (net)
                      0.125563    0.015567    4.041765 v _552_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.006408    0.045913    0.149023    4.190789 v _552_/X (sky130_fd_sc_hd__a211o_1)
                                                         _149_ (net)
                      0.045919    0.000512    4.191301 v _553_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.057346    0.084895    0.125069    4.316370 v _553_/X (sky130_fd_sc_hd__o211a_4)
                                                         net60 (net)
                      0.093977    0.021095    4.337465 v output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000462    0.012372    0.069358    4.406823 v output60/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[14] (net)
                      0.012372    0.000011    4.406833 v wbs_dat_o[14] (out)
                                              4.406833   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.406833   data arrival time
---------------------------------------------------------------------------------------------
                                             14.343168   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.071350    0.049174    2.375615    3.005981 v i_sram.sram6/DO[29] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[29] (net)
                      0.068000    0.022700    3.028682 v _398_/A (sky130_fd_sc_hd__or3_1)
     1    0.020799    0.112742    0.290430    3.319111 v _398_/X (sky130_fd_sc_hd__or3_1)
                                                         _013_ (net)
                      0.112803    0.002431    3.321542 v _399_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.036619    0.087224    0.162004    3.483546 v _399_/X (sky130_fd_sc_hd__o211a_2)
                                                         _014_ (net)
                      0.088163    0.007580    3.491127 v _400_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.039827    0.101030    0.202042    3.693168 v _400_/X (sky130_fd_sc_hd__a211o_2)
                                                         _015_ (net)
                      0.102005    0.008367    3.701535 v _402_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.065030    0.090832    0.250363    3.951898 v _402_/X (sky130_fd_sc_hd__a221o_4)
                                                         _017_ (net)
                      0.096435    0.017273    3.969170 v _404_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.007338    0.049001    0.178554    4.147725 v _404_/X (sky130_fd_sc_hd__a221o_1)
                                                         _019_ (net)
                      0.049008    0.000589    4.148314 v _406_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.083990    0.095169    0.133175    4.281488 v _406_/X (sky130_fd_sc_hd__o211a_4)
                                                         net76 (net)
                      0.120455    0.036558    4.318047 v output76/A (sky130_fd_sc_hd__buf_1)
     1    0.000509    0.013689    0.078177    4.396224 v output76/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[29] (net)
                      0.013690    0.000016    4.396239 v wbs_dat_o[29] (out)
                                              4.396239   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.396239   data arrival time
---------------------------------------------------------------------------------------------
                                             14.353762   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     7    0.056561    0.044969    2.377115    3.007482 v i_sram.sram6/DO[17] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[17] (net)
                      0.044969    0.005756    3.013237 v _572_/A (sky130_fd_sc_hd__or3_1)
     1    0.010864    0.081313    0.251344    3.264581 v _572_/X (sky130_fd_sc_hd__or3_1)
                                                         _166_ (net)
                      0.081322    0.001089    3.265670 v _573_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.064315    0.124342    0.171346    3.437016 v _573_/X (sky130_fd_sc_hd__o211a_2)
                                                         _167_ (net)
                      0.129067    0.019032    3.456047 v _574_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.049435    0.106878    0.235042    3.691089 v _574_/X (sky130_fd_sc_hd__a211o_2)
                                                         _168_ (net)
                      0.107136    0.004537    3.695626 v _576_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.026117    0.109154    0.238179    3.933805 v _576_/X (sky130_fd_sc_hd__a221o_1)
                                                         _170_ (net)
                      0.109321    0.003776    3.937581 v _578_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.013938    0.069050    0.205087    4.142668 v _578_/X (sky130_fd_sc_hd__a221o_1)
                                                         _172_ (net)
                      0.069075    0.001264    4.143932 v _579_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.082320    0.095695    0.142033    4.285965 v _579_/X (sky130_fd_sc_hd__o211a_4)
                                                         net63 (net)
                      0.114024    0.031180    4.317145 v output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000560    0.013578    0.076356    4.393501 v output63/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[17] (net)
                      0.013578    0.000016    4.393517 v wbs_dat_o[17] (out)
                                              4.393517   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.393517   data arrival time
---------------------------------------------------------------------------------------------
                                             14.356483   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     5    0.055694    0.044620    2.377059    3.007425 v i_sram.sram6/DO[16] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[16] (net)
                      0.044620    0.004966    3.012391 v _564_/A (sky130_fd_sc_hd__or3_1)
     1    0.005923    0.062400    0.228205    3.240596 v _564_/X (sky130_fd_sc_hd__or3_1)
                                                         _159_ (net)
                      0.062400    0.000401    3.240998 v _565_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.047668    0.096897    0.152506    3.393504 v _565_/X (sky130_fd_sc_hd__o211a_2)
                                                         _160_ (net)
                      0.099120    0.011520    3.405024 v _566_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.039368    0.138609    0.223640    3.628664 v _566_/X (sky130_fd_sc_hd__a211o_1)
                                                         _161_ (net)
                      0.139268    0.007366    3.636031 v _568_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.030820    0.118887    0.260806    3.896837 v _568_/X (sky130_fd_sc_hd__a221o_1)
                                                         _163_ (net)
                      0.119207    0.005365    3.902203 v _570_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.019467    0.086851    0.224078    4.126280 v _570_/X (sky130_fd_sc_hd__a221o_1)
                                                         _165_ (net)
                      0.086911    0.002084    4.128365 v _571_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.063866    0.122793    0.164762    4.293126 v _571_/X (sky130_fd_sc_hd__o211a_2)
                                                         net62 (net)
                      0.126055    0.015551    4.308677 v output62/A (sky130_fd_sc_hd__buf_1)
     1    0.001046    0.015614    0.082480    4.391157 v output62/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[16] (net)
                      0.015614    0.000030    4.391186 v wbs_dat_o[16] (out)
                                              4.391186   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.391186   data arrival time
---------------------------------------------------------------------------------------------
                                             14.358815   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.077966    0.050184    2.375985    3.006351 v i_sram.sram6/DO[30] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[30] (net)
                      0.075282    0.025595    3.031946 v _407_/A (sky130_fd_sc_hd__or3_1)
     1    0.015694    0.095923    0.275805    3.307751 v _407_/X (sky130_fd_sc_hd__or3_1)
                                                         _021_ (net)
                      0.095950    0.001554    3.309305 v _408_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.031811    0.077768    0.150863    3.460168 v _408_/X (sky130_fd_sc_hd__o211a_2)
                                                         _022_ (net)
                      0.078173    0.004860    3.465028 v _409_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.038716    0.098968    0.196678    3.661706 v _409_/X (sky130_fd_sc_hd__a211o_2)
                                                         _023_ (net)
                      0.099944    0.008290    3.669996 v _411_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.062388    0.097976    0.246119    3.916115 v _411_/X (sky130_fd_sc_hd__a221o_4)
                                                         _025_ (net)
                      0.103051    0.017194    3.933309 v _413_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.014340    0.070341    0.203905    4.137214 v _413_/X (sky130_fd_sc_hd__a221o_1)
                                                         _027_ (net)
                      0.070393    0.001733    4.138947 v _414_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.080459    0.094200    0.149341    4.288288 v _414_/X (sky130_fd_sc_hd__o211a_4)
                                                         net78 (net)
                      0.107998    0.027484    4.315773 v output78/A (sky130_fd_sc_hd__buf_1)
     1    0.000402    0.012782    0.073589    4.389361 v output78/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[30] (net)
                      0.012782    0.000009    4.389370 v wbs_dat_o[30] (out)
                                              4.389370   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.389370   data arrival time
---------------------------------------------------------------------------------------------
                                             14.360630   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     5    0.045818    0.041115    2.373266    3.003633 v i_sram.sram6/DO[18] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[18] (net)
                      0.041115    0.003870    3.007502 v _580_/A (sky130_fd_sc_hd__or3_1)
     1    0.006532    0.064763    0.230157    3.237659 v _580_/X (sky130_fd_sc_hd__or3_1)
                                                         _173_ (net)
                      0.064763    0.000502    3.238162 v _581_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.043164    0.090301    0.149598    3.387760 v _581_/X (sky130_fd_sc_hd__o211a_2)
                                                         _174_ (net)
                      0.091734    0.008543    3.396303 v _582_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.044446    0.103928    0.211283    3.607586 v _582_/X (sky130_fd_sc_hd__a211o_2)
                                                         _175_ (net)
                      0.105344    0.009388    3.616974 v _584_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.035244    0.132283    0.259759    3.876734 v _584_/X (sky130_fd_sc_hd__a221o_1)
                                                         _177_ (net)
                      0.132831    0.006450    3.883183 v _586_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.021109    0.091870    0.232976    4.116159 v _586_/X (sky130_fd_sc_hd__a221o_1)
                                                         _179_ (net)
                      0.091948    0.002417    4.118577 v _587_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.082853    0.095984    0.151398    4.269975 v _587_/X (sky130_fd_sc_hd__o211a_4)
                                                         net64 (net)
                      0.115569    0.032220    4.302195 v output64/A (sky130_fd_sc_hd__buf_1)
     1    0.000462    0.013320    0.076351    4.378546 v output64/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[18] (net)
                      0.013320    0.000011    4.378557 v wbs_dat_o[18] (out)
                                              4.378557   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.378557   data arrival time
---------------------------------------------------------------------------------------------
                                             14.371445   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     8    0.053251    0.043743    2.376054    3.006420 v i_sram.sram6/DO[21] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[21] (net)
                      0.043743    0.004688    3.011109 v _606_/A (sky130_fd_sc_hd__or3_1)
     1    0.006824    0.066017    0.232252    3.243360 v _606_/X (sky130_fd_sc_hd__or3_1)
                                                         _196_ (net)
                      0.066017    0.000486    3.243846 v _607_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.047962    0.097403    0.154720    3.398566 v _607_/X (sky130_fd_sc_hd__o211a_2)
                                                         _197_ (net)
                      0.099253    0.010598    3.409164 v _608_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.057375    0.120479    0.226304    3.635468 v _608_/X (sky130_fd_sc_hd__a211o_2)
                                                         _198_ (net)
                      0.124259    0.016649    3.652117 v _610_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.026395    0.109868    0.244999    3.897116 v _610_/X (sky130_fd_sc_hd__a221o_1)
                                                         _200_ (net)
                      0.110004    0.003426    3.900542 v _612_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.014062    0.069479    0.205568    4.106111 v _612_/X (sky130_fd_sc_hd__a221o_1)
                                                         _202_ (net)
                      0.069507    0.001322    4.107432 v _613_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.097435    0.106922    0.144112    4.251544 v _613_/X (sky130_fd_sc_hd__o211a_4)
                                                         net68 (net)
                      0.138132    0.043991    4.295535 v output68/A (sky130_fd_sc_hd__buf_1)
     1    0.000567    0.014398    0.082675    4.378210 v output68/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[21] (net)
                      0.014398    0.000016    4.378226 v wbs_dat_o[21] (out)
                                              4.378226   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.378226   data arrival time
---------------------------------------------------------------------------------------------
                                             14.371776   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
    10    0.062551    0.047535    2.378976    3.009343 v i_sram.sram6/DO[23] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[23] (net)
                      0.047592    0.006582    3.015924 v _622_/A (sky130_fd_sc_hd__or3_1)
     1    0.014350    0.091602    0.263700    3.279625 v _622_/X (sky130_fd_sc_hd__or3_1)
                                                         _210_ (net)
                      0.091616    0.001168    3.280793 v _624_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.064588    0.079540    0.149887    3.430680 v _624_/X (sky130_fd_sc_hd__o211a_4)
                                                         _212_ (net)
                      0.089597    0.021384    3.452064 v _626_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.093196    0.122902    0.290017    3.742081 v _626_/X (sky130_fd_sc_hd__o311a_4)
                                                         _214_ (net)
                      0.138706    0.033489    3.775571 v _629_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.020793    0.080303    0.227663    4.003234 v _629_/X (sky130_fd_sc_hd__o211a_1)
                                                         _217_ (net)
                      0.080402    0.002501    4.005735 v _630_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.005141    0.041529    0.127554    4.133289 v _630_/X (sky130_fd_sc_hd__a211o_1)
                                                         _218_ (net)
                      0.041529    0.000244    4.133533 v _631_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.074629    0.087700    0.131831    4.265364 v _631_/X (sky130_fd_sc_hd__o211a_4)
                                                         net70 (net)
                      0.103377    0.027820    4.293184 v output70/A (sky130_fd_sc_hd__buf_1)
     1    0.000469    0.012808    0.072438    4.365622 v output70/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[23] (net)
                      0.012808    0.000011    4.365633 v wbs_dat_o[23] (out)
                                              4.365633   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.365633   data arrival time
---------------------------------------------------------------------------------------------
                                             14.384368   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     9    0.053782    0.043935    2.376530    3.006896 v i_sram.sram6/DO[20] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[20] (net)
                      0.043935    0.004271    3.011168 v _598_/A (sky130_fd_sc_hd__or3_1)
     1    0.006450    0.064429    0.230502    3.241670 v _598_/X (sky130_fd_sc_hd__or3_1)
                                                         _189_ (net)
                      0.064429    0.000476    3.242146 v _599_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.071799    0.131826    0.182787    3.424933 v _599_/X (sky130_fd_sc_hd__o211a_2)
                                                         _190_ (net)
                      0.132339    0.006381    3.431313 v _600_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.037161    0.132286    0.231473    3.662787 v _600_/X (sky130_fd_sc_hd__a211o_1)
                                                         _191_ (net)
                      0.132877    0.006756    3.669543 v _602_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.032437    0.123709    0.262842    3.932385 v _602_/X (sky130_fd_sc_hd__a221o_1)
                                                         _193_ (net)
                      0.123955    0.004837    3.937221 v _604_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.006133    0.044674    0.183042    4.120263 v _604_/X (sky130_fd_sc_hd__a221o_1)
                                                         _195_ (net)
                      0.044712    0.000426    4.120689 v _605_/C1 (sky130_fd_sc_hd__o211a_4)
     1    0.091676    0.102376    0.153817    4.274506 v _605_/X (sky130_fd_sc_hd__o211a_4)
                                                         net67 (net)
                      0.104183    0.010466    4.284972 v output67/A (sky130_fd_sc_hd__buf_1)
     1    0.001084    0.014877    0.075820    4.360792 v output67/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[20] (net)
                      0.014877    0.000031    4.360823 v wbs_dat_o[20] (out)
                                              4.360823   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.360823   data arrival time
---------------------------------------------------------------------------------------------
                                             14.389178   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012933    0.151477 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110    0.509587 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780    0.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.082377    0.051362    2.377746    3.008112 v i_sram.sram6/DO[31] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[31] (net)
                      0.077947    0.027239    3.035352 v _415_/A (sky130_fd_sc_hd__or3_1)
     1    0.011164    0.082376    0.261685    3.297036 v _415_/X (sky130_fd_sc_hd__or3_1)
                                                         _028_ (net)
                      0.082376    0.000792    3.297828 v _416_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.034612    0.082736    0.148037    3.445866 v _416_/X (sky130_fd_sc_hd__o211a_2)
                                                         _029_ (net)
                      0.083266    0.005680    3.451546 v _417_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.032683    0.087319    0.191034    3.642580 v _417_/X (sky130_fd_sc_hd__a211o_2)
                                                         _030_ (net)
                      0.087909    0.006131    3.648712 v _419_/B1 (sky130_fd_sc_hd__a221o_4)
     1    0.060717    0.097050    0.240309    3.889020 v _419_/X (sky130_fd_sc_hd__a221o_4)
                                                         _032_ (net)
                      0.101815    0.016617    3.905638 v _421_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.008791    0.054486    0.185965    4.091603 v _421_/X (sky130_fd_sc_hd__a221o_1)
                                                         _034_ (net)
                      0.054497    0.000774    4.092377 v _422_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.091557    0.100718    0.135789    4.228166 v _422_/X (sky130_fd_sc_hd__o211a_4)
                                                         net79 (net)
                      0.133596    0.043544    4.271710 v output79/A (sky130_fd_sc_hd__buf_1)
     1    0.000476    0.013971    0.081164    4.352875 v output79/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[31] (net)
                      0.013971    0.000014    4.352889 v wbs_dat_o[31] (out)
                                              4.352889   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.352889   data arrival time
---------------------------------------------------------------------------------------------
                                             14.397112   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003870    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000215    0.000107    1.000107 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005152    0.053060    0.377138    1.377245 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.053060    0.000240    1.377486 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.150163    0.224965    0.196396    1.573882 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.227702    0.019999    1.593881 ^ _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.258044    0.562887    0.411489    2.005369 ^ _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.563155    0.011177    2.016546 ^ _391_/B (sky130_fd_sc_hd__or2_4)
    33    0.233338    0.524361    0.383375    2.399921 ^ _391_/X (sky130_fd_sc_hd__or2_4)
                                                         _010_ (net)
                      0.530545    0.047670    2.447592 ^ _392_/A (sky130_fd_sc_hd__inv_16)
    31    0.270890    0.162241    0.066682    2.514274 v _392_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[2] (net)
                      0.280102    0.112429    2.626703 v i_sram.sram2/EN (CF_SRAM_1024x32)
                                              2.626703   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -1.240967   19.098486   library setup time
                                             19.098486   data required time
---------------------------------------------------------------------------------------------
                                             19.098486   data required time
                                             -2.626703   data arrival time
---------------------------------------------------------------------------------------------
                                             16.471785   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002777    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000149    0.000074    1.000074 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.085905    0.197293    0.178959    1.179033 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.203424    0.027487    1.206521 ^ _379_/B (sky130_fd_sc_hd__and3_4)
    11    0.189211    0.410876    0.353167    1.559688 ^ _379_/X (sky130_fd_sc_hd__and3_4)
                                                         _001_ (net)
                      0.431531    0.071923    1.631611 ^ _423_/C (sky130_fd_sc_hd__and3_4)
     2    0.039878    0.101865    0.188822    1.820433 ^ _423_/X (sky130_fd_sc_hd__and3_4)
                                                         i_sram.sram_cs[7] (net)
                      0.103038    0.008662    1.829095 ^ hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.070319    0.521722    0.723090    2.552185 ^ hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.522198    0.010625    2.562810 ^ i_sram.sram7/EN (CF_SRAM_1024x32)
                                              2.562810   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -1.303356   19.082666   library setup time
                                             19.082666   data required time
---------------------------------------------------------------------------------------------
                                             19.082666   data required time
                                             -2.562810   data arrival time
---------------------------------------------------------------------------------------------
                                             16.519855   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003700    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000203    0.000102    1.000102 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004664    0.045300    0.359856    1.359957 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.045300    0.000217    1.360174 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148544    0.095688    0.138346    1.498520 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.101970    0.019035    1.517556 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.246137    0.345435    0.291190    1.808745 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.403040    0.107830    1.916576 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.232281    0.615865    0.587248    2.503824 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      0.616373    0.014698    2.518522 ^ i_sram.sram6/EN (CF_SRAM_1024x32)
                                              2.518522   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -1.317595   19.062773   library setup time
                                             19.062773   data required time
---------------------------------------------------------------------------------------------
                                             19.062773   data required time
                                             -2.518522   data arrival time
---------------------------------------------------------------------------------------------
                                             16.544250   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002777    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000149    0.000074    1.000074 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.085905    0.197293    0.178959    1.179033 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.203561    0.027781    1.206814 ^ _380_/B (sky130_fd_sc_hd__nand3_4)
    37    0.273024    0.549161    0.315839    1.522653 v _380_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _002_ (net)
                      0.560385    0.065554    1.588207 v _384_/C (sky130_fd_sc_hd__or3_4)
    33    0.271187    0.252942    0.538614    2.126822 v _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      0.303357    0.079395    2.206216 v _385_/A (sky130_fd_sc_hd__inv_16)
    33    0.364313    0.268903    0.264143    2.470360 ^ _385_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[4] (net)
                      0.333199    0.100622    2.570982 ^ i_sram.sram4/EN (CF_SRAM_1024x32)
                                              2.570982   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -1.266390   19.132973   library setup time
                                             19.132973   data required time
---------------------------------------------------------------------------------------------
                                             19.132973   data required time
                                             -2.570982   data arrival time
---------------------------------------------------------------------------------------------
                                             16.561991   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003870    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000215    0.000107    1.000107 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005152    0.053060    0.377138    1.377245 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.053060    0.000240    1.377486 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.150163    0.224965    0.196396    1.573882 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.227728    0.020088    1.593969 ^ _381_/B (sky130_fd_sc_hd__and2b_4)
    11    0.146658    0.367484    0.337169    1.931138 ^ _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.367879    0.010131    1.941270 ^ _393_/A (sky130_fd_sc_hd__nand2_8)
    33    0.247259    0.284396    0.183703    2.124973 v _393_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _011_ (net)
                      0.317290    0.072110    2.197083 v _394_/A (sky130_fd_sc_hd__inv_12)
    31    0.242708    0.224719    0.256642    2.453725 ^ _394_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[1] (net)
                      0.248261    0.056239    2.509964 ^ i_sram.sram1/EN (CF_SRAM_1024x32)
                                              2.509964   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -1.244731   19.121033   library setup time
                                             19.121033   data required time
---------------------------------------------------------------------------------------------
                                             19.121033   data required time
                                             -2.509964   data arrival time
---------------------------------------------------------------------------------------------
                                             16.611069   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003870    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000215    0.000107    1.000107 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005152    0.053060    0.377138    1.377245 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.053060    0.000240    1.377486 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.150163    0.224965    0.196396    1.573882 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.227728    0.020088    1.593969 ^ _381_/B (sky130_fd_sc_hd__and2b_4)
    11    0.146658    0.367484    0.337169    1.931138 ^ _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.370640    0.027456    1.958594 ^ _382_/B (sky130_fd_sc_hd__nand2_8)
    33    0.234586    0.288836    0.146104    2.104698 v _382_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _004_ (net)
                      0.303248    0.049233    2.153931 v _383_/A (sky130_fd_sc_hd__inv_12)
    24    0.239266    0.220081    0.250494    2.404425 ^ _383_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[5] (net)
                      0.240851    0.052332    2.456757 ^ i_sram.sram5/EN (CF_SRAM_1024x32)
                                              2.456757   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -1.242588   19.145716   library setup time
                                             19.145716   data required time
---------------------------------------------------------------------------------------------
                                             19.145716   data required time
                                             -2.456757   data arrival time
---------------------------------------------------------------------------------------------
                                             16.688959   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003700    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000203    0.000102    1.000102 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004664    0.045300    0.359856    1.359957 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.045300    0.000217    1.360174 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148544    0.095688    0.138346    1.498520 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.099526    0.015049    1.513569 v _395_/A (sky130_fd_sc_hd__or3_4)
    33    0.294245    0.283953    0.440170    1.953739 v _395_/X (sky130_fd_sc_hd__or3_4)
                                                         _012_ (net)
                      0.314864    0.070305    2.024044 v _396_/A (sky130_fd_sc_hd__inv_16)
    33    0.296736    0.232188    0.252226    2.276269 ^ _396_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[0] (net)
                      0.274568    0.076900    2.353169 ^ i_sram.sram0/EN (CF_SRAM_1024x32)
                                              2.353169   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -1.252342   19.130180   library setup time
                                             19.130180   data required time
---------------------------------------------------------------------------------------------
                                             19.130180   data required time
                                             -2.353169   data arrival time
---------------------------------------------------------------------------------------------
                                             16.777010   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003870    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000215    0.000107    1.000107 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005152    0.053060    0.377138    1.377245 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.053060    0.000240    1.377486 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.150163    0.224965    0.196396    1.573882 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.226588    0.015599    1.589480 ^ _388_/A (sky130_fd_sc_hd__nand3_4)
     7    0.101135    0.232530    0.200426    1.789906 v _388_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _008_ (net)
                      0.235085    0.019405    1.809311 v _389_/A (sky130_fd_sc_hd__inv_16)
    33    0.371738    0.269409    0.229674    2.038986 ^ _389_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[3] (net)
                      0.312981    0.081455    2.120440 ^ i_sram.sram3/EN (CF_SRAM_1024x32)
                                              2.120440   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -1.262316   19.082340   library setup time
                                             19.082340   data required time
---------------------------------------------------------------------------------------------
                                             19.082340   data required time
                                             -2.120440   data arrival time
---------------------------------------------------------------------------------------------
                                             16.961899   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.749858    0.242111    2.629214 ^ i_sram.sram7/BEN[8] (CF_SRAM_1024x32)
                                              2.629214   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.755242   19.630779   library setup time
                                             19.630779   data required time
---------------------------------------------------------------------------------------------
                                             19.630779   data required time
                                             -2.629214   data arrival time
---------------------------------------------------------------------------------------------
                                             17.001566   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.749581    0.241860    2.628963 ^ i_sram.sram7/BEN[9] (CF_SRAM_1024x32)
                                              2.628963   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.755183   19.630840   library setup time
                                             19.630840   data required time
---------------------------------------------------------------------------------------------
                                             19.630840   data required time
                                             -2.628963   data arrival time
---------------------------------------------------------------------------------------------
                                             17.001877   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.749102    0.241425    2.628528 ^ i_sram.sram7/BEN[10] (CF_SRAM_1024x32)
                                              2.628528   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.755080   19.630943   library setup time
                                             19.630943   data required time
---------------------------------------------------------------------------------------------
                                             19.630943   data required time
                                             -2.628528   data arrival time
---------------------------------------------------------------------------------------------
                                             17.002415   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.748445    0.240829    2.627932 ^ i_sram.sram7/BEN[11] (CF_SRAM_1024x32)
                                              2.627932   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.754939   19.631083   library setup time
                                             19.631083   data required time
---------------------------------------------------------------------------------------------
                                             19.631083   data required time
                                             -2.627932   data arrival time
---------------------------------------------------------------------------------------------
                                             17.003151   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.747508    0.239977    2.627080 ^ i_sram.sram7/BEN[12] (CF_SRAM_1024x32)
                                              2.627080   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.754738   19.631285   library setup time
                                             19.631285   data required time
---------------------------------------------------------------------------------------------
                                             19.631285   data required time
                                             -2.627080   data arrival time
---------------------------------------------------------------------------------------------
                                             17.004204   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.745873    0.238488    2.625591 ^ i_sram.sram7/BEN[13] (CF_SRAM_1024x32)
                                              2.625591   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.754388   19.631634   library setup time
                                             19.631634   data required time
---------------------------------------------------------------------------------------------
                                             19.631634   data required time
                                             -2.625591   data arrival time
---------------------------------------------------------------------------------------------
                                             17.006042   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.744421    0.237162    2.624265 ^ i_sram.sram7/BEN[14] (CF_SRAM_1024x32)
                                              2.624265   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.754077   19.631947   library setup time
                                             19.631947   data required time
---------------------------------------------------------------------------------------------
                                             19.631947   data required time
                                             -2.624265   data arrival time
---------------------------------------------------------------------------------------------
                                             17.007681   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.742047    0.234988    2.622091 ^ i_sram.sram7/BEN[15] (CF_SRAM_1024x32)
                                              2.622091   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.753568   19.632454   library setup time
                                             19.632454   data required time
---------------------------------------------------------------------------------------------
                                             19.632454   data required time
                                             -2.622091   data arrival time
---------------------------------------------------------------------------------------------
                                             17.010363   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.736810    0.230162    2.617265 ^ i_sram.sram6/BEN[8] (CF_SRAM_1024x32)
                                              2.617265   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.752317   19.628052   library setup time
                                             19.628052   data required time
---------------------------------------------------------------------------------------------
                                             19.628052   data required time
                                             -2.617265   data arrival time
---------------------------------------------------------------------------------------------
                                             17.010786   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.736548    0.229919    2.617022 ^ i_sram.sram6/BEN[9] (CF_SRAM_1024x32)
                                              2.617022   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.752261   19.628107   library setup time
                                             19.628107   data required time
---------------------------------------------------------------------------------------------
                                             19.628107   data required time
                                             -2.617022   data arrival time
---------------------------------------------------------------------------------------------
                                             17.011086   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.736059    0.229466    2.616569 ^ i_sram.sram6/BEN[10] (CF_SRAM_1024x32)
                                              2.616569   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.752156   19.628212   library setup time
                                             19.628212   data required time
---------------------------------------------------------------------------------------------
                                             19.628212   data required time
                                             -2.616569   data arrival time
---------------------------------------------------------------------------------------------
                                             17.011644   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.735322    0.228783    2.615886 ^ i_sram.sram6/BEN[11] (CF_SRAM_1024x32)
                                              2.615886   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.751998   19.628370   library setup time
                                             19.628370   data required time
---------------------------------------------------------------------------------------------
                                             19.628370   data required time
                                             -2.615886   data arrival time
---------------------------------------------------------------------------------------------
                                             17.012484   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.707911    0.184541    2.626042 ^ i_sram.sram7/BEN[0] (CF_SRAM_1024x32)
                                              2.626042   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.746249   19.639772   library setup time
                                             19.639772   data required time
---------------------------------------------------------------------------------------------
                                             19.639772   data required time
                                             -2.626042   data arrival time
---------------------------------------------------------------------------------------------
                                             17.013731   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.707674    0.184287    2.625788 ^ i_sram.sram7/BEN[1] (CF_SRAM_1024x32)
                                              2.625788   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.746198   19.639824   library setup time
                                             19.639824   data required time
---------------------------------------------------------------------------------------------
                                             19.639824   data required time
                                             -2.625788   data arrival time
---------------------------------------------------------------------------------------------
                                             17.014036   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.707236    0.183818    2.625319 ^ i_sram.sram7/BEN[2] (CF_SRAM_1024x32)
                                              2.625319   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.746104   19.639919   library setup time
                                             19.639919   data required time
---------------------------------------------------------------------------------------------
                                             19.639919   data required time
                                             -2.625319   data arrival time
---------------------------------------------------------------------------------------------
                                             17.014601   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.732757    0.226397    2.613500 ^ i_sram.sram6/BEN[12] (CF_SRAM_1024x32)
                                              2.613500   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.751448   19.628920   library setup time
                                             19.628920   data required time
---------------------------------------------------------------------------------------------
                                             19.628920   data required time
                                             -2.613500   data arrival time
---------------------------------------------------------------------------------------------
                                             17.015421   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.706601    0.183136    2.624637 ^ i_sram.sram7/BEN[3] (CF_SRAM_1024x32)
                                              2.624637   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.745968   19.640053   library setup time
                                             19.640053   data required time
---------------------------------------------------------------------------------------------
                                             19.640053   data required time
                                             -2.624637   data arrival time
---------------------------------------------------------------------------------------------
                                             17.015417   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.705744    0.182214    2.623714 ^ i_sram.sram7/BEN[4] (CF_SRAM_1024x32)
                                              2.623714   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.745784   19.640238   library setup time
                                             19.640238   data required time
---------------------------------------------------------------------------------------------
                                             19.640238   data required time
                                             -2.623714   data arrival time
---------------------------------------------------------------------------------------------
                                             17.016523   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.701218    0.177303    2.618803 ^ i_sram.sram6/BEN[0] (CF_SRAM_1024x32)
                                              2.618803   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.744686   19.635681   library setup time
                                             19.635681   data required time
---------------------------------------------------------------------------------------------
                                             19.635681   data required time
                                             -2.618803   data arrival time
---------------------------------------------------------------------------------------------
                                             17.016878   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.700999    0.177064    2.618565 ^ i_sram.sram6/BEN[1] (CF_SRAM_1024x32)
                                              2.618565   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.744639   19.635729   library setup time
                                             19.635729   data required time
---------------------------------------------------------------------------------------------
                                             19.635729   data required time
                                             -2.618565   data arrival time
---------------------------------------------------------------------------------------------
                                             17.017162   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.700592    0.176619    2.618119 ^ i_sram.sram6/BEN[2] (CF_SRAM_1024x32)
                                              2.618119   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.744552   19.635817   library setup time
                                             19.635817   data required time
---------------------------------------------------------------------------------------------
                                             19.635817   data required time
                                             -2.618119   data arrival time
---------------------------------------------------------------------------------------------
                                             17.017698   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.704673    0.181058    2.622559 ^ i_sram.sram7/BEN[5] (CF_SRAM_1024x32)
                                              2.622559   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.745555   19.640467   library setup time
                                             19.640467   data required time
---------------------------------------------------------------------------------------------
                                             19.640467   data required time
                                             -2.622559   data arrival time
---------------------------------------------------------------------------------------------
                                             17.017910   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.699980    0.175948    2.617448 ^ i_sram.sram6/BEN[3] (CF_SRAM_1024x32)
                                              2.617448   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.744421   19.635946   library setup time
                                             19.635946   data required time
---------------------------------------------------------------------------------------------
                                             19.635946   data required time
                                             -2.617448   data arrival time
---------------------------------------------------------------------------------------------
                                             17.018499   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.729735    0.223548    2.610651 ^ i_sram.sram6/BEN[13] (CF_SRAM_1024x32)
                                              2.610651   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.750800   19.629568   library setup time
                                             19.629568   data required time
---------------------------------------------------------------------------------------------
                                             19.629568   data required time
                                             -2.610651   data arrival time
---------------------------------------------------------------------------------------------
                                             17.018917   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.699163    0.175051    2.616551 ^ i_sram.sram6/BEN[4] (CF_SRAM_1024x32)
                                              2.616551   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.744246   19.636122   library setup time
                                             19.636122   data required time
---------------------------------------------------------------------------------------------
                                             19.636122   data required time
                                             -2.616551   data arrival time
---------------------------------------------------------------------------------------------
                                             17.019571   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.703392    0.179671    2.621171 ^ i_sram.sram7/BEN[6] (CF_SRAM_1024x32)
                                              2.621171   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.745280   19.640743   library setup time
                                             19.640743   data required time
---------------------------------------------------------------------------------------------
                                             19.640743   data required time
                                             -2.621171   data arrival time
---------------------------------------------------------------------------------------------
                                             17.019571   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.728215    0.222126    2.609229 ^ i_sram.sram6/BEN[14] (CF_SRAM_1024x32)
                                              2.609229   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.750474   19.629894   library setup time
                                             19.629894   data required time
---------------------------------------------------------------------------------------------
                                             19.629894   data required time
                                             -2.609229   data arrival time
---------------------------------------------------------------------------------------------
                                             17.020664   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.698144    0.173928    2.615428 ^ i_sram.sram6/BEN[5] (CF_SRAM_1024x32)
                                              2.615428   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.744027   19.636341   library setup time
                                             19.636341   data required time
---------------------------------------------------------------------------------------------
                                             19.636341   data required time
                                             -2.615428   data arrival time
---------------------------------------------------------------------------------------------
                                             17.020914   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.702206    0.178381    2.619881 ^ i_sram.sram7/BEN[7] (CF_SRAM_1024x32)
                                              2.619881   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.745026   19.640997   library setup time
                                             19.640997   data required time
---------------------------------------------------------------------------------------------
                                             19.640997   data required time
                                             -2.619881   data arrival time
---------------------------------------------------------------------------------------------
                                             17.021116   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.696924    0.172579    2.614080 ^ i_sram.sram6/BEN[6] (CF_SRAM_1024x32)
                                              2.614080   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.743766   19.636602   library setup time
                                             19.636602   data required time
---------------------------------------------------------------------------------------------
                                             19.636602   data required time
                                             -2.614080   data arrival time
---------------------------------------------------------------------------------------------
                                             17.022522   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.726316    0.220345    2.607448 ^ i_sram.sram6/BEN[15] (CF_SRAM_1024x32)
                                              2.607448   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.750067   19.630302   library setup time
                                             19.630302   data required time
---------------------------------------------------------------------------------------------
                                             19.630302   data required time
                                             -2.607448   data arrival time
---------------------------------------------------------------------------------------------
                                             17.022854   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.693443    0.168700    2.610200 ^ i_sram.sram6/BEN[7] (CF_SRAM_1024x32)
                                              2.610200   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.743019   19.637348   library setup time
                                             19.637348   data required time
---------------------------------------------------------------------------------------------
                                             19.637348   data required time
                                             -2.610200   data arrival time
---------------------------------------------------------------------------------------------
                                             17.027147   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.674749    0.147001    2.588501 ^ i_sram.sram5/BEN[0] (CF_SRAM_1024x32)
                                              2.588501   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.740321   19.647984   library setup time
                                             19.647984   data required time
---------------------------------------------------------------------------------------------
                                             19.647984   data required time
                                             -2.588501   data arrival time
---------------------------------------------------------------------------------------------
                                             17.059481   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.674546    0.146757    2.588257 ^ i_sram.sram5/BEN[1] (CF_SRAM_1024x32)
                                              2.588257   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.740277   19.648026   library setup time
                                             19.648026   data required time
---------------------------------------------------------------------------------------------
                                             19.648026   data required time
                                             -2.588257   data arrival time
---------------------------------------------------------------------------------------------
                                             17.059769   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.674245    0.146393    2.587894 ^ i_sram.sram5/BEN[2] (CF_SRAM_1024x32)
                                              2.587894   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.740213   19.648090   library setup time
                                             19.648090   data required time
---------------------------------------------------------------------------------------------
                                             19.648090   data required time
                                             -2.587894   data arrival time
---------------------------------------------------------------------------------------------
                                             17.060196   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.699768    0.194660    2.581763 ^ i_sram.sram5/BEN[8] (CF_SRAM_1024x32)
                                              2.581763   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.745685   19.642618   library setup time
                                             19.642618   data required time
---------------------------------------------------------------------------------------------
                                             19.642618   data required time
                                             -2.581763   data arrival time
---------------------------------------------------------------------------------------------
                                             17.060856   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.673687    0.145717    2.587217 ^ i_sram.sram5/BEN[3] (CF_SRAM_1024x32)
                                              2.587217   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.740093   19.648211   library setup time
                                             19.648211   data required time
---------------------------------------------------------------------------------------------
                                             19.648211   data required time
                                             -2.587217   data arrival time
---------------------------------------------------------------------------------------------
                                             17.060993   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.699546    0.194438    2.581542 ^ i_sram.sram5/BEN[9] (CF_SRAM_1024x32)
                                              2.581542   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.745637   19.642666   library setup time
                                             19.642666   data required time
---------------------------------------------------------------------------------------------
                                             19.642666   data required time
                                             -2.581542   data arrival time
---------------------------------------------------------------------------------------------
                                             17.061125   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.699074    0.193969    2.581072 ^ i_sram.sram5/BEN[10] (CF_SRAM_1024x32)
                                              2.581072   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.745536   19.642767   library setup time
                                             19.642767   data required time
---------------------------------------------------------------------------------------------
                                             19.642767   data required time
                                             -2.581072   data arrival time
---------------------------------------------------------------------------------------------
                                             17.061695   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.672687    0.144502    2.586003 ^ i_sram.sram5/BEN[4] (CF_SRAM_1024x32)
                                              2.586003   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.739879   19.648424   library setup time
                                             19.648424   data required time
---------------------------------------------------------------------------------------------
                                             19.648424   data required time
                                             -2.586003   data arrival time
---------------------------------------------------------------------------------------------
                                             17.062422   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.698386    0.193281    2.580384 ^ i_sram.sram5/BEN[11] (CF_SRAM_1024x32)
                                              2.580384   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.745388   19.642916   library setup time
                                             19.642916   data required time
---------------------------------------------------------------------------------------------
                                             19.642916   data required time
                                             -2.580384   data arrival time
---------------------------------------------------------------------------------------------
                                             17.062531   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.697515    0.192410    2.579513 ^ i_sram.sram5/BEN[12] (CF_SRAM_1024x32)
                                              2.579513   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.745202   19.643103   library setup time
                                             19.643103   data required time
---------------------------------------------------------------------------------------------
                                             19.643103   data required time
                                             -2.579513   data arrival time
---------------------------------------------------------------------------------------------
                                             17.063589   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.671751    0.143360    2.584861 ^ i_sram.sram5/BEN[5] (CF_SRAM_1024x32)
                                              2.584861   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.739678   19.648624   library setup time
                                             19.648624   data required time
---------------------------------------------------------------------------------------------
                                             19.648624   data required time
                                             -2.584861   data arrival time
---------------------------------------------------------------------------------------------
                                             17.063765   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.670634    0.141990    2.583491 ^ i_sram.sram5/BEN[6] (CF_SRAM_1024x32)
                                              2.583491   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.739438   19.648865   library setup time
                                             19.648865   data required time
---------------------------------------------------------------------------------------------
                                             19.648865   data required time
                                             -2.583491   data arrival time
---------------------------------------------------------------------------------------------
                                             17.065374   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.695997    0.190888    2.577991 ^ i_sram.sram5/BEN[13] (CF_SRAM_1024x32)
                                              2.577991   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.744876   19.643427   library setup time
                                             19.643427   data required time
---------------------------------------------------------------------------------------------
                                             19.643427   data required time
                                             -2.577991   data arrival time
---------------------------------------------------------------------------------------------
                                             17.065435   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.694586    0.189468    2.576571 ^ i_sram.sram5/BEN[14] (CF_SRAM_1024x32)
                                              2.576571   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.744574   19.643728   library setup time
                                             19.643728   data required time
---------------------------------------------------------------------------------------------
                                             19.643728   data required time
                                             -2.576571   data arrival time
---------------------------------------------------------------------------------------------
                                             17.067160   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.669383    0.140490    2.581990 ^ i_sram.sram5/BEN[7] (CF_SRAM_1024x32)
                                              2.581990   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.739170   19.649132   library setup time
                                             19.649132   data required time
---------------------------------------------------------------------------------------------
                                             19.649132   data required time
                                             -2.581990   data arrival time
---------------------------------------------------------------------------------------------
                                             17.067142   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.692807    0.187671    2.574775 ^ i_sram.sram5/BEN[15] (CF_SRAM_1024x32)
                                              2.574775   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.744192   19.644112   library setup time
                                             19.644112   data required time
---------------------------------------------------------------------------------------------
                                             19.644112   data required time
                                             -2.574775   data arrival time
---------------------------------------------------------------------------------------------
                                             17.069336   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.629148    0.079977    2.521477 ^ i_sram.sram1/BEN[0] (CF_SRAM_1024x32)
                                              2.521477   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.729979   19.635786   library setup time
                                             19.635786   data required time
---------------------------------------------------------------------------------------------
                                             19.635786   data required time
                                             -2.521477   data arrival time
---------------------------------------------------------------------------------------------
                                             17.114307   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.625504    0.071557    2.513057 ^ i_sram.sram1/BEN[1] (CF_SRAM_1024x32)
                                              2.513057   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.729197   19.636564   library setup time
                                             19.636564   data required time
---------------------------------------------------------------------------------------------
                                             19.636564   data required time
                                             -2.513057   data arrival time
---------------------------------------------------------------------------------------------
                                             17.123508   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.631214    0.118410    2.505513 ^ i_sram.sram1/BEN[8] (CF_SRAM_1024x32)
                                              2.505513   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.730422   19.635342   library setup time
                                             19.635342   data required time
---------------------------------------------------------------------------------------------
                                             19.635342   data required time
                                             -2.505513   data arrival time
---------------------------------------------------------------------------------------------
                                             17.129829   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.622561    0.063602    2.505102 ^ i_sram.sram1/BEN[2] (CF_SRAM_1024x32)
                                              2.505102   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.728566   19.637197   library setup time
                                             19.637197   data required time
---------------------------------------------------------------------------------------------
                                             19.637197   data required time
                                             -2.505102   data arrival time
---------------------------------------------------------------------------------------------
                                             17.132095   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.625672    0.111145    2.498248 ^ i_sram.sram1/BEN[9] (CF_SRAM_1024x32)
                                              2.498248   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.729233   19.636530   library setup time
                                             19.636530   data required time
---------------------------------------------------------------------------------------------
                                             19.636530   data required time
                                             -2.498248   data arrival time
---------------------------------------------------------------------------------------------
                                             17.138283   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.620315    0.056399    2.497899 ^ i_sram.sram1/BEN[3] (CF_SRAM_1024x32)
                                              2.497899   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.728085   19.637678   library setup time
                                             19.637678   data required time
---------------------------------------------------------------------------------------------
                                             19.637678   data required time
                                             -2.497899   data arrival time
---------------------------------------------------------------------------------------------
                                             17.139780   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.619300    0.102295    2.489398 ^ i_sram.sram1/BEN[10] (CF_SRAM_1024x32)
                                              2.489398   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.727867   19.637896   library setup time
                                             19.637896   data required time
---------------------------------------------------------------------------------------------
                                             19.637896   data required time
                                             -2.489398   data arrival time
---------------------------------------------------------------------------------------------
                                             17.148499   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.480680    0.102221    2.018304 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.613454    0.423196    2.441500 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.618148    0.047857    2.489357 ^ i_sram.sram1/BEN[4] (CF_SRAM_1024x32)
                                              2.489357   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.727620   19.638142   library setup time
                                             19.638142   data required time
---------------------------------------------------------------------------------------------
                                             19.638142   data required time
                                             -2.489357   data arrival time
---------------------------------------------------------------------------------------------
                                             17.148787   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.608092    0.084417    2.471520 ^ i_sram.sram1/BEN[11] (CF_SRAM_1024x32)
                                              2.471520   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.725464   19.640299   library setup time
                                             19.640299   data required time
---------------------------------------------------------------------------------------------
                                             19.640299   data required time
                                             -2.471520   data arrival time
---------------------------------------------------------------------------------------------
                                             17.168779   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.477127    0.108847    2.015497 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.589587    0.371606    2.387103 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.593223    0.043711    2.430814 ^ i_sram.sram1/BEN[12] (CF_SRAM_1024x32)
                                              2.430814   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.722276   19.643488   library setup time
                                             19.643488   data required time
---------------------------------------------------------------------------------------------
                                             19.643488   data required time
                                             -2.430814   data arrival time
---------------------------------------------------------------------------------------------
                                             17.212673   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.557819    0.092214    2.433394 ^ i_sram.sram7/BEN[23] (CF_SRAM_1024x32)
                                              2.433394   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.714069   19.671953   library setup time
                                             19.671953   data required time
---------------------------------------------------------------------------------------------
                                             19.671953   data required time
                                             -2.433394   data arrival time
---------------------------------------------------------------------------------------------
                                             17.238560   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.557669    0.091956    2.433136 ^ i_sram.sram7/BEN[22] (CF_SRAM_1024x32)
                                              2.433136   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.714037   19.671986   library setup time
                                             19.671986   data required time
---------------------------------------------------------------------------------------------
                                             19.671986   data required time
                                             -2.433136   data arrival time
---------------------------------------------------------------------------------------------
                                             17.238850   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.557389    0.091474    2.432655 ^ i_sram.sram7/BEN[21] (CF_SRAM_1024x32)
                                              2.432655   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.713977   19.672047   library setup time
                                             19.672047   data required time
---------------------------------------------------------------------------------------------
                                             19.672047   data required time
                                             -2.432655   data arrival time
---------------------------------------------------------------------------------------------
                                             17.239391   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.556991    0.090783    2.431963 ^ i_sram.sram7/BEN[20] (CF_SRAM_1024x32)
                                              2.431963   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.713892   19.672131   library setup time
                                             19.672131   data required time
---------------------------------------------------------------------------------------------
                                             19.672131   data required time
                                             -2.431963   data arrival time
---------------------------------------------------------------------------------------------
                                             17.240168   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.556464    0.089860    2.431041 ^ i_sram.sram7/BEN[19] (CF_SRAM_1024x32)
                                              2.431041   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.713779   19.672243   library setup time
                                             19.672243   data required time
---------------------------------------------------------------------------------------------
                                             19.672243   data required time
                                             -2.431041   data arrival time
---------------------------------------------------------------------------------------------
                                             17.241203   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.555811    0.088705    2.429885 ^ i_sram.sram7/BEN[18] (CF_SRAM_1024x32)
                                              2.429885   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.713639   19.672384   library setup time
                                             19.672384   data required time
---------------------------------------------------------------------------------------------
                                             19.672384   data required time
                                             -2.429885   data arrival time
---------------------------------------------------------------------------------------------
                                             17.242498   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.537973    0.082399    2.432935 ^ i_sram.sram7/BEN[31] (CF_SRAM_1024x32)
                                              2.432935   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.709814   19.676208   library setup time
                                             19.676208   data required time
---------------------------------------------------------------------------------------------
                                             19.676208   data required time
                                             -2.432935   data arrival time
---------------------------------------------------------------------------------------------
                                             17.243273   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.537880    0.082226    2.432762 ^ i_sram.sram7/BEN[30] (CF_SRAM_1024x32)
                                              2.432762   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.709794   19.676228   library setup time
                                             19.676228   data required time
---------------------------------------------------------------------------------------------
                                             19.676228   data required time
                                             -2.432762   data arrival time
---------------------------------------------------------------------------------------------
                                             17.243465   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.537646    0.081786    2.432322 ^ i_sram.sram7/BEN[29] (CF_SRAM_1024x32)
                                              2.432322   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.709744   19.676279   library setup time
                                             19.676279   data required time
---------------------------------------------------------------------------------------------
                                             19.676279   data required time
                                             -2.432322   data arrival time
---------------------------------------------------------------------------------------------
                                             17.243956   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.537294    0.081120    2.431656 ^ i_sram.sram7/BEN[28] (CF_SRAM_1024x32)
                                              2.431656   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.709669   19.676353   library setup time
                                             19.676353   data required time
---------------------------------------------------------------------------------------------
                                             19.676353   data required time
                                             -2.431656   data arrival time
---------------------------------------------------------------------------------------------
                                             17.244698   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.536845    0.080262    2.430798 ^ i_sram.sram7/BEN[27] (CF_SRAM_1024x32)
                                              2.430798   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.709572   19.676449   library setup time
                                             19.676449   data required time
---------------------------------------------------------------------------------------------
                                             19.676449   data required time
                                             -2.430798   data arrival time
---------------------------------------------------------------------------------------------
                                             17.245651   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.553765    0.084991    2.426172 ^ i_sram.sram7/BEN[17] (CF_SRAM_1024x32)
                                              2.426172   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.713200   19.672823   library setup time
                                             19.672823   data required time
---------------------------------------------------------------------------------------------
                                             19.672823   data required time
                                             -2.426172   data arrival time
---------------------------------------------------------------------------------------------
                                             17.246651   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.536195    0.079006    2.429542 ^ i_sram.sram7/BEN[26] (CF_SRAM_1024x32)
                                              2.429542   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.709433   19.676590   library setup time
                                             19.676590   data required time
---------------------------------------------------------------------------------------------
                                             19.676590   data required time
                                             -2.429542   data arrival time
---------------------------------------------------------------------------------------------
                                             17.247049   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.535568    0.077774    2.428310 ^ i_sram.sram7/BEN[24] (CF_SRAM_1024x32)
                                              2.428310   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.709298   19.676723   library setup time
                                             19.676723   data required time
---------------------------------------------------------------------------------------------
                                             19.676723   data required time
                                             -2.428310   data arrival time
---------------------------------------------------------------------------------------------
                                             17.248413   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.535432    0.077505    2.428041 ^ i_sram.sram7/BEN[25] (CF_SRAM_1024x32)
                                              2.428041   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.709269   19.676754   library setup time
                                             19.676754   data required time
---------------------------------------------------------------------------------------------
                                             19.676754   data required time
                                             -2.428041   data arrival time
---------------------------------------------------------------------------------------------
                                             17.248711   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.549999    0.077705    2.418885 ^ i_sram.sram6/BEN[23] (CF_SRAM_1024x32)
                                              2.418885   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.712265   19.668104   library setup time
                                             19.668104   data required time
---------------------------------------------------------------------------------------------
                                             19.668104   data required time
                                             -2.418885   data arrival time
---------------------------------------------------------------------------------------------
                                             17.249220   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.549879    0.077461    2.418641 ^ i_sram.sram6/BEN[22] (CF_SRAM_1024x32)
                                              2.418641   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.712239   19.668129   library setup time
                                             19.668129   data required time
---------------------------------------------------------------------------------------------
                                             19.668129   data required time
                                             -2.418641   data arrival time
---------------------------------------------------------------------------------------------
                                             17.249487   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.549658    0.077011    2.418192 ^ i_sram.sram6/BEN[21] (CF_SRAM_1024x32)
                                              2.418192   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.712192   19.668177   library setup time
                                             19.668177   data required time
---------------------------------------------------------------------------------------------
                                             19.668177   data required time
                                             -2.418192   data arrival time
---------------------------------------------------------------------------------------------
                                             17.249985   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.549321    0.076320    2.417501 ^ i_sram.sram6/BEN[20] (CF_SRAM_1024x32)
                                              2.417501   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.712119   19.668247   library setup time
                                             19.668247   data required time
---------------------------------------------------------------------------------------------
                                             19.668247   data required time
                                             -2.417501   data arrival time
---------------------------------------------------------------------------------------------
                                             17.250748   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.551637    0.080952    2.422133 ^ i_sram.sram7/BEN[16] (CF_SRAM_1024x32)
                                              2.422133   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.712744   19.673279   library setup time
                                             19.673279   data required time
---------------------------------------------------------------------------------------------
                                             19.673279   data required time
                                             -2.422133   data arrival time
---------------------------------------------------------------------------------------------
                                             17.251146   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.548911    0.075471    2.416652 ^ i_sram.sram6/BEN[19] (CF_SRAM_1024x32)
                                              2.416652   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.712031   19.668337   library setup time
                                             19.668337   data required time
---------------------------------------------------------------------------------------------
                                             19.668337   data required time
                                             -2.416652   data arrival time
---------------------------------------------------------------------------------------------
                                             17.251684   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.530266    0.066471    2.417007 ^ i_sram.sram6/BEN[31] (CF_SRAM_1024x32)
                                              2.417007   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.708034   19.672333   library setup time
                                             19.672333   data required time
---------------------------------------------------------------------------------------------
                                             19.672333   data required time
                                             -2.417007   data arrival time
---------------------------------------------------------------------------------------------
                                             17.255327   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.547351    0.072146    2.413327 ^ i_sram.sram6/BEN[18] (CF_SRAM_1024x32)
                                              2.413327   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.711697   19.668671   library setup time
                                             19.668671   data required time
---------------------------------------------------------------------------------------------
                                             19.668671   data required time
                                             -2.413327   data arrival time
---------------------------------------------------------------------------------------------
                                             17.255344   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.530164    0.066234    2.416770 ^ i_sram.sram6/BEN[30] (CF_SRAM_1024x32)
                                              2.416770   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.708012   19.672358   library setup time
                                             19.672358   data required time
---------------------------------------------------------------------------------------------
                                             19.672358   data required time
                                             -2.416770   data arrival time
---------------------------------------------------------------------------------------------
                                             17.255589   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.529971    0.065784    2.416320 ^ i_sram.sram6/BEN[29] (CF_SRAM_1024x32)
                                              2.416320   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.707971   19.672398   library setup time
                                             19.672398   data required time
---------------------------------------------------------------------------------------------
                                             19.672398   data required time
                                             -2.416320   data arrival time
---------------------------------------------------------------------------------------------
                                             17.256079   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.529668    0.065070    2.415606 ^ i_sram.sram6/BEN[28] (CF_SRAM_1024x32)
                                              2.415606   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.707906   19.672462   library setup time
                                             19.672462   data required time
---------------------------------------------------------------------------------------------
                                             19.672462   data required time
                                             -2.415606   data arrival time
---------------------------------------------------------------------------------------------
                                             17.256857   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.529288    0.064165    2.414701 ^ i_sram.sram6/BEN[27] (CF_SRAM_1024x32)
                                              2.414701   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.707824   19.672543   library setup time
                                             19.672543   data required time
---------------------------------------------------------------------------------------------
                                             19.672543   data required time
                                             -2.414701   data arrival time
---------------------------------------------------------------------------------------------
                                             17.257841   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.546002    0.069141    2.410321 ^ i_sram.sram6/BEN[17] (CF_SRAM_1024x32)
                                              2.410321   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.711408   19.668961   library setup time
                                             19.668961   data required time
---------------------------------------------------------------------------------------------
                                             19.668961   data required time
                                             -2.410321   data arrival time
---------------------------------------------------------------------------------------------
                                             17.258640   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.528821    0.063031    2.413567 ^ i_sram.sram6/BEN[26] (CF_SRAM_1024x32)
                                              2.413567   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.707724   19.672644   library setup time
                                             19.672644   data required time
---------------------------------------------------------------------------------------------
                                             19.672644   data required time
                                             -2.413567   data arrival time
---------------------------------------------------------------------------------------------
                                             17.259079   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.528234    0.061578    2.412114 ^ i_sram.sram6/BEN[25] (CF_SRAM_1024x32)
                                              2.412114   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.707598   19.672771   library setup time
                                             19.672771   data required time
---------------------------------------------------------------------------------------------
                                             19.672771   data required time
                                             -2.412114   data arrival time
---------------------------------------------------------------------------------------------
                                             17.260658   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.527003    0.058403    2.408939 ^ i_sram.sram6/BEN[24] (CF_SRAM_1024x32)
                                              2.408939   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.707334   19.673033   library setup time
                                             19.673033   data required time
---------------------------------------------------------------------------------------------
                                             19.673033   data required time
                                             -2.408939   data arrival time
---------------------------------------------------------------------------------------------
                                             17.264095   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.543004    0.061912    2.403093 ^ i_sram.sram6/BEN[16] (CF_SRAM_1024x32)
                                              2.403093   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.710765   19.669603   library setup time
                                             19.669603   data required time
---------------------------------------------------------------------------------------------
                                             19.669603   data required time
                                             -2.403093   data arrival time
---------------------------------------------------------------------------------------------
                                             17.266510   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.525819    0.055163    2.405699 ^ i_sram.sram4/BEN[31] (CF_SRAM_1024x32)
                                              2.405699   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.708684   19.690680   library setup time
                                             19.690680   data required time
---------------------------------------------------------------------------------------------
                                             19.690680   data required time
                                             -2.405699   data arrival time
---------------------------------------------------------------------------------------------
                                             17.284981   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.525734    0.054923    2.405459 ^ i_sram.sram4/BEN[30] (CF_SRAM_1024x32)
                                              2.405459   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.708665   19.690697   library setup time
                                             19.690697   data required time
---------------------------------------------------------------------------------------------
                                             19.690697   data required time
                                             -2.405459   data arrival time
---------------------------------------------------------------------------------------------
                                             17.285238   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.525573    0.054465    2.405001 ^ i_sram.sram4/BEN[29] (CF_SRAM_1024x32)
                                              2.405001   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.708631   19.690731   library setup time
                                             19.690731   data required time
---------------------------------------------------------------------------------------------
                                             19.690731   data required time
                                             -2.405001   data arrival time
---------------------------------------------------------------------------------------------
                                             17.285730   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.525349    0.053819    2.404355 ^ i_sram.sram4/BEN[28] (CF_SRAM_1024x32)
                                              2.404355   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.708583   19.690779   library setup time
                                             19.690779   data required time
---------------------------------------------------------------------------------------------
                                             19.690779   data required time
                                             -2.404355   data arrival time
---------------------------------------------------------------------------------------------
                                             17.286425   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.525014    0.052836    2.403371 ^ i_sram.sram4/BEN[27] (CF_SRAM_1024x32)
                                              2.403371   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.708511   19.690853   library setup time
                                             19.690853   data required time
---------------------------------------------------------------------------------------------
                                             19.690853   data required time
                                             -2.403371   data arrival time
---------------------------------------------------------------------------------------------
                                             17.287481   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.524629    0.051682    2.402218 ^ i_sram.sram4/BEN[26] (CF_SRAM_1024x32)
                                              2.402218   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.708429   19.690933   library setup time
                                             19.690933   data required time
---------------------------------------------------------------------------------------------
                                             19.690933   data required time
                                             -2.402218   data arrival time
---------------------------------------------------------------------------------------------
                                             17.288717   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.524168    0.050259    2.400795 ^ i_sram.sram4/BEN[25] (CF_SRAM_1024x32)
                                              2.400795   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.708330   19.691032   library setup time
                                             19.691032   data required time
---------------------------------------------------------------------------------------------
                                             19.691032   data required time
                                             -2.400795   data arrival time
---------------------------------------------------------------------------------------------
                                             17.290239   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.523705    0.048786    2.399322 ^ i_sram.sram4/BEN[24] (CF_SRAM_1024x32)
                                              2.399322   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.708230   19.691133   library setup time
                                             19.691133   data required time
---------------------------------------------------------------------------------------------
                                             19.691133   data required time
                                             -2.399322   data arrival time
---------------------------------------------------------------------------------------------
                                             17.291811   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.539749    0.052851    2.394032 ^ i_sram.sram4/BEN[23] (CF_SRAM_1024x32)
                                              2.394032   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.711670   19.687693   library setup time
                                             19.687693   data required time
---------------------------------------------------------------------------------------------
                                             19.687693   data required time
                                             -2.394032   data arrival time
---------------------------------------------------------------------------------------------
                                             17.293661   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.539692    0.052678    2.393858 ^ i_sram.sram4/BEN[22] (CF_SRAM_1024x32)
                                              2.393858   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.711658   19.687704   library setup time
                                             19.687704   data required time
---------------------------------------------------------------------------------------------
                                             19.687704   data required time
                                             -2.393858   data arrival time
---------------------------------------------------------------------------------------------
                                             17.293846   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.539516    0.052134    2.393315 ^ i_sram.sram4/BEN[21] (CF_SRAM_1024x32)
                                              2.393315   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.711620   19.687742   library setup time
                                             19.687742   data required time
---------------------------------------------------------------------------------------------
                                             19.687742   data required time
                                             -2.393315   data arrival time
---------------------------------------------------------------------------------------------
                                             17.294426   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.539273    0.051374    2.392555 ^ i_sram.sram4/BEN[20] (CF_SRAM_1024x32)
                                              2.392555   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.711568   19.687796   library setup time
                                             19.687796   data required time
---------------------------------------------------------------------------------------------
                                             19.687796   data required time
                                             -2.392555   data arrival time
---------------------------------------------------------------------------------------------
                                             17.295240   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.538983    0.050451    2.391632 ^ i_sram.sram4/BEN[19] (CF_SRAM_1024x32)
                                              2.391632   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.711506   19.687857   library setup time
                                             19.687857   data required time
---------------------------------------------------------------------------------------------
                                             19.687857   data required time
                                             -2.391632   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296225   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.621807    0.196701    1.914107 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.516749    0.436429    2.350536 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.519908    0.033866    2.384402 ^ i_sram.sram5/BEN[24] (CF_SRAM_1024x32)
                                              2.384402   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.707123   19.681179   library setup time
                                             19.681179   data required time
---------------------------------------------------------------------------------------------
                                             19.681179   data required time
                                             -2.384402   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296778   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.538629    0.049295    2.390476 ^ i_sram.sram4/BEN[18] (CF_SRAM_1024x32)
                                              2.390476   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.711430   19.687931   library setup time
                                             19.687931   data required time
---------------------------------------------------------------------------------------------
                                             19.687931   data required time
                                             -2.390476   data arrival time
---------------------------------------------------------------------------------------------
                                             17.297457   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.538236    0.047976    2.389157 ^ i_sram.sram4/BEN[17] (CF_SRAM_1024x32)
                                              2.389157   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.711346   19.688017   library setup time
                                             19.688017   data required time
---------------------------------------------------------------------------------------------
                                             19.688017   data required time
                                             -2.389157   data arrival time
---------------------------------------------------------------------------------------------
                                             17.298861   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.537793    0.046434    2.387615 ^ i_sram.sram4/BEN[16] (CF_SRAM_1024x32)
                                              2.387615   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.711251   19.688110   library setup time
                                             19.688110   data required time
---------------------------------------------------------------------------------------------
                                             19.688110   data required time
                                             -2.387615   data arrival time
---------------------------------------------------------------------------------------------
                                             17.300495   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.591959    0.168602    1.898953 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.531783    0.442227    2.341181 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.534671    0.033121    2.374301 ^ i_sram.sram5/BEN[16] (CF_SRAM_1024x32)
                                              2.374301   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.710288   19.678015   library setup time
                                             19.678015   data required time
---------------------------------------------------------------------------------------------
                                             19.678015   data required time
                                             -2.374301   data arrival time
---------------------------------------------------------------------------------------------
                                             17.303713   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.528224    0.098747    1.816153 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.358871    0.321516    2.137669 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.387876    0.078560    2.216228 ^ i_sram.sram3/BEN[31] (CF_SRAM_1024x32)
                                              2.216228   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.662884   19.681772   library setup time
                                             19.681772   data required time
---------------------------------------------------------------------------------------------
                                             19.681772   data required time
                                             -2.216228   data arrival time
---------------------------------------------------------------------------------------------
                                             17.465542   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.528224    0.098747    1.816153 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.358871    0.321516    2.137669 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.387737    0.078377    2.216046 ^ i_sram.sram3/BEN[30] (CF_SRAM_1024x32)
                                              2.216046   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.662837   19.681820   library setup time
                                             19.681820   data required time
---------------------------------------------------------------------------------------------
                                             19.681820   data required time
                                             -2.216046   data arrival time
---------------------------------------------------------------------------------------------
                                             17.465773   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.528224    0.098747    1.816153 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.358871    0.321516    2.137669 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.387391    0.077920    2.215589 ^ i_sram.sram3/BEN[29] (CF_SRAM_1024x32)
                                              2.215589   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.662720   19.681936   library setup time
                                             19.681936   data required time
---------------------------------------------------------------------------------------------
                                             19.681936   data required time
                                             -2.215589   data arrival time
---------------------------------------------------------------------------------------------
                                             17.466347   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.528224    0.098747    1.816153 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.358871    0.321516    2.137669 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.386926    0.077303    2.214972 ^ i_sram.sram3/BEN[28] (CF_SRAM_1024x32)
                                              2.214972   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.662563   19.682093   library setup time
                                             19.682093   data required time
---------------------------------------------------------------------------------------------
                                             19.682093   data required time
                                             -2.214972   data arrival time
---------------------------------------------------------------------------------------------
                                             17.467121   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.528224    0.098747    1.816153 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.358871    0.321516    2.137669 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.385002    0.074700    2.212369 ^ i_sram.sram3/BEN[27] (CF_SRAM_1024x32)
                                              2.212369   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.661912   19.682745   library setup time
                                             19.682745   data required time
---------------------------------------------------------------------------------------------
                                             19.682745   data required time
                                             -2.212369   data arrival time
---------------------------------------------------------------------------------------------
                                             17.470375   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.528224    0.098747    1.816153 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.358871    0.321516    2.137669 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.382578    0.071298    2.208967 ^ i_sram.sram3/BEN[26] (CF_SRAM_1024x32)
                                              2.208967   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.661091   19.683565   library setup time
                                             19.683565   data required time
---------------------------------------------------------------------------------------------
                                             19.683565   data required time
                                             -2.208967   data arrival time
---------------------------------------------------------------------------------------------
                                             17.474598   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.528224    0.098747    1.816153 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.358871    0.321516    2.137669 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.382556    0.071266    2.208935 ^ i_sram.sram3/BEN[24] (CF_SRAM_1024x32)
                                              2.208935   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.661084   19.683573   library setup time
                                             19.683573   data required time
---------------------------------------------------------------------------------------------
                                             19.683573   data required time
                                             -2.208935   data arrival time
---------------------------------------------------------------------------------------------
                                             17.474638   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.528224    0.098747    1.816153 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.358871    0.321516    2.137669 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.382394    0.071033    2.208702 ^ i_sram.sram3/BEN[25] (CF_SRAM_1024x32)
                                              2.208702   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.661029   19.683628   library setup time
                                             19.683628   data required time
---------------------------------------------------------------------------------------------
                                             19.683628   data required time
                                             -2.208702   data arrival time
---------------------------------------------------------------------------------------------
                                             17.474926   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.528224    0.098747    1.816153 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.358871    0.321516    2.137669 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.377584    0.063754    2.201423 ^ i_sram.sram2/BEN[31] (CF_SRAM_1024x32)
                                              2.201423   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.659317   19.680136   library setup time
                                             19.680136   data required time
---------------------------------------------------------------------------------------------
                                             19.680136   data required time
                                             -2.201423   data arrival time
---------------------------------------------------------------------------------------------
                                             17.478712   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.528224    0.098747    1.816153 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.358871    0.321516    2.137669 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.377440    0.063525    2.201194 ^ i_sram.sram2/BEN[30] (CF_SRAM_1024x32)
                                              2.201194   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.659269   19.680185   library setup time
                                             19.680185   data required time
---------------------------------------------------------------------------------------------
                                             19.680185   data required time
                                             -2.201194   data arrival time
---------------------------------------------------------------------------------------------
                                             17.478991   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.528224    0.098747    1.816153 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.358871    0.321516    2.137669 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.377125    0.063017    2.200686 ^ i_sram.sram2/BEN[29] (CF_SRAM_1024x32)
                                              2.200686   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.659162   19.680292   library setup time
                                             19.680292   data required time
---------------------------------------------------------------------------------------------
                                             19.680292   data required time
                                             -2.200686   data arrival time
---------------------------------------------------------------------------------------------
                                             17.479607   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.516880    0.080025    1.810377 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.356713    0.323453    2.133830 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.379913    0.070507    2.204337 ^ i_sram.sram3/BEN[23] (CF_SRAM_1024x32)
                                              2.204337   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.660189   19.684467   library setup time
                                             19.684467   data required time
---------------------------------------------------------------------------------------------
                                             19.684467   data required time
                                             -2.204337   data arrival time
---------------------------------------------------------------------------------------------
                                             17.480131   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.516880    0.080025    1.810377 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.356713    0.323453    2.133830 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.379762    0.070286    2.204116 ^ i_sram.sram3/BEN[22] (CF_SRAM_1024x32)
                                              2.204116   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.660138   19.684517   library setup time
                                             19.684517   data required time
---------------------------------------------------------------------------------------------
                                             19.684517   data required time
                                             -2.204116   data arrival time
---------------------------------------------------------------------------------------------
                                             17.480402   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.528224    0.098747    1.816153 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.358871    0.321516    2.137669 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.376705    0.062336    2.200005 ^ i_sram.sram2/BEN[28] (CF_SRAM_1024x32)
                                              2.200005   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.659020   19.680433   library setup time
                                             19.680433   data required time
---------------------------------------------------------------------------------------------
                                             19.680433   data required time
                                             -2.200005   data arrival time
---------------------------------------------------------------------------------------------
                                             17.480429   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.516880    0.080025    1.810377 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.356713    0.323453    2.133830 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.379431    0.069798    2.203628 ^ i_sram.sram3/BEN[21] (CF_SRAM_1024x32)
                                              2.203628   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.660026   19.684631   library setup time
                                             19.684631   data required time
---------------------------------------------------------------------------------------------
                                             19.684631   data required time
                                             -2.203628   data arrival time
---------------------------------------------------------------------------------------------
                                             17.481005   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.528224    0.098747    1.816153 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.358871    0.321516    2.137669 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.376083    0.061313    2.198982 ^ i_sram.sram2/BEN[27] (CF_SRAM_1024x32)
                                              2.198982   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.658809   19.680643   library setup time
                                             19.680643   data required time
---------------------------------------------------------------------------------------------
                                             19.680643   data required time
                                             -2.198982   data arrival time
---------------------------------------------------------------------------------------------
                                             17.481661   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.516880    0.080025    1.810377 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.356713    0.323453    2.133830 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.378952    0.069089    2.202918 ^ i_sram.sram3/BEN[20] (CF_SRAM_1024x32)
                                              2.202918   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.659864   19.684793   library setup time
                                             19.684793   data required time
---------------------------------------------------------------------------------------------
                                             19.684793   data required time
                                             -2.202918   data arrival time
---------------------------------------------------------------------------------------------
                                             17.481874   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.516880    0.080025    1.810377 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.356713    0.323453    2.133830 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.378166    0.067909    2.201739 ^ i_sram.sram3/BEN[19] (CF_SRAM_1024x32)
                                              2.201739   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.659598   19.685059   library setup time
                                             19.685059   data required time
---------------------------------------------------------------------------------------------
                                             19.685059   data required time
                                             -2.201739   data arrival time
---------------------------------------------------------------------------------------------
                                             17.483320   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.528224    0.098747    1.816153 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.358871    0.321516    2.137669 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.375181    0.059799    2.197468 ^ i_sram.sram2/BEN[26] (CF_SRAM_1024x32)
                                              2.197468   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.658504   19.680948   library setup time
                                             19.680948   data required time
---------------------------------------------------------------------------------------------
                                             19.680948   data required time
                                             -2.197468   data arrival time
---------------------------------------------------------------------------------------------
                                             17.483482   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.516880    0.080025    1.810377 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.356713    0.323453    2.133830 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.378031    0.067704    2.201534 ^ i_sram.sram3/BEN[18] (CF_SRAM_1024x32)
                                              2.201534   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.659552   19.685104   library setup time
                                             19.685104   data required time
---------------------------------------------------------------------------------------------
                                             19.685104   data required time
                                             -2.201534   data arrival time
---------------------------------------------------------------------------------------------
                                             17.483570   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.516880    0.080025    1.810377 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.356713    0.323453    2.133830 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.377287    0.066567    2.200396 ^ i_sram.sram3/BEN[17] (CF_SRAM_1024x32)
                                              2.200396   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.659300   19.685356   library setup time
                                             19.685356   data required time
---------------------------------------------------------------------------------------------
                                             19.685356   data required time
                                             -2.200396   data arrival time
---------------------------------------------------------------------------------------------
                                             17.484961   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.516880    0.080025    1.810377 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.356713    0.323453    2.133830 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.377235    0.066487    2.200317 ^ i_sram.sram3/BEN[16] (CF_SRAM_1024x32)
                                              2.200317   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.659283   19.685373   library setup time
                                             19.685373   data required time
---------------------------------------------------------------------------------------------
                                             19.685373   data required time
                                             -2.200317   data arrival time
---------------------------------------------------------------------------------------------
                                             17.485058   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.516880    0.080025    1.810377 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.356713    0.323453    2.133830 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.374166    0.061577    2.195406 ^ i_sram.sram2/BEN[23] (CF_SRAM_1024x32)
                                              2.195406   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.658160   19.681293   library setup time
                                             19.681293   data required time
---------------------------------------------------------------------------------------------
                                             19.681293   data required time
                                             -2.195406   data arrival time
---------------------------------------------------------------------------------------------
                                             17.485888   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.516880    0.080025    1.810377 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.356713    0.323453    2.133830 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.374014    0.061324    2.195153 ^ i_sram.sram2/BEN[22] (CF_SRAM_1024x32)
                                              2.195153   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.658109   19.681345   library setup time
                                             19.681345   data required time
---------------------------------------------------------------------------------------------
                                             19.681345   data required time
                                             -2.195153   data arrival time
---------------------------------------------------------------------------------------------
                                             17.486191   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.516880    0.080025    1.810377 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.356713    0.323453    2.133830 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.373742    0.060868    2.194697 ^ i_sram.sram2/BEN[21] (CF_SRAM_1024x32)
                                              2.194697   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.658017   19.681437   library setup time
                                             19.681437   data required time
---------------------------------------------------------------------------------------------
                                             19.681437   data required time
                                             -2.194697   data arrival time
---------------------------------------------------------------------------------------------
                                             17.486740   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.516880    0.080025    1.810377 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.356713    0.323453    2.133830 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.373332    0.060175    2.194005 ^ i_sram.sram2/BEN[20] (CF_SRAM_1024x32)
                                              2.194005   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.657878   19.681576   library setup time
                                             19.681576   data required time
---------------------------------------------------------------------------------------------
                                             19.681576   data required time
                                             -2.194005   data arrival time
---------------------------------------------------------------------------------------------
                                             17.487572   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.516880    0.080025    1.810377 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.356713    0.323453    2.133830 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.372874    0.059392    2.193222 ^ i_sram.sram2/BEN[19] (CF_SRAM_1024x32)
                                              2.193222   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.657723   19.681730   library setup time
                                             19.681730   data required time
---------------------------------------------------------------------------------------------
                                             19.681730   data required time
                                             -2.193222   data arrival time
---------------------------------------------------------------------------------------------
                                             17.488508   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.528224    0.098747    1.816153 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.358871    0.321516    2.137669 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.372040    0.054188    2.191857 ^ i_sram.sram2/BEN[25] (CF_SRAM_1024x32)
                                              2.191857   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.657440   19.682013   library setup time
                                             19.682013   data required time
---------------------------------------------------------------------------------------------
                                             19.682013   data required time
                                             -2.191857   data arrival time
---------------------------------------------------------------------------------------------
                                             17.490156   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.516880    0.080025    1.810377 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.356713    0.323453    2.133830 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.370878    0.055852    2.189682 ^ i_sram.sram2/BEN[18] (CF_SRAM_1024x32)
                                              2.189682   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.657047   19.682405   library setup time
                                             19.682405   data required time
---------------------------------------------------------------------------------------------
                                             19.682405   data required time
                                             -2.189682   data arrival time
---------------------------------------------------------------------------------------------
                                             17.492723   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.528224    0.098747    1.816153 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.358871    0.321516    2.137669 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.370217    0.050634    2.188303 ^ i_sram.sram2/BEN[24] (CF_SRAM_1024x32)
                                              2.188303   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.656823   19.682629   library setup time
                                             19.682629   data required time
---------------------------------------------------------------------------------------------
                                             19.682629   data required time
                                             -2.188303   data arrival time
---------------------------------------------------------------------------------------------
                                             17.494326   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.516880    0.080025    1.810377 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.356713    0.323453    2.133830 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.369241    0.052766    2.186596 ^ i_sram.sram2/BEN[17] (CF_SRAM_1024x32)
                                              2.186596   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.656493   19.682961   library setup time
                                             19.682961   data required time
---------------------------------------------------------------------------------------------
                                             19.682961   data required time
                                             -2.186596   data arrival time
---------------------------------------------------------------------------------------------
                                             17.496365   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.516880    0.080025    1.810377 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.356713    0.323453    2.133830 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.367881    0.050054    2.183883 ^ i_sram.sram2/BEN[16] (CF_SRAM_1024x32)
                                              2.183883   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.656033   19.683420   library setup time
                                             19.683420   data required time
---------------------------------------------------------------------------------------------
                                             19.683420   data required time
                                             -2.183883   data arrival time
---------------------------------------------------------------------------------------------
                                             17.499537   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.527111    0.151966    2.068048 ^ i_sram.sram3/BEN[0] (CF_SRAM_1024x32)
                                              2.068048   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.706651   19.638006   library setup time
                                             19.638006   data required time
---------------------------------------------------------------------------------------------
                                             19.638006   data required time
                                             -2.068048   data arrival time
---------------------------------------------------------------------------------------------
                                             17.569956   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.526858    0.151716    2.067799 ^ i_sram.sram3/BEN[1] (CF_SRAM_1024x32)
                                              2.067799   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.706597   19.638060   library setup time
                                             19.638060   data required time
---------------------------------------------------------------------------------------------
                                             19.638060   data required time
                                             -2.067799   data arrival time
---------------------------------------------------------------------------------------------
                                             17.570261   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.526352    0.151218    2.067301 ^ i_sram.sram3/BEN[2] (CF_SRAM_1024x32)
                                              2.067301   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.706488   19.638168   library setup time
                                             19.638168   data required time
---------------------------------------------------------------------------------------------
                                             19.638168   data required time
                                             -2.067301   data arrival time
---------------------------------------------------------------------------------------------
                                             17.570868   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.525608    0.150485    2.066567 ^ i_sram.sram3/BEN[3] (CF_SRAM_1024x32)
                                              2.066567   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.706329   19.638327   library setup time
                                             19.638327   data required time
---------------------------------------------------------------------------------------------
                                             19.638327   data required time
                                             -2.066567   data arrival time
---------------------------------------------------------------------------------------------
                                             17.571760   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.524752    0.149638    2.065721 ^ i_sram.sram3/BEN[4] (CF_SRAM_1024x32)
                                              2.065721   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.706145   19.638512   library setup time
                                             19.638512   data required time
---------------------------------------------------------------------------------------------
                                             19.638512   data required time
                                             -2.065721   data arrival time
---------------------------------------------------------------------------------------------
                                             17.572792   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.524385    0.149275    2.065358 ^ i_sram.sram3/BEN[7] (CF_SRAM_1024x32)
                                              2.065358   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.706067   19.638590   library setup time
                                             19.638590   data required time
---------------------------------------------------------------------------------------------
                                             19.638590   data required time
                                             -2.065358   data arrival time
---------------------------------------------------------------------------------------------
                                             17.573233   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.524217    0.149108    2.065191 ^ i_sram.sram3/BEN[6] (CF_SRAM_1024x32)
                                              2.065191   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.706030   19.638626   library setup time
                                             19.638626   data required time
---------------------------------------------------------------------------------------------
                                             19.638626   data required time
                                             -2.065191   data arrival time
---------------------------------------------------------------------------------------------
                                             17.573435   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.523774    0.148669    2.064752 ^ i_sram.sram3/BEN[5] (CF_SRAM_1024x32)
                                              2.064752   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.705936   19.638721   library setup time
                                             19.638721   data required time
---------------------------------------------------------------------------------------------
                                             19.638721   data required time
                                             -2.064752   data arrival time
---------------------------------------------------------------------------------------------
                                             17.573969   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.522828    0.156398    2.063048 ^ i_sram.sram3/BEN[8] (CF_SRAM_1024x32)
                                              2.063048   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.705733   19.638924   library setup time
                                             19.638924   data required time
---------------------------------------------------------------------------------------------
                                             19.638924   data required time
                                             -2.063048   data arrival time
---------------------------------------------------------------------------------------------
                                             17.575876   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.522584    0.156163    2.062813 ^ i_sram.sram3/BEN[9] (CF_SRAM_1024x32)
                                              2.062813   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.705680   19.638975   library setup time
                                             19.638975   data required time
---------------------------------------------------------------------------------------------
                                             19.638975   data required time
                                             -2.062813   data arrival time
---------------------------------------------------------------------------------------------
                                             17.576162   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.522116    0.155713    2.062363 ^ i_sram.sram3/BEN[10] (CF_SRAM_1024x32)
                                              2.062363   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.705580   19.639076   library setup time
                                             19.639076   data required time
---------------------------------------------------------------------------------------------
                                             19.639076   data required time
                                             -2.062363   data arrival time
---------------------------------------------------------------------------------------------
                                             17.576714   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.521417    0.155039    2.061689 ^ i_sram.sram3/BEN[11] (CF_SRAM_1024x32)
                                              2.061689   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.705430   19.639225   library setup time
                                             19.639225   data required time
---------------------------------------------------------------------------------------------
                                             19.639225   data required time
                                             -2.061689   data arrival time
---------------------------------------------------------------------------------------------
                                             17.577536   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.516355    0.150102    2.056752 ^ i_sram.sram2/BEN[8] (CF_SRAM_1024x32)
                                              2.056752   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.704261   19.635191   library setup time
                                             19.635191   data required time
---------------------------------------------------------------------------------------------
                                             19.635191   data required time
                                             -2.056752   data arrival time
---------------------------------------------------------------------------------------------
                                             17.578440   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.520468    0.154094    2.060744 ^ i_sram.sram3/BEN[12] (CF_SRAM_1024x32)
                                              2.060744   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.705227   19.639431   library setup time
                                             19.639431   data required time
---------------------------------------------------------------------------------------------
                                             19.639431   data required time
                                             -2.060744   data arrival time
---------------------------------------------------------------------------------------------
                                             17.578686   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.515586    0.149351    2.056001 ^ i_sram.sram2/BEN[9] (CF_SRAM_1024x32)
                                              2.056001   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.704097   19.635357   library setup time
                                             19.635357   data required time
---------------------------------------------------------------------------------------------
                                             19.635357   data required time
                                             -2.056001   data arrival time
---------------------------------------------------------------------------------------------
                                             17.579357   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.519269    0.152935    2.059585 ^ i_sram.sram3/BEN[13] (CF_SRAM_1024x32)
                                              2.059585   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.704970   19.639687   library setup time
                                             19.639687   data required time
---------------------------------------------------------------------------------------------
                                             19.639687   data required time
                                             -2.059585   data arrival time
---------------------------------------------------------------------------------------------
                                             17.580101   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.514644    0.148427    2.055077 ^ i_sram.sram2/BEN[10] (CF_SRAM_1024x32)
                                              2.055077   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.703895   19.635559   library setup time
                                             19.635559   data required time
---------------------------------------------------------------------------------------------
                                             19.635559   data required time
                                             -2.055077   data arrival time
---------------------------------------------------------------------------------------------
                                             17.580482   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.513944    0.147738    2.054388 ^ i_sram.sram2/BEN[11] (CF_SRAM_1024x32)
                                              2.054388   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.703745   19.635708   library setup time
                                             19.635708   data required time
---------------------------------------------------------------------------------------------
                                             19.635708   data required time
                                             -2.054388   data arrival time
---------------------------------------------------------------------------------------------
                                             17.581320   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.517802    0.151512    2.058162 ^ i_sram.sram3/BEN[14] (CF_SRAM_1024x32)
                                              2.058162   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.704655   19.640001   library setup time
                                             19.640001   data required time
---------------------------------------------------------------------------------------------
                                             19.640001   data required time
                                             -2.058162   data arrival time
---------------------------------------------------------------------------------------------
                                             17.581839   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.512926    0.146735    2.053385 ^ i_sram.sram2/BEN[12] (CF_SRAM_1024x32)
                                              2.053385   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.703526   19.635927   library setup time
                                             19.635927   data required time
---------------------------------------------------------------------------------------------
                                             19.635927   data required time
                                             -2.053385   data arrival time
---------------------------------------------------------------------------------------------
                                             17.582542   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.516329    0.150077    2.056727 ^ i_sram.sram3/BEN[15] (CF_SRAM_1024x32)
                                              2.056727   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.704339   19.640316   library setup time
                                             19.640316   data required time
---------------------------------------------------------------------------------------------
                                             19.640316   data required time
                                             -2.056727   data arrival time
---------------------------------------------------------------------------------------------
                                             17.583590   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.511871    0.145691    2.052341 ^ i_sram.sram2/BEN[13] (CF_SRAM_1024x32)
                                              2.052341   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.703300   19.636152   library setup time
                                             19.636152   data required time
---------------------------------------------------------------------------------------------
                                             19.636152   data required time
                                             -2.052341   data arrival time
---------------------------------------------------------------------------------------------
                                             17.583813   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.509915    0.134584    2.050666 ^ i_sram.sram2/BEN[7] (CF_SRAM_1024x32)
                                              2.050666   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.702881   19.636572   library setup time
                                             19.636572   data required time
---------------------------------------------------------------------------------------------
                                             19.636572   data required time
                                             -2.050666   data arrival time
---------------------------------------------------------------------------------------------
                                             17.585905   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.509683    0.134342    2.050425 ^ i_sram.sram2/BEN[6] (CF_SRAM_1024x32)
                                              2.050425   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.702831   19.636621   library setup time
                                             19.636621   data required time
---------------------------------------------------------------------------------------------
                                             19.636621   data required time
                                             -2.050425   data arrival time
---------------------------------------------------------------------------------------------
                                             17.586199   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.509078    0.133710    2.049792 ^ i_sram.sram2/BEN[0] (CF_SRAM_1024x32)
                                              2.049792   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.702701   19.636751   library setup time
                                             19.636751   data required time
---------------------------------------------------------------------------------------------
                                             19.636751   data required time
                                             -2.049792   data arrival time
---------------------------------------------------------------------------------------------
                                             17.586960   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.508848    0.133470    2.049553 ^ i_sram.sram2/BEN[1] (CF_SRAM_1024x32)
                                              2.049553   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.702652   19.636801   library setup time
                                             19.636801   data required time
---------------------------------------------------------------------------------------------
                                             19.636801   data required time
                                             -2.049553   data arrival time
---------------------------------------------------------------------------------------------
                                             17.587248   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.508446    0.133049    2.049132 ^ i_sram.sram2/BEN[2] (CF_SRAM_1024x32)
                                              2.049132   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.702566   19.636889   library setup time
                                             19.636889   data required time
---------------------------------------------------------------------------------------------
                                             19.636889   data required time
                                             -2.049132   data arrival time
---------------------------------------------------------------------------------------------
                                             17.587755   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.508420    0.133022    2.049105 ^ i_sram.sram2/BEN[5] (CF_SRAM_1024x32)
                                              2.049105   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.702560   19.636894   library setup time
                                             19.636894   data required time
---------------------------------------------------------------------------------------------
                                             19.636894   data required time
                                             -2.049105   data arrival time
---------------------------------------------------------------------------------------------
                                             17.587790   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.507964    0.141793    2.048443 ^ i_sram.sram2/BEN[14] (CF_SRAM_1024x32)
                                              2.048443   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.702463   19.636992   library setup time
                                             19.636992   data required time
---------------------------------------------------------------------------------------------
                                             19.636992   data required time
                                             -2.048443   data arrival time
---------------------------------------------------------------------------------------------
                                             17.588549   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.507714    0.132281    2.048363 ^ i_sram.sram2/BEN[3] (CF_SRAM_1024x32)
                                              2.048363   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.702409   19.637045   library setup time
                                             19.637045   data required time
---------------------------------------------------------------------------------------------
                                             19.637045   data required time
                                             -2.048363   data arrival time
---------------------------------------------------------------------------------------------
                                             17.588682   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.506896    0.131421    2.047503 ^ i_sram.sram2/BEN[4] (CF_SRAM_1024x32)
                                              2.047503   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.702234   19.637220   library setup time
                                             19.637220   data required time
---------------------------------------------------------------------------------------------
                                             19.637220   data required time
                                             -2.047503   data arrival time
---------------------------------------------------------------------------------------------
                                             17.589716   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.504621    0.138413    2.045063 ^ i_sram.sram2/BEN[15] (CF_SRAM_1024x32)
                                              2.045063   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.701746   19.637707   library setup time
                                             19.637707   data required time
---------------------------------------------------------------------------------------------
                                             19.637707   data required time
                                             -2.045063   data arrival time
---------------------------------------------------------------------------------------------
                                             17.592644   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.476720    0.108380    2.015030 ^ i_sram.sram1/BEN[13] (CF_SRAM_1024x32)
                                              2.015030   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.694409   19.671352   library setup time
                                             19.671352   data required time
---------------------------------------------------------------------------------------------
                                             19.671352   data required time
                                             -2.015030   data arrival time
---------------------------------------------------------------------------------------------
                                             17.656322   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.475308    0.106750    2.013400 ^ i_sram.sram1/BEN[14] (CF_SRAM_1024x32)
                                              2.013400   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.693931   19.671831   library setup time
                                             19.671831   data required time
---------------------------------------------------------------------------------------------
                                             19.671831   data required time
                                             -2.013400   data arrival time
---------------------------------------------------------------------------------------------
                                             17.658432   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.325584    0.032860    1.605168 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556294    0.428406    0.301482    1.906650 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.474473    0.105780    2.012430 ^ i_sram.sram1/BEN[15] (CF_SRAM_1024x32)
                                              2.012430   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.693649   19.672115   library setup time
                                             19.672115   data required time
---------------------------------------------------------------------------------------------
                                             19.672115   data required time
                                             -2.012430   data arrival time
---------------------------------------------------------------------------------------------
                                             17.659685   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.462380    0.078782    1.994865 ^ i_sram.sram1/BEN[5] (CF_SRAM_1024x32)
                                              1.994865   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.689555   19.676208   library setup time
                                             19.676208   data required time
---------------------------------------------------------------------------------------------
                                             19.676208   data required time
                                             -1.994865   data arrival time
---------------------------------------------------------------------------------------------
                                             17.681343   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003058    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000164    0.000082    1.000082 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008731    0.077763    0.396300    1.396382 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077767    0.000664    1.397046 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.387793    0.191294    1.588339 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.773885    0.348263    1.936602 ^ i_sram.sram5/DI[17] (CF_SRAM_1024x32)
                                              1.936602   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.767425   19.620878   library setup time
                                             19.620878   data required time
---------------------------------------------------------------------------------------------
                                             19.620878   data required time
                                             -1.936602   data arrival time
---------------------------------------------------------------------------------------------
                                             17.684277   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003058    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000164    0.000082    1.000082 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008731    0.077763    0.396300    1.396382 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077767    0.000664    1.397046 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.387793    0.191294    1.588339 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.770800    0.346170    1.934510 ^ i_sram.sram7/DI[17] (CF_SRAM_1024x32)
                                              1.934510   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.765521   19.620501   library setup time
                                             19.620501   data required time
---------------------------------------------------------------------------------------------
                                             19.620501   data required time
                                             -1.934510   data arrival time
---------------------------------------------------------------------------------------------
                                             17.685991   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.458809    0.073503    1.989586 ^ i_sram.sram1/BEN[6] (CF_SRAM_1024x32)
                                              1.989586   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.688346   19.677418   library setup time
                                             19.677418   data required time
---------------------------------------------------------------------------------------------
                                             19.677418   data required time
                                             -1.989586   data arrival time
---------------------------------------------------------------------------------------------
                                             17.687832   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003058    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000164    0.000082    1.000082 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008731    0.077763    0.396300    1.396382 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077767    0.000664    1.397046 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.387793    0.191294    1.588339 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.762626    0.340619    1.928958 ^ i_sram.sram6/DI[17] (CF_SRAM_1024x32)
                                              1.928958   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.763466   19.616903   library setup time
                                             19.616903   data required time
---------------------------------------------------------------------------------------------
                                             19.616903   data required time
                                             -1.928958   data arrival time
---------------------------------------------------------------------------------------------
                                             17.687944   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003058    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000164    0.000082    1.000082 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008731    0.077763    0.396300    1.396382 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077767    0.000664    1.397046 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.387793    0.191294    1.588339 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.777539    0.350740    1.939079 ^ i_sram.sram4/DI[17] (CF_SRAM_1024x32)
                                              1.939079   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.768579   19.630785   library setup time
                                             19.630785   data required time
---------------------------------------------------------------------------------------------
                                             19.630785   data required time
                                             -1.939079   data arrival time
---------------------------------------------------------------------------------------------
                                             17.691704   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.321935    0.027847    1.596086 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569548    0.438571    0.319997    1.916083 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.455733    0.068574    1.984656 ^ i_sram.sram1/BEN[7] (CF_SRAM_1024x32)
                                              1.984656   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.687305   19.678459   library setup time
                                             19.678459   data required time
---------------------------------------------------------------------------------------------
                                             19.678459   data required time
                                             -1.984656   data arrival time
---------------------------------------------------------------------------------------------
                                             17.693802   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002554    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000138    0.000069    1.000069 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008689    0.077479    0.396046    1.396114 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077484    0.000688    1.396803 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.355217    0.159259    1.556062 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.789569    0.370046    1.926108 ^ i_sram.sram4/DI[31] (CF_SRAM_1024x32)
                                              1.926108   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.771415   19.627949   library setup time
                                             19.627949   data required time
---------------------------------------------------------------------------------------------
                                             19.627949   data required time
                                             -1.926108   data arrival time
---------------------------------------------------------------------------------------------
                                             17.701841   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002554    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000138    0.000069    1.000069 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008689    0.077479    0.396046    1.396114 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077484    0.000688    1.396803 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.355217    0.159259    1.556062 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.771418    0.357863    1.913925 ^ i_sram.sram5/DI[31] (CF_SRAM_1024x32)
                                              1.913925   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.766844   19.621458   library setup time
                                             19.621458   data required time
---------------------------------------------------------------------------------------------
                                             19.621458   data required time
                                             -1.913925   data arrival time
---------------------------------------------------------------------------------------------
                                             17.707533   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003031    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000165    0.000083    1.000083 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393961    1.394043 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074752    0.000633    1.394676 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.373687    0.189512    1.584188 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.734297    0.328514    1.912702 ^ i_sram.sram5/DI[18] (CF_SRAM_1024x32)
                                              1.912702   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.758092   19.630211   library setup time
                                             19.630211   data required time
---------------------------------------------------------------------------------------------
                                             19.630211   data required time
                                             -1.912702   data arrival time
---------------------------------------------------------------------------------------------
                                             17.717508   slack (MET)


Startpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_ack_o (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142536    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013066    0.013066 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478    0.138544 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318    0.156863 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320062    0.476924 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.592311    0.148634    0.625558 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.021590    0.084913    0.336377    0.961936 v _674_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net54 (net)
                      0.085012    0.002583    0.964518 v output54/A (sky130_fd_sc_hd__buf_1)
     1    0.000410    0.011797    0.066200    1.030719 v output54/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_ack_o (net)
                      0.011797    0.000010    1.030729 v wbs_ack_o (out)
                                              1.030729   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -1.030729   data arrival time
---------------------------------------------------------------------------------------------
                                             17.719273   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003031    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000165    0.000083    1.000083 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393961    1.394043 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074752    0.000633    1.394676 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.373687    0.189512    1.584188 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.723208    0.320965    1.905154 ^ i_sram.sram6/DI[18] (CF_SRAM_1024x32)
                                              1.905154   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.754172   19.626196   library setup time
                                             19.626196   data required time
---------------------------------------------------------------------------------------------
                                             19.626196   data required time
                                             -1.905154   data arrival time
---------------------------------------------------------------------------------------------
                                             17.721043   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003031    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000165    0.000083    1.000083 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393961    1.394043 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074752    0.000633    1.394676 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.373687    0.189512    1.584188 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.729002    0.324912    1.909101 ^ i_sram.sram7/DI[18] (CF_SRAM_1024x32)
                                              1.909101   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.755666   19.630356   library setup time
                                             19.630356   data required time
---------------------------------------------------------------------------------------------
                                             19.630356   data required time
                                             -1.909101   data arrival time
---------------------------------------------------------------------------------------------
                                             17.721256   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003031    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000165    0.000083    1.000083 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393961    1.394043 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074752    0.000633    1.394676 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.373687    0.189512    1.584188 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.737781    0.330881    1.915069 ^ i_sram.sram4/DI[18] (CF_SRAM_1024x32)
                                              1.915069   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.759206   19.640156   library setup time
                                             19.640156   data required time
---------------------------------------------------------------------------------------------
                                             19.640156   data required time
                                             -1.915069   data arrival time
---------------------------------------------------------------------------------------------
                                             17.725088   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.631237    0.205301    1.922707 ^ i_sram.sram5/BEN[31] (CF_SRAM_1024x32)
                                              1.922707   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.730992   19.657310   library setup time
                                             19.657310   data required time
---------------------------------------------------------------------------------------------
                                             19.657310   data required time
                                             -1.922707   data arrival time
---------------------------------------------------------------------------------------------
                                             17.734604   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.630967    0.205057    1.922463 ^ i_sram.sram5/BEN[30] (CF_SRAM_1024x32)
                                              1.922463   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.730934   19.657370   library setup time
                                             19.657370   data required time
---------------------------------------------------------------------------------------------
                                             19.657370   data required time
                                             -1.922463   data arrival time
---------------------------------------------------------------------------------------------
                                             17.734905   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003462    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000189    0.000095    1.000095 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008819    0.078381    0.396778    1.396872 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.078385    0.000673    1.397545 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.427365    0.280523    1.678069 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.634394    0.240497    1.918566 ^ i_sram.sram5/DI[26] (CF_SRAM_1024x32)
                                              1.918566   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.734539   19.653763   library setup time
                                             19.653763   data required time
---------------------------------------------------------------------------------------------
                                             19.653763   data required time
                                             -1.918566   data arrival time
---------------------------------------------------------------------------------------------
                                             17.735199   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.630501    0.204635    1.922041 ^ i_sram.sram5/BEN[29] (CF_SRAM_1024x32)
                                              1.922041   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.730834   19.657469   library setup time
                                             19.657469   data required time
---------------------------------------------------------------------------------------------
                                             19.657469   data required time
                                             -1.922041   data arrival time
---------------------------------------------------------------------------------------------
                                             17.735428   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002554    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000138    0.000069    1.000069 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008689    0.077479    0.396046    1.396114 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077484    0.000688    1.396803 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.355217    0.159259    1.556062 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.689123    0.302090    1.858152 ^ i_sram.sram2/DI[31] (CF_SRAM_1024x32)
                                              1.858152   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.745348   19.594105   library setup time
                                             19.594105   data required time
---------------------------------------------------------------------------------------------
                                             19.594105   data required time
                                             -1.858152   data arrival time
---------------------------------------------------------------------------------------------
                                             17.735954   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.629801    0.204001    1.921407 ^ i_sram.sram5/BEN[28] (CF_SRAM_1024x32)
                                              1.921407   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.730684   19.657619   library setup time
                                             19.657619   data required time
---------------------------------------------------------------------------------------------
                                             19.657619   data required time
                                             -1.921407   data arrival time
---------------------------------------------------------------------------------------------
                                             17.736214   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003462    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000189    0.000095    1.000095 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008819    0.078381    0.396778    1.396872 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.078385    0.000673    1.397545 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.427365    0.280523    1.678069 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.626882    0.234640    1.912708 ^ i_sram.sram6/DI[26] (CF_SRAM_1024x32)
                                              1.912708   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.731461   19.648907   library setup time
                                             19.648907   data required time
---------------------------------------------------------------------------------------------
                                             19.648907   data required time
                                             -1.912708   data arrival time
---------------------------------------------------------------------------------------------
                                             17.736198   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.628866    0.203152    1.920558 ^ i_sram.sram5/BEN[27] (CF_SRAM_1024x32)
                                              1.920558   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.730483   19.657820   library setup time
                                             19.657820   data required time
---------------------------------------------------------------------------------------------
                                             19.657820   data required time
                                             -1.920558   data arrival time
---------------------------------------------------------------------------------------------
                                             17.737261   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625761    0.200325    1.917731 ^ i_sram.sram5/BEN[26] (CF_SRAM_1024x32)
                                              1.917731   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.729818   19.658485   library setup time
                                             19.658485   data required time
---------------------------------------------------------------------------------------------
                                             19.658485   data required time
                                             -1.917731   data arrival time
---------------------------------------------------------------------------------------------
                                             17.740755   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002759    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000152    0.000076    1.000076 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008212    0.074151    0.393494    1.393570 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.074155    0.000628    1.394198 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.447176    0.287138    1.681336 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.633986    0.231020    1.912355 ^ i_sram.sram5/DI[27] (CF_SRAM_1024x32)
                                              1.912355   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.734443   19.653860   library setup time
                                             19.653860   data required time
---------------------------------------------------------------------------------------------
                                             19.653860   data required time
                                             -1.912355   data arrival time
---------------------------------------------------------------------------------------------
                                             17.741505   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003462    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000189    0.000095    1.000095 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008819    0.078381    0.396778    1.396872 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.078385    0.000673    1.397545 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.427365    0.280523    1.678069 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.637373    0.242803    1.920872 ^ i_sram.sram4/DI[26] (CF_SRAM_1024x32)
                                              1.920872   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.735534   19.663828   library setup time
                                             19.663828   data required time
---------------------------------------------------------------------------------------------
                                             19.663828   data required time
                                             -1.920872   data arrival time
---------------------------------------------------------------------------------------------
                                             17.742956   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002759    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000152    0.000076    1.000076 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008212    0.074151    0.393494    1.393570 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.074155    0.000628    1.394198 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.447176    0.287138    1.681336 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.626190    0.224726    1.906062 ^ i_sram.sram6/DI[27] (CF_SRAM_1024x32)
                                              1.906062   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.731298   19.649071   library setup time
                                             19.649071   data required time
---------------------------------------------------------------------------------------------
                                             19.649071   data required time
                                             -1.906062   data arrival time
---------------------------------------------------------------------------------------------
                                             17.743010   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.622663    0.197487    1.914893 ^ i_sram.sram5/BEN[25] (CF_SRAM_1024x32)
                                              1.914893   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.729153   19.659149   library setup time
                                             19.659149   data required time
---------------------------------------------------------------------------------------------
                                             19.659149   data required time
                                             -1.914893   data arrival time
---------------------------------------------------------------------------------------------
                                             17.744257   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002554    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000138    0.000069    1.000069 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008689    0.077479    0.396046    1.396114 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077484    0.000688    1.396803 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.355217    0.159259    1.556062 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.721779    0.324325    1.880387 ^ i_sram.sram6/DI[31] (CF_SRAM_1024x32)
                                              1.880387   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.753835   19.626532   library setup time
                                             19.626532   data required time
---------------------------------------------------------------------------------------------
                                             19.626532   data required time
                                             -1.880387   data arrival time
---------------------------------------------------------------------------------------------
                                             17.746147   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002759    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000152    0.000076    1.000076 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008212    0.074151    0.393494    1.393570 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.074155    0.000628    1.394198 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.447176    0.287138    1.681336 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.637053    0.233506    1.914841 ^ i_sram.sram4/DI[27] (CF_SRAM_1024x32)
                                              1.914841   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.735459   19.663904   library setup time
                                             19.663904   data required time
---------------------------------------------------------------------------------------------
                                             19.663904   data required time
                                             -1.914841   data arrival time
---------------------------------------------------------------------------------------------
                                             17.749063   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002554    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000138    0.000069    1.000069 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008689    0.077479    0.396046    1.396114 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077484    0.000688    1.396803 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.355217    0.159259    1.556062 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.698335    0.308380    1.864442 ^ i_sram.sram1/DI[31] (CF_SRAM_1024x32)
                                              1.864442   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.749050   19.616713   library setup time
                                             19.616713   data required time
---------------------------------------------------------------------------------------------
                                             19.616713   data required time
                                             -1.864442   data arrival time
---------------------------------------------------------------------------------------------
                                             17.752272   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.599802    0.176343    1.906694 ^ i_sram.sram5/BEN[23] (CF_SRAM_1024x32)
                                              1.906694   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.724252   19.664051   library setup time
                                             19.664051   data required time
---------------------------------------------------------------------------------------------
                                             19.664051   data required time
                                             -1.906694   data arrival time
---------------------------------------------------------------------------------------------
                                             17.757355   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.599574    0.176120    1.906472 ^ i_sram.sram5/BEN[22] (CF_SRAM_1024x32)
                                              1.906472   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.724203   19.664101   library setup time
                                             19.664101   data required time
---------------------------------------------------------------------------------------------
                                             19.664101   data required time
                                             -1.906472   data arrival time
---------------------------------------------------------------------------------------------
                                             17.757629   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.598301    0.174873    1.905225 ^ i_sram.sram5/BEN[21] (CF_SRAM_1024x32)
                                              1.905225   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.723930   19.664371   library setup time
                                             19.664371   data required time
---------------------------------------------------------------------------------------------
                                             19.664371   data required time
                                             -1.905225   data arrival time
---------------------------------------------------------------------------------------------
                                             17.759148   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003462    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000189    0.000095    1.000095 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008819    0.078381    0.396778    1.396872 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.078385    0.000673    1.397545 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.427365    0.280523    1.678069 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.609391    0.220731    1.898800 ^ i_sram.sram7/DI[26] (CF_SRAM_1024x32)
                                              1.898800   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.727464   19.658558   library setup time
                                             19.658558   data required time
---------------------------------------------------------------------------------------------
                                             19.658558   data required time
                                             -1.898800   data arrival time
---------------------------------------------------------------------------------------------
                                             17.759758   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.596928    0.173524    1.903876 ^ i_sram.sram5/BEN[20] (CF_SRAM_1024x32)
                                              1.903876   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.723636   19.664667   library setup time
                                             19.664667   data required time
---------------------------------------------------------------------------------------------
                                             19.664667   data required time
                                             -1.903876   data arrival time
---------------------------------------------------------------------------------------------
                                             17.760790   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.596117    0.172725    1.903077 ^ i_sram.sram5/BEN[19] (CF_SRAM_1024x32)
                                              1.903077   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.723462   19.664841   library setup time
                                             19.664841   data required time
---------------------------------------------------------------------------------------------
                                             19.664841   data required time
                                             -1.903077   data arrival time
---------------------------------------------------------------------------------------------
                                             17.761765   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002818    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000150    0.000075    1.000075 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008538    0.076427    0.395241    1.395315 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076431    0.000667    1.395983 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.431107    0.285771    1.681754 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.604677    0.217143    1.898897 ^ i_sram.sram5/DI[20] (CF_SRAM_1024x32)
                                              1.898897   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.727533   19.660770   library setup time
                                             19.660770   data required time
---------------------------------------------------------------------------------------------
                                             19.660770   data required time
                                             -1.898897   data arrival time
---------------------------------------------------------------------------------------------
                                             17.761873   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.595034    0.171655    1.902007 ^ i_sram.sram5/BEN[18] (CF_SRAM_1024x32)
                                              1.902007   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.723230   19.665073   library setup time
                                             19.665073   data required time
---------------------------------------------------------------------------------------------
                                             19.665073   data required time
                                             -1.902007   data arrival time
---------------------------------------------------------------------------------------------
                                             17.763065   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002969    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000163    0.000082    1.000082 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393960    1.394042 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074752    0.000633    1.394675 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.361972    0.165246    1.559921 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.650197    0.278740    1.838661 ^ i_sram.sram2/DI[30] (CF_SRAM_1024x32)
                                              1.838661   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.736170   19.603283   library setup time
                                             19.603283   data required time
---------------------------------------------------------------------------------------------
                                             19.603283   data required time
                                             -1.838661   data arrival time
---------------------------------------------------------------------------------------------
                                             17.764622   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.593485    0.170120    1.900471 ^ i_sram.sram5/BEN[17] (CF_SRAM_1024x32)
                                              1.900471   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.722898   19.665405   library setup time
                                             19.665405   data required time
---------------------------------------------------------------------------------------------
                                             19.665405   data required time
                                             -1.900471   data arrival time
---------------------------------------------------------------------------------------------
                                             17.764935   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002554    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000138    0.000069    1.000069 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008689    0.077479    0.396046    1.396114 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077484    0.000688    1.396803 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.355217    0.159259    1.556062 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.707128    0.314362    1.870424 ^ i_sram.sram7/DI[31] (CF_SRAM_1024x32)
                                              1.870424   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.750509   19.635513   library setup time
                                             19.635513   data required time
---------------------------------------------------------------------------------------------
                                             19.635513   data required time
                                             -1.870424   data arrival time
---------------------------------------------------------------------------------------------
                                             17.765089   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002554    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000138    0.000069    1.000069 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008689    0.077479    0.396046    1.396114 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077484    0.000688    1.396803 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.355217    0.159259    1.556062 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.701920    0.310825    1.866886 ^ i_sram.sram0/DI[31] (CF_SRAM_1024x32)
                                              1.866886   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.750310   19.632214   library setup time
                                             19.632214   data required time
---------------------------------------------------------------------------------------------
                                             19.632214   data required time
                                             -1.866886   data arrival time
---------------------------------------------------------------------------------------------
                                             17.765326   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002818    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000150    0.000075    1.000075 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008538    0.076427    0.395241    1.395315 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076431    0.000667    1.395983 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.431107    0.285771    1.681754 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.600246    0.213534    1.895288 ^ i_sram.sram7/DI[20] (CF_SRAM_1024x32)
                                              1.895288   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.725308   19.660715   library setup time
                                             19.660715   data required time
---------------------------------------------------------------------------------------------
                                             19.660715   data required time
                                             -1.895288   data arrival time
---------------------------------------------------------------------------------------------
                                             17.765427   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002554    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000134    0.000067    1.000067 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008072    0.073146    0.392875    1.392942 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.073147    0.000376    1.393318 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.443676    0.296298    1.689616 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.594458    0.201220    1.890836 ^ i_sram.sram6/DI[4] (CF_SRAM_1024x32)
                                              1.890836   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.723816   19.656553   library setup time
                                             19.656553   data required time
---------------------------------------------------------------------------------------------
                                             19.656553   data required time
                                             -1.890836   data arrival time
---------------------------------------------------------------------------------------------
                                             17.765717   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002554    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000134    0.000067    1.000067 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008072    0.073146    0.392875    1.392942 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.073147    0.000376    1.393318 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.443676    0.296298    1.689616 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.598562    0.204669    1.894285 ^ i_sram.sram7/DI[4] (CF_SRAM_1024x32)
                                              1.894285   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.724911   19.661110   library setup time
                                             19.661110   data required time
---------------------------------------------------------------------------------------------
                                             19.661110   data required time
                                             -1.894285   data arrival time
---------------------------------------------------------------------------------------------
                                             17.766827   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002759    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000152    0.000076    1.000076 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008212    0.074151    0.393494    1.393570 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.074155    0.000628    1.394198 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.447176    0.287138    1.681336 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.608270    0.210010    1.891346 ^ i_sram.sram7/DI[27] (CF_SRAM_1024x32)
                                              1.891346   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.727200   19.658823   library setup time
                                             19.658823   data required time
---------------------------------------------------------------------------------------------
                                             19.658823   data required time
                                             -1.891346   data arrival time
---------------------------------------------------------------------------------------------
                                             17.767477   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002818    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000150    0.000075    1.000075 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008538    0.076427    0.395241    1.395315 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076431    0.000667    1.395983 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.431107    0.285771    1.681754 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.591928    0.206646    1.888400 ^ i_sram.sram6/DI[20] (CF_SRAM_1024x32)
                                              1.888400   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.723219   19.657150   library setup time
                                             19.657150   data required time
---------------------------------------------------------------------------------------------
                                             19.657150   data required time
                                             -1.888400   data arrival time
---------------------------------------------------------------------------------------------
                                             17.768749   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002460    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000131    0.000065    1.000065 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008032    0.072864    0.392657    1.392722 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.072865    0.000373    1.393095 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.408295    0.264781    1.657876 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.611303    0.232421    1.890297 ^ i_sram.sram5/DI[28] (CF_SRAM_1024x32)
                                              1.890297   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.729095   19.659208   library setup time
                                             19.659208   data required time
---------------------------------------------------------------------------------------------
                                             19.659208   data required time
                                             -1.890297   data arrival time
---------------------------------------------------------------------------------------------
                                             17.768911   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002818    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000150    0.000075    1.000075 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008538    0.076427    0.395241    1.395315 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076431    0.000667    1.395983 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.431107    0.285771    1.681754 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.607574    0.219490    1.901244 ^ i_sram.sram4/DI[20] (CF_SRAM_1024x32)
                                              1.901244   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.728509   19.670855   library setup time
                                             19.670855   data required time
---------------------------------------------------------------------------------------------
                                             19.670855   data required time
                                             -1.901244   data arrival time
---------------------------------------------------------------------------------------------
                                             17.769609   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002460    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000131    0.000065    1.000065 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008032    0.072864    0.392657    1.392722 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.072865    0.000373    1.393095 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.408295    0.264781    1.657876 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.602128    0.225244    1.883120 ^ i_sram.sram6/DI[28] (CF_SRAM_1024x32)
                                              1.883120   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.725624   19.654745   library setup time
                                             19.654745   data required time
---------------------------------------------------------------------------------------------
                                             19.654745   data required time
                                             -1.883120   data arrival time
---------------------------------------------------------------------------------------------
                                             17.771624   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002554    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000138    0.000069    1.000069 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008689    0.077479    0.396046    1.396114 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077484    0.000688    1.396803 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.355217    0.159259    1.556062 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.654567    0.278397    1.834458 ^ i_sram.sram3/DI[31] (CF_SRAM_1024x32)
                                              1.834458   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.737283   19.607372   library setup time
                                             19.607372   data required time
---------------------------------------------------------------------------------------------
                                             19.607372   data required time
                                             -1.834458   data arrival time
---------------------------------------------------------------------------------------------
                                             17.772915   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002969    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000163    0.000082    1.000082 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393960    1.394042 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074752    0.000633    1.394675 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.361972    0.165246    1.559921 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.689948    0.306372    1.866294 ^ i_sram.sram5/DI[30] (CF_SRAM_1024x32)
                                              1.866294   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.747636   19.640667   library setup time
                                             19.640667   data required time
---------------------------------------------------------------------------------------------
                                             19.640667   data required time
                                             -1.866294   data arrival time
---------------------------------------------------------------------------------------------
                                             17.774372   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002228    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000116    0.000058    1.000058 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008398    0.075445    0.394492    1.394549 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.075449    0.000641    1.395191 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.417033    0.274323    1.669514 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.594682    0.217840    1.887354 ^ i_sram.sram5/DI[24] (CF_SRAM_1024x32)
                                              1.887354   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.725177   19.663126   library setup time
                                             19.663126   data required time
---------------------------------------------------------------------------------------------
                                             19.663126   data required time
                                             -1.887354   data arrival time
---------------------------------------------------------------------------------------------
                                             17.775772   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002969    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000163    0.000082    1.000082 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393960    1.394042 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074752    0.000633    1.394675 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.361972    0.165246    1.559921 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.681256    0.300358    1.860279 ^ i_sram.sram6/DI[30] (CF_SRAM_1024x32)
                                              1.860279   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.744281   19.636087   library setup time
                                             19.636087   data required time
---------------------------------------------------------------------------------------------
                                             19.636087   data required time
                                             -1.860279   data arrival time
---------------------------------------------------------------------------------------------
                                             17.775808   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002460    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000131    0.000065    1.000065 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008032    0.072864    0.392657    1.392722 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.072865    0.000373    1.393095 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.408295    0.264781    1.657876 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.614873    0.235175    1.893052 ^ i_sram.sram4/DI[28] (CF_SRAM_1024x32)
                                              1.893052   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.730230   19.669132   library setup time
                                             19.669132   data required time
---------------------------------------------------------------------------------------------
                                             19.669132   data required time
                                             -1.893052   data arrival time
---------------------------------------------------------------------------------------------
                                             17.776081   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002228    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000116    0.000058    1.000058 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008398    0.075445    0.394492    1.394549 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.075449    0.000641    1.395191 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.417033    0.274323    1.669514 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.587345    0.211946    1.881460 ^ i_sram.sram6/DI[24] (CF_SRAM_1024x32)
                                              1.881460   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.722139   19.658230   library setup time
                                             19.658230   data required time
---------------------------------------------------------------------------------------------
                                             19.658230   data required time
                                             -1.881460   data arrival time
---------------------------------------------------------------------------------------------
                                             17.776770   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002805    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000153    0.000076    1.000077 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008209    0.074133    0.393481    1.393557 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.074137    0.000628    1.394185 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.426004    0.284390    1.678575 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.588887    0.207726    1.886301 ^ i_sram.sram5/DI[19] (CF_SRAM_1024x32)
                                              1.886301   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.723810   19.664494   library setup time
                                             19.664494   data required time
---------------------------------------------------------------------------------------------
                                             19.664494   data required time
                                             -1.886301   data arrival time
---------------------------------------------------------------------------------------------
                                             17.778193   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002554    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000134    0.000067    1.000067 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008072    0.073146    0.392875    1.392942 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.073147    0.000376    1.393318 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.443676    0.296298    1.689616 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.587226    0.195097    1.884713 ^ i_sram.sram5/DI[4] (CF_SRAM_1024x32)
                                              1.884713   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.723419   19.664883   library setup time
                                             19.664883   data required time
---------------------------------------------------------------------------------------------
                                             19.664883   data required time
                                             -1.884713   data arrival time
---------------------------------------------------------------------------------------------
                                             17.780170   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002969    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000163    0.000082    1.000082 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393960    1.394042 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074752    0.000633    1.394675 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.361972    0.165246    1.559921 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.659461    0.285209    1.845130 ^ i_sram.sram1/DI[30] (CF_SRAM_1024x32)
                                              1.845130   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.739885   19.625879   library setup time
                                             19.625879   data required time
---------------------------------------------------------------------------------------------
                                             19.625879   data required time
                                             -1.845130   data arrival time
---------------------------------------------------------------------------------------------
                                             17.780748   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002805    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000153    0.000076    1.000077 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008209    0.074133    0.393481    1.393557 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.074137    0.000628    1.394185 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.426004    0.284390    1.678575 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.584526    0.204048    1.882623 ^ i_sram.sram7/DI[19] (CF_SRAM_1024x32)
                                              1.882623   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.721602   19.664419   library setup time
                                             19.664419   data required time
---------------------------------------------------------------------------------------------
                                             19.664419   data required time
                                             -1.882623   data arrival time
---------------------------------------------------------------------------------------------
                                             17.781797   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002969    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000163    0.000082    1.000082 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393960    1.394042 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074752    0.000633    1.394675 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.361972    0.165246    1.559921 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.693392    0.308751    1.868672 ^ i_sram.sram4/DI[30] (CF_SRAM_1024x32)
                                              1.868672   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.748741   19.650621   library setup time
                                             19.650621   data required time
---------------------------------------------------------------------------------------------
                                             19.650621   data required time
                                             -1.868672   data arrival time
---------------------------------------------------------------------------------------------
                                             17.781948   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002227    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000116    0.000058    1.000058 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008403    0.075482    0.394520    1.394578 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.075486    0.000641    1.395219 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.434377    0.293377    1.688596 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.579011    0.195796    1.884392 ^ i_sram.sram5/DI[16] (CF_SRAM_1024x32)
                                              1.884392   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.721482   19.666822   library setup time
                                             19.666822   data required time
---------------------------------------------------------------------------------------------
                                             19.666822   data required time
                                             -1.884392   data arrival time
---------------------------------------------------------------------------------------------
                                             17.782429   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002228    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000116    0.000058    1.000058 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008398    0.075445    0.394492    1.394549 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.075449    0.000641    1.395191 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.417033    0.274323    1.669514 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.597602    0.220196    1.889710 ^ i_sram.sram4/DI[24] (CF_SRAM_1024x32)
                                              1.889710   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.726158   19.673204   library setup time
                                             19.673204   data required time
---------------------------------------------------------------------------------------------
                                             19.673204   data required time
                                             -1.889710   data arrival time
---------------------------------------------------------------------------------------------
                                             17.783495   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000152    0.000076    1.000076 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008210    0.074142    0.393487    1.393564 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.074146    0.000628    1.394191 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.404218    0.268393    1.662585 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.588657    0.217804    1.880389 ^ i_sram.sram5/DI[21] (CF_SRAM_1024x32)
                                              1.880389   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.723756   19.664547   library setup time
                                             19.664547   data required time
---------------------------------------------------------------------------------------------
                                             19.664547   data required time
                                             -1.880389   data arrival time
---------------------------------------------------------------------------------------------
                                             17.784159   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002847    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000154    0.000077    1.000077 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393591    1.393668 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.074277    0.000628    1.394296 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.411964    0.272423    1.666719 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.585925    0.214270    1.880988 ^ i_sram.sram5/DI[29] (CF_SRAM_1024x32)
                                              1.880988   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.723112   19.665192   library setup time
                                             19.665192   data required time
---------------------------------------------------------------------------------------------
                                             19.665192   data required time
                                             -1.880988   data arrival time
---------------------------------------------------------------------------------------------
                                             17.784203   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002847    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000154    0.000077    1.000077 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393591    1.393668 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.074277    0.000628    1.394296 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.411964    0.272423    1.666719 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.578623    0.208391    1.875110 ^ i_sram.sram6/DI[29] (CF_SRAM_1024x32)
                                              1.875110   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.720083   19.660286   library setup time
                                             19.660286   data required time
---------------------------------------------------------------------------------------------
                                             19.660286   data required time
                                             -1.875110   data arrival time
---------------------------------------------------------------------------------------------
                                             17.785177   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002805    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000153    0.000076    1.000077 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008209    0.074133    0.393481    1.393557 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.074137    0.000628    1.394185 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.426004    0.284390    1.678575 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.576030    0.197019    1.875594 ^ i_sram.sram6/DI[19] (CF_SRAM_1024x32)
                                              1.875594   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.719471   19.660898   library setup time
                                             19.660898   data required time
---------------------------------------------------------------------------------------------
                                             19.660898   data required time
                                             -1.875594   data arrival time
---------------------------------------------------------------------------------------------
                                             17.785305   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002227    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000116    0.000058    1.000058 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008403    0.075482    0.394520    1.394578 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.075486    0.000641    1.395219 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.434377    0.293377    1.688596 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.570262    0.188252    1.876849 ^ i_sram.sram6/DI[16] (CF_SRAM_1024x32)
                                              1.876849   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.718111   19.662256   library setup time
                                             19.662256   data required time
---------------------------------------------------------------------------------------------
                                             19.662256   data required time
                                             -1.876849   data arrival time
---------------------------------------------------------------------------------------------
                                             17.785408   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002805    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000153    0.000076    1.000077 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008209    0.074133    0.393481    1.393557 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.074137    0.000628    1.394185 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.426004    0.284390    1.678575 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.591795    0.210112    1.888687 ^ i_sram.sram4/DI[19] (CF_SRAM_1024x32)
                                              1.888687   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.724789   19.674574   library setup time
                                             19.674574   data required time
---------------------------------------------------------------------------------------------
                                             19.674574   data required time
                                             -1.888687   data arrival time
---------------------------------------------------------------------------------------------
                                             17.785887   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002227    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000116    0.000058    1.000058 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008403    0.075482    0.394520    1.394578 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.075486    0.000641    1.395219 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.434377    0.293377    1.688596 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.574753    0.192160    1.880756 ^ i_sram.sram7/DI[16] (CF_SRAM_1024x32)
                                              1.880756   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.719298   19.666723   library setup time
                                             19.666723   data required time
---------------------------------------------------------------------------------------------
                                             19.666723   data required time
                                             -1.880756   data arrival time
---------------------------------------------------------------------------------------------
                                             17.785967   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002554    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000134    0.000067    1.000067 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008072    0.073146    0.392875    1.392942 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.073147    0.000376    1.393318 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.443676    0.296298    1.689616 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.591341    0.198588    1.888204 ^ i_sram.sram4/DI[4] (CF_SRAM_1024x32)
                                              1.888204   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.724682   19.674681   library setup time
                                             19.674681   data required time
---------------------------------------------------------------------------------------------
                                             19.674681   data required time
                                             -1.888204   data arrival time
---------------------------------------------------------------------------------------------
                                             17.786476   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000152    0.000076    1.000076 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008210    0.074142    0.393487    1.393564 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.074146    0.000628    1.394191 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.404218    0.268393    1.662585 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.584133    0.214237    1.876822 ^ i_sram.sram7/DI[21] (CF_SRAM_1024x32)
                                              1.876822   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.721509   19.664513   library setup time
                                             19.664513   data required time
---------------------------------------------------------------------------------------------
                                             19.664513   data required time
                                             -1.876822   data arrival time
---------------------------------------------------------------------------------------------
                                             17.787689   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002227    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000116    0.000058    1.000058 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008403    0.075482    0.394520    1.394578 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.075486    0.000641    1.395219 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.434377    0.293377    1.688596 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.581773    0.198140    1.886737 ^ i_sram.sram4/DI[16] (CF_SRAM_1024x32)
                                              1.886737   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.722426   19.676937   library setup time
                                             19.676937   data required time
---------------------------------------------------------------------------------------------
                                             19.676937   data required time
                                             -1.886737   data arrival time
---------------------------------------------------------------------------------------------
                                             17.790199   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000152    0.000076    1.000076 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008210    0.074142    0.393487    1.393564 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.074146    0.000628    1.394191 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.404218    0.268393    1.662585 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.575464    0.207354    1.869938 ^ i_sram.sram6/DI[21] (CF_SRAM_1024x32)
                                              1.869938   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.719338   19.661030   library setup time
                                             19.661030   data required time
---------------------------------------------------------------------------------------------
                                             19.661030   data required time
                                             -1.869938   data arrival time
---------------------------------------------------------------------------------------------
                                             17.791092   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000152    0.000076    1.000076 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008210    0.074142    0.393487    1.393564 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.074146    0.000628    1.394191 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.404218    0.268393    1.662585 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.591648    0.220153    1.882738 ^ i_sram.sram4/DI[21] (CF_SRAM_1024x32)
                                              1.882738   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.724754   19.674608   library setup time
                                             19.674608   data required time
---------------------------------------------------------------------------------------------
                                             19.674608   data required time
                                             -1.882738   data arrival time
---------------------------------------------------------------------------------------------
                                             17.791872   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002847    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000154    0.000077    1.000077 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393591    1.393668 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.074277    0.000628    1.394296 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.411964    0.272423    1.666719 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.588840    0.216634    1.883353 ^ i_sram.sram4/DI[29] (CF_SRAM_1024x32)
                                              1.883353   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.724092   19.675270   library setup time
                                             19.675270   data required time
---------------------------------------------------------------------------------------------
                                             19.675270   data required time
                                             -1.883353   data arrival time
---------------------------------------------------------------------------------------------
                                             17.791918   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002969    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000163    0.000082    1.000082 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393960    1.394042 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074752    0.000633    1.394675 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.361972    0.165246    1.559921 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.663022    0.287690    1.847611 ^ i_sram.sram0/DI[30] (CF_SRAM_1024x32)
                                              1.847611   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.741139   19.641384   library setup time
                                             19.641384   data required time
---------------------------------------------------------------------------------------------
                                             19.641384   data required time
                                             -1.847611   data arrival time
---------------------------------------------------------------------------------------------
                                             17.793772   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002969    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000163    0.000082    1.000082 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393960    1.394042 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074752    0.000633    1.394675 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.361972    0.165246    1.559921 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.667381    0.290725    1.850646 ^ i_sram.sram7/DI[30] (CF_SRAM_1024x32)
                                              1.850646   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.741137   19.644886   library setup time
                                             19.644886   data required time
---------------------------------------------------------------------------------------------
                                             19.644886   data required time
                                             -1.850646   data arrival time
---------------------------------------------------------------------------------------------
                                             17.794239   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002228    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000116    0.000058    1.000058 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008398    0.075445    0.394492    1.394549 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.075449    0.000641    1.395191 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.417033    0.274323    1.669514 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.573697    0.200817    1.870331 ^ i_sram.sram7/DI[24] (CF_SRAM_1024x32)
                                              1.870331   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.719049   19.666975   library setup time
                                             19.666975   data required time
---------------------------------------------------------------------------------------------
                                             19.666975   data required time
                                             -1.870331   data arrival time
---------------------------------------------------------------------------------------------
                                             17.796642   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002794    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000153    0.000076    1.000076 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008209    0.074133    0.393481    1.393557 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.074137    0.000628    1.394185 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.400242    0.268333    1.662518 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.570542    0.208533    1.871050 ^ i_sram.sram5/DI[25] (CF_SRAM_1024x32)
                                              1.871050   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.719485   19.668818   library setup time
                                             19.668818   data required time
---------------------------------------------------------------------------------------------
                                             19.668818   data required time
                                             -1.871050   data arrival time
---------------------------------------------------------------------------------------------
                                             17.797768   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002794    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000153    0.000076    1.000076 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008209    0.074133    0.393481    1.393557 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.074137    0.000628    1.394185 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.400242    0.268333    1.662518 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.563221    0.202641    1.865159 ^ i_sram.sram6/DI[25] (CF_SRAM_1024x32)
                                              1.865159   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.716451   19.663918   library setup time
                                             19.663918   data required time
---------------------------------------------------------------------------------------------
                                             19.663918   data required time
                                             -1.865159   data arrival time
---------------------------------------------------------------------------------------------
                                             17.798759   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002969    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000163    0.000082    1.000082 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393960    1.394042 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074752    0.000633    1.394675 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.361972    0.165246    1.559921 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.619146    0.256931    1.816852 ^ i_sram.sram3/DI[30] (CF_SRAM_1024x32)
                                              1.816852   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.728932   19.615725   library setup time
                                             19.615725   data required time
---------------------------------------------------------------------------------------------
                                             19.615725   data required time
                                             -1.816852   data arrival time
---------------------------------------------------------------------------------------------
                                             17.798872   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002460    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000131    0.000065    1.000065 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008032    0.072864    0.392657    1.392722 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.072865    0.000373    1.393095 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.408295    0.264781    1.657876 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.580821    0.208462    1.866338 ^ i_sram.sram7/DI[28] (CF_SRAM_1024x32)
                                              1.866338   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.720728   19.665295   library setup time
                                             19.665295   data required time
---------------------------------------------------------------------------------------------
                                             19.665295   data required time
                                             -1.866338   data arrival time
---------------------------------------------------------------------------------------------
                                             17.798956   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002794    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000153    0.000076    1.000076 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008209    0.074133    0.393481    1.393557 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.074137    0.000628    1.394185 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.400242    0.268333    1.662518 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.573457    0.210859    1.873377 ^ i_sram.sram4/DI[25] (CF_SRAM_1024x32)
                                              1.873377   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.720466   19.678898   library setup time
                                             19.678898   data required time
---------------------------------------------------------------------------------------------
                                             19.678898   data required time
                                             -1.873377   data arrival time
---------------------------------------------------------------------------------------------
                                             17.805521   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002847    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000154    0.000077    1.000077 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393591    1.393668 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.074277    0.000628    1.394296 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.411964    0.272423    1.666719 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.561621    0.194457    1.861176 ^ i_sram.sram7/DI[29] (CF_SRAM_1024x32)
                                              1.861176   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.716202   19.669821   library setup time
                                             19.669821   data required time
---------------------------------------------------------------------------------------------
                                             19.669821   data required time
                                             -1.861176   data arrival time
---------------------------------------------------------------------------------------------
                                             17.808643   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003186    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000190    0.000095    1.000095 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393600    1.393695 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.074277    0.000628    1.394323 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.417465    0.293800    1.688123 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.534299    0.170767    1.858890 ^ i_sram.sram6/DI[8] (CF_SRAM_1024x32)
                                              1.858890   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.709632   19.670736   library setup time
                                             19.670736   data required time
---------------------------------------------------------------------------------------------
                                             19.670736   data required time
                                             -1.858890   data arrival time
---------------------------------------------------------------------------------------------
                                             17.811846   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.548305    0.122776    1.840182 ^ i_sram.sram1/BEN[31] (CF_SRAM_1024x32)
                                              1.840182   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.712646   19.653116   library setup time
                                             19.653116   data required time
---------------------------------------------------------------------------------------------
                                             19.653116   data required time
                                             -1.840182   data arrival time
---------------------------------------------------------------------------------------------
                                             17.812933   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003186    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000190    0.000095    1.000095 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393600    1.393695 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.074277    0.000628    1.394323 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.417465    0.293800    1.688123 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.537036    0.173192    1.861315 ^ i_sram.sram7/DI[8] (CF_SRAM_1024x32)
                                              1.861315   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.710405   19.675617   library setup time
                                             19.675617   data required time
---------------------------------------------------------------------------------------------
                                             19.675617   data required time
                                             -1.861315   data arrival time
---------------------------------------------------------------------------------------------
                                             17.814304   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003236    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000168    0.000084    1.000084 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008612    0.076942    0.395639    1.395723 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076946    0.000676    1.396400 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.403650    0.285018    1.681418 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.534079    0.177467    1.858885 ^ i_sram.sram5/DI[14] (CF_SRAM_1024x32)
                                              1.858885   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.710889   19.677414   library setup time
                                             19.677414   data required time
---------------------------------------------------------------------------------------------
                                             19.677414   data required time
                                             -1.858885   data arrival time
---------------------------------------------------------------------------------------------
                                             17.818529   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.543649    0.117470    1.834876 ^ i_sram.sram1/BEN[30] (CF_SRAM_1024x32)
                                              1.834876   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.711648   19.654116   library setup time
                                             19.654116   data required time
---------------------------------------------------------------------------------------------
                                             19.654116   data required time
                                             -1.834876   data arrival time
---------------------------------------------------------------------------------------------
                                             17.819241   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003236    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000168    0.000084    1.000084 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008612    0.076942    0.395639    1.395723 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076946    0.000676    1.396400 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.403650    0.285018    1.681418 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.526933    0.171350    1.852768 ^ i_sram.sram6/DI[14] (CF_SRAM_1024x32)
                                              1.852768   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.707895   19.672472   library setup time
                                             19.672472   data required time
---------------------------------------------------------------------------------------------
                                             19.672472   data required time
                                             -1.852768   data arrival time
---------------------------------------------------------------------------------------------
                                             17.819704   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002794    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000153    0.000076    1.000076 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008209    0.074133    0.393481    1.393557 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.074137    0.000628    1.394185 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.400242    0.268333    1.662518 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.545931    0.188435    1.850953 ^ i_sram.sram7/DI[25] (CF_SRAM_1024x32)
                                              1.850953   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.712502   19.673521   library setup time
                                             19.673521   data required time
---------------------------------------------------------------------------------------------
                                             19.673521   data required time
                                             -1.850953   data arrival time
---------------------------------------------------------------------------------------------
                                             17.822567   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.541061    0.114462    1.831868 ^ i_sram.sram1/BEN[29] (CF_SRAM_1024x32)
                                              1.831868   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.711093   19.654669   library setup time
                                             19.654669   data required time
---------------------------------------------------------------------------------------------
                                             19.654669   data required time
                                             -1.831868   data arrival time
---------------------------------------------------------------------------------------------
                                             17.822802   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003236    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000168    0.000084    1.000084 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008612    0.076942    0.395639    1.395723 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076946    0.000676    1.396400 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.403650    0.285018    1.681418 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.528400    0.172612    1.854030 ^ i_sram.sram7/DI[14] (CF_SRAM_1024x32)
                                              1.854030   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.708369   19.677654   library setup time
                                             19.677654   data required time
---------------------------------------------------------------------------------------------
                                             19.677654   data required time
                                             -1.854030   data arrival time
---------------------------------------------------------------------------------------------
                                             17.823624   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.531834    0.101828    1.832180 ^ i_sram.sram1/BEN[23] (CF_SRAM_1024x32)
                                              1.832180   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.709114   19.656649   library setup time
                                             19.656649   data required time
---------------------------------------------------------------------------------------------
                                             19.656649   data required time
                                             -1.832180   data arrival time
---------------------------------------------------------------------------------------------
                                             17.824469   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.538950    0.111974    1.829381 ^ i_sram.sram1/BEN[28] (CF_SRAM_1024x32)
                                              1.829381   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.710640   19.655123   library setup time
                                             19.655123   data required time
---------------------------------------------------------------------------------------------
                                             19.655123   data required time
                                             -1.829381   data arrival time
---------------------------------------------------------------------------------------------
                                             17.825741   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003236    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000168    0.000084    1.000084 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008612    0.076942    0.395639    1.395723 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076946    0.000676    1.396400 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.403650    0.285018    1.681418 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.536898    0.179861    1.861279 ^ i_sram.sram4/DI[14] (CF_SRAM_1024x32)
                                              1.861279   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.711847   19.687515   library setup time
                                             19.687515   data required time
---------------------------------------------------------------------------------------------
                                             19.687515   data required time
                                             -1.861279   data arrival time
---------------------------------------------------------------------------------------------
                                             17.826237   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002925    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000157    0.000079    1.000079 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008683    0.077435    0.396025    1.396104 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077439    0.000674    1.396778 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.443747    0.325692    1.722470 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.506083    0.127821    1.850291 ^ i_sram.sram6/DI[12] (CF_SRAM_1024x32)
                                              1.850291   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.702979   19.677389   library setup time
                                             19.677389   data required time
---------------------------------------------------------------------------------------------
                                             19.677389   data required time
                                             -1.850291   data arrival time
---------------------------------------------------------------------------------------------
                                             17.827099   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.529869    0.099236    1.829588 ^ i_sram.sram1/BEN[22] (CF_SRAM_1024x32)
                                              1.829588   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.708693   19.657070   library setup time
                                             19.657070   data required time
---------------------------------------------------------------------------------------------
                                             19.657070   data required time
                                             -1.829588   data arrival time
---------------------------------------------------------------------------------------------
                                             17.827482   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002925    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000157    0.000079    1.000079 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008683    0.077435    0.396025    1.396104 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077439    0.000674    1.396778 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.443747    0.325692    1.722470 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.509498    0.131541    1.854011 ^ i_sram.sram7/DI[12] (CF_SRAM_1024x32)
                                              1.854011   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.703912   19.682110   library setup time
                                             19.682110   data required time
---------------------------------------------------------------------------------------------
                                             19.682110   data required time
                                             -1.854011   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828100   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003186    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000190    0.000095    1.000095 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393600    1.393695 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.074277    0.000628    1.394323 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.417465    0.293800    1.688123 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.525628    0.162940    1.851064 ^ i_sram.sram5/DI[8] (CF_SRAM_1024x32)
                                              1.851064   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.708897   19.679407   library setup time
                                             19.679407   data required time
---------------------------------------------------------------------------------------------
                                             19.679407   data required time
                                             -1.851064   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828344   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003058    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000164    0.000082    1.000082 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008731    0.077763    0.396300    1.396382 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077767    0.000664    1.397046 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.387793    0.191294    1.588339 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.575162    0.208782    1.797121 ^ i_sram.sram3/DI[17] (CF_SRAM_1024x32)
                                              1.797121   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.718561   19.626095   library setup time
                                             19.626095   data required time
---------------------------------------------------------------------------------------------
                                             19.626095   data required time
                                             -1.797121   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828974   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.536370    0.108890    1.826296 ^ i_sram.sram1/BEN[27] (CF_SRAM_1024x32)
                                              1.826296   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.710087   19.655676   library setup time
                                             19.655676   data required time
---------------------------------------------------------------------------------------------
                                             19.655676   data required time
                                             -1.826296   data arrival time
---------------------------------------------------------------------------------------------
                                             17.829382   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.527788    0.096418    1.826770 ^ i_sram.sram1/BEN[21] (CF_SRAM_1024x32)
                                              1.826770   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.708247   19.657515   library setup time
                                             19.657515   data required time
---------------------------------------------------------------------------------------------
                                             19.657515   data required time
                                             -1.826770   data arrival time
---------------------------------------------------------------------------------------------
                                             17.830746   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.533150    0.104963    1.822369 ^ i_sram.sram1/BEN[26] (CF_SRAM_1024x32)
                                              1.822369   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.709397   19.656366   library setup time
                                             19.656366   data required time
---------------------------------------------------------------------------------------------
                                             19.656366   data required time
                                             -1.822369   data arrival time
---------------------------------------------------------------------------------------------
                                             17.833996   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.525722    0.093538    1.823890 ^ i_sram.sram1/BEN[20] (CF_SRAM_1024x32)
                                              1.823890   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.707804   19.657959   library setup time
                                             19.657959   data required time
---------------------------------------------------------------------------------------------
                                             19.657959   data required time
                                             -1.823890   data arrival time
---------------------------------------------------------------------------------------------
                                             17.834068   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003186    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000190    0.000095    1.000095 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393600    1.393695 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.074277    0.000628    1.394323 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.417465    0.293800    1.688123 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.530020    0.166888    1.855011 ^ i_sram.sram4/DI[8] (CF_SRAM_1024x32)
                                              1.855011   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.710225   19.689138   library setup time
                                             19.689138   data required time
---------------------------------------------------------------------------------------------
                                             19.689138   data required time
                                             -1.855011   data arrival time
---------------------------------------------------------------------------------------------
                                             17.834126   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.523558    0.090425    1.820776 ^ i_sram.sram1/BEN[19] (CF_SRAM_1024x32)
                                              1.820776   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.707340   19.658422   library setup time
                                             19.658422   data required time
---------------------------------------------------------------------------------------------
                                             19.658422   data required time
                                             -1.820776   data arrival time
---------------------------------------------------------------------------------------------
                                             17.837646   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.530335    0.101446    1.818852 ^ i_sram.sram1/BEN[25] (CF_SRAM_1024x32)
                                              1.818852   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.708793   19.656969   library setup time
                                             19.656969   data required time
---------------------------------------------------------------------------------------------
                                             19.656969   data required time
                                             -1.818852   data arrival time
---------------------------------------------------------------------------------------------
                                             17.838120   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002633    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000138    0.000069    1.000069 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008903    0.078973    0.397190    1.397259 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078978    0.000709    1.397968 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.389018    0.280069    1.678036 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.508327    0.166270    1.844306 ^ i_sram.sram5/DI[15] (CF_SRAM_1024x32)
                                              1.844306   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.704818   19.683485   library setup time
                                             19.683485   data required time
---------------------------------------------------------------------------------------------
                                             19.683485   data required time
                                             -1.844306   data arrival time
---------------------------------------------------------------------------------------------
                                             17.839180   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002633    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000138    0.000069    1.000069 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008903    0.078973    0.397190    1.397259 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078978    0.000709    1.397968 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.389018    0.280069    1.678036 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.501283    0.160155    1.838192 ^ i_sram.sram6/DI[15] (CF_SRAM_1024x32)
                                              1.838192   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.701847   19.678520   library setup time
                                             19.678520   data required time
---------------------------------------------------------------------------------------------
                                             19.678520   data required time
                                             -1.838192   data arrival time
---------------------------------------------------------------------------------------------
                                             17.840328   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.521313    0.087074    1.817426 ^ i_sram.sram1/BEN[18] (CF_SRAM_1024x32)
                                              1.817426   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.706859   19.658905   library setup time
                                             19.658905   data required time
---------------------------------------------------------------------------------------------
                                             19.658905   data required time
                                             -1.817426   data arrival time
---------------------------------------------------------------------------------------------
                                             17.841478   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003058    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000164    0.000082    1.000082 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008731    0.077763    0.396300    1.396382 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077767    0.000664    1.397046 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.387793    0.191294    1.588339 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.556114    0.194501    1.782841 ^ i_sram.sram2/DI[17] (CF_SRAM_1024x32)
                                              1.782841   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.713986   19.625467   library setup time
                                             19.625467   data required time
---------------------------------------------------------------------------------------------
                                             19.625467   data required time
                                             -1.782841   data arrival time
---------------------------------------------------------------------------------------------
                                             17.842627   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002633    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000138    0.000069    1.000069 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008903    0.078973    0.397190    1.397259 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078978    0.000709    1.397968 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.389018    0.280069    1.678036 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.503339    0.161948    1.839984 ^ i_sram.sram7/DI[15] (CF_SRAM_1024x32)
                                              1.839984   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.702460   19.683561   library setup time
                                             19.683561   data required time
---------------------------------------------------------------------------------------------
                                             19.683561   data required time
                                             -1.839984   data arrival time
---------------------------------------------------------------------------------------------
                                             17.843578   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003058    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000164    0.000082    1.000082 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008731    0.077763    0.396300    1.396382 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077767    0.000664    1.397046 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.387793    0.191294    1.588339 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.580306    0.212596    1.800936 ^ i_sram.sram1/DI[17] (CF_SRAM_1024x32)
                                              1.800936   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.721223   19.644541   library setup time
                                             19.644541   data required time
---------------------------------------------------------------------------------------------
                                             19.644541   data required time
                                             -1.800936   data arrival time
---------------------------------------------------------------------------------------------
                                             17.843605   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003003    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000172    0.000086    1.000086 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008240    0.074347    0.393651    1.393736 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.074351    0.000630    1.394366 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.444967    0.332461    1.726828 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.490729    0.110244    1.837071 ^ i_sram.sram6/DI[13] (CF_SRAM_1024x32)
                                              1.837071   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.698180   19.682188   library setup time
                                             19.682188   data required time
---------------------------------------------------------------------------------------------
                                             19.682188   data required time
                                             -1.837071   data arrival time
---------------------------------------------------------------------------------------------
                                             17.845118   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.519005    0.083485    1.813836 ^ i_sram.sram1/BEN[17] (CF_SRAM_1024x32)
                                              1.813836   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.706364   19.659399   library setup time
                                             19.659399   data required time
---------------------------------------------------------------------------------------------
                                             19.659399   data required time
                                             -1.813836   data arrival time
---------------------------------------------------------------------------------------------
                                             17.845562   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002633    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000138    0.000069    1.000069 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008903    0.078973    0.397190    1.397259 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078978    0.000709    1.397968 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.389018    0.280069    1.678036 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.511110    0.168666    1.846702 ^ i_sram.sram4/DI[15] (CF_SRAM_1024x32)
                                              1.846702   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.705767   19.693594   library setup time
                                             19.693594   data required time
---------------------------------------------------------------------------------------------
                                             19.693594   data required time
                                             -1.846702   data arrival time
---------------------------------------------------------------------------------------------
                                             17.846893   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003003    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000172    0.000086    1.000086 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008240    0.074347    0.393651    1.393736 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.074351    0.000630    1.394366 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.444967    0.332461    1.726828 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.492290    0.112138    1.838966 ^ i_sram.sram7/DI[13] (CF_SRAM_1024x32)
                                              1.838966   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.698874   19.687149   library setup time
                                             19.687149   data required time
---------------------------------------------------------------------------------------------
                                             19.687149   data required time
                                             -1.838966   data arrival time
---------------------------------------------------------------------------------------------
                                             17.848183   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.523265    0.092140    1.809546 ^ i_sram.sram1/BEN[24] (CF_SRAM_1024x32)
                                              1.809546   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.707277   19.658485   library setup time
                                             19.658485   data required time
---------------------------------------------------------------------------------------------
                                             19.658485   data required time
                                             -1.809546   data arrival time
---------------------------------------------------------------------------------------------
                                             17.848938   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.516703    0.079731    1.810082 ^ i_sram.sram1/BEN[16] (CF_SRAM_1024x32)
                                              1.810082   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.705871   19.659891   library setup time
                                             19.659891   data required time
---------------------------------------------------------------------------------------------
                                             19.659891   data required time
                                             -1.810082   data arrival time
---------------------------------------------------------------------------------------------
                                             17.849810   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003058    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000164    0.000082    1.000082 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008731    0.077763    0.396300    1.396382 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077767    0.000664    1.397046 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.387793    0.191294    1.588339 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.584260    0.215517    1.803856 ^ i_sram.sram0/DI[17] (CF_SRAM_1024x32)
                                              1.803856   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.722570   19.659952   library setup time
                                             19.659952   data required time
---------------------------------------------------------------------------------------------
                                             19.659952   data required time
                                             -1.803856   data arrival time
---------------------------------------------------------------------------------------------
                                             17.856096   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003031    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000165    0.000083    1.000083 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393961    1.394043 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074752    0.000633    1.394676 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.373687    0.189512    1.584188 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.537916    0.189423    1.773612 ^ i_sram.sram2/DI[18] (CF_SRAM_1024x32)
                                              1.773612   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.709695   19.629759   library setup time
                                             19.629759   data required time
---------------------------------------------------------------------------------------------
                                             19.629759   data required time
                                             -1.773612   data arrival time
---------------------------------------------------------------------------------------------
                                             17.856146   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002673    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000145    0.000072    1.000072 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008237    0.074328    0.393631    1.393704 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.074332    0.000628    1.394332 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.423992    0.317277    1.711610 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.479680    0.118448    1.830057 ^ i_sram.sram6/DI[9] (CF_SRAM_1024x32)
                                              1.830057   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.694169   19.686199   library setup time
                                             19.686199   data required time
---------------------------------------------------------------------------------------------
                                             19.686199   data required time
                                             -1.830057   data arrival time
---------------------------------------------------------------------------------------------
                                             17.856142   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002673    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000145    0.000072    1.000072 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008237    0.074328    0.393631    1.393704 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.074332    0.000628    1.394332 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.423992    0.317277    1.711610 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.482550    0.121658    1.833267 ^ i_sram.sram7/DI[9] (CF_SRAM_1024x32)
                                              1.833267   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.695338   19.690683   library setup time
                                             19.690683   data required time
---------------------------------------------------------------------------------------------
                                             19.690683   data required time
                                             -1.833267   data arrival time
---------------------------------------------------------------------------------------------
                                             17.857416   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.520984    0.086572    1.816923 ^ i_sram.sram0/BEN[23] (CF_SRAM_1024x32)
                                              1.816923   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.707204   19.675318   library setup time
                                             19.675318   data required time
---------------------------------------------------------------------------------------------
                                             19.675318   data required time
                                             -1.816923   data arrival time
---------------------------------------------------------------------------------------------
                                             17.858395   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000176    0.000088    1.000088 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393596    1.393684 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.074277    0.000628    1.394312 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.448132    0.326917    1.721229 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.466497    0.071236    1.792465 ^ i_sram.sram2/DI[3] (CF_SRAM_1024x32)
                                              1.792465   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.688594   19.650860   library setup time
                                             19.650860   data required time
---------------------------------------------------------------------------------------------
                                             19.650860   data required time
                                             -1.792465   data arrival time
---------------------------------------------------------------------------------------------
                                             17.858395   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.520838    0.086348    1.816700 ^ i_sram.sram0/BEN[22] (CF_SRAM_1024x32)
                                              1.816700   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.707173   19.675350   library setup time
                                             19.675350   data required time
---------------------------------------------------------------------------------------------
                                             19.675350   data required time
                                             -1.816700   data arrival time
---------------------------------------------------------------------------------------------
                                             17.858650   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.527295    0.097541    1.814947 ^ i_sram.sram0/BEN[31] (CF_SRAM_1024x32)
                                              1.814947   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.708557   19.673965   library setup time
                                             19.673965   data required time
---------------------------------------------------------------------------------------------
                                             19.673965   data required time
                                             -1.814947   data arrival time
---------------------------------------------------------------------------------------------
                                             17.859020   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.520556    0.085914    1.816265 ^ i_sram.sram0/BEN[21] (CF_SRAM_1024x32)
                                              1.816265   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.707112   19.675411   library setup time
                                             19.675411   data required time
---------------------------------------------------------------------------------------------
                                             19.675411   data required time
                                             -1.816265   data arrival time
---------------------------------------------------------------------------------------------
                                             17.859146   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.527181    0.097392    1.814798 ^ i_sram.sram0/BEN[30] (CF_SRAM_1024x32)
                                              1.814798   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.708533   19.673988   library setup time
                                             19.673988   data required time
---------------------------------------------------------------------------------------------
                                             19.673988   data required time
                                             -1.814798   data arrival time
---------------------------------------------------------------------------------------------
                                             17.859190   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000176    0.000088    1.000088 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393596    1.393684 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.074277    0.000628    1.394312 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.448132    0.326917    1.721229 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.468342    0.074461    1.795690 ^ i_sram.sram3/DI[3] (CF_SRAM_1024x32)
                                              1.795690   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.689347   19.655310   library setup time
                                             19.655310   data required time
---------------------------------------------------------------------------------------------
                                             19.655310   data required time
                                             -1.795690   data arrival time
---------------------------------------------------------------------------------------------
                                             17.859619   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002612    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000139    0.000069    1.000069 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008822    0.078412    0.396756    1.396826 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078417    0.000704    1.397530 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.442052    0.311361    1.708891 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.467426    0.081906    1.790797 ^ i_sram.sram2/DI[23] (CF_SRAM_1024x32)
                                              1.790797   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.688931   19.650524   library setup time
                                             19.650524   data required time
---------------------------------------------------------------------------------------------
                                             19.650524   data required time
                                             -1.790797   data arrival time
---------------------------------------------------------------------------------------------
                                             17.859726   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.526816    0.096914    1.814320 ^ i_sram.sram0/BEN[29] (CF_SRAM_1024x32)
                                              1.814320   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.708455   19.674068   library setup time
                                             19.674068   data required time
---------------------------------------------------------------------------------------------
                                             19.674068   data required time
                                             -1.814320   data arrival time
---------------------------------------------------------------------------------------------
                                             17.859749   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.520133    0.085258    1.815610 ^ i_sram.sram0/BEN[20] (CF_SRAM_1024x32)
                                              1.815610   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.707022   19.675501   library setup time
                                             19.675501   data required time
---------------------------------------------------------------------------------------------
                                             19.675501   data required time
                                             -1.815610   data arrival time
---------------------------------------------------------------------------------------------
                                             17.859892   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.526394    0.096358    1.813765 ^ i_sram.sram0/BEN[28] (CF_SRAM_1024x32)
                                              1.813765   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.708364   19.674158   library setup time
                                             19.674158   data required time
---------------------------------------------------------------------------------------------
                                             19.674158   data required time
                                             -1.813765   data arrival time
---------------------------------------------------------------------------------------------
                                             17.860394   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.519612    0.084444    1.814795 ^ i_sram.sram0/BEN[19] (CF_SRAM_1024x32)
                                              1.814795   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.706910   19.675613   library setup time
                                             19.675613   data required time
---------------------------------------------------------------------------------------------
                                             19.675613   data required time
                                             -1.814795   data arrival time
---------------------------------------------------------------------------------------------
                                             17.860817   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.525730    0.095478    1.812884 ^ i_sram.sram0/BEN[27] (CF_SRAM_1024x32)
                                              1.812884   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.708222   19.674301   library setup time
                                             19.674301   data required time
---------------------------------------------------------------------------------------------
                                             19.674301   data required time
                                             -1.812884   data arrival time
---------------------------------------------------------------------------------------------
                                             17.861418   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003031    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000165    0.000083    1.000083 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393961    1.394043 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074752    0.000633    1.394676 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.373687    0.189512    1.584188 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.557538    0.204135    1.788323 ^ i_sram.sram1/DI[18] (CF_SRAM_1024x32)
                                              1.788323   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.715855   19.649908   library setup time
                                             19.649908   data required time
---------------------------------------------------------------------------------------------
                                             19.649908   data required time
                                             -1.788323   data arrival time
---------------------------------------------------------------------------------------------
                                             17.861586   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.518868    0.083266    1.813618 ^ i_sram.sram0/BEN[18] (CF_SRAM_1024x32)
                                              1.813618   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.706751   19.675774   library setup time
                                             19.675774   data required time
---------------------------------------------------------------------------------------------
                                             19.675774   data required time
                                             -1.813618   data arrival time
---------------------------------------------------------------------------------------------
                                             17.862154   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.524777    0.094201    1.811607 ^ i_sram.sram0/BEN[26] (CF_SRAM_1024x32)
                                              1.811607   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.708017   19.674505   library setup time
                                             19.674505   data required time
---------------------------------------------------------------------------------------------
                                             19.674505   data required time
                                             -1.811607   data arrival time
---------------------------------------------------------------------------------------------
                                             17.862900   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.518090    0.082015    1.812366 ^ i_sram.sram0/BEN[17] (CF_SRAM_1024x32)
                                              1.812366   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.706584   19.675940   library setup time
                                             19.675940   data required time
---------------------------------------------------------------------------------------------
                                             19.675940   data required time
                                             -1.812366   data arrival time
---------------------------------------------------------------------------------------------
                                             17.863573   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003031    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000165    0.000083    1.000083 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393961    1.394043 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074752    0.000633    1.394676 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.444763    0.311947    1.706623 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.468563    0.079807    1.786430 ^ i_sram.sram2/DI[22] (CF_SRAM_1024x32)
                                              1.786430   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.689343   19.650110   library setup time
                                             19.650110   data required time
---------------------------------------------------------------------------------------------
                                             19.650110   data required time
                                             -1.786430   data arrival time
---------------------------------------------------------------------------------------------
                                             17.863680   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.523758    0.092817    1.810223 ^ i_sram.sram0/BEN[25] (CF_SRAM_1024x32)
                                              1.810223   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.707799   19.674725   library setup time
                                             19.674725   data required time
---------------------------------------------------------------------------------------------
                                             19.674725   data required time
                                             -1.810223   data arrival time
---------------------------------------------------------------------------------------------
                                             17.864502   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003308    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000190    0.000095    1.000095 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008316    0.074874    0.394065    1.394160 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074878    0.000633    1.394793 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.409095    0.305120    1.699913 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.472659    0.123963    1.823875 ^ i_sram.sram6/DI[10] (CF_SRAM_1024x32)
                                              1.823875   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.691620   19.688747   library setup time
                                             19.688747   data required time
---------------------------------------------------------------------------------------------
                                             19.688747   data required time
                                             -1.823875   data arrival time
---------------------------------------------------------------------------------------------
                                             17.864870   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003266    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000189    0.000095    1.000095 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074867    0.000633    1.394784 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646645    0.495755    0.335567    1.730352 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.517196    0.080550    1.810902 ^ i_sram.sram0/BEN[16] (CF_SRAM_1024x32)
                                              1.810902   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.706392   19.676132   library setup time
                                             19.676132   data required time
---------------------------------------------------------------------------------------------
                                             19.676132   data required time
                                             -1.810902   data arrival time
---------------------------------------------------------------------------------------------
                                             17.865231   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003031    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000165    0.000083    1.000083 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393961    1.394043 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074752    0.000633    1.394676 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.444763    0.311947    1.706623 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.495344    0.114589    1.821212 ^ i_sram.sram5/DI[22] (CF_SRAM_1024x32)
                                              1.821212   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.701165   19.687138   library setup time
                                             19.687138   data required time
---------------------------------------------------------------------------------------------
                                             19.687138   data required time
                                             -1.821212   data arrival time
---------------------------------------------------------------------------------------------
                                             17.865927   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003308    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000190    0.000095    1.000095 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008316    0.074874    0.394065    1.394160 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074878    0.000633    1.394793 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.409095    0.305120    1.699913 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.475753    0.127228    1.827141 ^ i_sram.sram7/DI[10] (CF_SRAM_1024x32)
                                              1.827141   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.692871   19.693151   library setup time
                                             19.693151   data required time
---------------------------------------------------------------------------------------------
                                             19.693151   data required time
                                             -1.827141   data arrival time
---------------------------------------------------------------------------------------------
                                             17.866009   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003264    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074867    0.000633    1.394784 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649534    0.493889    0.322622    1.717406 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.522715    0.091378    1.808784 ^ i_sram.sram0/BEN[24] (CF_SRAM_1024x32)
                                              1.808784   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.707575   19.674946   library setup time
                                             19.674946   data required time
---------------------------------------------------------------------------------------------
                                             19.674946   data required time
                                             -1.808784   data arrival time
---------------------------------------------------------------------------------------------
                                             17.866163   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002612    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000139    0.000069    1.000069 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008822    0.078412    0.396756    1.396826 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078417    0.000704    1.397530 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.442052    0.311361    1.708891 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.490970    0.112311    1.821202 ^ i_sram.sram5/DI[23] (CF_SRAM_1024x32)
                                              1.821202   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.699577   19.688726   library setup time
                                             19.688726   data required time
---------------------------------------------------------------------------------------------
                                             19.688726   data required time
                                             -1.821202   data arrival time
---------------------------------------------------------------------------------------------
                                             17.867525   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002970    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000166    0.000083    1.000083 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008478    0.076004    0.394921    1.395004 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076008    0.000661    1.395665 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.431726    0.315225    1.710890 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.453965    0.076274    1.787163 ^ i_sram.sram2/DI[0] (CF_SRAM_1024x32)
                                              1.787163   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.684044   19.655409   library setup time
                                             19.655409   data required time
---------------------------------------------------------------------------------------------
                                             19.655409   data required time
                                             -1.787163   data arrival time
---------------------------------------------------------------------------------------------
                                             17.868244   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000176    0.000088    1.000088 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393596    1.393684 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.074277    0.000628    1.394312 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.448132    0.326917    1.721229 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.482123    0.095203    1.816432 ^ i_sram.sram6/DI[3] (CF_SRAM_1024x32)
                                              1.816432   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.695055   19.685314   library setup time
                                             19.685314   data required time
---------------------------------------------------------------------------------------------
                                             19.685314   data required time
                                             -1.816432   data arrival time
---------------------------------------------------------------------------------------------
                                             17.868881   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002612    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000139    0.000069    1.000069 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008822    0.078412    0.396756    1.396826 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078417    0.000704    1.397530 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.442052    0.311361    1.708891 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.485769    0.106062    1.814953 ^ i_sram.sram6/DI[23] (CF_SRAM_1024x32)
                                              1.814953   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.696379   19.683989   library setup time
                                             19.683989   data required time
---------------------------------------------------------------------------------------------
                                             19.683989   data required time
                                             -1.814953   data arrival time
---------------------------------------------------------------------------------------------
                                             17.869034   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003031    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000165    0.000083    1.000083 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393961    1.394043 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074752    0.000633    1.394676 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.444763    0.311947    1.706623 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.488368    0.106234    1.812857 ^ i_sram.sram6/DI[22] (CF_SRAM_1024x32)
                                              1.812857   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.697322   19.683044   library setup time
                                             19.683044   data required time
---------------------------------------------------------------------------------------------
                                             19.683044   data required time
                                             -1.812857   data arrival time
---------------------------------------------------------------------------------------------
                                             17.870188   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002970    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000166    0.000083    1.000083 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008478    0.076004    0.394921    1.395004 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076008    0.000661    1.395665 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.431726    0.315225    1.710890 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.455483    0.078656    1.789546 ^ i_sram.sram3/DI[0] (CF_SRAM_1024x32)
                                              1.789546   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.684679   19.659977   library setup time
                                             19.659977   data required time
---------------------------------------------------------------------------------------------
                                             19.659977   data required time
                                             -1.789546   data arrival time
---------------------------------------------------------------------------------------------
                                             17.870432   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000176    0.000088    1.000088 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393596    1.393684 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.074277    0.000628    1.394312 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.448132    0.326917    1.721229 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.484201    0.097974    1.819203 ^ i_sram.sram7/DI[3] (CF_SRAM_1024x32)
                                              1.819203   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.695938   19.690084   library setup time
                                             19.690084   data required time
---------------------------------------------------------------------------------------------
                                             19.690084   data required time
                                             -1.819203   data arrival time
---------------------------------------------------------------------------------------------
                                             17.870882   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002612    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000139    0.000069    1.000069 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008822    0.078412    0.396756    1.396826 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078417    0.000704    1.397530 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.442052    0.311361    1.708891 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.487786    0.108507    1.817399 ^ i_sram.sram7/DI[23] (CF_SRAM_1024x32)
                                              1.817399   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.697239   19.688784   library setup time
                                             19.688784   data required time
---------------------------------------------------------------------------------------------
                                             19.688784   data required time
                                             -1.817399   data arrival time
---------------------------------------------------------------------------------------------
                                             17.871386   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003196    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000181    0.000090    1.000090 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008350    0.075111    0.394248    1.394338 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.075115    0.000637    1.394975 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.408929    0.307659    1.702634 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.465434    0.116885    1.819519 ^ i_sram.sram6/DI[11] (CF_SRAM_1024x32)
                                              1.819519   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.688998   19.691370   library setup time
                                             19.691370   data required time
---------------------------------------------------------------------------------------------
                                             19.691370   data required time
                                             -1.819519   data arrival time
---------------------------------------------------------------------------------------------
                                             17.871853   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003196    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000181    0.000090    1.000090 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008350    0.075111    0.394248    1.394338 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.075115    0.000637    1.394975 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.408929    0.307659    1.702634 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.468453    0.120190    1.822824 ^ i_sram.sram7/DI[11] (CF_SRAM_1024x32)
                                              1.822824   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.690221   19.695801   library setup time
                                             19.695801   data required time
---------------------------------------------------------------------------------------------
                                             19.695801   data required time
                                             -1.822824   data arrival time
---------------------------------------------------------------------------------------------
                                             17.872978   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003031    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000165    0.000083    1.000083 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393961    1.394043 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074752    0.000633    1.394676 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.444763    0.311947    1.706623 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.497684    0.117319    1.823942 ^ i_sram.sram4/DI[22] (CF_SRAM_1024x32)
                                              1.823942   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.702307   19.697056   library setup time
                                             19.697056   data required time
---------------------------------------------------------------------------------------------
                                             19.697056   data required time
                                             -1.823942   data arrival time
---------------------------------------------------------------------------------------------
                                             17.873114   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003031    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000165    0.000083    1.000083 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393961    1.394043 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074752    0.000633    1.394676 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.444763    0.311947    1.706623 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.489725    0.107886    1.814509 ^ i_sram.sram7/DI[22] (CF_SRAM_1024x32)
                                              1.814509   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.697943   19.688080   library setup time
                                             19.688080   data required time
---------------------------------------------------------------------------------------------
                                             19.688080   data required time
                                             -1.814509   data arrival time
---------------------------------------------------------------------------------------------
                                             17.873569   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003252    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000189    0.000094    1.000095 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393966    1.394061 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074752    0.000633    1.394694 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.419812    0.276988    1.671682 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.466022    0.105684    1.777366 ^ i_sram.sram2/DI[6] (CF_SRAM_1024x32)
                                              1.777366   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.688421   19.651031   library setup time
                                             19.651031   data required time
---------------------------------------------------------------------------------------------
                                             19.651031   data required time
                                             -1.777366   data arrival time
---------------------------------------------------------------------------------------------
                                             17.873665   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003031    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000165    0.000083    1.000083 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393961    1.394043 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074752    0.000633    1.394676 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.373687    0.189512    1.584188 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.561160    0.206821    1.791010 ^ i_sram.sram0/DI[18] (CF_SRAM_1024x32)
                                              1.791010   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.717124   19.665400   library setup time
                                             19.665400   data required time
---------------------------------------------------------------------------------------------
                                             19.665400   data required time
                                             -1.791010   data arrival time
---------------------------------------------------------------------------------------------
                                             17.874390   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.560619    0.240176    1.808414 ^ i_sram.sram4/BEN[0] (CF_SRAM_1024x32)
                                              1.808414   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.716145   19.683218   library setup time
                                             19.683218   data required time
---------------------------------------------------------------------------------------------
                                             19.683218   data required time
                                             -1.808414   data arrival time
---------------------------------------------------------------------------------------------
                                             17.874802   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002612    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000139    0.000069    1.000069 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008822    0.078412    0.396756    1.396826 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078417    0.000704    1.397530 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.442052    0.311361    1.708891 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.493083    0.114796    1.823688 ^ i_sram.sram4/DI[23] (CF_SRAM_1024x32)
                                              1.823688   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.700637   19.698725   library setup time
                                             19.698725   data required time
---------------------------------------------------------------------------------------------
                                             19.698725   data required time
                                             -1.823688   data arrival time
---------------------------------------------------------------------------------------------
                                             17.875036   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003252    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000189    0.000094    1.000095 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393966    1.394061 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074752    0.000633    1.394694 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.419812    0.276988    1.671682 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.468358    0.108418    1.780100 ^ i_sram.sram3/DI[6] (CF_SRAM_1024x32)
                                              1.780100   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.689352   19.655304   library setup time
                                             19.655304   data required time
---------------------------------------------------------------------------------------------
                                             19.655304   data required time
                                             -1.780100   data arrival time
---------------------------------------------------------------------------------------------
                                             17.875204   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.559481    0.239377    1.807616 ^ i_sram.sram4/BEN[1] (CF_SRAM_1024x32)
                                              1.807616   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.715901   19.683462   library setup time
                                             19.683462   data required time
---------------------------------------------------------------------------------------------
                                             19.683462   data required time
                                             -1.807616   data arrival time
---------------------------------------------------------------------------------------------
                                             17.875847   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002186    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000115    0.000057    1.000057 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008113    0.073427    0.393089    1.393147 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073427    0.000379    1.393526 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.428322    0.310707    1.704233 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.450739    0.076196    1.780429 ^ i_sram.sram2/DI[1] (CF_SRAM_1024x32)
                                              1.780429   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.682873   19.656580   library setup time
                                             19.656580   data required time
---------------------------------------------------------------------------------------------
                                             19.656580   data required time
                                             -1.780429   data arrival time
---------------------------------------------------------------------------------------------
                                             17.876150   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002612    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000139    0.000069    1.000069 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008822    0.078412    0.396756    1.396826 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078417    0.000704    1.397530 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.442052    0.311361    1.708891 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.471879    0.088243    1.797134 ^ i_sram.sram1/DI[23] (CF_SRAM_1024x32)
                                              1.797134   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.692082   19.673681   library setup time
                                             19.673681   data required time
---------------------------------------------------------------------------------------------
                                             19.673681   data required time
                                             -1.797134   data arrival time
---------------------------------------------------------------------------------------------
                                             17.876547   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.558537    0.238715    1.806953 ^ i_sram.sram4/BEN[2] (CF_SRAM_1024x32)
                                              1.806953   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.715698   19.683664   library setup time
                                             19.683664   data required time
---------------------------------------------------------------------------------------------
                                             19.683664   data required time
                                             -1.806953   data arrival time
---------------------------------------------------------------------------------------------
                                             17.876713   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003020    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000168    0.000084    1.000084 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008697    0.077534    0.396109    1.396193 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077538    0.000671    1.396864 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.419902    0.313121    1.709985 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.440877    0.073192    1.783177 ^ i_sram.sram2/DI[2] (CF_SRAM_1024x32)
                                              1.783177   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.679293   19.660160   library setup time
                                             19.660160   data required time
---------------------------------------------------------------------------------------------
                                             19.660160   data required time
                                             -1.783177   data arrival time
---------------------------------------------------------------------------------------------
                                             17.876984   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002186    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000115    0.000057    1.000057 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008113    0.073427    0.393089    1.393147 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073427    0.000379    1.393526 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.428322    0.310707    1.704233 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.452749    0.079295    1.783528 ^ i_sram.sram3/DI[1] (CF_SRAM_1024x32)
                                              1.783528   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.683686   19.660971   library setup time
                                             19.660971   data required time
---------------------------------------------------------------------------------------------
                                             19.660971   data required time
                                             -1.783528   data arrival time
---------------------------------------------------------------------------------------------
                                             17.877441   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.557625    0.238074    1.806313 ^ i_sram.sram4/BEN[3] (CF_SRAM_1024x32)
                                              1.806313   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.715503   19.683861   library setup time
                                             19.683861   data required time
---------------------------------------------------------------------------------------------
                                             19.683861   data required time
                                             -1.806313   data arrival time
---------------------------------------------------------------------------------------------
                                             17.877546   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003020    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000168    0.000084    1.000084 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008697    0.077534    0.396109    1.396193 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077538    0.000671    1.396864 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.419902    0.313121    1.709985 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.442826    0.076313    1.786298 ^ i_sram.sram3/DI[2] (CF_SRAM_1024x32)
                                              1.786298   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.680084   19.664574   library setup time
                                             19.664574   data required time
---------------------------------------------------------------------------------------------
                                             19.664574   data required time
                                             -1.786298   data arrival time
---------------------------------------------------------------------------------------------
                                             17.878275   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002759    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000152    0.000076    1.000076 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008212    0.074151    0.393494    1.393570 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.074155    0.000628    1.394198 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.447176    0.287138    1.681336 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.477642    0.086538    1.767874 ^ i_sram.sram2/DI[27] (CF_SRAM_1024x32)
                                              1.767874   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.692639   19.646814   library setup time
                                             19.646814   data required time
---------------------------------------------------------------------------------------------
                                             19.646814   data required time
                                             -1.767874   data arrival time
---------------------------------------------------------------------------------------------
                                             17.878941   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.556063    0.236977    1.805216 ^ i_sram.sram4/BEN[4] (CF_SRAM_1024x32)
                                              1.805216   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.715168   19.684195   library setup time
                                             19.684195   data required time
---------------------------------------------------------------------------------------------
                                             19.684195   data required time
                                             -1.805216   data arrival time
---------------------------------------------------------------------------------------------
                                             17.878979   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002612    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000139    0.000069    1.000069 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008822    0.078412    0.396756    1.396826 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078417    0.000704    1.397530 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.442052    0.311361    1.708891 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.460027    0.070094    1.778985 ^ i_sram.sram3/DI[23] (CF_SRAM_1024x32)
                                              1.778985   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.686328   19.658329   library setup time
                                             19.658329   data required time
---------------------------------------------------------------------------------------------
                                             19.658329   data required time
                                             -1.778985   data arrival time
---------------------------------------------------------------------------------------------
                                             17.879343   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002925    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000157    0.000079    1.000079 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008683    0.077435    0.396025    1.396104 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077439    0.000674    1.396778 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.443747    0.325692    1.722470 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.453572    0.053311    1.775781 ^ i_sram.sram2/DI[12] (CF_SRAM_1024x32)
                                              1.775781   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.683902   19.655552   library setup time
                                             19.655552   data required time
---------------------------------------------------------------------------------------------
                                             19.655552   data required time
                                             -1.775781   data arrival time
---------------------------------------------------------------------------------------------
                                             17.879770   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002925    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000157    0.000079    1.000079 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008683    0.077435    0.396025    1.396104 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077439    0.000674    1.396778 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.443747    0.325692    1.722470 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.455492    0.057691    1.780161 ^ i_sram.sram3/DI[12] (CF_SRAM_1024x32)
                                              1.780161   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.684682   19.659973   library setup time
                                             19.659973   data required time
---------------------------------------------------------------------------------------------
                                             19.659973   data required time
                                             -1.780161   data arrival time
---------------------------------------------------------------------------------------------
                                             17.879814   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003003    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000172    0.000086    1.000086 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008240    0.074347    0.393651    1.393736 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.074351    0.000630    1.394366 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.444967    0.332461    1.726828 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.453057    0.048612    1.775440 ^ i_sram.sram2/DI[13] (CF_SRAM_1024x32)
                                              1.775440   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.683715   19.655739   library setup time
                                             19.655739   data required time
---------------------------------------------------------------------------------------------
                                             19.655739   data required time
                                             -1.775440   data arrival time
---------------------------------------------------------------------------------------------
                                             17.880299   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002805    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000156    0.000078    1.000078 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008254    0.074447    0.393724    1.393802 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.074450    0.000630    1.394433 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.428159    0.321843    1.716275 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.442954    0.062808    1.779083 ^ i_sram.sram2/DI[5] (CF_SRAM_1024x32)
                                              1.779083   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.680047   19.659405   library setup time
                                             19.659405   data required time
---------------------------------------------------------------------------------------------
                                             19.659405   data required time
                                             -1.779083   data arrival time
---------------------------------------------------------------------------------------------
                                             17.880323   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003031    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000165    0.000083    1.000083 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393961    1.394043 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074752    0.000633    1.394676 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.444763    0.311947    1.706623 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.472988    0.086296    1.792919 ^ i_sram.sram1/DI[22] (CF_SRAM_1024x32)
                                              1.792919   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.692484   19.673279   library setup time
                                             19.673279   data required time
---------------------------------------------------------------------------------------------
                                             19.673279   data required time
                                             -1.792919   data arrival time
---------------------------------------------------------------------------------------------
                                             17.880362   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.554526    0.235896    1.804135 ^ i_sram.sram4/BEN[5] (CF_SRAM_1024x32)
                                              1.804135   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.714838   19.684525   library setup time
                                             19.684525   data required time
---------------------------------------------------------------------------------------------
                                             19.684525   data required time
                                             -1.804135   data arrival time
---------------------------------------------------------------------------------------------
                                             17.880390   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003003    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000172    0.000086    1.000086 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008240    0.074347    0.393651    1.393736 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.074351    0.000630    1.394366 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.444967    0.332461    1.726828 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.454492    0.052332    1.779160 ^ i_sram.sram3/DI[13] (CF_SRAM_1024x32)
                                              1.779160   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.684319   19.660337   library setup time
                                             19.660337   data required time
---------------------------------------------------------------------------------------------
                                             19.660337   data required time
                                             -1.779160   data arrival time
---------------------------------------------------------------------------------------------
                                             17.881178   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003031    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000165    0.000083    1.000083 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393961    1.394043 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074752    0.000633    1.394676 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.444763    0.311947    1.706623 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.462271    0.069508    1.776131 ^ i_sram.sram3/DI[22] (CF_SRAM_1024x32)
                                              1.776131   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.687143   19.657513   library setup time
                                             19.657513   data required time
---------------------------------------------------------------------------------------------
                                             19.657513   data required time
                                             -1.776131   data arrival time
---------------------------------------------------------------------------------------------
                                             17.881382   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002805    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000156    0.000078    1.000078 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008254    0.074447    0.393724    1.393802 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.074450    0.000630    1.394433 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.428159    0.321843    1.716275 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.444460    0.065707    1.781982 ^ i_sram.sram3/DI[5] (CF_SRAM_1024x32)
                                              1.781982   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.680677   19.663979   library setup time
                                             19.663979   data required time
---------------------------------------------------------------------------------------------
                                             19.663979   data required time
                                             -1.781982   data arrival time
---------------------------------------------------------------------------------------------
                                             17.881996   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.552679    0.234597    1.802836 ^ i_sram.sram4/BEN[6] (CF_SRAM_1024x32)
                                              1.802836   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.714442   19.684921   library setup time
                                             19.684921   data required time
---------------------------------------------------------------------------------------------
                                             19.684921   data required time
                                             -1.802836   data arrival time
---------------------------------------------------------------------------------------------
                                             17.882086   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000176    0.000088    1.000088 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393596    1.393684 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.074277    0.000628    1.394312 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.448132    0.326917    1.721229 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.478334    0.089959    1.811188 ^ i_sram.sram5/DI[3] (CF_SRAM_1024x32)
                                              1.811188   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.694990   19.693314   library setup time
                                             19.693314   data required time
---------------------------------------------------------------------------------------------
                                             19.693314   data required time
                                             -1.811188   data arrival time
---------------------------------------------------------------------------------------------
                                             17.882126   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003031    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000165    0.000083    1.000083 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393961    1.394043 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074752    0.000633    1.394676 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.373687    0.189512    1.584188 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.516931    0.173393    1.757581 ^ i_sram.sram3/DI[18] (CF_SRAM_1024x32)
                                              1.757581   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.704830   19.639826   library setup time
                                             19.639826   data required time
---------------------------------------------------------------------------------------------
                                             19.639826   data required time
                                             -1.757581   data arrival time
---------------------------------------------------------------------------------------------
                                             17.882246   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003252    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000189    0.000094    1.000095 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393966    1.394061 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074752    0.000633    1.394694 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.419812    0.276988    1.671682 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.487127    0.129191    1.800873 ^ i_sram.sram6/DI[6] (CF_SRAM_1024x32)
                                              1.800873   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.696872   19.683496   library setup time
                                             19.683496   data required time
---------------------------------------------------------------------------------------------
                                             19.683496   data required time
                                             -1.800873   data arrival time
---------------------------------------------------------------------------------------------
                                             17.882624   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.550596    0.233129    1.801368 ^ i_sram.sram4/BEN[7] (CF_SRAM_1024x32)
                                              1.801368   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.713996   19.685368   library setup time
                                             19.685368   data required time
---------------------------------------------------------------------------------------------
                                             19.685368   data required time
                                             -1.801368   data arrival time
---------------------------------------------------------------------------------------------
                                             17.883999   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002744    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000148    0.000074    1.000074 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008254    0.074446    0.393723    1.393797 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.074450    0.000630    1.394427 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.440341    0.209546    1.603973 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.849231    0.378646    1.982619 ^ i_sram.sram6/AD[4] (CF_SRAM_1024x32)
                                              1.982619   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.513179   19.867189   library setup time
                                             19.867189   data required time
---------------------------------------------------------------------------------------------
                                             19.867189   data required time
                                             -1.982619   data arrival time
---------------------------------------------------------------------------------------------
                                             17.884571   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003252    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000189    0.000094    1.000095 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393966    1.394061 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074752    0.000633    1.394694 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.419812    0.276988    1.671682 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.489606    0.131795    1.803477 ^ i_sram.sram7/DI[6] (CF_SRAM_1024x32)
                                              1.803477   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.697900   19.688122   library setup time
                                             19.688122   data required time
---------------------------------------------------------------------------------------------
                                             19.688122   data required time
                                             -1.803477   data arrival time
---------------------------------------------------------------------------------------------
                                             17.884645   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002759    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000152    0.000076    1.000076 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008212    0.074151    0.393494    1.393570 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.074155    0.000628    1.394198 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.447176    0.287138    1.681336 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.477159    0.085941    1.767277 ^ i_sram.sram3/DI[27] (CF_SRAM_1024x32)
                                              1.767277   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.692547   19.652109   library setup time
                                             19.652109   data required time
---------------------------------------------------------------------------------------------
                                             19.652109   data required time
                                             -1.767277   data arrival time
---------------------------------------------------------------------------------------------
                                             17.884834   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002970    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000166    0.000083    1.000083 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008478    0.076004    0.394921    1.395004 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076008    0.000661    1.395665 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.431726    0.315225    1.710890 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.466341    0.094007    1.804897 ^ i_sram.sram6/DI[0] (CF_SRAM_1024x32)
                                              1.804897   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.689327   19.691042   library setup time
                                             19.691042   data required time
---------------------------------------------------------------------------------------------
                                             19.691042   data required time
                                             -1.804897   data arrival time
---------------------------------------------------------------------------------------------
                                             17.886147   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002744    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000148    0.000074    1.000074 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008254    0.074446    0.393723    1.393797 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.074450    0.000630    1.394427 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.440341    0.209546    1.603973 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.853969    0.381884    1.985857 ^ i_sram.sram7/AD[4] (CF_SRAM_1024x32)
                                              1.985857   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.513429   19.872593   library setup time
                                             19.872593   data required time
---------------------------------------------------------------------------------------------
                                             19.872593   data required time
                                             -1.985857   data arrival time
---------------------------------------------------------------------------------------------
                                             17.886736   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002970    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000166    0.000083    1.000083 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008478    0.076004    0.394921    1.395004 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076008    0.000661    1.395665 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.431726    0.315225    1.710890 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.468313    0.096570    1.807460 ^ i_sram.sram7/DI[0] (CF_SRAM_1024x32)
                                              1.807460   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.690171   19.695852   library setup time
                                             19.695852   data required time
---------------------------------------------------------------------------------------------
                                             19.695852   data required time
                                             -1.807460   data arrival time
---------------------------------------------------------------------------------------------
                                             17.888393   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000176    0.000088    1.000088 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393596    1.393684 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.074277    0.000628    1.394312 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.448132    0.326917    1.721229 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.480332    0.092755    1.813985 ^ i_sram.sram4/DI[3] (CF_SRAM_1024x32)
                                              1.813985   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.696009   19.703354   library setup time
                                             19.703354   data required time
---------------------------------------------------------------------------------------------
                                             19.703354   data required time
                                             -1.813985   data arrival time
---------------------------------------------------------------------------------------------
                                             17.889370   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002612    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000139    0.000069    1.000069 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008822    0.078412    0.396756    1.396826 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078417    0.000704    1.397530 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.442052    0.311361    1.708891 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.473646    0.090635    1.799526 ^ i_sram.sram0/DI[23] (CF_SRAM_1024x32)
                                              1.799526   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.693139   19.689384   library setup time
                                             19.689384   data required time
---------------------------------------------------------------------------------------------
                                             19.689384   data required time
                                             -1.799526   data arrival time
---------------------------------------------------------------------------------------------
                                             17.889858   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002615    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000137    0.000068    1.000068 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.077217    0.395847    1.395915 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077221    0.000679    1.396594 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.424275    0.320796    1.717391 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.435446    0.054901    1.772291 ^ i_sram.sram2/DI[7] (CF_SRAM_1024x32)
                                              1.772291   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.677322   19.662132   library setup time
                                             19.662132   data required time
---------------------------------------------------------------------------------------------
                                             19.662132   data required time
                                             -1.772291   data arrival time
---------------------------------------------------------------------------------------------
                                             17.889841   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002615    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000137    0.000068    1.000068 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.077217    0.395847    1.395915 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077221    0.000679    1.396594 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.424275    0.320796    1.717391 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.436642    0.057530    1.774920 ^ i_sram.sram3/DI[7] (CF_SRAM_1024x32)
                                              1.774920   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.677839   19.666817   library setup time
                                             19.666817   data required time
---------------------------------------------------------------------------------------------
                                             19.666817   data required time
                                             -1.774920   data arrival time
---------------------------------------------------------------------------------------------
                                             17.891897   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.523156    0.213600    1.781839 ^ i_sram.sram0/BEN[0] (CF_SRAM_1024x32)
                                              1.781839   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.707670   19.674852   library setup time
                                             19.674852   data required time
---------------------------------------------------------------------------------------------
                                             19.674852   data required time
                                             -1.781839   data arrival time
---------------------------------------------------------------------------------------------
                                             17.893013   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002673    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000145    0.000072    1.000072 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008237    0.074328    0.393631    1.393704 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.074332    0.000628    1.394332 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.423992    0.317277    1.711610 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.436108    0.056995    1.768604 ^ i_sram.sram2/DI[9] (CF_SRAM_1024x32)
                                              1.768604   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.677562   19.661890   library setup time
                                             19.661890   data required time
---------------------------------------------------------------------------------------------
                                             19.661890   data required time
                                             -1.768604   data arrival time
---------------------------------------------------------------------------------------------
                                             17.893286   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002759    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000152    0.000076    1.000076 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008212    0.074151    0.393494    1.393570 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.074155    0.000628    1.394198 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.447176    0.287138    1.681336 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.484293    0.094408    1.775744 ^ i_sram.sram1/DI[27] (CF_SRAM_1024x32)
                                              1.775744   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.696588   19.669176   library setup time
                                             19.669176   data required time
---------------------------------------------------------------------------------------------
                                             19.669176   data required time
                                             -1.775744   data arrival time
---------------------------------------------------------------------------------------------
                                             17.893431   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003031    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000165    0.000083    1.000083 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393961    1.394043 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074752    0.000633    1.394676 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.444763    0.311947    1.706623 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.474747    0.088744    1.795367 ^ i_sram.sram0/DI[22] (CF_SRAM_1024x32)
                                              1.795367   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.693538   19.688986   library setup time
                                             19.688986   data required time
---------------------------------------------------------------------------------------------
                                             19.688986   data required time
                                             -1.795367   data arrival time
---------------------------------------------------------------------------------------------
                                             17.893620   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002805    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000156    0.000078    1.000078 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008254    0.074447    0.393724    1.393802 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.074450    0.000630    1.394433 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.428159    0.321843    1.716275 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.455508    0.084019    1.800294 ^ i_sram.sram6/DI[5] (CF_SRAM_1024x32)
                                              1.800294   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.685394   19.694973   library setup time
                                             19.694973   data required time
---------------------------------------------------------------------------------------------
                                             19.694973   data required time
                                             -1.800294   data arrival time
---------------------------------------------------------------------------------------------
                                             17.894680   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002615    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000137    0.000068    1.000068 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.077217    0.395847    1.395915 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077221    0.000679    1.396594 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.424275    0.320796    1.717391 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.451380    0.083300    1.800691 ^ i_sram.sram6/DI[7] (CF_SRAM_1024x32)
                                              1.800691   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.683896   19.696472   library setup time
                                             19.696472   data required time
---------------------------------------------------------------------------------------------
                                             19.696472   data required time
                                             -1.800691   data arrival time
---------------------------------------------------------------------------------------------
                                             17.895781   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002818    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000150    0.000075    1.000075 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008538    0.076427    0.395241    1.395315 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076431    0.000667    1.395983 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.431107    0.285771    1.681754 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.455669    0.077014    1.758768 ^ i_sram.sram2/DI[20] (CF_SRAM_1024x32)
                                              1.758768   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.684663   19.654791   library setup time
                                             19.654791   data required time
---------------------------------------------------------------------------------------------
                                             19.654791   data required time
                                             -1.758768   data arrival time
---------------------------------------------------------------------------------------------
                                             17.896023   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003462    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000189    0.000095    1.000095 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008819    0.078381    0.396778    1.396872 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.078385    0.000673    1.397545 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.427365    0.280523    1.678069 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.455555    0.080702    1.758771 ^ i_sram.sram2/DI[26] (CF_SRAM_1024x32)
                                              1.758771   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.684622   19.654831   library setup time
                                             19.654831   data required time
---------------------------------------------------------------------------------------------
                                             19.654831   data required time
                                             -1.758771   data arrival time
---------------------------------------------------------------------------------------------
                                             17.896061   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002554    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000134    0.000067    1.000067 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008072    0.073146    0.392875    1.392942 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.073147    0.000376    1.393318 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.443676    0.296298    1.689616 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.460793    0.067141    1.756757 ^ i_sram.sram2/DI[4] (CF_SRAM_1024x32)
                                              1.756757   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.686523   19.652931   library setup time
                                             19.652931   data required time
---------------------------------------------------------------------------------------------
                                             19.652931   data required time
                                             -1.756757   data arrival time
---------------------------------------------------------------------------------------------
                                             17.896173   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003252    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000189    0.000094    1.000095 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393966    1.394061 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074752    0.000633    1.394694 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.419812    0.276988    1.671682 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.482280    0.124006    1.795688 ^ i_sram.sram5/DI[6] (CF_SRAM_1024x32)
                                              1.795688   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.696422   19.691881   library setup time
                                             19.691881   data required time
---------------------------------------------------------------------------------------------
                                             19.691881   data required time
                                             -1.795688   data arrival time
---------------------------------------------------------------------------------------------
                                             17.896193   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000176    0.000088    1.000088 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393596    1.393684 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.074277    0.000628    1.394312 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.448132    0.326917    1.721229 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.460697    0.059915    1.781144 ^ i_sram.sram1/DI[3] (CF_SRAM_1024x32)
                                              1.781144   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.688022   19.677740   library setup time
                                             19.677740   data required time
---------------------------------------------------------------------------------------------
                                             19.677740   data required time
                                             -1.781144   data arrival time
---------------------------------------------------------------------------------------------
                                             17.896597   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.519300    0.210820    1.779058 ^ i_sram.sram0/BEN[1] (CF_SRAM_1024x32)
                                              1.779058   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.706843   19.675680   library setup time
                                             19.675680   data required time
---------------------------------------------------------------------------------------------
                                             19.675680   data required time
                                             -1.779058   data arrival time
---------------------------------------------------------------------------------------------
                                             17.896622   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002673    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000145    0.000072    1.000072 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008237    0.074328    0.393631    1.393704 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.074332    0.000628    1.394332 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.423992    0.317277    1.711610 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.436732    0.058302    1.769912 ^ i_sram.sram3/DI[9] (CF_SRAM_1024x32)
                                              1.769912   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.677872   19.666784   library setup time
                                             19.666784   data required time
---------------------------------------------------------------------------------------------
                                             19.666784   data required time
                                             -1.769912   data arrival time
---------------------------------------------------------------------------------------------
                                             17.896872   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002805    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000156    0.000078    1.000078 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008254    0.074447    0.393724    1.393802 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.074450    0.000630    1.394433 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.428159    0.321843    1.716275 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.457265    0.086595    1.802870 ^ i_sram.sram7/DI[5] (CF_SRAM_1024x32)
                                              1.802870   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.686160   19.699862   library setup time
                                             19.699862   data required time
---------------------------------------------------------------------------------------------
                                             19.699862   data required time
                                             -1.802870   data arrival time
---------------------------------------------------------------------------------------------
                                             17.896994   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002554    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000134    0.000067    1.000067 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008072    0.073146    0.392875    1.392942 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.073147    0.000376    1.393318 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.443676    0.296298    1.689616 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.462512    0.069880    1.759496 ^ i_sram.sram3/DI[4] (CF_SRAM_1024x32)
                                              1.759496   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.687230   19.657427   library setup time
                                             19.657427   data required time
---------------------------------------------------------------------------------------------
                                             19.657427   data required time
                                             -1.759496   data arrival time
---------------------------------------------------------------------------------------------
                                             17.897930   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002186    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000115    0.000057    1.000057 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008113    0.073427    0.393089    1.393147 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073427    0.000379    1.393526 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.428322    0.310707    1.704233 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.460894    0.090809    1.795042 ^ i_sram.sram6/DI[1] (CF_SRAM_1024x32)
                                              1.795042   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.687349   19.693020   library setup time
                                             19.693020   data required time
---------------------------------------------------------------------------------------------
                                             19.693020   data required time
                                             -1.795042   data arrival time
---------------------------------------------------------------------------------------------
                                             17.897978   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003462    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000189    0.000095    1.000095 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008819    0.078381    0.396778    1.396872 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.078385    0.000673    1.397545 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.427365    0.280523    1.678069 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.457529    0.083102    1.761170 ^ i_sram.sram3/DI[26] (CF_SRAM_1024x32)
                                              1.761170   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.685421   19.659235   library setup time
                                             19.659235   data required time
---------------------------------------------------------------------------------------------
                                             19.659235   data required time
                                             -1.761170   data arrival time
---------------------------------------------------------------------------------------------
                                             17.898064   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002615    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000137    0.000068    1.000068 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.077217    0.395847    1.395915 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077221    0.000679    1.396594 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.424275    0.320796    1.717391 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.453119    0.085853    1.803244 ^ i_sram.sram7/DI[7] (CF_SRAM_1024x32)
                                              1.803244   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.684655   19.701368   library setup time
                                             19.701368   data required time
---------------------------------------------------------------------------------------------
                                             19.701368   data required time
                                             -1.803244   data arrival time
---------------------------------------------------------------------------------------------
                                             17.898125   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003020    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000168    0.000084    1.000084 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008697    0.077534    0.396109    1.396193 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077538    0.000671    1.396864 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.419902    0.313121    1.709985 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.450841    0.088031    1.798016 ^ i_sram.sram6/DI[2] (CF_SRAM_1024x32)
                                              1.798016   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.683700   19.696669   library setup time
                                             19.696669   data required time
---------------------------------------------------------------------------------------------
                                             19.696669   data required time
                                             -1.798016   data arrival time
---------------------------------------------------------------------------------------------
                                             17.898651   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002186    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000115    0.000057    1.000057 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008113    0.073427    0.393089    1.393147 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073427    0.000379    1.393526 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.428322    0.310707    1.704233 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.470831    0.103463    1.807696 ^ i_sram.sram4/DI[1] (CF_SRAM_1024x32)
                                              1.807696   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.692560   19.706804   library setup time
                                             19.706804   data required time
---------------------------------------------------------------------------------------------
                                             19.706804   data required time
                                             -1.807696   data arrival time
---------------------------------------------------------------------------------------------
                                             17.899109   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003003    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000172    0.000086    1.000086 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008240    0.074347    0.393651    1.393736 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.074351    0.000630    1.394366 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.444967    0.332461    1.726828 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.454991    0.053556    1.780384 ^ i_sram.sram1/DI[13] (CF_SRAM_1024x32)
                                              1.780384   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.685951   19.679811   library setup time
                                             19.679811   data required time
---------------------------------------------------------------------------------------------
                                             19.679811   data required time
                                             -1.780384   data arrival time
---------------------------------------------------------------------------------------------
                                             17.899427   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002744    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000148    0.000074    1.000074 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008254    0.074446    0.393723    1.393797 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.074450    0.000630    1.394427 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.440341    0.209546    1.603973 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.838155    0.371062    1.975034 ^ i_sram.sram5/AD[4] (CF_SRAM_1024x32)
                                              1.975034   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.513664   19.874640   library setup time
                                             19.874640   data required time
---------------------------------------------------------------------------------------------
                                             19.874640   data required time
                                             -1.975034   data arrival time
---------------------------------------------------------------------------------------------
                                             17.899607   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002186    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000115    0.000057    1.000057 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008113    0.073427    0.393089    1.393147 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073427    0.000379    1.393526 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.428322    0.310707    1.704233 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.462779    0.093283    1.797516 ^ i_sram.sram7/DI[1] (CF_SRAM_1024x32)
                                              1.797516   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.688161   19.697863   library setup time
                                             19.697863   data required time
---------------------------------------------------------------------------------------------
                                             19.697863   data required time
                                             -1.797516   data arrival time
---------------------------------------------------------------------------------------------
                                             17.900347   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002970    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000166    0.000083    1.000083 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008478    0.076004    0.394921    1.395004 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076008    0.000661    1.395665 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.431726    0.315225    1.710890 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.461789    0.087882    1.798772 ^ i_sram.sram5/DI[0] (CF_SRAM_1024x32)
                                              1.798772   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.688984   19.699320   library setup time
                                             19.699320   data required time
---------------------------------------------------------------------------------------------
                                             19.699320   data required time
                                             -1.798772   data arrival time
---------------------------------------------------------------------------------------------
                                             17.900549   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003020    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000168    0.000084    1.000084 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008697    0.077534    0.396109    1.396193 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077538    0.000671    1.396864 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.419902    0.313121    1.709985 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.452643    0.090472    1.800457 ^ i_sram.sram7/DI[2] (CF_SRAM_1024x32)
                                              1.800457   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.684482   19.701540   library setup time
                                             19.701540   data required time
---------------------------------------------------------------------------------------------
                                             19.701540   data required time
                                             -1.800457   data arrival time
---------------------------------------------------------------------------------------------
                                             17.901083   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002970    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000166    0.000083    1.000083 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008478    0.076004    0.394921    1.395004 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076008    0.000661    1.395665 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.431726    0.315225    1.710890 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.449857    0.069418    1.780307 ^ i_sram.sram1/DI[0] (CF_SRAM_1024x32)
                                              1.780307   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.684087   19.681675   library setup time
                                             19.681675   data required time
---------------------------------------------------------------------------------------------
                                             19.681675   data required time
                                             -1.780307   data arrival time
---------------------------------------------------------------------------------------------
                                             17.901367   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002925    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000157    0.000079    1.000079 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008683    0.077435    0.396025    1.396104 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077439    0.000674    1.396778 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.443747    0.325692    1.722470 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.454449    0.055359    1.777829 ^ i_sram.sram1/DI[12] (CF_SRAM_1024x32)
                                              1.777829   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.685754   19.680010   library setup time
                                             19.680010   data required time
---------------------------------------------------------------------------------------------
                                             19.680010   data required time
                                             -1.777829   data arrival time
---------------------------------------------------------------------------------------------
                                             17.902180   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002805    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000153    0.000076    1.000077 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008209    0.074133    0.393481    1.393557 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.074137    0.000628    1.394185 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.426004    0.284390    1.678575 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.449971    0.075674    1.754249 ^ i_sram.sram2/DI[19] (CF_SRAM_1024x32)
                                              1.754249   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.682594   19.656858   library setup time
                                             19.656858   data required time
---------------------------------------------------------------------------------------------
                                             19.656858   data required time
                                             -1.754249   data arrival time
---------------------------------------------------------------------------------------------
                                             17.902609   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003252    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000189    0.000094    1.000095 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393966    1.394061 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074752    0.000633    1.394694 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.419812    0.276988    1.671682 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.484722    0.126632    1.798314 ^ i_sram.sram4/DI[6] (CF_SRAM_1024x32)
                                              1.798314   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.697602   19.701761   library setup time
                                             19.701761   data required time
---------------------------------------------------------------------------------------------
                                             19.701761   data required time
                                             -1.798314   data arrival time
---------------------------------------------------------------------------------------------
                                             17.903446   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002805    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000156    0.000078    1.000078 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008254    0.074447    0.393724    1.393802 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.074450    0.000630    1.394433 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.428159    0.321843    1.716275 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.454285    0.082190    1.798465 ^ i_sram.sram5/DI[5] (CF_SRAM_1024x32)
                                              1.798465   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.686260   19.702044   library setup time
                                             19.702044   data required time
---------------------------------------------------------------------------------------------
                                             19.702044   data required time
                                             -1.798465   data arrival time
---------------------------------------------------------------------------------------------
                                             17.903578   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002227    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000116    0.000058    1.000058 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008403    0.075482    0.394520    1.394578 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.075486    0.000641    1.395219 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.434377    0.293377    1.688596 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.449752    0.063685    1.752281 ^ i_sram.sram2/DI[16] (CF_SRAM_1024x32)
                                              1.752281   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.682515   19.656939   library setup time
                                             19.656939   data required time
---------------------------------------------------------------------------------------------
                                             19.656939   data required time
                                             -1.752281   data arrival time
---------------------------------------------------------------------------------------------
                                             17.904657   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003003    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000172    0.000086    1.000086 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008240    0.074347    0.393651    1.393736 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.074351    0.000630    1.394366 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.444967    0.332461    1.726828 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.461488    0.067369    1.794196 ^ i_sram.sram5/DI[13] (CF_SRAM_1024x32)
                                              1.794196   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.688875   19.699429   library setup time
                                             19.699429   data required time
---------------------------------------------------------------------------------------------
                                             19.699429   data required time
                                             -1.794196   data arrival time
---------------------------------------------------------------------------------------------
                                             17.905231   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002227    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000116    0.000058    1.000058 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008403    0.075482    0.394520    1.394578 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.075486    0.000641    1.395219 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.434377    0.293377    1.688596 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.451775    0.067049    1.755645 ^ i_sram.sram3/DI[16] (CF_SRAM_1024x32)
                                              1.755645   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.683333   19.661324   library setup time
                                             19.661324   data required time
---------------------------------------------------------------------------------------------
                                             19.661324   data required time
                                             -1.755645   data arrival time
---------------------------------------------------------------------------------------------
                                             17.905680   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002759    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000152    0.000076    1.000076 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008212    0.074151    0.393494    1.393570 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.074155    0.000628    1.394198 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.447176    0.287138    1.681336 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.486922    0.097383    1.778719 ^ i_sram.sram0/DI[27] (CF_SRAM_1024x32)
                                              1.778719   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.697958   19.684566   library setup time
                                             19.684566   data required time
---------------------------------------------------------------------------------------------
                                             19.684566   data required time
                                             -1.778719   data arrival time
---------------------------------------------------------------------------------------------
                                             17.905848   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002970    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000166    0.000083    1.000083 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008478    0.076004    0.394921    1.395004 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076008    0.000661    1.395665 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.431726    0.315225    1.710890 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.464771    0.091941    1.802830 ^ i_sram.sram4/DI[0] (CF_SRAM_1024x32)
                                              1.802830   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.690360   19.709003   library setup time
                                             19.709003   data required time
---------------------------------------------------------------------------------------------
                                             19.709003   data required time
                                             -1.802830   data arrival time
---------------------------------------------------------------------------------------------
                                             17.906174   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.509117    0.203428    1.771667 ^ i_sram.sram0/BEN[2] (CF_SRAM_1024x32)
                                              1.771667   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.704660   19.677864   library setup time
                                             19.677864   data required time
---------------------------------------------------------------------------------------------
                                             19.677864   data required time
                                             -1.771667   data arrival time
---------------------------------------------------------------------------------------------
                                             17.906197   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002744    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000148    0.000074    1.000074 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008254    0.074446    0.393723    1.393797 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.074450    0.000630    1.394427 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.440341    0.209546    1.603973 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.843023    0.374398    1.978370 ^ i_sram.sram4/AD[4] (CF_SRAM_1024x32)
                                              1.978370   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.514028   19.885334   library setup time
                                             19.885334   data required time
---------------------------------------------------------------------------------------------
                                             19.885334   data required time
                                             -1.978370   data arrival time
---------------------------------------------------------------------------------------------
                                             17.906965   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002925    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000157    0.000079    1.000079 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008683    0.077435    0.396025    1.396104 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077439    0.000674    1.396778 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.443747    0.325692    1.722470 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.461631    0.069703    1.792173 ^ i_sram.sram5/DI[12] (CF_SRAM_1024x32)
                                              1.792173   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.688926   19.699377   library setup time
                                             19.699377   data required time
---------------------------------------------------------------------------------------------
                                             19.699377   data required time
                                             -1.792173   data arrival time
---------------------------------------------------------------------------------------------
                                             17.907204   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003252    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000189    0.000094    1.000095 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393966    1.394061 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074752    0.000633    1.394694 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.419812    0.276988    1.671682 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.459620    0.098008    1.769690 ^ i_sram.sram1/DI[6] (CF_SRAM_1024x32)
                                              1.769690   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.687632   19.678131   library setup time
                                             19.678131   data required time
---------------------------------------------------------------------------------------------
                                             19.678131   data required time
                                             -1.769690   data arrival time
---------------------------------------------------------------------------------------------
                                             17.908442   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002186    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000115    0.000057    1.000057 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008113    0.073427    0.393089    1.393147 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073427    0.000379    1.393526 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.428322    0.310707    1.704233 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.458451    0.087507    1.791740 ^ i_sram.sram5/DI[1] (CF_SRAM_1024x32)
                                              1.791740   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.687772   19.700531   library setup time
                                             19.700531   data required time
---------------------------------------------------------------------------------------------
                                             19.700531   data required time
                                             -1.791740   data arrival time
---------------------------------------------------------------------------------------------
                                             17.908791   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003248    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000189    0.000094    1.000094 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074867    0.000633    1.394784 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.521161    0.329405    1.724189 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.699258    0.238507    1.962696 ^ i_sram.sram6/AD[6] (CF_SRAM_1024x32)
                                              1.962696   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.507960   19.872408   library setup time
                                             19.872408   data required time
---------------------------------------------------------------------------------------------
                                             19.872408   data required time
                                             -1.962696   data arrival time
---------------------------------------------------------------------------------------------
                                             17.909712   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002818    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000150    0.000075    1.000075 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008538    0.076427    0.395241    1.395315 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076431    0.000667    1.395983 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.431107    0.285771    1.681754 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.450812    0.070180    1.751934 ^ i_sram.sram3/DI[20] (CF_SRAM_1024x32)
                                              1.751934   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.682983   19.661674   library setup time
                                             19.661674   data required time
---------------------------------------------------------------------------------------------
                                             19.661674   data required time
                                             -1.751934   data arrival time
---------------------------------------------------------------------------------------------
                                             17.909740   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003003    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000172    0.000086    1.000086 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008240    0.074347    0.393651    1.393736 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.074351    0.000630    1.394366 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.444967    0.332461    1.726828 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.457156    0.058547    1.785375 ^ i_sram.sram0/DI[13] (CF_SRAM_1024x32)
                                              1.785375   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.687153   19.695370   library setup time
                                             19.695370   data required time
---------------------------------------------------------------------------------------------
                                             19.695370   data required time
                                             -1.785375   data arrival time
---------------------------------------------------------------------------------------------
                                             17.909994   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003020    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000168    0.000084    1.000084 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008697    0.077534    0.396109    1.396193 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077538    0.000671    1.396864 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.419902    0.313121    1.709985 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.448151    0.084274    1.794258 ^ i_sram.sram5/DI[2] (CF_SRAM_1024x32)
                                              1.794258   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.684033   19.704269   library setup time
                                             19.704269   data required time
---------------------------------------------------------------------------------------------
                                             19.704269   data required time
                                             -1.794258   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910009   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.514440    0.210508    1.782815 ^ i_sram.sram4/BEN[8] (CF_SRAM_1024x32)
                                              1.782815   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.706244   19.693119   library setup time
                                             19.693119   data required time
---------------------------------------------------------------------------------------------
                                             19.693119   data required time
                                             -1.782815   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910305   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002615    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000137    0.000068    1.000068 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.077217    0.395847    1.395915 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077221    0.000679    1.396594 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.424275    0.320796    1.717391 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.447143    0.076761    1.794151 ^ i_sram.sram5/DI[7] (CF_SRAM_1024x32)
                                              1.794151   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.683667   19.704636   library setup time
                                             19.704636   data required time
---------------------------------------------------------------------------------------------
                                             19.704636   data required time
                                             -1.794151   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910484   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.514224    0.210348    1.782656 ^ i_sram.sram4/BEN[9] (CF_SRAM_1024x32)
                                              1.782656   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.706198   19.693165   library setup time
                                             19.693165   data required time
---------------------------------------------------------------------------------------------
                                             19.693165   data required time
                                             -1.782656   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910509   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003248    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000189    0.000094    1.000094 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074867    0.000633    1.394784 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.521161    0.329405    1.724189 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.704684    0.243080    1.967269 ^ i_sram.sram7/AD[6] (CF_SRAM_1024x32)
                                              1.967269   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.508234   19.877789   library setup time
                                             19.877789   data required time
---------------------------------------------------------------------------------------------
                                             19.877789   data required time
                                             -1.967269   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910521   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.513635    0.209916    1.782223 ^ i_sram.sram4/BEN[10] (CF_SRAM_1024x32)
                                              1.782223   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.706071   19.693291   library setup time
                                             19.693291   data required time
---------------------------------------------------------------------------------------------
                                             19.693291   data required time
                                             -1.782223   data arrival time
---------------------------------------------------------------------------------------------
                                             17.911068   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003462    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000189    0.000095    1.000095 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008819    0.078381    0.396778    1.396872 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.078385    0.000673    1.397545 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.427365    0.280523    1.678069 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.461863    0.088161    1.766230 ^ i_sram.sram1/DI[26] (CF_SRAM_1024x32)
                                              1.766230   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.688446   19.677319   library setup time
                                             19.677319   data required time
---------------------------------------------------------------------------------------------
                                             19.677319   data required time
                                             -1.766230   data arrival time
---------------------------------------------------------------------------------------------
                                             17.911089   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002805    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000156    0.000078    1.000078 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008254    0.074447    0.393724    1.393802 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.074450    0.000630    1.394433 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.428159    0.321843    1.716275 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.455995    0.084740    1.801015 ^ i_sram.sram4/DI[5] (CF_SRAM_1024x32)
                                              1.801015   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.687174   19.712189   library setup time
                                             19.712189   data required time
---------------------------------------------------------------------------------------------
                                             19.712189   data required time
                                             -1.801015   data arrival time
---------------------------------------------------------------------------------------------
                                             17.911171   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002228    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000116    0.000058    1.000058 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008398    0.075445    0.394492    1.394549 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.075449    0.000641    1.395191 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.417033    0.274323    1.669514 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.446879    0.082345    1.751859 ^ i_sram.sram3/DI[24] (CF_SRAM_1024x32)
                                              1.751859   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.681556   19.663099   library setup time
                                             19.663099   data required time
---------------------------------------------------------------------------------------------
                                             19.663099   data required time
                                             -1.751859   data arrival time
---------------------------------------------------------------------------------------------
                                             17.911242   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.512672    0.209208    1.781515 ^ i_sram.sram4/BEN[11] (CF_SRAM_1024x32)
                                              1.781515   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.705865   19.693497   library setup time
                                             19.693497   data required time
---------------------------------------------------------------------------------------------
                                             19.693497   data required time
                                             -1.781515   data arrival time
---------------------------------------------------------------------------------------------
                                             17.911982   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002228    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000116    0.000058    1.000058 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008398    0.075445    0.394492    1.394549 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.075449    0.000641    1.395191 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.417033    0.274323    1.669514 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.442957    0.077489    1.747003 ^ i_sram.sram2/DI[24] (CF_SRAM_1024x32)
                                              1.747003   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.680048   19.659405   library setup time
                                             19.659405   data required time
---------------------------------------------------------------------------------------------
                                             19.659405   data required time
                                             -1.747003   data arrival time
---------------------------------------------------------------------------------------------
                                             17.912403   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002925    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000157    0.000079    1.000079 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008683    0.077435    0.396025    1.396104 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077439    0.000674    1.396778 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.443747    0.325692    1.722470 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.456620    0.060095    1.782565 ^ i_sram.sram0/DI[12] (CF_SRAM_1024x32)
                                              1.782565   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.686958   19.695564   library setup time
                                             19.695564   data required time
---------------------------------------------------------------------------------------------
                                             19.695564   data required time
                                             -1.782565   data arrival time
---------------------------------------------------------------------------------------------
                                             17.913000   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.511575    0.208401    1.780708 ^ i_sram.sram4/BEN[12] (CF_SRAM_1024x32)
                                              1.780708   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.705630   19.693733   library setup time
                                             19.693733   data required time
---------------------------------------------------------------------------------------------
                                             19.693733   data required time
                                             -1.780708   data arrival time
---------------------------------------------------------------------------------------------
                                             17.913025   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002818    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000150    0.000075    1.000075 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008538    0.076427    0.395241    1.395315 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076431    0.000667    1.395983 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.431107    0.285771    1.681754 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.460131    0.082771    1.764525 ^ i_sram.sram1/DI[20] (CF_SRAM_1024x32)
                                              1.764525   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.687817   19.677946   library setup time
                                             19.677946   data required time
---------------------------------------------------------------------------------------------
                                             19.677946   data required time
                                             -1.764525   data arrival time
---------------------------------------------------------------------------------------------
                                             17.913420   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003308    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000190    0.000095    1.000095 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008316    0.074874    0.394065    1.394160 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074878    0.000633    1.394793 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.409095    0.305120    1.699913 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.420354    0.054117    1.754030 ^ i_sram.sram2/DI[10] (CF_SRAM_1024x32)
                                              1.754030   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.671844   19.667610   library setup time
                                             19.667610   data required time
---------------------------------------------------------------------------------------------
                                             19.667610   data required time
                                             -1.754030   data arrival time
---------------------------------------------------------------------------------------------
                                             17.913580   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002847    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000154    0.000077    1.000077 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393591    1.393668 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.074277    0.000628    1.394296 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.411964    0.272423    1.666719 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.440037    0.079705    1.746424 ^ i_sram.sram2/DI[29] (CF_SRAM_1024x32)
                                              1.746424   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.678988   19.660465   library setup time
                                             19.660465   data required time
---------------------------------------------------------------------------------------------
                                             19.660465   data required time
                                             -1.746424   data arrival time
---------------------------------------------------------------------------------------------
                                             17.914042   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003003    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000172    0.000086    1.000086 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008240    0.074347    0.393651    1.393736 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.074351    0.000630    1.394366 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.444967    0.332461    1.726828 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.462163    0.068639    1.795467 ^ i_sram.sram4/DI[13] (CF_SRAM_1024x32)
                                              1.795467   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.689413   19.709949   library setup time
                                             19.709949   data required time
---------------------------------------------------------------------------------------------
                                             19.709949   data required time
                                             -1.795467   data arrival time
---------------------------------------------------------------------------------------------
                                             17.914482   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002186    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000115    0.000057    1.000057 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008113    0.073427    0.393089    1.393147 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073427    0.000379    1.393526 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.428322    0.310707    1.704233 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.444085    0.064868    1.769101 ^ i_sram.sram1/DI[1] (CF_SRAM_1024x32)
                                              1.769101   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.681992   19.683769   library setup time
                                             19.683769   data required time
---------------------------------------------------------------------------------------------
                                             19.683769   data required time
                                             -1.769101   data arrival time
---------------------------------------------------------------------------------------------
                                             17.914669   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003308    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000190    0.000095    1.000095 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008316    0.074874    0.394065    1.394160 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074878    0.000633    1.394793 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.409095    0.305120    1.699913 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.422021    0.057539    1.757452 ^ i_sram.sram3/DI[10] (CF_SRAM_1024x32)
                                              1.757452   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.672532   19.672125   library setup time
                                             19.672125   data required time
---------------------------------------------------------------------------------------------
                                             19.672125   data required time
                                             -1.757452   data arrival time
---------------------------------------------------------------------------------------------
                                             17.914673   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003020    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000168    0.000084    1.000084 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008697    0.077534    0.396109    1.396193 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077538    0.000671    1.396864 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.419902    0.313121    1.709985 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.434728    0.062330    1.772315 ^ i_sram.sram1/DI[2] (CF_SRAM_1024x32)
                                              1.772315   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.678596   19.687168   library setup time
                                             19.687168   data required time
---------------------------------------------------------------------------------------------
                                             19.687168   data required time
                                             -1.772315   data arrival time
---------------------------------------------------------------------------------------------
                                             17.914854   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.509395    0.206794    1.779101 ^ i_sram.sram4/BEN[13] (CF_SRAM_1024x32)
                                              1.779101   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.705162   19.694201   library setup time
                                             19.694201   data required time
---------------------------------------------------------------------------------------------
                                             19.694201   data required time
                                             -1.779101   data arrival time
---------------------------------------------------------------------------------------------
                                             17.915100   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003196    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000181    0.000090    1.000090 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008350    0.075111    0.394248    1.394338 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.075115    0.000637    1.394975 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.408929    0.307659    1.702634 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.418536    0.050353    1.752987 ^ i_sram.sram2/DI[11] (CF_SRAM_1024x32)
                                              1.752987   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.671184   19.668270   library setup time
                                             19.668270   data required time
---------------------------------------------------------------------------------------------
                                             19.668270   data required time
                                             -1.752987   data arrival time
---------------------------------------------------------------------------------------------
                                             17.915281   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.509064    0.206549    1.778856 ^ i_sram.sram4/BEN[14] (CF_SRAM_1024x32)
                                              1.778856   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.705091   19.694271   library setup time
                                             19.694271   data required time
---------------------------------------------------------------------------------------------
                                             19.694271   data required time
                                             -1.778856   data arrival time
---------------------------------------------------------------------------------------------
                                             17.915415   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.508675    0.206262    1.778569 ^ i_sram.sram4/BEN[15] (CF_SRAM_1024x32)
                                              1.778569   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.705008   19.694355   library setup time
                                             19.694355   data required time
---------------------------------------------------------------------------------------------
                                             19.694355   data required time
                                             -1.778569   data arrival time
---------------------------------------------------------------------------------------------
                                             17.915787   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002925    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000157    0.000079    1.000079 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008683    0.077435    0.396025    1.396104 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077439    0.000674    1.396778 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.443747    0.325692    1.722470 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.462581    0.071372    1.793842 ^ i_sram.sram4/DI[12] (CF_SRAM_1024x32)
                                              1.793842   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.689565   19.709799   library setup time
                                             19.709799   data required time
---------------------------------------------------------------------------------------------
                                             19.709799   data required time
                                             -1.793842   data arrival time
---------------------------------------------------------------------------------------------
                                             17.915956   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.498600    0.195732    1.763970 ^ i_sram.sram0/BEN[3] (CF_SRAM_1024x32)
                                              1.763970   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.702231   19.680292   library setup time
                                             19.680292   data required time
---------------------------------------------------------------------------------------------
                                             19.680292   data required time
                                             -1.763970   data arrival time
---------------------------------------------------------------------------------------------
                                             17.916321   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000176    0.000088    1.000088 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393596    1.393684 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.074277    0.000628    1.394312 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.448132    0.326917    1.721229 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.459350    0.056930    1.778159 ^ i_sram.sram0/DI[3] (CF_SRAM_1024x32)
                                              1.778159   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.687949   19.694574   library setup time
                                             19.694574   data required time
---------------------------------------------------------------------------------------------
                                             19.694574   data required time
                                             -1.778159   data arrival time
---------------------------------------------------------------------------------------------
                                             17.916414   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003196    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000181    0.000090    1.000090 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008350    0.075111    0.394248    1.394338 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.075115    0.000637    1.394975 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.408929    0.307659    1.702634 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.420039    0.053718    1.756352 ^ i_sram.sram3/DI[11] (CF_SRAM_1024x32)
                                              1.756352   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.671813   19.672844   library setup time
                                             19.672844   data required time
---------------------------------------------------------------------------------------------
                                             19.672844   data required time
                                             -1.756352   data arrival time
---------------------------------------------------------------------------------------------
                                             17.916492   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.491621    0.193548    1.765856 ^ i_sram.sram0/BEN[8] (CF_SRAM_1024x32)
                                              1.765856   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.699869   19.682653   library setup time
                                             19.682653   data required time
---------------------------------------------------------------------------------------------
                                             19.682653   data required time
                                             -1.765856   data arrival time
---------------------------------------------------------------------------------------------
                                             17.916800   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.491007    0.193086    1.765393 ^ i_sram.sram0/BEN[9] (CF_SRAM_1024x32)
                                              1.765393   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.699661   19.682861   library setup time
                                             19.682861   data required time
---------------------------------------------------------------------------------------------
                                             19.682861   data required time
                                             -1.765393   data arrival time
---------------------------------------------------------------------------------------------
                                             17.917469   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002615    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000137    0.000068    1.000068 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.077217    0.395847    1.395915 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077221    0.000679    1.396594 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.424275    0.320796    1.717391 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.434172    0.051942    1.769333 ^ i_sram.sram1/DI[7] (CF_SRAM_1024x32)
                                              1.769333   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.678394   19.687368   library setup time
                                             19.687368   data required time
---------------------------------------------------------------------------------------------
                                             19.687368   data required time
                                             -1.769333   data arrival time
---------------------------------------------------------------------------------------------
                                             17.918036   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.490372    0.192608    1.764915 ^ i_sram.sram0/BEN[10] (CF_SRAM_1024x32)
                                              1.764915   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.699446   19.683077   library setup time
                                             19.683077   data required time
---------------------------------------------------------------------------------------------
                                             19.683077   data required time
                                             -1.764915   data arrival time
---------------------------------------------------------------------------------------------
                                             17.918161   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002615    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000137    0.000068    1.000068 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.077217    0.395847    1.395915 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077221    0.000679    1.396594 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.424275    0.320796    1.717391 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.448680    0.079194    1.796584 ^ i_sram.sram4/DI[7] (CF_SRAM_1024x32)
                                              1.796584   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.684519   19.714844   library setup time
                                             19.714844   data required time
---------------------------------------------------------------------------------------------
                                             19.714844   data required time
                                             -1.796584   data arrival time
---------------------------------------------------------------------------------------------
                                             17.918259   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002805    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000153    0.000076    1.000077 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008209    0.074133    0.393481    1.393557 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.074137    0.000628    1.394185 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.426004    0.284390    1.678575 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.444037    0.067120    1.745695 ^ i_sram.sram3/DI[19] (CF_SRAM_1024x32)
                                              1.745695   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.680524   19.664133   library setup time
                                             19.664133   data required time
---------------------------------------------------------------------------------------------
                                             19.664133   data required time
                                             -1.745695   data arrival time
---------------------------------------------------------------------------------------------
                                             17.918438   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003252    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000189    0.000094    1.000095 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008298    0.074748    0.393966    1.394061 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074752    0.000633    1.394694 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.419812    0.276988    1.671682 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.463242    0.102377    1.774059 ^ i_sram.sram0/DI[6] (CF_SRAM_1024x32)
                                              1.774059   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.689362   19.693161   library setup time
                                             19.693161   data required time
---------------------------------------------------------------------------------------------
                                             19.693161   data required time
                                             -1.774059   data arrival time
---------------------------------------------------------------------------------------------
                                             17.919104   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003186    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000190    0.000095    1.000095 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393600    1.393695 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.074277    0.000628    1.394323 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.417465    0.293800    1.688123 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.431913    0.060461    1.748584 ^ i_sram.sram3/DI[8] (CF_SRAM_1024x32)
                                              1.748584   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.676123   19.668533   library setup time
                                             19.668533   data required time
---------------------------------------------------------------------------------------------
                                             19.668533   data required time
                                             -1.748584   data arrival time
---------------------------------------------------------------------------------------------
                                             17.919949   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003186    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000190    0.000095    1.000095 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393600    1.393695 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.074277    0.000628    1.394323 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.417465    0.293800    1.688123 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.429258    0.055513    1.743636 ^ i_sram.sram2/DI[8] (CF_SRAM_1024x32)
                                              1.743636   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.675076   19.664377   library setup time
                                             19.664377   data required time
---------------------------------------------------------------------------------------------
                                             19.664377   data required time
                                             -1.743636   data arrival time
---------------------------------------------------------------------------------------------
                                             17.920740   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.494338    0.192588    1.760827 ^ i_sram.sram0/BEN[4] (CF_SRAM_1024x32)
                                              1.760827   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.700789   19.681734   library setup time
                                             19.681734   data required time
---------------------------------------------------------------------------------------------
                                             19.681734   data required time
                                             -1.760827   data arrival time
---------------------------------------------------------------------------------------------
                                             17.920908   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002805    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000156    0.000078    1.000078 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008254    0.074447    0.393724    1.393802 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.074450    0.000630    1.394433 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.428159    0.321843    1.716275 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.436816    0.049128    1.765403 ^ i_sram.sram1/DI[5] (CF_SRAM_1024x32)
                                              1.765403   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.679353   19.686409   library setup time
                                             19.686409   data required time
---------------------------------------------------------------------------------------------
                                             19.686409   data required time
                                             -1.765403   data arrival time
---------------------------------------------------------------------------------------------
                                             17.921007   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002460    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000131    0.000065    1.000065 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008032    0.072864    0.392657    1.392722 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.072865    0.000373    1.393095 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.408295    0.264781    1.657876 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.439243    0.081667    1.739543 ^ i_sram.sram2/DI[28] (CF_SRAM_1024x32)
                                              1.739543   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.678700   19.660753   library setup time
                                             19.660753   data required time
---------------------------------------------------------------------------------------------
                                             19.660753   data required time
                                             -1.739543   data arrival time
---------------------------------------------------------------------------------------------
                                             17.921209   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002227    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000116    0.000058    1.000058 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008403    0.075482    0.394520    1.394578 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.075486    0.000641    1.395219 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.434377    0.293377    1.688596 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.452982    0.068968    1.757565 ^ i_sram.sram1/DI[16] (CF_SRAM_1024x32)
                                              1.757565   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.685222   19.680540   library setup time
                                             19.680540   data required time
---------------------------------------------------------------------------------------------
                                             19.680540   data required time
                                             -1.757565   data arrival time
---------------------------------------------------------------------------------------------
                                             17.922976   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003462    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000189    0.000095    1.000095 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008819    0.078381    0.396778    1.396872 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.078385    0.000673    1.397545 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.427365    0.280523    1.678069 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.464362    0.090970    1.769038 ^ i_sram.sram0/DI[26] (CF_SRAM_1024x32)
                                              1.769038   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.689769   19.692755   library setup time
                                             19.692755   data required time
---------------------------------------------------------------------------------------------
                                             19.692755   data required time
                                             -1.769038   data arrival time
---------------------------------------------------------------------------------------------
                                             17.923716   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002228    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000116    0.000058    1.000058 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008398    0.075445    0.394492    1.394549 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.075449    0.000641    1.395191 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.417033    0.274323    1.669514 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.451517    0.087782    1.757295 ^ i_sram.sram1/DI[24] (CF_SRAM_1024x32)
                                              1.757295   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.684690   19.681074   library setup time
                                             19.681074   data required time
---------------------------------------------------------------------------------------------
                                             19.681074   data required time
                                             -1.757295   data arrival time
---------------------------------------------------------------------------------------------
                                             17.923779   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002970    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000166    0.000083    1.000083 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008478    0.076004    0.394921    1.395004 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076008    0.000661    1.395665 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.431726    0.315225    1.710890 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.446490    0.063222    1.774112 ^ i_sram.sram0/DI[0] (CF_SRAM_1024x32)
                                              1.774112   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.683281   19.699242   library setup time
                                             19.699242   data required time
---------------------------------------------------------------------------------------------
                                             19.699242   data required time
                                             -1.774112   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925131   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003248    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000189    0.000094    1.000094 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074867    0.000633    1.394784 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.521161    0.329405    1.724189 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.689614    0.230257    1.954446 ^ i_sram.sram5/AD[6] (CF_SRAM_1024x32)
                                              1.954446   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.508495   19.879808   library setup time
                                             19.879808   data required time
---------------------------------------------------------------------------------------------
                                             19.879808   data required time
                                             -1.954446   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925364   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002673    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000145    0.000072    1.000072 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008237    0.074328    0.393631    1.393704 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.074332    0.000628    1.394332 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.423992    0.317277    1.711610 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.433296    0.050633    1.762242 ^ i_sram.sram1/DI[9] (CF_SRAM_1024x32)
                                              1.762242   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.678076   19.687687   library setup time
                                             19.687687   data required time
---------------------------------------------------------------------------------------------
                                             19.687687   data required time
                                             -1.762242   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925446   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.483393    0.187322    1.759629 ^ i_sram.sram0/BEN[11] (CF_SRAM_1024x32)
                                              1.759629   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.697084   19.685440   library setup time
                                             19.685440   data required time
---------------------------------------------------------------------------------------------
                                             19.685440   data required time
                                             -1.759629   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925810   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.489795    0.189222    1.757461 ^ i_sram.sram0/BEN[5] (CF_SRAM_1024x32)
                                              1.757461   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.699251   19.683273   library setup time
                                             19.683273   data required time
---------------------------------------------------------------------------------------------
                                             19.683273   data required time
                                             -1.757461   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925812   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002805    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000153    0.000076    1.000077 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008209    0.074133    0.393481    1.393557 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.074137    0.000628    1.394185 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.426004    0.284390    1.678575 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.450657    0.076598    1.755172 ^ i_sram.sram1/DI[19] (CF_SRAM_1024x32)
                                              1.755172   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.684378   19.681385   library setup time
                                             19.681385   data required time
---------------------------------------------------------------------------------------------
                                             19.681385   data required time
                                             -1.755172   data arrival time
---------------------------------------------------------------------------------------------
                                             17.926212   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002818    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000150    0.000075    1.000075 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008538    0.076427    0.395241    1.395315 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076431    0.000667    1.395983 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.431107    0.285771    1.681754 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.462252    0.085371    1.767125 ^ i_sram.sram0/DI[20] (CF_SRAM_1024x32)
                                              1.767125   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.689003   19.693520   library setup time
                                             19.693520   data required time
---------------------------------------------------------------------------------------------
                                             19.693520   data required time
                                             -1.767125   data arrival time
---------------------------------------------------------------------------------------------
                                             17.926395   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000152    0.000076    1.000076 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008210    0.074142    0.393487    1.393564 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.074146    0.000628    1.394191 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.404218    0.268393    1.662585 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.429751    0.074750    1.737335 ^ i_sram.sram2/DI[21] (CF_SRAM_1024x32)
                                              1.737335   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.675255   19.664198   library setup time
                                             19.664198   data required time
---------------------------------------------------------------------------------------------
                                             19.664198   data required time
                                             -1.737335   data arrival time
---------------------------------------------------------------------------------------------
                                             17.926863   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002847    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000154    0.000077    1.000077 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393591    1.393668 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.074277    0.000628    1.394296 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.411964    0.272423    1.666719 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.434961    0.073184    1.739903 ^ i_sram.sram3/DI[29] (CF_SRAM_1024x32)
                                              1.739903   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.677229   19.667427   library setup time
                                             19.667427   data required time
---------------------------------------------------------------------------------------------
                                             19.667427   data required time
                                             -1.739903   data arrival time
---------------------------------------------------------------------------------------------
                                             17.927525   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002460    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000131    0.000065    1.000065 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008032    0.072864    0.392657    1.392722 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.072865    0.000373    1.393095 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.408295    0.264781    1.657876 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.438030    0.080265    1.738141 ^ i_sram.sram3/DI[28] (CF_SRAM_1024x32)
                                              1.738141   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.678343   19.666313   library setup time
                                             19.666313   data required time
---------------------------------------------------------------------------------------------
                                             19.666313   data required time
                                             -1.738141   data arrival time
---------------------------------------------------------------------------------------------
                                             17.928173   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002794    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000153    0.000076    1.000076 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008209    0.074133    0.393481    1.393557 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.074137    0.000628    1.394185 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.400242    0.268333    1.662518 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.424386    0.073243    1.735761 ^ i_sram.sram2/DI[25] (CF_SRAM_1024x32)
                                              1.735761   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.673307   19.666147   library setup time
                                             19.666147   data required time
---------------------------------------------------------------------------------------------
                                             19.666147   data required time
                                             -1.735761   data arrival time
---------------------------------------------------------------------------------------------
                                             17.930386   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002847    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000154    0.000077    1.000077 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393591    1.393668 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.074277    0.000628    1.394296 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.411964    0.272423    1.666719 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.445302    0.085972    1.752691 ^ i_sram.sram1/DI[29] (CF_SRAM_1024x32)
                                              1.752691   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.682434   19.683329   library setup time
                                             19.683329   data required time
---------------------------------------------------------------------------------------------
                                             19.683329   data required time
                                             -1.752691   data arrival time
---------------------------------------------------------------------------------------------
                                             17.930639   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002615    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000137    0.000068    1.000068 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.077217    0.395847    1.395915 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077221    0.000679    1.396594 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.424275    0.320796    1.717391 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.435339    0.054660    1.772051 ^ i_sram.sram0/DI[7] (CF_SRAM_1024x32)
                                              1.772051   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.679233   19.703291   library setup time
                                             19.703291   data required time
---------------------------------------------------------------------------------------------
                                             19.703291   data required time
                                             -1.772051   data arrival time
---------------------------------------------------------------------------------------------
                                             17.931240   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.484673    0.185407    1.753646 ^ i_sram.sram0/BEN[6] (CF_SRAM_1024x32)
                                              1.753646   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.697517   19.685007   library setup time
                                             19.685007   data required time
---------------------------------------------------------------------------------------------
                                             19.685007   data required time
                                             -1.753646   data arrival time
---------------------------------------------------------------------------------------------
                                             17.931360   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003248    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000189    0.000094    1.000094 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074867    0.000633    1.394784 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.521161    0.329405    1.724189 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.695034    0.234954    1.959143 ^ i_sram.sram4/AD[6] (CF_SRAM_1024x32)
                                              1.959143   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.508878   19.890484   library setup time
                                             19.890484   data required time
---------------------------------------------------------------------------------------------
                                             19.890484   data required time
                                             -1.959143   data arrival time
---------------------------------------------------------------------------------------------
                                             17.931343   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002673    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000145    0.000072    1.000072 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008237    0.074328    0.393631    1.393704 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.074332    0.000628    1.394332 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.423992    0.317277    1.711610 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.439658    0.064057    1.775667 ^ i_sram.sram5/DI[9] (CF_SRAM_1024x32)
                                              1.775667   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.680950   19.707354   library setup time
                                             19.707354   data required time
---------------------------------------------------------------------------------------------
                                             19.707354   data required time
                                             -1.775667   data arrival time
---------------------------------------------------------------------------------------------
                                             17.931686   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.477577    0.182891    1.755198 ^ i_sram.sram0/BEN[12] (CF_SRAM_1024x32)
                                              1.755198   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.695115   19.687408   library setup time
                                             19.687408   data required time
---------------------------------------------------------------------------------------------
                                             19.687408   data required time
                                             -1.755198   data arrival time
---------------------------------------------------------------------------------------------
                                             17.932209   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002554    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000134    0.000067    1.000067 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008072    0.073146    0.392875    1.392942 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.073147    0.000376    1.393318 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.443676    0.296298    1.689616 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.455471    0.057668    1.747284 ^ i_sram.sram1/DI[4] (CF_SRAM_1024x32)
                                              1.747284   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.686125   19.679638   library setup time
                                             19.679638   data required time
---------------------------------------------------------------------------------------------
                                             19.679638   data required time
                                             -1.747284   data arrival time
---------------------------------------------------------------------------------------------
                                             17.932354   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002186    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000115    0.000057    1.000057 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008113    0.073427    0.393089    1.393147 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073427    0.000379    1.393526 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.428322    0.310707    1.704233 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.443331    0.063448    1.767681 ^ i_sram.sram0/DI[1] (CF_SRAM_1024x32)
                                              1.767681   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.682134   19.700390   library setup time
                                             19.700390   data required time
---------------------------------------------------------------------------------------------
                                             19.700390   data required time
                                             -1.767681   data arrival time
---------------------------------------------------------------------------------------------
                                             17.932709   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003020    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000168    0.000084    1.000084 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008697    0.077534    0.396109    1.396193 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077538    0.000671    1.396864 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.419902    0.313121    1.709985 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.434045    0.060999    1.770984 ^ i_sram.sram0/DI[2] (CF_SRAM_1024x32)
                                              1.770984   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.678764   19.703758   library setup time
                                             19.703758   data required time
---------------------------------------------------------------------------------------------
                                             19.703758   data required time
                                             -1.770984   data arrival time
---------------------------------------------------------------------------------------------
                                             17.932775   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002794    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000153    0.000076    1.000076 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008209    0.074133    0.393481    1.393557 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.074137    0.000628    1.394185 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.400242    0.268333    1.662518 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.425469    0.074636    1.737154 ^ i_sram.sram3/DI[25] (CF_SRAM_1024x32)
                                              1.737154   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.673783   19.670874   library setup time
                                             19.670874   data required time
---------------------------------------------------------------------------------------------
                                             19.670874   data required time
                                             -1.737154   data arrival time
---------------------------------------------------------------------------------------------
                                             17.933720   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002227    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000116    0.000058    1.000058 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008403    0.075482    0.394520    1.394578 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.075486    0.000641    1.395219 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.434377    0.293377    1.688596 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.454635    0.071500    1.760097 ^ i_sram.sram0/DI[16] (CF_SRAM_1024x32)
                                              1.760097   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.686238   19.696283   library setup time
                                             19.696283   data required time
---------------------------------------------------------------------------------------------
                                             19.696283   data required time
                                             -1.760097   data arrival time
---------------------------------------------------------------------------------------------
                                             17.936188   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002228    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000116    0.000058    1.000058 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008398    0.075445    0.394492    1.394549 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.075449    0.000641    1.395191 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.417033    0.274323    1.669514 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.453644    0.090190    1.759704 ^ i_sram.sram0/DI[24] (CF_SRAM_1024x32)
                                              1.759704   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.685878   19.696646   library setup time
                                             19.696646   data required time
---------------------------------------------------------------------------------------------
                                             19.696646   data required time
                                             -1.759704   data arrival time
---------------------------------------------------------------------------------------------
                                             17.936941   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002805    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000156    0.000078    1.000078 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008254    0.074447    0.393724    1.393802 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.074450    0.000630    1.394433 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.428159    0.321843    1.716275 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.436959    0.049496    1.765771 ^ i_sram.sram0/DI[5] (CF_SRAM_1024x32)
                                              1.765771   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.679821   19.702702   library setup time
                                             19.702702   data required time
---------------------------------------------------------------------------------------------
                                             19.702702   data required time
                                             -1.765771   data arrival time
---------------------------------------------------------------------------------------------
                                             17.936932   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.472822    0.179241    1.751548 ^ i_sram.sram0/BEN[13] (CF_SRAM_1024x32)
                                              1.751548   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.693506   19.689016   library setup time
                                             19.689016   data required time
---------------------------------------------------------------------------------------------
                                             19.689016   data required time
                                             -1.751548   data arrival time
---------------------------------------------------------------------------------------------
                                             17.937469   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002460    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000131    0.000065    1.000065 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008032    0.072864    0.392657    1.392722 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.072865    0.000373    1.393095 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.408295    0.264781    1.657876 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.444917    0.087988    1.745864 ^ i_sram.sram1/DI[28] (CF_SRAM_1024x32)
                                              1.745864   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.682294   19.683470   library setup time
                                             19.683470   data required time
---------------------------------------------------------------------------------------------
                                             19.683470   data required time
                                             -1.745864   data arrival time
---------------------------------------------------------------------------------------------
                                             17.937605   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002673    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000145    0.000072    1.000072 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008237    0.074328    0.393631    1.393704 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.074332    0.000628    1.394332 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.423992    0.317277    1.711610 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.434481    0.053417    1.765026 ^ i_sram.sram0/DI[9] (CF_SRAM_1024x32)
                                              1.765026   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.678922   19.703602   library setup time
                                             19.703602   data required time
---------------------------------------------------------------------------------------------
                                             19.703602   data required time
                                             -1.765026   data arrival time
---------------------------------------------------------------------------------------------
                                             17.938576   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002673    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000145    0.000072    1.000072 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008237    0.074328    0.393631    1.393704 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.074332    0.000628    1.394332 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.423992    0.317277    1.711610 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.441192    0.066868    1.778478 ^ i_sram.sram4/DI[9] (CF_SRAM_1024x32)
                                              1.778478   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.681801   19.717562   library setup time
                                             19.717562   data required time
---------------------------------------------------------------------------------------------
                                             19.717562   data required time
                                             -1.778478   data arrival time
---------------------------------------------------------------------------------------------
                                             17.939083   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002805    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000153    0.000076    1.000077 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008209    0.074133    0.393481    1.393557 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.074137    0.000628    1.394185 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.426004    0.284390    1.678575 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.452534    0.079065    1.757640 ^ i_sram.sram0/DI[19] (CF_SRAM_1024x32)
                                              1.757640   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.685475   19.697048   library setup time
                                             19.697048   data required time
---------------------------------------------------------------------------------------------
                                             19.697048   data required time
                                             -1.757640   data arrival time
---------------------------------------------------------------------------------------------
                                             17.939409   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003236    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000168    0.000084    1.000084 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008612    0.076942    0.395639    1.395723 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076946    0.000676    1.396400 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.403650    0.285018    1.681418 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.414641    0.052373    1.733791 ^ i_sram.sram3/DI[14] (CF_SRAM_1024x32)
                                              1.733791   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.669853   19.674803   library setup time
                                             19.674803   data required time
---------------------------------------------------------------------------------------------
                                             19.674803   data required time
                                             -1.733791   data arrival time
---------------------------------------------------------------------------------------------
                                             17.941011   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003236    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000168    0.000084    1.000084 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008612    0.076942    0.395639    1.395723 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076946    0.000676    1.396400 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.403650    0.285018    1.681418 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.412517    0.047981    1.729399 ^ i_sram.sram2/DI[14] (CF_SRAM_1024x32)
                                              1.729399   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.668999   19.670454   library setup time
                                             19.670454   data required time
---------------------------------------------------------------------------------------------
                                             19.670454   data required time
                                             -1.729399   data arrival time
---------------------------------------------------------------------------------------------
                                             17.941055   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003196    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000181    0.000090    1.000090 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008350    0.075111    0.394248    1.394338 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.075115    0.000637    1.394975 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.408929    0.307659    1.702634 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.417910    0.048872    1.751506 ^ i_sram.sram1/DI[11] (CF_SRAM_1024x32)
                                              1.751506   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.672491   19.693272   library setup time
                                             19.693272   data required time
---------------------------------------------------------------------------------------------
                                             19.693272   data required time
                                             -1.751506   data arrival time
---------------------------------------------------------------------------------------------
                                             17.941767   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003020    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000168    0.000084    1.000084 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008697    0.077534    0.396109    1.396193 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077538    0.000671    1.396864 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.419902    0.313121    1.709985 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.437209    0.066929    1.776914 ^ i_sram.sram4/DI[2] (CF_SRAM_1024x32)
                                              1.776914   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.680355   19.719007   library setup time
                                             19.719007   data required time
---------------------------------------------------------------------------------------------
                                             19.719007   data required time
                                             -1.776914   data arrival time
---------------------------------------------------------------------------------------------
                                             17.942095   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.468625    0.176000    1.748307 ^ i_sram.sram0/BEN[14] (CF_SRAM_1024x32)
                                              1.748307   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.692085   19.690439   library setup time
                                             19.690439   data required time
---------------------------------------------------------------------------------------------
                                             19.690439   data required time
                                             -1.748307   data arrival time
---------------------------------------------------------------------------------------------
                                             17.942131   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003308    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000190    0.000095    1.000095 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008316    0.074874    0.394065    1.394160 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074878    0.000633    1.394793 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.409095    0.305120    1.699913 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.418551    0.050110    1.750023 ^ i_sram.sram1/DI[10] (CF_SRAM_1024x32)
                                              1.750023   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.672723   19.693039   library setup time
                                             19.693039   data required time
---------------------------------------------------------------------------------------------
                                             19.693039   data required time
                                             -1.750023   data arrival time
---------------------------------------------------------------------------------------------
                                             17.943016   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002847    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000154    0.000077    1.000077 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393591    1.393668 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.074277    0.000628    1.394296 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.411964    0.272423    1.666719 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.447417    0.088388    1.755107 ^ i_sram.sram0/DI[29] (CF_SRAM_1024x32)
                                              1.755107   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.683618   19.698906   library setup time
                                             19.698906   data required time
---------------------------------------------------------------------------------------------
                                             19.698906   data required time
                                             -1.755107   data arrival time
---------------------------------------------------------------------------------------------
                                             17.943800   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000152    0.000076    1.000076 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008210    0.074142    0.393487    1.393564 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.074146    0.000628    1.394191 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.404218    0.268393    1.662585 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.422715    0.065299    1.727884 ^ i_sram.sram3/DI[21] (CF_SRAM_1024x32)
                                              1.727884   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.672784   19.671871   library setup time
                                             19.671871   data required time
---------------------------------------------------------------------------------------------
                                             19.671871   data required time
                                             -1.727884   data arrival time
---------------------------------------------------------------------------------------------
                                             17.943989   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003186    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000190    0.000095    1.000095 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393600    1.393695 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.074277    0.000628    1.394323 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.417465    0.293800    1.688123 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.429862    0.056684    1.744807 ^ i_sram.sram1/DI[8] (CF_SRAM_1024x32)
                                              1.744807   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.676829   19.688934   library setup time
                                             19.688934   data required time
---------------------------------------------------------------------------------------------
                                             19.688934   data required time
                                             -1.744807   data arrival time
---------------------------------------------------------------------------------------------
                                             17.944126   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003221    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000188    0.000094    1.000094 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394150 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074867    0.000633    1.394783 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456086    0.319087    0.173455    1.568239 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.472126    0.175976    1.744215 ^ i_sram.sram0/BEN[7] (CF_SRAM_1024x32)
                                              1.744215   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.693270   19.689253   library setup time
                                             19.689253   data required time
---------------------------------------------------------------------------------------------
                                             19.689253   data required time
                                             -1.744215   data arrival time
---------------------------------------------------------------------------------------------
                                             17.945038   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000152    0.000076    1.000076 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008210    0.074142    0.393487    1.393564 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.074146    0.000628    1.394191 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.404218    0.268393    1.662585 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.433376    0.079159    1.741744 ^ i_sram.sram1/DI[21] (CF_SRAM_1024x32)
                                              1.741744   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.678105   19.687658   library setup time
                                             19.687658   data required time
---------------------------------------------------------------------------------------------
                                             19.687658   data required time
                                             -1.741744   data arrival time
---------------------------------------------------------------------------------------------
                                             17.945913   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003196    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000181    0.000090    1.000090 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008350    0.075111    0.394248    1.394338 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.075115    0.000637    1.394975 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.408929    0.307659    1.702634 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.425095    0.063638    1.766272 ^ i_sram.sram5/DI[11] (CF_SRAM_1024x32)
                                              1.766272   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.675664   19.712639   library setup time
                                             19.712639   data required time
---------------------------------------------------------------------------------------------
                                             19.712639   data required time
                                             -1.766272   data arrival time
---------------------------------------------------------------------------------------------
                                             17.946367   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002794    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000153    0.000076    1.000076 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008209    0.074133    0.393481    1.393557 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.074137    0.000628    1.394185 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.400242    0.268333    1.662518 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.429828    0.079997    1.742515 ^ i_sram.sram1/DI[25] (CF_SRAM_1024x32)
                                              1.742515   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.676817   19.688946   library setup time
                                             19.688946   data required time
---------------------------------------------------------------------------------------------
                                             19.688946   data required time
                                             -1.742515   data arrival time
---------------------------------------------------------------------------------------------
                                             17.946430   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003308    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000190    0.000095    1.000095 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008316    0.074874    0.394065    1.394160 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074878    0.000633    1.394793 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.409095    0.305120    1.699913 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.426028    0.064973    1.764886 ^ i_sram.sram5/DI[10] (CF_SRAM_1024x32)
                                              1.764886   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.676003   19.712299   library setup time
                                             19.712299   data required time
---------------------------------------------------------------------------------------------
                                             19.712299   data required time
                                             -1.764886   data arrival time
---------------------------------------------------------------------------------------------
                                             17.947414   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002554    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000134    0.000067    1.000067 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008072    0.073146    0.392875    1.392942 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.073147    0.000376    1.393318 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.443676    0.296298    1.689616 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.455695    0.058106    1.747721 ^ i_sram.sram0/DI[4] (CF_SRAM_1024x32)
                                              1.747721   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.686623   19.695900   library setup time
                                             19.695900   data required time
---------------------------------------------------------------------------------------------
                                             19.695900   data required time
                                             -1.747721   data arrival time
---------------------------------------------------------------------------------------------
                                             17.948179   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002460    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000131    0.000065    1.000065 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008032    0.072864    0.392657    1.392722 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.072865    0.000373    1.393095 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.408295    0.264781    1.657876 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.447166    0.090406    1.748282 ^ i_sram.sram0/DI[28] (CF_SRAM_1024x32)
                                              1.748282   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.683527   19.698997   library setup time
                                             19.698997   data required time
---------------------------------------------------------------------------------------------
                                             19.698997   data required time
                                             -1.748282   data arrival time
---------------------------------------------------------------------------------------------
                                             17.950716   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003196    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000181    0.000090    1.000090 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008350    0.075111    0.394248    1.394338 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.075115    0.000637    1.394975 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.408929    0.307659    1.702634 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.420242    0.054153    1.756787 ^ i_sram.sram0/DI[11] (CF_SRAM_1024x32)
                                              1.756787   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.673753   19.708771   library setup time
                                             19.708771   data required time
---------------------------------------------------------------------------------------------
                                             19.708771   data required time
                                             -1.756787   data arrival time
---------------------------------------------------------------------------------------------
                                             17.951984   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003308    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000190    0.000095    1.000095 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008316    0.074874    0.394065    1.394160 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074878    0.000633    1.394793 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.409095    0.305120    1.699913 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.421151    0.055781    1.755694 ^ i_sram.sram0/DI[10] (CF_SRAM_1024x32)
                                              1.755694   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.674083   19.708441   library setup time
                                             19.708441   data required time
---------------------------------------------------------------------------------------------
                                             19.708441   data required time
                                             -1.755694   data arrival time
---------------------------------------------------------------------------------------------
                                             17.952745   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002633    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000138    0.000069    1.000069 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008903    0.078973    0.397190    1.397259 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078978    0.000709    1.397968 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.389018    0.280069    1.678036 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.399018    0.049297    1.727334 ^ i_sram.sram3/DI[15] (CF_SRAM_1024x32)
                                              1.727334   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.664182   19.680475   library setup time
                                             19.680475   data required time
---------------------------------------------------------------------------------------------
                                             19.680475   data required time
                                             -1.727334   data arrival time
---------------------------------------------------------------------------------------------
                                             17.953142   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002633    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000138    0.000069    1.000069 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008903    0.078973    0.397190    1.397259 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078978    0.000709    1.397968 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.389018    0.280069    1.678036 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.396974    0.044899    1.722936 ^ i_sram.sram2/DI[15] (CF_SRAM_1024x32)
                                              1.722936   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.663357   19.676096   library setup time
                                             19.676096   data required time
---------------------------------------------------------------------------------------------
                                             19.676096   data required time
                                             -1.722936   data arrival time
---------------------------------------------------------------------------------------------
                                             17.953161   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002667    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000143    0.000071    1.000072 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008732    0.077779    0.396274    1.396345 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077784    0.000695    1.397040 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.527277    0.363806    1.760846 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.608284    0.159221    1.920067 ^ i_sram.sram6/AD[8] (CF_SRAM_1024x32)
                                              1.920067   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.504794   19.875574   library setup time
                                             19.875574   data required time
---------------------------------------------------------------------------------------------
                                             19.875574   data required time
                                             -1.920067   data arrival time
---------------------------------------------------------------------------------------------
                                             17.955505   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003196    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000181    0.000090    1.000090 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008350    0.075111    0.394248    1.394338 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.075115    0.000637    1.394975 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.408929    0.307659    1.702634 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.425492    0.064350    1.766984 ^ i_sram.sram4/DI[11] (CF_SRAM_1024x32)
                                              1.766984   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.676102   19.723261   library setup time
                                             19.723261   data required time
---------------------------------------------------------------------------------------------
                                             19.723261   data required time
                                             -1.766984   data arrival time
---------------------------------------------------------------------------------------------
                                             17.956278   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002667    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000143    0.000071    1.000072 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008732    0.077779    0.396274    1.396345 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077784    0.000695    1.397040 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.527277    0.363806    1.760846 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.612223    0.163426    1.924272 ^ i_sram.sram7/AD[8] (CF_SRAM_1024x32)
                                              1.924272   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.505017   19.881006   library setup time
                                             19.881006   data required time
---------------------------------------------------------------------------------------------
                                             19.881006   data required time
                                             -1.924272   data arrival time
---------------------------------------------------------------------------------------------
                                             17.956734   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003255    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000189    0.000094    1.000095 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074901    0.394086    1.394181 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074905    0.000633    1.394814 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446553    0.321257    0.177493    1.572307 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.455475    0.165725    1.738032 ^ i_sram.sram0/BEN[15] (CF_SRAM_1024x32)
                                              1.738032   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.687633   19.694889   library setup time
                                             19.694889   data required time
---------------------------------------------------------------------------------------------
                                             19.694889   data required time
                                             -1.738032   data arrival time
---------------------------------------------------------------------------------------------
                                             17.956858   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003308    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000190    0.000095    1.000095 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008316    0.074874    0.394065    1.394160 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074878    0.000633    1.394793 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.409095    0.305120    1.699913 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.426372    0.065569    1.765482 ^ i_sram.sram4/DI[10] (CF_SRAM_1024x32)
                                              1.765482   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.676421   19.722942   library setup time
                                             19.722942   data required time
---------------------------------------------------------------------------------------------
                                             19.722942   data required time
                                             -1.765482   data arrival time
---------------------------------------------------------------------------------------------
                                             17.957460   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002794    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000153    0.000076    1.000076 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008209    0.074133    0.393481    1.393557 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.074137    0.000628    1.394185 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.400242    0.268333    1.662518 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.432490    0.083116    1.745634 ^ i_sram.sram0/DI[25] (CF_SRAM_1024x32)
                                              1.745634   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.678199   19.704325   library setup time
                                             19.704325   data required time
---------------------------------------------------------------------------------------------
                                             19.704325   data required time
                                             -1.745634   data arrival time
---------------------------------------------------------------------------------------------
                                             17.958691   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002783    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000152    0.000076    1.000076 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008210    0.074142    0.393487    1.393564 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.074146    0.000628    1.394191 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.404218    0.268393    1.662585 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.435524    0.081666    1.744251 ^ i_sram.sram0/DI[21] (CF_SRAM_1024x32)
                                              1.744251   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.679300   19.703222   library setup time
                                             19.703222   data required time
---------------------------------------------------------------------------------------------
                                             19.703222   data required time
                                             -1.744251   data arrival time
---------------------------------------------------------------------------------------------
                                             17.958971   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003186    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000190    0.000095    1.000095 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.074273    0.393600    1.393695 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.074277    0.000628    1.394323 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.417465    0.293800    1.688123 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.430118    0.057171    1.745294 ^ i_sram.sram0/DI[8] (CF_SRAM_1024x32)
                                              1.745294   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.677338   19.705185   library setup time
                                             19.705185   data required time
---------------------------------------------------------------------------------------------
                                             19.705185   data required time
                                             -1.745294   data arrival time
---------------------------------------------------------------------------------------------
                                             17.959892   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003236    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000168    0.000084    1.000084 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008612    0.076942    0.395639    1.395723 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076946    0.000676    1.396400 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.403650    0.285018    1.681418 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.412010    0.046851    1.728269 ^ i_sram.sram1/DI[14] (CF_SRAM_1024x32)
                                              1.728269   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.670349   19.695414   library setup time
                                             19.695414   data required time
---------------------------------------------------------------------------------------------
                                             19.695414   data required time
                                             -1.728269   data arrival time
---------------------------------------------------------------------------------------------
                                             17.967144   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002208    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000115    0.000058    1.000057 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008117    0.073458    0.393113    1.393171 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073458    0.000379    1.393550 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.559206    0.390869    1.784419 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.579241    0.083591    1.868011 ^ i_sram.sram2/AD[9] (CF_SRAM_1024x32)
                                              1.868011   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.503259   19.836193   library setup time
                                             19.836193   data required time
---------------------------------------------------------------------------------------------
                                             19.836193   data required time
                                             -1.868011   data arrival time
---------------------------------------------------------------------------------------------
                                             17.968184   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002208    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000115    0.000058    1.000057 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008117    0.073458    0.393113    1.393171 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073458    0.000379    1.393550 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.559206    0.390869    1.784419 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.581748    0.088277    1.872696 ^ i_sram.sram3/AD[9] (CF_SRAM_1024x32)
                                              1.872696   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.503402   19.841255   library setup time
                                             19.841255   data required time
---------------------------------------------------------------------------------------------
                                             19.841255   data required time
                                             -1.872696   data arrival time
---------------------------------------------------------------------------------------------
                                             17.968559   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002633    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000138    0.000069    1.000069 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008903    0.078973    0.397190    1.397259 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078978    0.000709    1.397968 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.389018    0.280069    1.678036 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.397551    0.046196    1.724232 ^ i_sram.sram1/DI[15] (CF_SRAM_1024x32)
                                              1.724232   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.665100   19.700663   library setup time
                                             19.700663   data required time
---------------------------------------------------------------------------------------------
                                             19.700663   data required time
                                             -1.724232   data arrival time
---------------------------------------------------------------------------------------------
                                             17.976431   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003331    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000191    0.000095    1.000095 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008321    0.074912    0.394093    1.394189 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074916    0.000634    1.394823 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.552073    0.381824    1.776647 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.573308    0.085281    1.861927 ^ i_sram.sram3/AD[7] (CF_SRAM_1024x32)
                                              1.861927   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.503108   19.841547   library setup time
                                             19.841547   data required time
---------------------------------------------------------------------------------------------
                                             19.841547   data required time
                                             -1.861927   data arrival time
---------------------------------------------------------------------------------------------
                                             17.979620   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003236    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000168    0.000084    1.000084 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008612    0.076942    0.395639    1.395723 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076946    0.000676    1.396400 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.403650    0.285018    1.681418 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.413307    0.049671    1.731089 ^ i_sram.sram0/DI[14] (CF_SRAM_1024x32)
                                              1.731089   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.671236   19.711287   library setup time
                                             19.711287   data required time
---------------------------------------------------------------------------------------------
                                             19.711287   data required time
                                             -1.731089   data arrival time
---------------------------------------------------------------------------------------------
                                             17.980198   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003331    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000191    0.000095    1.000095 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008321    0.074912    0.394093    1.394189 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074916    0.000634    1.394823 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.552073    0.381824    1.776647 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.570195    0.079334    1.855981 ^ i_sram.sram2/AD[7] (CF_SRAM_1024x32)
                                              1.855981   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.502944   19.836510   library setup time
                                             19.836510   data required time
---------------------------------------------------------------------------------------------
                                             19.836510   data required time
                                             -1.855981   data arrival time
---------------------------------------------------------------------------------------------
                                             17.980530   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003343    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000192    0.000096    1.000096 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008319    0.074899    0.394085    1.394181 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074903    0.000633    1.394814 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.538317    0.369871    1.764685 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.563706    0.091318    1.856003 ^ i_sram.sram2/AD[2] (CF_SRAM_1024x32)
                                              1.856003   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.502719   19.836735   library setup time
                                             19.836735   data required time
---------------------------------------------------------------------------------------------
                                             19.836735   data required time
                                             -1.856003   data arrival time
---------------------------------------------------------------------------------------------
                                             17.980732   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003343    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000192    0.000096    1.000096 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008319    0.074899    0.394085    1.394181 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074903    0.000633    1.394814 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.538317    0.369871    1.764685 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.566526    0.095865    1.860550 ^ i_sram.sram3/AD[2] (CF_SRAM_1024x32)
                                              1.860550   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.502872   19.841784   library setup time
                                             19.841784   data required time
---------------------------------------------------------------------------------------------
                                             19.841784   data required time
                                             -1.860550   data arrival time
---------------------------------------------------------------------------------------------
                                             17.981234   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003331    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000191    0.000095    1.000095 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008321    0.074912    0.394093    1.394189 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074916    0.000634    1.394823 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.552073    0.381824    1.776647 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.592656    0.115493    1.892140 ^ i_sram.sram6/AD[7] (CF_SRAM_1024x32)
                                              1.892140   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.504251   19.876118   library setup time
                                             19.876118   data required time
---------------------------------------------------------------------------------------------
                                             19.876118   data required time
                                             -1.892140   data arrival time
---------------------------------------------------------------------------------------------
                                             17.983978   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003261    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074867    0.000633    1.394784 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.535088    0.366309    1.761093 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.560351    0.090795    1.851888 ^ i_sram.sram2/AD[1] (CF_SRAM_1024x32)
                                              1.851888   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.502602   19.836851   library setup time
                                             19.836851   data required time
---------------------------------------------------------------------------------------------
                                             19.836851   data required time
                                             -1.851888   data arrival time
---------------------------------------------------------------------------------------------
                                             17.984962   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003331    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000191    0.000095    1.000095 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008321    0.074912    0.394093    1.394189 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074916    0.000634    1.394823 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.552073    0.381824    1.776647 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.595925    0.119883    1.896530 ^ i_sram.sram7/AD[7] (CF_SRAM_1024x32)
                                              1.896530   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.504449   19.881573   library setup time
                                             19.881573   data required time
---------------------------------------------------------------------------------------------
                                             19.881573   data required time
                                             -1.896530   data arrival time
---------------------------------------------------------------------------------------------
                                             17.985043   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003261    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074867    0.000633    1.394784 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.535088    0.366309    1.761093 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.563066    0.095156    1.856249 ^ i_sram.sram3/AD[1] (CF_SRAM_1024x32)
                                              1.856249   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.502752   19.841906   library setup time
                                             19.841906   data required time
---------------------------------------------------------------------------------------------
                                             19.841906   data required time
                                             -1.856249   data arrival time
---------------------------------------------------------------------------------------------
                                             17.985657   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002667    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000143    0.000071    1.000072 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008732    0.077779    0.396274    1.396345 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077784    0.000695    1.397040 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.527277    0.363806    1.760846 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.555384    0.094328    1.855174 ^ i_sram.sram3/AD[8] (CF_SRAM_1024x32)
                                              1.855174   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.502484   19.842173   library setup time
                                             19.842173   data required time
---------------------------------------------------------------------------------------------
                                             19.842173   data required time
                                             -1.855174   data arrival time
---------------------------------------------------------------------------------------------
                                             17.987000   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002633    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000138    0.000069    1.000069 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008903    0.078973    0.397190    1.397259 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078978    0.000709    1.397968 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.389018    0.280069    1.678036 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.398796    0.048844    1.726880 ^ i_sram.sram0/DI[15] (CF_SRAM_1024x32)
                                              1.726880   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.665968   19.716555   library setup time
                                             19.716555   data required time
---------------------------------------------------------------------------------------------
                                             19.716555   data required time
                                             -1.726880   data arrival time
---------------------------------------------------------------------------------------------
                                             17.989674   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002667    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000143    0.000071    1.000072 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008732    0.077779    0.396274    1.396345 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077784    0.000695    1.397040 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.527277    0.363806    1.760846 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.550142    0.085857    1.846703 ^ i_sram.sram2/AD[8] (CF_SRAM_1024x32)
                                              1.846703   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.502246   19.837206   library setup time
                                             19.837206   data required time
---------------------------------------------------------------------------------------------
                                             19.837206   data required time
                                             -1.846703   data arrival time
---------------------------------------------------------------------------------------------
                                             17.990503   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002208    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000115    0.000058    1.000057 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008117    0.073458    0.393113    1.393171 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073458    0.000379    1.393550 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.559206    0.390869    1.784419 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.588922    0.100474    1.884893 ^ i_sram.sram6/AD[9] (CF_SRAM_1024x32)
                                              1.884893   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.504121   19.876247   library setup time
                                             19.876247   data required time
---------------------------------------------------------------------------------------------
                                             19.876247   data required time
                                             -1.884893   data arrival time
---------------------------------------------------------------------------------------------
                                             17.991352   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003343    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000192    0.000096    1.000096 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008319    0.074899    0.394085    1.394181 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074903    0.000633    1.394814 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.538317    0.369871    1.764685 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.582836    0.118907    1.883593 ^ i_sram.sram6/AD[2] (CF_SRAM_1024x32)
                                              1.883593   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.503909   19.876461   library setup time
                                             19.876461   data required time
---------------------------------------------------------------------------------------------
                                             19.876461   data required time
                                             -1.883593   data arrival time
---------------------------------------------------------------------------------------------
                                             17.992868   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002208    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000115    0.000058    1.000057 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008117    0.073458    0.393113    1.393171 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073458    0.000379    1.393550 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.559206    0.390869    1.784419 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.591426    0.104393    1.888812 ^ i_sram.sram7/AD[9] (CF_SRAM_1024x32)
                                              1.888812   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.504293   19.881729   library setup time
                                             19.881729   data required time
---------------------------------------------------------------------------------------------
                                             19.881729   data required time
                                             -1.888812   data arrival time
---------------------------------------------------------------------------------------------
                                             17.992916   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003261    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074867    0.000633    1.394784 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.535088    0.366309    1.761093 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.582707    0.122388    1.883481 ^ i_sram.sram6/AD[1] (CF_SRAM_1024x32)
                                              1.883481   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.503904   19.876463   library setup time
                                             19.876463   data required time
---------------------------------------------------------------------------------------------
                                             19.876463   data required time
                                             -1.883481   data arrival time
---------------------------------------------------------------------------------------------
                                             17.992981   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003261    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074867    0.000633    1.394784 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.535088    0.366309    1.761093 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.586241    0.126835    1.887928 ^ i_sram.sram7/AD[1] (CF_SRAM_1024x32)
                                              1.887928   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.504112   19.881910   library setup time
                                             19.881910   data required time
---------------------------------------------------------------------------------------------
                                             19.881910   data required time
                                             -1.887928   data arrival time
---------------------------------------------------------------------------------------------
                                             17.993982   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003343    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000192    0.000096    1.000096 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008319    0.074899    0.394085    1.394181 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074903    0.000633    1.394814 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.538317    0.369871    1.764685 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.586038    0.123034    1.887720 ^ i_sram.sram7/AD[2] (CF_SRAM_1024x32)
                                              1.887720   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.504105   19.881918   library setup time
                                             19.881918   data required time
---------------------------------------------------------------------------------------------
                                             19.881918   data required time
                                             -1.887720   data arrival time
---------------------------------------------------------------------------------------------
                                             17.994196   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002208    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000115    0.000058    1.000057 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008117    0.073458    0.393113    1.393171 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073458    0.000379    1.393550 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.559206    0.390869    1.784419 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.578233    0.081627    1.866046 ^ i_sram.sram1/AD[9] (CF_SRAM_1024x32)
                                              1.866046   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.504243   19.861519   library setup time
                                             19.861519   data required time
---------------------------------------------------------------------------------------------
                                             19.861519   data required time
                                             -1.866046   data arrival time
---------------------------------------------------------------------------------------------
                                             17.995472   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002208    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000115    0.000058    1.000057 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008117    0.073458    0.393113    1.393171 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073458    0.000379    1.393550 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.559206    0.390869    1.784419 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.589671    0.101664    1.886083 ^ i_sram.sram5/AD[9] (CF_SRAM_1024x32)
                                              1.886083   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.505017   19.883287   library setup time
                                             19.883287   data required time
---------------------------------------------------------------------------------------------
                                             19.883287   data required time
                                             -1.886083   data arrival time
---------------------------------------------------------------------------------------------
                                             17.997204   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003331    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000191    0.000095    1.000095 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008321    0.074912    0.394093    1.394189 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074916    0.000634    1.394823 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.552073    0.381824    1.776647 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.587419    0.108125    1.884772 ^ i_sram.sram5/AD[7] (CF_SRAM_1024x32)
                                              1.884772   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.504938   19.883366   library setup time
                                             19.883366   data required time
---------------------------------------------------------------------------------------------
                                             19.883366   data required time
                                             -1.884772   data arrival time
---------------------------------------------------------------------------------------------
                                             17.998594   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003331    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000191    0.000095    1.000095 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008321    0.074912    0.394093    1.394189 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074916    0.000634    1.394823 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.552073    0.381824    1.776647 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.572841    0.084418    1.861064 ^ i_sram.sram1/AD[7] (CF_SRAM_1024x32)
                                              1.861064   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.504056   19.861708   library setup time
                                             19.861708   data required time
---------------------------------------------------------------------------------------------
                                             19.861708   data required time
                                             -1.861064   data arrival time
---------------------------------------------------------------------------------------------
                                             18.000643   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003038    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000159    0.000080    1.000080 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008707    0.077607    0.396149    1.396229 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077611    0.000684    1.396913 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.515094    0.362532    1.759445 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.533693    0.077299    1.836744 ^ i_sram.sram2/AD[5] (CF_SRAM_1024x32)
                                              1.836744   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.501674   19.837780   library setup time
                                             19.837780   data required time
---------------------------------------------------------------------------------------------
                                             19.837780   data required time
                                             -1.836744   data arrival time
---------------------------------------------------------------------------------------------
                                             18.001036   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003038    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000159    0.000080    1.000080 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008707    0.077607    0.396149    1.396229 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077611    0.000684    1.396913 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.515094    0.362532    1.759445 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.536280    0.082052    1.841496 ^ i_sram.sram3/AD[5] (CF_SRAM_1024x32)
                                              1.841496   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.501819   19.842836   library setup time
                                             19.842836   data required time
---------------------------------------------------------------------------------------------
                                             19.842836   data required time
                                             -1.841496   data arrival time
---------------------------------------------------------------------------------------------
                                             18.001341   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002208    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000115    0.000058    1.000057 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008117    0.073458    0.393113    1.393171 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073458    0.000379    1.393550 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.559206    0.390869    1.784419 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.582971    0.090473    1.874892 ^ i_sram.sram0/AD[9] (CF_SRAM_1024x32)
                                              1.874892   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.504684   19.877838   library setup time
                                             19.877838   data required time
---------------------------------------------------------------------------------------------
                                             19.877838   data required time
                                             -1.874892   data arrival time
---------------------------------------------------------------------------------------------
                                             18.002947   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000136    0.000068    1.000068 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002396    0.034853    0.360805    1.360873 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.034853    0.000111    1.360984 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045039    0.107589    0.141121    1.502105 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.107787    0.003768    1.505873 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.688053    0.304370    0.142318    1.648191 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.485145    0.196480    1.844670 v i_sram.sram3/R_WB (CF_SRAM_1024x32)
                                              1.844670   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.496271   19.848385   library setup time
                                             19.848385   data required time
---------------------------------------------------------------------------------------------
                                             19.848385   data required time
                                             -1.844670   data arrival time
---------------------------------------------------------------------------------------------
                                             18.003716   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000136    0.000068    1.000068 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002396    0.034853    0.360805    1.360873 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.034853    0.000111    1.360984 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045039    0.107589    0.141121    1.502105 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.107787    0.003768    1.505873 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.688053    0.304370    0.142318    1.648191 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.479105    0.192016    1.840207 v i_sram.sram2/R_WB (CF_SRAM_1024x32)
                                              1.840207   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.494473   19.844980   library setup time
                                             19.844980   data required time
---------------------------------------------------------------------------------------------
                                             19.844980   data required time
                                             -1.840207   data arrival time
---------------------------------------------------------------------------------------------
                                             18.004774   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003331    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000191    0.000095    1.000095 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008321    0.074912    0.394093    1.394189 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074916    0.000634    1.394823 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.552073    0.381824    1.776647 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.590626    0.112690    1.889337 ^ i_sram.sram4/AD[7] (CF_SRAM_1024x32)
                                              1.889337   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.505245   19.894117   library setup time
                                             19.894117   data required time
---------------------------------------------------------------------------------------------
                                             19.894117   data required time
                                             -1.889337   data arrival time
---------------------------------------------------------------------------------------------
                                             18.004780   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002744    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000148    0.000074    1.000074 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008254    0.074446    0.393723    1.393797 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.074450    0.000630    1.394427 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.440341    0.209546    1.603973 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.631663    0.223439    1.827411 ^ i_sram.sram2/AD[4] (CF_SRAM_1024x32)
                                              1.827411   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.505083   19.834370   library setup time
                                             19.834370   data required time
---------------------------------------------------------------------------------------------
                                             19.834370   data required time
                                             -1.827411   data arrival time
---------------------------------------------------------------------------------------------
                                             18.006958   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002744    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000148    0.000074    1.000074 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008254    0.074446    0.393723    1.393797 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.074450    0.000630    1.394427 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.440341    0.209546    1.603973 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.637564    0.227926    1.831899 ^ i_sram.sram3/AD[4] (CF_SRAM_1024x32)
                                              1.831899   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.505344   19.839314   library setup time
                                             19.839314   data required time
---------------------------------------------------------------------------------------------
                                             19.839314   data required time
                                             -1.831899   data arrival time
---------------------------------------------------------------------------------------------
                                             18.007414   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002208    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000115    0.000058    1.000057 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008117    0.073458    0.393113    1.393171 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073458    0.000379    1.393550 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.559206    0.390869    1.784419 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.590046    0.102247    1.886666 ^ i_sram.sram4/AD[9] (CF_SRAM_1024x32)
                                              1.886666   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.505225   19.894138   library setup time
                                             19.894138   data required time
---------------------------------------------------------------------------------------------
                                             19.894138   data required time
                                             -1.886666   data arrival time
---------------------------------------------------------------------------------------------
                                             18.007471   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003331    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000191    0.000095    1.000095 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008321    0.074912    0.394093    1.394189 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074916    0.000634    1.394823 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.552073    0.381824    1.776647 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.577311    0.092342    1.868989 ^ i_sram.sram0/AD[7] (CF_SRAM_1024x32)
                                              1.868989   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.504487   19.878036   library setup time
                                             19.878036   data required time
---------------------------------------------------------------------------------------------
                                             19.878036   data required time
                                             -1.868989   data arrival time
---------------------------------------------------------------------------------------------
                                             18.009047   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003038    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000159    0.000080    1.000080 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008707    0.077607    0.396149    1.396229 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077611    0.000684    1.396913 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.515094    0.362532    1.759445 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.553460    0.108440    1.867884 ^ i_sram.sram6/AD[5] (CF_SRAM_1024x32)
                                              1.867884   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.502887   19.877481   library setup time
                                             19.877481   data required time
---------------------------------------------------------------------------------------------
                                             19.877481   data required time
                                             -1.867884   data arrival time
---------------------------------------------------------------------------------------------
                                             18.009598   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003343    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000192    0.000096    1.000096 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008319    0.074899    0.394085    1.394181 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074903    0.000633    1.394814 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.538317    0.369871    1.764685 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.575711    0.109380    1.874065 ^ i_sram.sram5/AD[2] (CF_SRAM_1024x32)
                                              1.874065   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.504531   19.883772   library setup time
                                             19.883772   data required time
---------------------------------------------------------------------------------------------
                                             19.883772   data required time
                                             -1.874065   data arrival time
---------------------------------------------------------------------------------------------
                                             18.009706   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003261    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074867    0.000633    1.394784 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.535088    0.366309    1.761093 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.575119    0.112509    1.873602 ^ i_sram.sram5/AD[1] (CF_SRAM_1024x32)
                                              1.873602   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.504510   19.883793   library setup time
                                             19.883793   data required time
---------------------------------------------------------------------------------------------
                                             19.883793   data required time
                                             -1.873602   data arrival time
---------------------------------------------------------------------------------------------
                                             18.010191   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003038    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000159    0.000080    1.000080 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008707    0.077607    0.396149    1.396229 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077611    0.000684    1.396913 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.515094    0.362532    1.759445 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.556205    0.112112    1.871557 ^ i_sram.sram7/AD[5] (CF_SRAM_1024x32)
                                              1.871557   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.503067   19.882954   library setup time
                                             19.882954   data required time
---------------------------------------------------------------------------------------------
                                             19.882954   data required time
                                             -1.871557   data arrival time
---------------------------------------------------------------------------------------------
                                             18.011396   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003328    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000196    0.000098    1.000098 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008407    0.075509    0.394559    1.394657 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.075513    0.000638    1.395296 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.489003    0.342809    1.738105 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.513911    0.085915    1.824020 ^ i_sram.sram2/AD[0] (CF_SRAM_1024x32)
                                              1.824020   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.500986   19.838467   library setup time
                                             19.838467   data required time
---------------------------------------------------------------------------------------------
                                             19.838467   data required time
                                             -1.824020   data arrival time
---------------------------------------------------------------------------------------------
                                             18.014448   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003328    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000196    0.000098    1.000098 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008407    0.075509    0.394559    1.394657 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.075513    0.000638    1.395296 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.489003    0.342809    1.738105 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.516825    0.090431    1.828535 ^ i_sram.sram3/AD[0] (CF_SRAM_1024x32)
                                              1.828535   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.501142   19.843513   library setup time
                                             19.843513   data required time
---------------------------------------------------------------------------------------------
                                             19.843513   data required time
                                             -1.828535   data arrival time
---------------------------------------------------------------------------------------------
                                             18.014978   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003343    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000192    0.000096    1.000096 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008319    0.074899    0.394085    1.394181 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074903    0.000633    1.394814 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.538317    0.369871    1.764685 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.578721    0.113476    1.878161 ^ i_sram.sram4/AD[2] (CF_SRAM_1024x32)
                                              1.878161   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.504831   19.894533   library setup time
                                             19.894533   data required time
---------------------------------------------------------------------------------------------
                                             19.894533   data required time
                                             -1.878161   data arrival time
---------------------------------------------------------------------------------------------
                                             18.016371   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003261    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074867    0.000633    1.394784 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.535088    0.366309    1.761093 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.578203    0.116584    1.877677 ^ i_sram.sram4/AD[1] (CF_SRAM_1024x32)
                                              1.877677   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.504812   19.894550   library setup time
                                             19.894550   data required time
---------------------------------------------------------------------------------------------
                                             19.894550   data required time
                                             -1.877677   data arrival time
---------------------------------------------------------------------------------------------
                                             18.016874   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003343    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000192    0.000096    1.000096 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008319    0.074899    0.394085    1.394181 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074903    0.000633    1.394814 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.538317    0.369871    1.764685 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.556806    0.079045    1.843731 ^ i_sram.sram1/AD[2] (CF_SRAM_1024x32)
                                              1.843731   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.503498   19.862265   library setup time
                                             19.862265   data required time
---------------------------------------------------------------------------------------------
                                             19.862265   data required time
                                             -1.843731   data arrival time
---------------------------------------------------------------------------------------------
                                             18.018536   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000136    0.000068    1.000068 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002396    0.034853    0.360805    1.360873 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.034853    0.000111    1.360984 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045039    0.107589    0.141121    1.502105 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.107787    0.003768    1.505873 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.688053    0.304370    0.142318    1.648191 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.504159    0.210353    1.858543 v i_sram.sram6/R_WB (CF_SRAM_1024x32)
                                              1.858543   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.501918   19.878450   library setup time
                                             19.878450   data required time
---------------------------------------------------------------------------------------------
                                             19.878450   data required time
                                             -1.858543   data arrival time
---------------------------------------------------------------------------------------------
                                             18.019907   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003261    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074867    0.000633    1.394784 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.535088    0.366309    1.761093 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.554740    0.081008    1.842101 ^ i_sram.sram1/AD[1] (CF_SRAM_1024x32)
                                              1.842101   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.503426   19.862339   library setup time
                                             19.862339   data required time
---------------------------------------------------------------------------------------------
                                             19.862339   data required time
                                             -1.842101   data arrival time
---------------------------------------------------------------------------------------------
                                             18.020237   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000136    0.000068    1.000068 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002396    0.034853    0.360805    1.360873 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.034853    0.000111    1.360984 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045039    0.107589    0.141121    1.502105 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.107787    0.003768    1.505873 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.688053    0.304370    0.142318    1.648191 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.508630    0.213577    1.861768 v i_sram.sram7/R_WB (CF_SRAM_1024x32)
                                              1.861768   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.502961   19.883060   library setup time
                                             19.883060   data required time
---------------------------------------------------------------------------------------------
                                             19.883060   data required time
                                             -1.861768   data arrival time
---------------------------------------------------------------------------------------------
                                             18.021294   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003038    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000159    0.000080    1.000080 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008707    0.077607    0.396149    1.396229 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077611    0.000684    1.396913 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.515094    0.362532    1.759445 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.547817    0.100519    1.859964 ^ i_sram.sram5/AD[5] (CF_SRAM_1024x32)
                                              1.859964   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.503560   19.884743   library setup time
                                             19.884743   data required time
---------------------------------------------------------------------------------------------
                                             19.884743   data required time
                                             -1.859964   data arrival time
---------------------------------------------------------------------------------------------
                                             18.024780   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002667    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000143    0.000071    1.000072 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008732    0.077779    0.396274    1.396345 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077784    0.000695    1.397040 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.527277    0.363806    1.760846 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.544206    0.075048    1.835894 ^ i_sram.sram1/AD[8] (CF_SRAM_1024x32)
                                              1.835894   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.503059   19.862703   library setup time
                                             19.862703   data required time
---------------------------------------------------------------------------------------------
                                             19.862703   data required time
                                             -1.835894   data arrival time
---------------------------------------------------------------------------------------------
                                             18.026812   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003328    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000196    0.000098    1.000098 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008407    0.075509    0.394559    1.394657 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.075513    0.000638    1.395296 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.489003    0.342809    1.738105 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.532203    0.111455    1.849560 ^ i_sram.sram6/AD[0] (CF_SRAM_1024x32)
                                              1.849560   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.502147   19.878220   library setup time
                                             19.878220   data required time
---------------------------------------------------------------------------------------------
                                             19.878220   data required time
                                             -1.849560   data arrival time
---------------------------------------------------------------------------------------------
                                             18.028660   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003038    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000159    0.000080    1.000080 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008707    0.077607    0.396149    1.396229 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077611    0.000684    1.396913 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.515094    0.362532    1.759445 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.532090    0.074191    1.833636 ^ i_sram.sram1/AD[5] (CF_SRAM_1024x32)
                                              1.833636   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.502637   19.863125   library setup time
                                             19.863125   data required time
---------------------------------------------------------------------------------------------
                                             19.863125   data required time
                                             -1.833636   data arrival time
---------------------------------------------------------------------------------------------
                                             18.029490   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003328    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000196    0.000098    1.000098 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008407    0.075509    0.394559    1.394657 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.075513    0.000638    1.395296 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.489003    0.342809    1.738105 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.535037    0.115030    1.853134 ^ i_sram.sram7/AD[0] (CF_SRAM_1024x32)
                                              1.853134   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.502330   19.883692   library setup time
                                             19.883692   data required time
---------------------------------------------------------------------------------------------
                                             19.883692   data required time
                                             -1.853134   data arrival time
---------------------------------------------------------------------------------------------
                                             18.030558   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002744    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000148    0.000074    1.000074 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008254    0.074446    0.393723    1.393797 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.074450    0.000630    1.394427 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.440341    0.209546    1.603973 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.633068    0.224510    1.828482 ^ i_sram.sram1/AD[4] (CF_SRAM_1024x32)
                                              1.828482   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.506151   19.859612   library setup time
                                             19.859612   data required time
---------------------------------------------------------------------------------------------
                                             19.859612   data required time
                                             -1.828482   data arrival time
---------------------------------------------------------------------------------------------
                                             18.031130   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003038    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000159    0.000080    1.000080 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008707    0.077607    0.396149    1.396229 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077611    0.000684    1.396913 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.515094    0.362532    1.759445 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.550496    0.104345    1.863790 ^ i_sram.sram4/AD[5] (CF_SRAM_1024x32)
                                              1.863790   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.503848   19.895515   library setup time
                                             19.895515   data required time
---------------------------------------------------------------------------------------------
                                             19.895515   data required time
                                             -1.863790   data arrival time
---------------------------------------------------------------------------------------------
                                             18.031727   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003248    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000189    0.000094    1.000094 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074867    0.000633    1.394784 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.521161    0.329405    1.724189 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.540982    0.079071    1.803260 ^ i_sram.sram2/AD[6] (CF_SRAM_1024x32)
                                              1.803260   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.501928   19.837526   library setup time
                                             19.837526   data required time
---------------------------------------------------------------------------------------------
                                             19.837526   data required time
                                             -1.803260   data arrival time
---------------------------------------------------------------------------------------------
                                             18.034266   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003286    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000190    0.000095    1.000095 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074867    0.000633    1.394785 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.470650    0.336853    1.731637 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.489324    0.073736    1.805373 ^ i_sram.sram2/AD[3] (CF_SRAM_1024x32)
                                              1.805373   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.527557    0.079865   20.589453 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.339453   clock uncertainty
                                  0.000000   20.339453   clock reconvergence pessimism
                                 -0.499594   19.839861   library setup time
                                             19.839861   data required time
---------------------------------------------------------------------------------------------
                                             19.839861   data required time
                                             -1.805373   data arrival time
---------------------------------------------------------------------------------------------
                                             18.034487   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003248    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000189    0.000094    1.000094 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074867    0.000633    1.394784 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.521161    0.329405    1.724189 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.543896    0.083677    1.807866 ^ i_sram.sram3/AD[6] (CF_SRAM_1024x32)
                                              1.807866   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.502084   19.842573   library setup time
                                             19.842573   data required time
---------------------------------------------------------------------------------------------
                                             19.842573   data required time
                                             -1.807866   data arrival time
---------------------------------------------------------------------------------------------
                                             18.034706   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002744    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000148    0.000074    1.000074 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008254    0.074446    0.393723    1.393797 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.074450    0.000630    1.394427 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.440341    0.209546    1.603973 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.648627    0.236278    1.840251 ^ i_sram.sram0/AD[4] (CF_SRAM_1024x32)
                                              1.840251   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.506969   19.875555   library setup time
                                             19.875555   data required time
---------------------------------------------------------------------------------------------
                                             19.875555   data required time
                                             -1.840251   data arrival time
---------------------------------------------------------------------------------------------
                                             18.035303   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002667    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000143    0.000071    1.000072 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008732    0.077779    0.396274    1.396345 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077784    0.000695    1.397040 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.527277    0.363806    1.760846 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.551433    0.088021    1.848867 ^ i_sram.sram5/AD[8] (CF_SRAM_1024x32)
                                              1.848867   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.503686   19.884617   library setup time
                                             19.884617   data required time
---------------------------------------------------------------------------------------------
                                             19.884617   data required time
                                             -1.848867   data arrival time
---------------------------------------------------------------------------------------------
                                             18.035751   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003343    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000192    0.000096    1.000096 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008319    0.074899    0.394085    1.394181 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074903    0.000633    1.394814 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.538317    0.369871    1.764685 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.556138    0.077747    1.842433 ^ i_sram.sram0/AD[2] (CF_SRAM_1024x32)
                                              1.842433   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.503751   19.878773   library setup time
                                             19.878773   data required time
---------------------------------------------------------------------------------------------
                                             19.878773   data required time
                                             -1.842433   data arrival time
---------------------------------------------------------------------------------------------
                                             18.036341   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000136    0.000068    1.000068 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002396    0.034853    0.360805    1.360873 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.034853    0.000111    1.360984 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045039    0.107589    0.141121    1.502105 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.107787    0.003768    1.505873 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.688053    0.304370    0.142318    1.648191 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.494393    0.203260    1.851451 v i_sram.sram5/R_WB (CF_SRAM_1024x32)
                                              1.851451   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.500278   19.888023   library setup time
                                             19.888023   data required time
---------------------------------------------------------------------------------------------
                                             19.888023   data required time
                                             -1.851451   data arrival time
---------------------------------------------------------------------------------------------
                                             18.036573   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003286    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000190    0.000095    1.000095 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074867    0.000633    1.394785 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.470650    0.336853    1.731637 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.490848    0.076434    1.808071 ^ i_sram.sram3/AD[3] (CF_SRAM_1024x32)
                                              1.808071   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.530598    0.085068   20.594656 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344656   clock uncertainty
                                  0.000000   20.344656   clock reconvergence pessimism
                                 -0.499779   19.844877   library setup time
                                             19.844877   data required time
---------------------------------------------------------------------------------------------
                                             19.844877   data required time
                                             -1.808071   data arrival time
---------------------------------------------------------------------------------------------
                                             18.036804   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002667    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000143    0.000071    1.000072 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008732    0.077779    0.396274    1.396345 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077784    0.000695    1.397040 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.527277    0.363806    1.760846 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.547122    0.080554    1.841400 ^ i_sram.sram0/AD[8] (CF_SRAM_1024x32)
                                              1.841400   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.503437   19.879086   library setup time
                                             19.879086   data required time
---------------------------------------------------------------------------------------------
                                             19.879086   data required time
                                             -1.841400   data arrival time
---------------------------------------------------------------------------------------------
                                             18.037685   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003038    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000159    0.000080    1.000080 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008707    0.077607    0.396149    1.396229 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077611    0.000684    1.396913 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.515094    0.362532    1.759445 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.535919    0.081405    1.840850 ^ i_sram.sram0/AD[5] (CF_SRAM_1024x32)
                                              1.840850   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.503047   19.879477   library setup time
                                             19.879477   data required time
---------------------------------------------------------------------------------------------
                                             19.879477   data required time
                                             -1.840850   data arrival time
---------------------------------------------------------------------------------------------
                                             18.038628   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003261    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000189    0.000095    1.000095 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074867    0.000633    1.394784 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.535088    0.366309    1.761093 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.552504    0.076732    1.837825 ^ i_sram.sram0/AD[1] (CF_SRAM_1024x32)
                                              1.837825   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.503624   19.878899   library setup time
                                             19.878899   data required time
---------------------------------------------------------------------------------------------
                                             19.878899   data required time
                                             -1.837825   data arrival time
---------------------------------------------------------------------------------------------
                                             18.041075   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002667    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000143    0.000071    1.000072 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008732    0.077779    0.396274    1.396345 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077784    0.000695    1.397040 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.527277    0.363806    1.760846 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.553223    0.090933    1.851779 ^ i_sram.sram4/AD[8] (CF_SRAM_1024x32)
                                              1.851779   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.503943   19.895420   library setup time
                                             19.895420   data required time
---------------------------------------------------------------------------------------------
                                             19.895420   data required time
                                             -1.851779   data arrival time
---------------------------------------------------------------------------------------------
                                             18.043640   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003328    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000196    0.000098    1.000098 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008407    0.075509    0.394559    1.394657 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.075513    0.000638    1.395296 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.489003    0.342809    1.738105 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.525933    0.103304    1.841408 ^ i_sram.sram5/AD[0] (CF_SRAM_1024x32)
                                              1.841408   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.502799   19.885506   library setup time
                                             19.885506   data required time
---------------------------------------------------------------------------------------------
                                             19.885506   data required time
                                             -1.841408   data arrival time
---------------------------------------------------------------------------------------------
                                             18.044096   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003286    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000190    0.000095    1.000095 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074867    0.000633    1.394785 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.470650    0.336853    1.731637 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.508781    0.103040    1.834678 ^ i_sram.sram6/AD[3] (CF_SRAM_1024x32)
                                              1.834678   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.556385    0.120780   20.630367 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.380367   clock uncertainty
                                  0.000000   20.380367   clock reconvergence pessimism
                                 -0.501332   19.879036   library setup time
                                             19.879036   data required time
---------------------------------------------------------------------------------------------
                                             19.879036   data required time
                                             -1.834678   data arrival time
---------------------------------------------------------------------------------------------
                                             18.044357   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003286    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000190    0.000095    1.000095 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074867    0.000633    1.394785 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.470650    0.336853    1.731637 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.511172    0.106139    1.837777 ^ i_sram.sram7/AD[3] (CF_SRAM_1024x32)
                                              1.837777   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099820    0.012932   20.151478 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.655507    0.507201    0.358110   20.509588 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.561051    0.126434   20.636021 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.386023   clock uncertainty
                                  0.000000   20.386023   clock reconvergence pessimism
                                 -0.501500   19.884523   library setup time
                                             19.884523   data required time
---------------------------------------------------------------------------------------------
                                             19.884523   data required time
                                             -1.837777   data arrival time
---------------------------------------------------------------------------------------------
                                             18.046747   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000136    0.000068    1.000068 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002396    0.034853    0.360805    1.360873 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.034853    0.000111    1.360984 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045039    0.107589    0.141121    1.502105 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.107787    0.003768    1.505873 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.688053    0.304370    0.142318    1.648191 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.462692    0.179734    1.827924 v i_sram.sram1/R_WB (CF_SRAM_1024x32)
                                              1.827924   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.490757   19.875006   library setup time
                                             19.875006   data required time
---------------------------------------------------------------------------------------------
                                             19.875006   data required time
                                             -1.827924   data arrival time
---------------------------------------------------------------------------------------------
                                             18.047081   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003328    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000196    0.000098    1.000098 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008407    0.075509    0.394559    1.394657 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.075513    0.000638    1.395296 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.489003    0.342809    1.738105 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.507841    0.075630    1.813735 ^ i_sram.sram1/AD[0] (CF_SRAM_1024x32)
                                              1.813735   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.501794   19.863968   library setup time
                                             19.863968   data required time
---------------------------------------------------------------------------------------------
                                             19.863968   data required time
                                             -1.813735   data arrival time
---------------------------------------------------------------------------------------------
                                             18.050234   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003328    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000196    0.000098    1.000098 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008407    0.075509    0.394559    1.394657 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.075513    0.000638    1.395296 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.489003    0.342809    1.738105 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.527872    0.105865    1.843970 ^ i_sram.sram4/AD[0] (CF_SRAM_1024x32)
                                              1.843970   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.503061   19.896301   library setup time
                                             19.896301   data required time
---------------------------------------------------------------------------------------------
                                             19.896301   data required time
                                             -1.843970   data arrival time
---------------------------------------------------------------------------------------------
                                             18.052332   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003248    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000189    0.000094    1.000094 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074867    0.000633    1.394784 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.521161    0.329405    1.724189 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.543864    0.083628    1.807817 ^ i_sram.sram1/AD[6] (CF_SRAM_1024x32)
                                              1.807817   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.503047   19.862717   library setup time
                                             19.862717   data required time
---------------------------------------------------------------------------------------------
                                             19.862717   data required time
                                             -1.807817   data arrival time
---------------------------------------------------------------------------------------------
                                             18.054901   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003286    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000190    0.000095    1.000095 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074867    0.000633    1.394785 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.470650    0.336853    1.731637 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.504243    0.096963    1.828600 ^ i_sram.sram5/AD[3] (CF_SRAM_1024x32)
                                              1.828600   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.604181    0.161378   20.638302 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.388304   clock uncertainty
                                  0.000000   20.388304   clock reconvergence pessimism
                                 -0.502044   19.886259   library setup time
                                             19.886259   data required time
---------------------------------------------------------------------------------------------
                                             19.886259   data required time
                                             -1.828600   data arrival time
---------------------------------------------------------------------------------------------
                                             18.057659   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003248    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000189    0.000094    1.000094 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074867    0.000633    1.394784 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.521161    0.329405    1.724189 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.548745    0.090754    1.814943 ^ i_sram.sram0/AD[6] (CF_SRAM_1024x32)
                                              1.814943   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.503493   19.879028   library setup time
                                             19.879028   data required time
---------------------------------------------------------------------------------------------
                                             19.879028   data required time
                                             -1.814943   data arrival time
---------------------------------------------------------------------------------------------
                                             18.064085   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003286    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000190    0.000095    1.000095 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074867    0.000633    1.394785 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.470650    0.336853    1.731637 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.506395    0.099885    1.831523 ^ i_sram.sram4/AD[3] (CF_SRAM_1024x32)
                                              1.831523   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.502314   19.897051   library setup time
                                             19.897051   data required time
---------------------------------------------------------------------------------------------
                                             19.897051   data required time
                                             -1.831523   data arrival time
---------------------------------------------------------------------------------------------
                                             18.065527   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003286    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000190    0.000095    1.000095 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074867    0.000633    1.394785 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.470650    0.336853    1.731637 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.484330    0.064041    1.795678 ^ i_sram.sram1/AD[3] (CF_SRAM_1024x32)
                                              1.795678   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.583555    0.138838   20.615763 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.365763   clock uncertainty
                                  0.000000   20.365763   clock reconvergence pessimism
                                 -0.500189   19.865574   library setup time
                                             19.865574   data required time
---------------------------------------------------------------------------------------------
                                             19.865574   data required time
                                             -1.795678   data arrival time
---------------------------------------------------------------------------------------------
                                             18.069897   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003328    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000196    0.000098    1.000098 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008407    0.075509    0.394559    1.394657 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.075513    0.000638    1.395296 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.489003    0.342809    1.738105 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.503259    0.066735    1.804840 ^ i_sram.sram0/AD[0] (CF_SRAM_1024x32)
                                              1.804840   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.501910   19.880613   library setup time
                                             19.880613   data required time
---------------------------------------------------------------------------------------------
                                             19.880613   data required time
                                             -1.804840   data arrival time
---------------------------------------------------------------------------------------------
                                             18.075775   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003286    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000190    0.000095    1.000095 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008314    0.074863    0.394056    1.394151 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074867    0.000633    1.394785 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.470650    0.336853    1.731637 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.485389    0.066226    1.797864 ^ i_sram.sram0/AD[3] (CF_SRAM_1024x32)
                                              1.797864   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.500555   19.881969   library setup time
                                             19.881969   data required time
---------------------------------------------------------------------------------------------
                                             19.881969   data required time
                                             -1.797864   data arrival time
---------------------------------------------------------------------------------------------
                                             18.084105   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002594    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000136    0.000068    1.000068 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002396    0.034853    0.360805    1.360873 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.034853    0.000111    1.360984 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045039    0.107589    0.141121    1.502105 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.107787    0.003768    1.505873 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.688053    0.304370    0.142318    1.648191 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.391006    0.122572    1.770762 v i_sram.sram4/R_WB (CF_SRAM_1024x32)
                                              1.770762   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.614893    0.172438   20.649363 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.399363   clock uncertainty
                                  0.000000   20.399363   clock reconvergence pessimism
                                 -0.470646   19.928717   library setup time
                                             19.928717   data required time
---------------------------------------------------------------------------------------------
                                             19.928717   data required time
                                             -1.770762   data arrival time
---------------------------------------------------------------------------------------------
                                             18.157953   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002424    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000126    0.000063    1.000063 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002152    0.035823    0.346363    1.346425 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.035823    0.000099    1.346524 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039917    0.064134    0.129154    1.475679 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.064420    0.003315    1.478993 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.688615    0.314452    0.143177    1.622170 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.350694    0.076742    1.698912 ^ i_sram.sram0/R_WB (CF_SRAM_1024x32)
                                              1.698912   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.598733    0.155598   20.632523 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.382523   clock uncertainty
                                  0.000000   20.382523   clock reconvergence pessimism
                                 -0.490151   19.892372   library setup time
                                             19.892372   data required time
---------------------------------------------------------------------------------------------
                                             19.892372   data required time
                                             -1.698912   data arrival time
---------------------------------------------------------------------------------------------
                                             18.193460   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002777    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000149    0.000074    1.000074 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.085905    0.197293    0.178959    1.179033 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.202852    0.026228    1.205261 ^ _378_/B (sky130_fd_sc_hd__and2_2)
     3    0.048503    0.187616    0.225020    1.430282 ^ _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.188326    0.009366    1.439648 ^ _674_/D (sky130_fd_sc_hd__dfrtp_1)
                                              1.439648   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.592311    0.148635   20.625559 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   20.375559   clock uncertainty
                                  0.000000   20.375559   clock reconvergence pessimism
                                 -0.034100   20.341461   library setup time
                                             20.341461   data required time
---------------------------------------------------------------------------------------------
                                             20.341461   data required time
                                             -1.439648   data arrival time
---------------------------------------------------------------------------------------------
                                             18.901812   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _674_ (recovery check against rising-edge clock wb_clk_i)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002174    0.000000    0.000000    1.000000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000111    0.000056    1.000056 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.035764    0.346266    1.346322 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.035764    0.000098    1.346420 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.010508    0.045950    0.082374    1.428794 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.045970    0.000891    1.429684 v _377_/A (sky130_fd_sc_hd__inv_2)
     1    0.018330    0.066504    0.069809    1.499494 ^ _377_/Y (sky130_fd_sc_hd__inv_2)
                                                         _000_ (net)
                      0.066583    0.001865    1.501359 ^ _674_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              1.501359   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142536    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026132    0.013067   20.013067 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109143    0.097015    0.125478   20.138546 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102687    0.018318   20.156864 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680103    0.519352    0.320060   20.476923 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.592311    0.148635   20.625559 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   20.375559   clock uncertainty
                                  0.000000   20.375559   clock reconvergence pessimism
                                  0.207660   20.583220   library recovery time
                                             20.583220   data required time
---------------------------------------------------------------------------------------------
                                             20.583220   data required time
                                             -1.501359   data arrival time
---------------------------------------------------------------------------------------------
                                             19.081860   slack (MET)



