
*** Running vivado
    with args -log toppo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source toppo.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source toppo.tcl -notrace
Command: synth_design -top toppo -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 717.398 ; gain = 176.855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toppo' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/toppo.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab7_clks' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/lab7_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/lab7_clks.v:57]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/lab7_clks.v:57]
INFO: [Synth 8-6157] synthesizing module 'clkcntrl4' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/lab7_clks.v:190]
INFO: [Synth 8-6157] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/lab7_clks.v:306]
INFO: [Synth 8-6157] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6155] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6155] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/lab7_clks.v:276]
INFO: [Synth 8-6157] synthesizing module 'AND4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6157] synthesizing module 'AND3' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6157] synthesizing module 'AND2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/lab7_clks.v:306]
INFO: [Synth 8-6157] synthesizing module 'BUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/lab7_clks.v:194]
INFO: [Synth 8-6155] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/lab7_clks.v:40]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
INFO: [Synth 8-6155] done synthesizing module 'lab7_clks' (16#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/lab7_clks.v:24]
WARNING: [Synth 8-7023] instance 'not_so_slow' of module 'lab7_clks' has 5 connections declared, but only 4 given [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/toppo.v:53]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (17#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (18#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v:23]
INFO: [Synth 8-6157] synthesizing module 'edgeDetector' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/edgeDetector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edgeDetector' (19#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/edgeDetector.v:23]
INFO: [Synth 8-6157] synthesizing module 'VGA_Control' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/VGA_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'countUD16L' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/countUD16L.v:23]
INFO: [Synth 8-6157] synthesizing module 'countUD3L' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/countUD3L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'countUD3L' (20#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/countUD3L.v:23]
INFO: [Synth 8-6157] synthesizing module 'countUD5L' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'countUD5L' (21#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'countUD16L' (22#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/countUD16L.v:23]
WARNING: [Synth 8-7023] instance 'Hori' of module 'countUD16L' has 8 connections declared, but only 6 given [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/VGA_Control.v:66]
WARNING: [Synth 8-7023] instance 'Vert' of module 'countUD16L' has 8 connections declared, but only 6 given [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/VGA_Control.v:67]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Control' (23#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/VGA_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'theWall' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/theWall.v:23]
INFO: [Synth 8-6155] done synthesizing module 'theWall' (24#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/theWall.v:23]
INFO: [Synth 8-6157] synthesizing module 'randomNumGen' [C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (24#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'randomNumGen' (25#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v:23]
INFO: [Synth 8-6157] synthesizing module 'net' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/net.v:23]
INFO: [Synth 8-6157] synthesizing module 'm2_1x8' [C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m2_1x8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'm2_1x8' (26#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m2_1x8.v:23]
WARNING: [Synth 8-7023] instance 'Horizontal' of module 'countUD16L' has 8 connections declared, but only 6 given [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/net.v:122]
WARNING: [Synth 8-7023] instance 'Vertical' of module 'countUD16L' has 8 connections declared, but only 6 given [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/net.v:123]
WARNING: [Synth 8-689] width (16) of port connection 'in1' does not match port width (11) of module 'm2_1x8' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/net.v:131]
WARNING: [Synth 8-689] width (16) of port connection 'in1' does not match port width (11) of module 'm2_1x8' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/net.v:132]
INFO: [Synth 8-6157] synthesizing module 'netnet' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/netnet.v:23]
INFO: [Synth 8-6157] synthesizing module 'ringCounter' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/ringCount.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ringCounter' (27#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/ringCount.v:23]
INFO: [Synth 8-6155] done synthesizing module 'netnet' (28#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/netnet.v:23]
INFO: [Synth 8-6155] done synthesizing module 'net' (29#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/net.v:23]
INFO: [Synth 8-6157] synthesizing module 'birb' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/birb.v:23]
WARNING: [Synth 8-7023] instance 'Horizontal' of module 'countUD16L' has 8 connections declared, but only 6 given [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/birb.v:93]
WARNING: [Synth 8-7023] instance 'Vertical' of module 'countUD16L' has 8 connections declared, but only 6 given [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/birb.v:94]
WARNING: [Synth 8-689] width (16) of port connection 'in1' does not match port width (11) of module 'm2_1x8' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/birb.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'in1' does not match port width (11) of module 'm2_1x8' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/birb.v:101]
INFO: [Synth 8-6157] synthesizing module 'birb2' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/birb2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'birb2' (30#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/birb2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'birb' (31#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/birb.v:23]
INFO: [Synth 8-6157] synthesizing module 'gameState' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/gameState.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gameState' (32#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/gameState.v:23]
WARNING: [Synth 8-7023] instance 'seconds' of module 'countUD16L' has 8 connections declared, but only 6 given [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/toppo.v:147]
WARNING: [Synth 8-7023] instance 'timer' of module 'countUD16L' has 8 connections declared, but only 7 given [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/toppo.v:150]
WARNING: [Synth 8-7023] instance 'birdCounter' of module 'countUD5L' has 8 connections declared, but only 7 given [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/toppo.v:160]
INFO: [Synth 8-6157] synthesizing module 'selector' [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'selector' (33#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevenSeg' [C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'm8_1e' [C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v:23]
INFO: [Synth 8-6155] done synthesizing module 'm8_1e' (34#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenSeg' (35#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'toppo' (36#1) [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/toppo.v:23]
WARNING: [Synth 8-3917] design toppo has port dp driven by constant 1
WARNING: [Synth 8-3917] design toppo has port an[2] driven by constant 1
WARNING: [Synth 8-3331] design birb has unconnected port win
WARNING: [Synth 8-3331] design theWall has unconnected port clock
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design toppo has unconnected port led[6]
WARNING: [Synth 8-3331] design toppo has unconnected port led[5]
WARNING: [Synth 8-3331] design toppo has unconnected port led[4]
WARNING: [Synth 8-3331] design toppo has unconnected port sw[13]
WARNING: [Synth 8-3331] design toppo has unconnected port sw[12]
WARNING: [Synth 8-3331] design toppo has unconnected port sw[3]
WARNING: [Synth 8-3331] design toppo has unconnected port sw[2]
WARNING: [Synth 8-3331] design toppo has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 783.469 ; gain = 242.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 783.469 ; gain = 242.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 783.469 ; gain = 242.926
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toppo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toppo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 923.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 923.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 923.230 ; gain = 382.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 923.230 ; gain = 382.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 923.230 ; gain = 382.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 923.230 ; gain = 382.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 16    
	   4 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 714   
	   4 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module countUD3L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module countUD5L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module randomNumGen 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module netnet 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 4     
Module net 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 2     
Module birb2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design toppo has port dp driven by constant 1
WARNING: [Synth 8-3917] design toppo has port an[2] driven by constant 1
WARNING: [Synth 8-3331] design theWall has unconnected port clock
WARNING: [Synth 8-3331] design toppo has unconnected port led[6]
WARNING: [Synth 8-3331] design toppo has unconnected port led[5]
WARNING: [Synth 8-3331] design toppo has unconnected port led[4]
WARNING: [Synth 8-3331] design toppo has unconnected port sw[13]
WARNING: [Synth 8-3331] design toppo has unconnected port sw[12]
WARNING: [Synth 8-3331] design toppo has unconnected port sw[3]
WARNING: [Synth 8-3331] design toppo has unconnected port sw[2]
WARNING: [Synth 8-3331] design toppo has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module toppo.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module toppo.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module toppo.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module toppo.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module toppo.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module toppo.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module toppo.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module toppo.
WARNING: [Synth 8-3332] Sequential element (edgyu/edge1) is unused and will be removed from module toppo.
WARNING: [Synth 8-3332] Sequential element (edgyu/edge2) is unused and will be removed from module toppo.
WARNING: [Synth 8-3332] Sequential element (edgyd/edge1) is unused and will be removed from module toppo.
WARNING: [Synth 8-3332] Sequential element (edgyd/edge2) is unused and will be removed from module toppo.
WARNING: [Synth 8-3332] Sequential element (edgyl/edge1) is unused and will be removed from module toppo.
WARNING: [Synth 8-3332] Sequential element (edgyl/edge2) is unused and will be removed from module toppo.
WARNING: [Synth 8-3332] Sequential element (edgyr/edge1) is unused and will be removed from module toppo.
WARNING: [Synth 8-3332] Sequential element (edgyr/edge2) is unused and will be removed from module toppo.
WARNING: [Synth 8-3332] Sequential element (Horizontal/count8to12/flip4) is unused and will be removed from module net.
WARNING: [Synth 8-3332] Sequential element (Horizontal/count8to12/flip3) is unused and will be removed from module net.
WARNING: [Synth 8-3332] Sequential element (Horizontal/count13to15/flip2) is unused and will be removed from module net.
WARNING: [Synth 8-3332] Sequential element (Horizontal/count13to15/flip1) is unused and will be removed from module net.
WARNING: [Synth 8-3332] Sequential element (Horizontal/count13to15/flip0) is unused and will be removed from module net.
WARNING: [Synth 8-3332] Sequential element (Vertical/count8to12/flip4) is unused and will be removed from module net.
WARNING: [Synth 8-3332] Sequential element (Vertical/count8to12/flip3) is unused and will be removed from module net.
WARNING: [Synth 8-3332] Sequential element (Vertical/count13to15/flip2) is unused and will be removed from module net.
WARNING: [Synth 8-3332] Sequential element (Vertical/count13to15/flip1) is unused and will be removed from module net.
WARNING: [Synth 8-3332] Sequential element (Vertical/count13to15/flip0) is unused and will be removed from module net.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip4) is unused and will be removed from module countUD16L__1.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip3) is unused and will be removed from module countUD16L__1.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip2) is unused and will be removed from module countUD16L__1.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip1) is unused and will be removed from module countUD16L__1.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip0) is unused and will be removed from module countUD16L__1.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip4) is unused and will be removed from module countUD16L__2.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip3) is unused and will be removed from module countUD16L__2.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip2) is unused and will be removed from module countUD16L__2.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip1) is unused and will be removed from module countUD16L__2.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip0) is unused and will be removed from module countUD16L__2.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip4) is unused and will be removed from module countUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip3) is unused and will be removed from module countUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip2) is unused and will be removed from module countUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip1) is unused and will be removed from module countUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip0) is unused and will be removed from module countUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip4) is unused and will be removed from module countUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip3) is unused and will be removed from module countUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip2) is unused and will be removed from module countUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip1) is unused and will be removed from module countUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip0) is unused and will be removed from module countUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip4) is unused and will be removed from module countUD16L__5.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip3) is unused and will be removed from module countUD16L__5.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip2) is unused and will be removed from module countUD16L__5.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip1) is unused and will be removed from module countUD16L__5.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip0) is unused and will be removed from module countUD16L__5.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip4) is unused and will be removed from module countUD16L__6.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip3) is unused and will be removed from module countUD16L__6.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip2) is unused and will be removed from module countUD16L__6.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip1) is unused and will be removed from module countUD16L__6.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip0) is unused and will be removed from module countUD16L__6.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip4) is unused and will be removed from module countUD16L__7.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip3) is unused and will be removed from module countUD16L__7.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip2) is unused and will be removed from module countUD16L__7.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip1) is unused and will be removed from module countUD16L__7.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip0) is unused and will be removed from module countUD16L__7.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip4) is unused and will be removed from module countUD16L__12.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip3) is unused and will be removed from module countUD16L__12.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip2) is unused and will be removed from module countUD16L__12.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip1) is unused and will be removed from module countUD16L__12.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip0) is unused and will be removed from module countUD16L__12.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip4) is unused and will be removed from module countUD16L__13.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip3) is unused and will be removed from module countUD16L__13.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip2) is unused and will be removed from module countUD16L__13.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip1) is unused and will be removed from module countUD16L__13.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip0) is unused and will be removed from module countUD16L__13.
WARNING: [Synth 8-3332] Sequential element (count3to7/flip4) is unused and will be removed from module countUD16L__14.
WARNING: [Synth 8-3332] Sequential element (count3to7/flip3) is unused and will be removed from module countUD16L__14.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip4) is unused and will be removed from module countUD16L__14.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip3) is unused and will be removed from module countUD16L__14.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip2) is unused and will be removed from module countUD16L__14.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip1) is unused and will be removed from module countUD16L__14.
WARNING: [Synth 8-3332] Sequential element (count8to12/flip0) is unused and will be removed from module countUD16L__14.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip2) is unused and will be removed from module countUD16L__14.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip1) is unused and will be removed from module countUD16L__14.
WARNING: [Synth 8-3332] Sequential element (count13to15/flip0) is unused and will be removed from module countUD16L__14.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 923.230 ; gain = 382.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 923.230 ; gain = 382.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 950.727 ; gain = 410.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1017.055 ; gain = 476.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1031.867 ; gain = 491.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1031.867 ; gain = 491.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1031.867 ; gain = 491.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1031.867 ; gain = 491.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1031.867 ; gain = 491.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1031.867 ; gain = 491.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2       |     8|
|2     |AND3       |     4|
|3     |AND4       |     4|
|4     |BUF        |     1|
|5     |BUFG       |     3|
|6     |CARRY4     |   114|
|7     |LUT1       |    15|
|8     |LUT2       |   204|
|9     |LUT3       |   198|
|10    |LUT4       |   177|
|11    |LUT5       |   468|
|12    |LUT6       |   641|
|13    |MMCME2_ADV |     1|
|14    |STARTUPE2  |     1|
|15    |XOR2       |    16|
|16    |FDCE       |    16|
|17    |FDRE       |   345|
|18    |IBUF       |    17|
|19    |OBUF       |    39|
|20    |OBUFT      |     3|
+------+-----------+------+

Report Instance Areas: 
+------+------------------+---------------------------+------+
|      |Instance          |Module                     |Cells |
+------+------------------+---------------------------+------+
|1     |top               |                           |  2275|
|2     |  bird1           |birb                       |   152|
|3     |    Horizontal    |countUD16L_112             |    65|
|4     |      count0to2   |countUD3L_118              |    26|
|5     |      count3to7   |countUD5L_119              |    28|
|6     |      count8to12  |countUD5L_120              |    11|
|7     |    Vertical      |countUD16L_113             |    73|
|8     |      count0to2   |countUD3L_115              |    23|
|9     |      count3to7   |countUD5L_116              |    29|
|10    |      count8to12  |countUD5L_117              |    21|
|11    |    position      |birb2_114                  |     6|
|12    |  bird2           |birb_0                     |   154|
|13    |    Horizontal    |countUD16L_103             |    65|
|14    |      count0to2   |countUD3L_109              |    28|
|15    |      count3to7   |countUD5L_110              |    25|
|16    |      count8to12  |countUD5L_111              |    12|
|17    |    Vertical      |countUD16L_104             |    73|
|18    |      count0to2   |countUD3L_106              |    23|
|19    |      count3to7   |countUD5L_107              |    29|
|20    |      count8to12  |countUD5L_108              |    21|
|21    |    position      |birb2_105                  |     7|
|22    |  bird3           |birb_1                     |   153|
|23    |    Horizontal    |countUD16L_94              |    65|
|24    |      count0to2   |countUD3L_100              |    27|
|25    |      count3to7   |countUD5L_101              |    26|
|26    |      count8to12  |countUD5L_102              |    12|
|27    |    Vertical      |countUD16L_95              |    73|
|28    |      count0to2   |countUD3L_97               |    23|
|29    |      count3to7   |countUD5L_98               |    29|
|30    |      count8to12  |countUD5L_99               |    21|
|31    |    position      |birb2_96                   |     7|
|32    |  bird4           |birb_2                     |   152|
|33    |    Horizontal    |countUD16L_85              |    65|
|34    |      count0to2   |countUD3L_91               |    27|
|35    |      count3to7   |countUD5L_92               |    26|
|36    |      count8to12  |countUD5L_93               |    12|
|37    |    Vertical      |countUD16L_86              |    73|
|38    |      count0to2   |countUD3L_88               |    24|
|39    |      count3to7   |countUD5L_89               |    27|
|40    |      count8to12  |countUD5L_90               |    22|
|41    |    position      |birb2_87                   |     6|
|42    |  bird5           |birb_3                     |   154|
|43    |    Horizontal    |countUD16L_76              |    65|
|44    |      count0to2   |countUD3L_82               |    26|
|45    |      count3to7   |countUD5L_83               |    27|
|46    |      count8to12  |countUD5L_84               |    12|
|47    |    Vertical      |countUD16L_77              |    73|
|48    |      count0to2   |countUD3L_79               |    24|
|49    |      count3to7   |countUD5L_80               |    27|
|50    |      count8to12  |countUD5L_81               |    22|
|51    |    position      |birb2_78                   |     7|
|52    |  bird6           |birb_4                     |   154|
|53    |    Horizontal    |countUD16L_67              |    65|
|54    |      count0to2   |countUD3L_73               |    26|
|55    |      count3to7   |countUD5L_74               |    28|
|56    |      count8to12  |countUD5L_75               |    11|
|57    |    Vertical      |countUD16L_68              |    73|
|58    |      count0to2   |countUD3L_70               |    24|
|59    |      count3to7   |countUD5L_71               |    27|
|60    |      count8to12  |countUD5L_72               |    22|
|61    |    position      |birb2_69                   |     7|
|62    |  bird7           |birb_5                     |   157|
|63    |    Horizontal    |countUD16L_58              |    65|
|64    |      count0to2   |countUD3L_64               |    27|
|65    |      count3to7   |countUD5L_65               |    26|
|66    |      count8to12  |countUD5L_66               |    12|
|67    |    Vertical      |countUD16L_59              |    73|
|68    |      count0to2   |countUD3L_61               |    25|
|69    |      count3to7   |countUD5L_62               |    26|
|70    |      count8to12  |countUD5L_63               |    22|
|71    |    position      |birb2_60                   |    10|
|72    |  bird8           |birb_6                     |   155|
|73    |    Horizontal    |countUD16L_50              |    65|
|74    |      count0to2   |countUD3L_55               |    26|
|75    |      count3to7   |countUD5L_56               |    28|
|76    |      count8to12  |countUD5L_57               |    11|
|77    |    Vertical      |countUD16L_51              |    73|
|78    |      count0to2   |countUD3L_52               |    24|
|79    |      count3to7   |countUD5L_53               |    27|
|80    |      count8to12  |countUD5L_54               |    22|
|81    |    position      |birb2                      |     7|
|82    |  birdCounter     |countUD5L                  |    14|
|83    |  catcher         |net                        |   325|
|84    |    Horizontal    |countUD16L_41              |   150|
|85    |      count0to2   |countUD3L_47               |    35|
|86    |      count3to7   |countUD5L_48               |    70|
|87    |      count8to12  |countUD5L_49               |    45|
|88    |    Vertical      |countUD16L_42              |   131|
|89    |      count0to2   |countUD3L_44               |    33|
|90    |      count3to7   |countUD5L_45               |    60|
|91    |      count8to12  |countUD5L_46               |    38|
|92    |    position      |netnet                     |    36|
|93    |      winner      |ringCounter_43             |     9|
|94    |  edgyc           |edgeDetector               |    28|
|95    |  funStates       |gameState                  |    72|
|96    |  not_so_slow     |lab7_clks                  |    55|
|97    |    my_clk_inst   |clk_wiz_0                  |     4|
|98    |    slowclk       |clkcntrl4                  |    50|
|99    |      XLXI_38     |CB4CE_MXILINX_clkcntrl4    |    12|
|100   |        I_Q0      |FTCE_MXILINX_clkcntrl4_37  |     2|
|101   |        I_Q1      |FTCE_MXILINX_clkcntrl4_38  |     2|
|102   |        I_Q2      |FTCE_MXILINX_clkcntrl4_39  |     2|
|103   |        I_Q3      |FTCE_MXILINX_clkcntrl4_40  |     2|
|104   |      XLXI_39     |CB4CE_MXILINX_clkcntrl4_23 |    12|
|105   |        I_Q0      |FTCE_MXILINX_clkcntrl4_33  |     2|
|106   |        I_Q1      |FTCE_MXILINX_clkcntrl4_34  |     2|
|107   |        I_Q2      |FTCE_MXILINX_clkcntrl4_35  |     2|
|108   |        I_Q3      |FTCE_MXILINX_clkcntrl4_36  |     2|
|109   |      XLXI_40     |CB4CE_MXILINX_clkcntrl4_24 |    12|
|110   |        I_Q0      |FTCE_MXILINX_clkcntrl4_29  |     2|
|111   |        I_Q1      |FTCE_MXILINX_clkcntrl4_30  |     2|
|112   |        I_Q2      |FTCE_MXILINX_clkcntrl4_31  |     2|
|113   |        I_Q3      |FTCE_MXILINX_clkcntrl4_32  |     2|
|114   |      XLXI_45     |CB4CE_MXILINX_clkcntrl4_25 |    12|
|115   |        I_Q0      |FTCE_MXILINX_clkcntrl4     |     2|
|116   |        I_Q1      |FTCE_MXILINX_clkcntrl4_26  |     2|
|117   |        I_Q2      |FTCE_MXILINX_clkcntrl4_27  |     2|
|118   |        I_Q3      |FTCE_MXILINX_clkcntrl4_28  |     2|
|119   |  ring            |ringCounter                |    12|
|120   |  rngMachine      |randomNumGen               |    14|
|121   |  seconds         |countUD16L                 |    19|
|122   |    count0to2     |countUD3L_21               |     7|
|123   |    count3to7     |countUD5L_22               |    12|
|124   |  select          |selector                   |     4|
|125   |  stuffISee       |VGA_Control                |   386|
|126   |    Hori          |countUD16L_11              |   207|
|127   |      count0to2   |countUD3L_17               |    49|
|128   |      count13to15 |countUD3L_18               |     6|
|129   |      count3to7   |countUD5L_19               |    88|
|130   |      count8to12  |countUD5L_20               |    64|
|131   |    Vert          |countUD16L_12              |   179|
|132   |      count0to2   |countUD3L_13               |    34|
|133   |      count13to15 |countUD3L_14               |     7|
|134   |      count3to7   |countUD5L_15               |    79|
|135   |      count8to12  |countUD5L_16               |    59|
|136   |  syncer          |synchronizer               |     9|
|137   |  timer           |countUD16L_7               |    44|
|138   |    count0to2     |countUD3L                  |    10|
|139   |    count13to15   |countUD3L_8                |     7|
|140   |    count3to7     |countUD5L_9                |    16|
|141   |    count8to12    |countUD5L_10               |    11|
|142   |  trump           |theWall                    |     4|
+------+------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1031.867 ; gain = 491.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 92 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1031.867 ; gain = 351.563
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1031.867 ; gain = 491.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1031.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 4 instances
  AND4 => LUT4: 4 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1031.867 ; gain = 737.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1031.867 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/synth_1/toppo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file toppo_utilization_synth.rpt -pb toppo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 10:34:47 2019...
