

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config11_s'
================================================================
* Date:           Mon Jul 17 12:25:01 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.186 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  23.310 ns|  23.310 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_185 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read29"   --->   Operation 9 'read' 'p_read_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_186 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read28"   --->   Operation 10 'read' 'p_read_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_187 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read27"   --->   Operation 11 'read' 'p_read_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_188 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read26"   --->   Operation 12 'read' 'p_read_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_189 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read25"   --->   Operation 13 'read' 'p_read_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_190 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read24"   --->   Operation 14 'read' 'p_read_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_191 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23"   --->   Operation 15 'read' 'p_read_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_192 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read22"   --->   Operation 16 'read' 'p_read_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read2167 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read21"   --->   Operation 17 'read' 'p_read2167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read2066 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read20"   --->   Operation 18 'read' 'p_read2066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_193 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read19"   --->   Operation 19 'read' 'p_read_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_194 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read18"   --->   Operation 20 'read' 'p_read_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_195 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17"   --->   Operation 21 'read' 'p_read_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_196 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16"   --->   Operation 22 'read' 'p_read_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_197 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 23 'read' 'p_read_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_198 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 24 'read' 'p_read_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_199 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 25 'read' 'p_read_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_200 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 26 'read' 'p_read_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read1157 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 27 'read' 'p_read1157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read1056 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 28 'read' 'p_read1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read955 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 29 'read' 'p_read955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read854 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 30 'read' 'p_read854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read753 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 31 'read' 'p_read753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read652 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 32 'read' 'p_read652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read551 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 33 'read' 'p_read551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read450 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 34 'read' 'p_read450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read349 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 35 'read' 'p_read349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read248 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 36 'read' 'p_read248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read147 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 37 'read' 'p_read147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read46 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 38 'read' 'p_read46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1171_725 = zext i8 %p_read248"   --->   Operation 39 'zext' 'zext_ln1171_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [3/3] (2.45ns)   --->   "%mul_ln1171_307 = mul i15 %zext_ln1171_725, i15 73"   --->   Operation 40 'mul' 'mul_ln1171_307' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1171_749 = zext i8 %p_read753"   --->   Operation 41 'zext' 'zext_ln1171_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [3/3] (2.45ns)   --->   "%mul_ln1171_318 = mul i15 %zext_ln1171_749, i15 73"   --->   Operation 42 'mul' 'mul_ln1171_318' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [3/3] (2.45ns)   --->   "%mul_ln1171_319 = mul i15 %zext_ln1171_749, i15 77"   --->   Operation 43 'mul' 'mul_ln1171_319' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1171_758 = zext i8 %p_read955"   --->   Operation 44 'zext' 'zext_ln1171_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [3/3] (2.45ns)   --->   "%mul_ln1171_324 = mul i15 %zext_ln1171_758, i15 69"   --->   Operation 45 'mul' 'mul_ln1171_324' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1171_763 = zext i8 %p_read1056"   --->   Operation 46 'zext' 'zext_ln1171_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [3/3] (2.45ns)   --->   "%mul_ln1171_326 = mul i15 %zext_ln1171_763, i15 32718"   --->   Operation 47 'mul' 'mul_ln1171_326' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [3/3] (2.45ns)   --->   "%mul_ln1171_328 = mul i15 %zext_ln1171_763, i15 69"   --->   Operation 48 'mul' 'mul_ln1171_328' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%r_V_128 = zext i8 %p_read1157"   --->   Operation 49 'zext' 'r_V_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1171_768 = zext i8 %p_read1157"   --->   Operation 50 'zext' 'zext_ln1171_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [3/3] (2.45ns)   --->   "%mul_ln1171_329 = mul i15 %zext_ln1171_768, i15 81"   --->   Operation 51 'mul' 'mul_ln1171_329' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [3/3] (2.45ns)   --->   "%mul_ln1171_331 = mul i16 %r_V_128, i16 65467"   --->   Operation 52 'mul' 'mul_ln1171_331' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%r_V_13 = zext i8 %p_read_200"   --->   Operation 53 'zext' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [3/3] (2.45ns)   --->   "%mul_ln1171_332 = mul i16 %r_V_13, i16 65426"   --->   Operation 54 'mul' 'mul_ln1171_332' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [3/3] (2.45ns)   --->   "%mul_ln1171_333 = mul i16 %r_V_13, i16 65451"   --->   Operation 55 'mul' 'mul_ln1171_333' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1171_80 = zext i8 %p_read_199"   --->   Operation 56 'zext' 'zext_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [3/3] (2.45ns)   --->   "%mul_ln717_176 = mul i13 %zext_ln1171_80, i13 29"   --->   Operation 57 'mul' 'mul_ln717_176' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1171_783 = zext i8 %p_read_198"   --->   Operation 58 'zext' 'zext_ln1171_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [3/3] (2.45ns)   --->   "%mul_ln1171_338 = mul i15 %zext_ln1171_783, i15 77"   --->   Operation 59 'mul' 'mul_ln1171_338' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1171_792 = zext i8 %p_read_196"   --->   Operation 60 'zext' 'zext_ln1171_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [3/3] (2.45ns)   --->   "%mul_ln1171_342 = mul i15 %zext_ln1171_792, i15 32721"   --->   Operation 61 'mul' 'mul_ln1171_342' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [3/3] (2.45ns)   --->   "%mul_ln1171_344 = mul i15 %zext_ln1171_792, i15 83"   --->   Operation 62 'mul' 'mul_ln1171_344' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1171_797 = zext i8 %p_read_195"   --->   Operation 63 'zext' 'zext_ln1171_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [3/3] (2.45ns)   --->   "%mul_ln1171_345 = mul i14 %zext_ln1171_797, i14 16365"   --->   Operation 64 'mul' 'mul_ln1171_345' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [3/3] (2.45ns)   --->   "%mul_ln1171_346 = mul i14 %zext_ln1171_797, i14 38"   --->   Operation 65 'mul' 'mul_ln1171_346' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%lshr_ln717_6 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_195, i32 2, i32 7"   --->   Operation 66 'partselect' 'lshr_ln717_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%r_V_20 = zext i8 %p_read_194"   --->   Operation 67 'zext' 'r_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1171_799 = zext i8 %p_read_194"   --->   Operation 68 'zext' 'zext_ln1171_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1171_800 = zext i8 %p_read_194"   --->   Operation 69 'zext' 'zext_ln1171_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [3/3] (2.45ns)   --->   "%mul_ln1171_348 = mul i14 %zext_ln1171_800, i14 51"   --->   Operation 70 'mul' 'mul_ln1171_348' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [3/3] (2.45ns)   --->   "%mul_ln1171_349 = mul i16 %r_V_20, i16 65426"   --->   Operation 71 'mul' 'mul_ln1171_349' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [3/3] (2.45ns)   --->   "%mul_ln1171_350 = mul i15 %zext_ln1171_799, i15 32714"   --->   Operation 72 'mul' 'mul_ln1171_350' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [3/3] (2.45ns)   --->   "%mul_ln1171_351 = mul i15 %zext_ln1171_799, i15 32731"   --->   Operation 73 'mul' 'mul_ln1171_351' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1171_805 = zext i8 %p_read_193"   --->   Operation 74 'zext' 'zext_ln1171_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [3/3] (2.45ns)   --->   "%mul_ln1171_352 = mul i15 %zext_ln1171_805, i15 103"   --->   Operation 75 'mul' 'mul_ln1171_352' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [3/3] (2.45ns)   --->   "%mul_ln1171_353 = mul i15 %zext_ln1171_805, i15 71"   --->   Operation 76 'mul' 'mul_ln1171_353' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%r_V_22 = zext i8 %p_read2066"   --->   Operation 77 'zext' 'r_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1171_81 = zext i8 %p_read2066"   --->   Operation 78 'zext' 'zext_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [3/3] (2.45ns)   --->   "%mul_ln717_178 = mul i13 %zext_ln1171_81, i13 25"   --->   Operation 79 'mul' 'mul_ln717_178' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [3/3] (2.45ns)   --->   "%mul_ln1171_355 = mul i16 %r_V_22, i16 65438"   --->   Operation 80 'mul' 'mul_ln1171_355' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%r_V_24 = zext i8 %p_read_192"   --->   Operation 81 'zext' 'r_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1171_815 = zext i8 %p_read_192"   --->   Operation 82 'zext' 'zext_ln1171_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1171_816 = zext i8 %p_read_192"   --->   Operation 83 'zext' 'zext_ln1171_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [3/3] (2.45ns)   --->   "%mul_ln1171_357 = mul i16 %r_V_24, i16 65458"   --->   Operation 84 'mul' 'mul_ln1171_357' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [3/3] (2.45ns)   --->   "%mul_ln1171_358 = mul i14 %zext_ln1171_816, i14 16359"   --->   Operation 85 'mul' 'mul_ln1171_358' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [3/3] (2.45ns)   --->   "%mul_ln1171_359 = mul i14 %zext_ln1171_816, i14 57"   --->   Operation 86 'mul' 'mul_ln1171_359' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [3/3] (2.45ns)   --->   "%mul_ln1171_360 = mul i16 %r_V_24, i16 65439"   --->   Operation 87 'mul' 'mul_ln1171_360' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [3/3] (2.45ns)   --->   "%mul_ln1171_361 = mul i15 %zext_ln1171_815, i15 95"   --->   Operation 88 'mul' 'mul_ln1171_361' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1171_822 = zext i8 %p_read_190"   --->   Operation 89 'zext' 'zext_ln1171_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [3/3] (2.45ns)   --->   "%mul_ln1171_364 = mul i15 %zext_ln1171_822, i15 89"   --->   Operation 90 'mul' 'mul_ln1171_364' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1171_83 = zext i8 %p_read_190"   --->   Operation 91 'zext' 'zext_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [3/3] (2.45ns)   --->   "%mul_ln717_179 = mul i13 %zext_ln1171_83, i13 23"   --->   Operation 92 'mul' 'mul_ln717_179' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln1171_217 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_190, i6 0"   --->   Operation 93 'bitconcatenate' 'shl_ln1171_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1171_824 = zext i14 %shl_ln1171_217"   --->   Operation 94 'zext' 'zext_ln1171_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.52ns)   --->   "%add_ln1171_40 = add i15 %zext_ln1171_824, i15 %zext_ln1171_822"   --->   Operation 95 'add' 'add_ln1171_40' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln1171_28 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_40, i32 3, i32 14"   --->   Operation 96 'partselect' 'trunc_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1171_826 = zext i8 %p_read_189"   --->   Operation 97 'zext' 'zext_ln1171_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [3/3] (2.45ns)   --->   "%mul_ln1171_366 = mul i14 %zext_ln1171_826, i14 45"   --->   Operation 98 'mul' 'mul_ln1171_366' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1171_833 = zext i8 %p_read_188"   --->   Operation 99 'zext' 'zext_ln1171_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1171_834 = zext i8 %p_read_188"   --->   Operation 100 'zext' 'zext_ln1171_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1171_85 = zext i8 %p_read_188"   --->   Operation 101 'zext' 'zext_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [3/3] (2.45ns)   --->   "%mul_ln717_180 = mul i13 %zext_ln1171_85, i13 21"   --->   Operation 102 'mul' 'mul_ln717_180' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [3/3] (2.45ns)   --->   "%mul_ln1171_368 = mul i14 %zext_ln1171_833, i14 47"   --->   Operation 103 'mul' 'mul_ln1171_368' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [3/3] (2.45ns)   --->   "%mul_ln1171_369 = mul i15 %zext_ln1171_834, i15 78"   --->   Operation 104 'mul' 'mul_ln1171_369' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%r_V_29 = zext i8 %p_read_187"   --->   Operation 105 'zext' 'r_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1171_839 = zext i8 %p_read_187"   --->   Operation 106 'zext' 'zext_ln1171_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [3/3] (2.45ns)   --->   "%mul_ln1171_370 = mul i14 %zext_ln1171_839, i14 42"   --->   Operation 107 'mul' 'mul_ln1171_370' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [3/3] (2.45ns)   --->   "%mul_ln1171_371 = mul i14 %zext_ln1171_839, i14 46"   --->   Operation 108 'mul' 'mul_ln1171_371' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [3/3] (2.45ns)   --->   "%mul_ln1171_372 = mul i16 %r_V_29, i16 65451"   --->   Operation 109 'mul' 'mul_ln1171_372' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1171_842 = zext i8 %p_read_186"   --->   Operation 110 'zext' 'zext_ln1171_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [3/3] (2.45ns)   --->   "%mul_ln1171_373 = mul i15 %zext_ln1171_842, i15 32709"   --->   Operation 111 'mul' 'mul_ln1171_373' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [3/3] (2.45ns)   --->   "%mul_ln1171_374 = mul i15 %zext_ln1171_842, i15 73"   --->   Operation 112 'mul' 'mul_ln1171_374' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1171_843 = zext i8 %p_read_185"   --->   Operation 113 'zext' 'zext_ln1171_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [3/3] (2.45ns)   --->   "%mul_ln1171_375 = mul i15 %zext_ln1171_843, i15 91"   --->   Operation 114 'mul' 'mul_ln1171_375' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1171_715 = zext i8 %p_read46"   --->   Operation 115 'zext' 'zext_ln1171_715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [3/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_715, i15 73"   --->   Operation 116 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %p_read46"   --->   Operation 117 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [3/3] (2.45ns)   --->   "%mul_ln717 = mul i13 %zext_ln1171, i13 29"   --->   Operation 118 'mul' 'mul_ln717' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%r_V_1 = zext i8 %p_read147"   --->   Operation 119 'zext' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1171_722 = zext i8 %p_read147"   --->   Operation 120 'zext' 'zext_ln1171_722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1171_723 = zext i8 %p_read147"   --->   Operation 121 'zext' 'zext_ln1171_723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [3/3] (2.45ns)   --->   "%mul_ln1171_301 = mul i15 %zext_ln1171_723, i15 32733"   --->   Operation 122 'mul' 'mul_ln1171_301' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i8 %p_read147"   --->   Operation 123 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [3/3] (2.45ns)   --->   "%mul_ln717_174 = mul i12 %zext_ln717, i12 11"   --->   Operation 124 'mul' 'mul_ln717_174' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [3/3] (2.45ns)   --->   "%mul_ln1171_302 = mul i14 %zext_ln1171_722, i14 49"   --->   Operation 125 'mul' 'mul_ln1171_302' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [3/3] (2.45ns)   --->   "%mul_ln1171_303 = mul i16 %r_V_1, i16 65429"   --->   Operation 126 'mul' 'mul_ln1171_303' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [3/3] (2.45ns)   --->   "%mul_ln1171_304 = mul i15 %zext_ln1171_723, i15 81"   --->   Operation 127 'mul' 'mul_ln1171_304' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1171_726 = zext i8 %p_read248"   --->   Operation 128 'zext' 'zext_ln1171_726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [3/3] (2.45ns)   --->   "%mul_ln1171_306 = mul i14 %zext_ln1171_726, i14 58"   --->   Operation 129 'mul' 'mul_ln1171_306' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [2/3] (2.45ns)   --->   "%mul_ln1171_307 = mul i15 %zext_ln1171_725, i15 73"   --->   Operation 130 'mul' 'mul_ln1171_307' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%r_V_4 = zext i8 %p_read450"   --->   Operation 131 'zext' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1171_735 = zext i8 %p_read450"   --->   Operation 132 'zext' 'zext_ln1171_735' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [3/3] (2.45ns)   --->   "%mul_ln1171_308 = mul i16 %r_V_4, i16 65461"   --->   Operation 133 'mul' 'mul_ln1171_308' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [3/3] (2.45ns)   --->   "%mul_ln1171_309 = mul i14 %zext_ln1171_735, i14 16359"   --->   Operation 134 'mul' 'mul_ln1171_309' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln1171_190 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read450, i7 0"   --->   Operation 135 'bitconcatenate' 'shl_ln1171_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1171_736 = zext i15 %shl_ln1171_190"   --->   Operation 136 'zext' 'zext_ln1171_736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.53ns)   --->   "%sub_ln1171_464 = sub i16 %zext_ln1171_736, i16 %r_V_4"   --->   Operation 137 'sub' 'sub_ln1171_464' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln1171_3 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_464, i32 3, i32 15"   --->   Operation 138 'partselect' 'trunc_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1171_738 = zext i8 %p_read551"   --->   Operation 139 'zext' 'zext_ln1171_738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1171_739 = zext i8 %p_read551"   --->   Operation 140 'zext' 'zext_ln1171_739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [3/3] (2.45ns)   --->   "%mul_ln1171_311 = mul i15 %zext_ln1171_739, i15 97"   --->   Operation 141 'mul' 'mul_ln1171_311' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [3/3] (2.45ns)   --->   "%mul_ln1171_312 = mul i14 %zext_ln1171_738, i14 47"   --->   Operation 142 'mul' 'mul_ln1171_312' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [3/3] (2.45ns)   --->   "%mul_ln1171_313 = mul i15 %zext_ln1171_739, i15 32724"   --->   Operation 143 'mul' 'mul_ln1171_313' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%r_V_6 = zext i8 %p_read652"   --->   Operation 144 'zext' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1171_743 = zext i8 %p_read652"   --->   Operation 145 'zext' 'zext_ln1171_743' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [3/3] (2.45ns)   --->   "%mul_ln1171_314 = mul i16 %r_V_6, i16 65450"   --->   Operation 146 'mul' 'mul_ln1171_314' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [3/3] (2.45ns)   --->   "%mul_ln1171_315 = mul i15 %zext_ln1171_743, i15 32725"   --->   Operation 147 'mul' 'mul_ln1171_315' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%r_V_7 = zext i8 %p_read753"   --->   Operation 148 'zext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1171_750 = zext i8 %p_read753"   --->   Operation 149 'zext' 'zext_ln1171_750' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [3/3] (2.45ns)   --->   "%mul_ln1171_316 = mul i16 %r_V_7, i16 65441"   --->   Operation 150 'mul' 'mul_ln1171_316' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [3/3] (2.45ns)   --->   "%mul_ln1171_317 = mul i14 %zext_ln1171_750, i14 16359"   --->   Operation 151 'mul' 'mul_ln1171_317' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [2/3] (2.45ns)   --->   "%mul_ln1171_318 = mul i15 %zext_ln1171_749, i15 73"   --->   Operation 152 'mul' 'mul_ln1171_318' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [2/3] (2.45ns)   --->   "%mul_ln1171_319 = mul i15 %zext_ln1171_749, i15 77"   --->   Operation 153 'mul' 'mul_ln1171_319' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%r_V_8 = zext i8 %p_read854"   --->   Operation 154 'zext' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1171_752 = zext i8 %p_read854"   --->   Operation 155 'zext' 'zext_ln1171_752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [3/3] (2.45ns)   --->   "%mul_ln1171_320 = mul i14 %zext_ln1171_752, i14 16361"   --->   Operation 156 'mul' 'mul_ln1171_320' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln717_372 = zext i8 %p_read854"   --->   Operation 157 'zext' 'zext_ln717_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [3/3] (2.45ns)   --->   "%mul_ln717_175 = mul i12 %zext_ln717_372, i12 11"   --->   Operation 158 'mul' 'mul_ln717_175' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [3/3] (2.45ns)   --->   "%mul_ln1171_321 = mul i16 %r_V_8, i16 65434"   --->   Operation 159 'mul' 'mul_ln1171_321' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%r_V_9 = zext i8 %p_read955"   --->   Operation 160 'zext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [3/3] (2.45ns)   --->   "%mul_ln1171_322 = mul i16 %r_V_9, i16 65439"   --->   Operation 161 'mul' 'mul_ln1171_322' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [3/3] (2.45ns)   --->   "%mul_ln1171_323 = mul i16 %r_V_9, i16 65433"   --->   Operation 162 'mul' 'mul_ln1171_323' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [2/3] (2.45ns)   --->   "%mul_ln1171_324 = mul i15 %zext_ln1171_758, i15 69"   --->   Operation 163 'mul' 'mul_ln1171_324' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [3/3] (2.45ns)   --->   "%mul_ln1171_325 = mul i16 %r_V_9, i16 65466"   --->   Operation 164 'mul' 'mul_ln1171_325' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%r_V_10 = zext i8 %p_read1056"   --->   Operation 165 'zext' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [2/3] (2.45ns)   --->   "%mul_ln1171_326 = mul i15 %zext_ln1171_763, i15 32718"   --->   Operation 166 'mul' 'mul_ln1171_326' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [3/3] (2.45ns)   --->   "%mul_ln1171_327 = mul i16 %r_V_10, i16 65441"   --->   Operation 167 'mul' 'mul_ln1171_327' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [2/3] (2.45ns)   --->   "%mul_ln1171_328 = mul i15 %zext_ln1171_763, i15 69"   --->   Operation 168 'mul' 'mul_ln1171_328' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1171_767 = zext i8 %p_read1157"   --->   Operation 169 'zext' 'zext_ln1171_767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [2/3] (2.45ns)   --->   "%mul_ln1171_329 = mul i15 %zext_ln1171_768, i15 81"   --->   Operation 170 'mul' 'mul_ln1171_329' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [3/3] (2.45ns)   --->   "%mul_ln1171_330 = mul i14 %zext_ln1171_767, i14 46"   --->   Operation 171 'mul' 'mul_ln1171_330' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [2/3] (2.45ns)   --->   "%mul_ln1171_331 = mul i16 %r_V_128, i16 65467"   --->   Operation 172 'mul' 'mul_ln1171_331' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [2/3] (2.45ns)   --->   "%mul_ln1171_332 = mul i16 %r_V_13, i16 65426"   --->   Operation 173 'mul' 'mul_ln1171_332' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [2/3] (2.45ns)   --->   "%mul_ln1171_333 = mul i16 %r_V_13, i16 65451"   --->   Operation 174 'mul' 'mul_ln1171_333' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1171_778 = zext i8 %p_read_199"   --->   Operation 175 'zext' 'zext_ln1171_778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1171_779 = zext i8 %p_read_199"   --->   Operation 176 'zext' 'zext_ln1171_779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [3/3] (2.45ns)   --->   "%mul_ln1171_334 = mul i14 %zext_ln1171_779, i14 57"   --->   Operation 177 'mul' 'mul_ln1171_334' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [3/3] (2.45ns)   --->   "%mul_ln1171_335 = mul i14 %zext_ln1171_779, i14 16357"   --->   Operation 178 'mul' 'mul_ln1171_335' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [2/3] (2.45ns)   --->   "%mul_ln717_176 = mul i13 %zext_ln1171_80, i13 29"   --->   Operation 179 'mul' 'mul_ln717_176' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [3/3] (2.45ns)   --->   "%mul_ln1171_336 = mul i15 %zext_ln1171_778, i15 32711"   --->   Operation 180 'mul' 'mul_ln1171_336' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1171_786 = zext i8 %p_read_198"   --->   Operation 181 'zext' 'zext_ln1171_786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [3/3] (2.45ns)   --->   "%mul_ln1171_337 = mul i14 %zext_ln1171_786, i14 51"   --->   Operation 182 'mul' 'mul_ln1171_337' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [2/3] (2.45ns)   --->   "%mul_ln1171_338 = mul i15 %zext_ln1171_783, i15 77"   --->   Operation 183 'mul' 'mul_ln1171_338' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln1171_789 = zext i8 %p_read_197"   --->   Operation 184 'zext' 'zext_ln1171_789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln1171_790 = zext i8 %p_read_197"   --->   Operation 185 'zext' 'zext_ln1171_790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [3/3] (2.45ns)   --->   "%mul_ln1171_339 = mul i15 %zext_ln1171_790, i15 32725"   --->   Operation 186 'mul' 'mul_ln1171_339' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [3/3] (2.45ns)   --->   "%mul_ln1171_340 = mul i14 %zext_ln1171_789, i14 55"   --->   Operation 187 'mul' 'mul_ln1171_340' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [3/3] (2.45ns)   --->   "%mul_ln1171_341 = mul i14 %zext_ln1171_789, i14 16362"   --->   Operation 188 'mul' 'mul_ln1171_341' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1171_791 = zext i8 %p_read_196"   --->   Operation 189 'zext' 'zext_ln1171_791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [2/3] (2.45ns)   --->   "%mul_ln1171_342 = mul i15 %zext_ln1171_792, i15 32721"   --->   Operation 190 'mul' 'mul_ln1171_342' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [3/3] (2.45ns)   --->   "%mul_ln1171_343 = mul i14 %zext_ln1171_791, i14 58"   --->   Operation 191 'mul' 'mul_ln1171_343' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [2/3] (2.45ns)   --->   "%mul_ln1171_344 = mul i15 %zext_ln1171_792, i15 83"   --->   Operation 192 'mul' 'mul_ln1171_344' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%r_V_19 = zext i8 %p_read_195"   --->   Operation 193 'zext' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [2/3] (2.45ns)   --->   "%mul_ln1171_345 = mul i14 %zext_ln1171_797, i14 16365"   --->   Operation 194 'mul' 'mul_ln1171_345' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [2/3] (2.45ns)   --->   "%mul_ln1171_346 = mul i14 %zext_ln1171_797, i14 38"   --->   Operation 195 'mul' 'mul_ln1171_346' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [3/3] (2.45ns)   --->   "%mul_ln1171_347 = mul i16 %r_V_19, i16 65453"   --->   Operation 196 'mul' 'mul_ln1171_347' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln717_381 = zext i8 %p_read_195"   --->   Operation 197 'zext' 'zext_ln717_381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [3/3] (2.45ns)   --->   "%mul_ln717_177 = mul i13 %zext_ln717_381, i13 22"   --->   Operation 198 'mul' 'mul_ln717_177' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [2/3] (2.45ns)   --->   "%mul_ln1171_348 = mul i14 %zext_ln1171_800, i14 51"   --->   Operation 199 'mul' 'mul_ln1171_348' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [2/3] (2.45ns)   --->   "%mul_ln1171_349 = mul i16 %r_V_20, i16 65426"   --->   Operation 200 'mul' 'mul_ln1171_349' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [2/3] (2.45ns)   --->   "%mul_ln1171_350 = mul i15 %zext_ln1171_799, i15 32714"   --->   Operation 201 'mul' 'mul_ln1171_350' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [2/3] (2.45ns)   --->   "%mul_ln1171_351 = mul i15 %zext_ln1171_799, i15 32731"   --->   Operation 202 'mul' 'mul_ln1171_351' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln1171_211 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_193, i6 0"   --->   Operation 203 'bitconcatenate' 'shl_ln1171_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1171_806 = zext i14 %shl_ln1171_211"   --->   Operation 204 'zext' 'zext_ln1171_806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (1.52ns)   --->   "%sub_ln1171_478 = sub i15 0, i15 %zext_ln1171_806"   --->   Operation 205 'sub' 'sub_ln1171_478' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [2/3] (2.45ns)   --->   "%mul_ln1171_352 = mul i15 %zext_ln1171_805, i15 103"   --->   Operation 206 'mul' 'mul_ln1171_352' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [2/3] (2.45ns)   --->   "%mul_ln1171_353 = mul i15 %zext_ln1171_805, i15 71"   --->   Operation 207 'mul' 'mul_ln1171_353' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln1171_810 = zext i8 %p_read2066"   --->   Operation 208 'zext' 'zext_ln1171_810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [3/3] (2.45ns)   --->   "%mul_ln1171_354 = mul i14 %zext_ln1171_810, i14 16363"   --->   Operation 209 'mul' 'mul_ln1171_354' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [2/3] (2.45ns)   --->   "%mul_ln717_178 = mul i13 %zext_ln1171_81, i13 25"   --->   Operation 210 'mul' 'mul_ln717_178' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [2/3] (2.45ns)   --->   "%mul_ln1171_355 = mul i16 %r_V_22, i16 65438"   --->   Operation 211 'mul' 'mul_ln1171_355' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [2/3] (2.45ns)   --->   "%mul_ln1171_357 = mul i16 %r_V_24, i16 65458"   --->   Operation 212 'mul' 'mul_ln1171_357' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [2/3] (2.45ns)   --->   "%mul_ln1171_358 = mul i14 %zext_ln1171_816, i14 16359"   --->   Operation 213 'mul' 'mul_ln1171_358' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [2/3] (2.45ns)   --->   "%mul_ln1171_359 = mul i14 %zext_ln1171_816, i14 57"   --->   Operation 214 'mul' 'mul_ln1171_359' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [2/3] (2.45ns)   --->   "%mul_ln1171_360 = mul i16 %r_V_24, i16 65439"   --->   Operation 215 'mul' 'mul_ln1171_360' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [2/3] (2.45ns)   --->   "%mul_ln1171_361 = mul i15 %zext_ln1171_815, i15 95"   --->   Operation 216 'mul' 'mul_ln1171_361' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1171_818 = zext i8 %p_read_191"   --->   Operation 217 'zext' 'zext_ln1171_818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [3/3] (2.45ns)   --->   "%mul_ln1171_362 = mul i14 %zext_ln1171_818, i14 58"   --->   Operation 218 'mul' 'mul_ln1171_362' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%r_V_26 = zext i8 %p_read_190"   --->   Operation 219 'zext' 'r_V_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [2/3] (2.45ns)   --->   "%mul_ln1171_364 = mul i15 %zext_ln1171_822, i15 89"   --->   Operation 220 'mul' 'mul_ln1171_364' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [3/3] (2.45ns)   --->   "%mul_ln1171_365 = mul i16 %r_V_26, i16 65450"   --->   Operation 221 'mul' 'mul_ln1171_365' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [2/3] (2.45ns)   --->   "%mul_ln717_179 = mul i13 %zext_ln1171_83, i13 23"   --->   Operation 222 'mul' 'mul_ln717_179' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln1171_218 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_190, i7 0"   --->   Operation 223 'bitconcatenate' 'shl_ln1171_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1171_825 = zext i15 %shl_ln1171_218"   --->   Operation 224 'zext' 'zext_ln1171_825' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (1.53ns)   --->   "%sub_ln1171_485 = sub i16 0, i16 %zext_ln1171_825"   --->   Operation 225 'sub' 'sub_ln1171_485' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln717_857 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_485, i32 3, i32 15"   --->   Operation 226 'partselect' 'trunc_ln717_857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [2/3] (2.45ns)   --->   "%mul_ln1171_366 = mul i14 %zext_ln1171_826, i14 45"   --->   Operation 227 'mul' 'mul_ln1171_366' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln1171_221 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_189, i5 0"   --->   Operation 228 'bitconcatenate' 'shl_ln1171_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln1171_831 = zext i13 %shl_ln1171_221"   --->   Operation 229 'zext' 'zext_ln1171_831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (1.53ns)   --->   "%sub_ln1171_487 = sub i14 0, i14 %zext_ln1171_831"   --->   Operation 230 'sub' 'sub_ln1171_487' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%r_V_28 = zext i8 %p_read_188"   --->   Operation 231 'zext' 'r_V_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [3/3] (2.45ns)   --->   "%mul_ln1171_367 = mul i16 %r_V_28, i16 65446"   --->   Operation 232 'mul' 'mul_ln1171_367' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [2/3] (2.45ns)   --->   "%mul_ln717_180 = mul i13 %zext_ln1171_85, i13 21"   --->   Operation 233 'mul' 'mul_ln717_180' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [2/3] (2.45ns)   --->   "%mul_ln1171_368 = mul i14 %zext_ln1171_833, i14 47"   --->   Operation 234 'mul' 'mul_ln1171_368' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [2/3] (2.45ns)   --->   "%mul_ln1171_369 = mul i15 %zext_ln1171_834, i15 78"   --->   Operation 235 'mul' 'mul_ln1171_369' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln1171_838 = zext i8 %p_read_187"   --->   Operation 236 'zext' 'zext_ln1171_838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [2/3] (2.45ns)   --->   "%mul_ln1171_370 = mul i14 %zext_ln1171_839, i14 42"   --->   Operation 237 'mul' 'mul_ln1171_370' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [2/3] (2.45ns)   --->   "%mul_ln1171_371 = mul i14 %zext_ln1171_839, i14 46"   --->   Operation 238 'mul' 'mul_ln1171_371' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [2/3] (2.45ns)   --->   "%mul_ln1171_372 = mul i16 %r_V_29, i16 65451"   --->   Operation 239 'mul' 'mul_ln1171_372' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_187, i6 0"   --->   Operation 240 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln1171_841 = zext i14 %tmp_s"   --->   Operation 241 'zext' 'zext_ln1171_841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (1.52ns)   --->   "%sub_ln1171_512 = sub i15 %zext_ln1171_838, i15 %zext_ln1171_841"   --->   Operation 242 'sub' 'sub_ln1171_512' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln717_863 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_512, i32 3, i32 14"   --->   Operation 243 'partselect' 'trunc_ln717_863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [2/3] (2.45ns)   --->   "%mul_ln1171_373 = mul i15 %zext_ln1171_842, i15 32709"   --->   Operation 244 'mul' 'mul_ln1171_373' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [2/3] (2.45ns)   --->   "%mul_ln1171_374 = mul i15 %zext_ln1171_842, i15 73"   --->   Operation 245 'mul' 'mul_ln1171_374' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [2/3] (2.45ns)   --->   "%mul_ln1171_375 = mul i15 %zext_ln1171_843, i15 91"   --->   Operation 246 'mul' 'mul_ln1171_375' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 247 [2/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_715, i15 73"   --->   Operation 247 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [2/3] (2.45ns)   --->   "%mul_ln717 = mul i13 %zext_ln1171, i13 29"   --->   Operation 248 'mul' 'mul_ln717' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [2/3] (2.45ns)   --->   "%mul_ln1171_301 = mul i15 %zext_ln1171_723, i15 32733"   --->   Operation 249 'mul' 'mul_ln1171_301' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [2/3] (2.45ns)   --->   "%mul_ln717_174 = mul i12 %zext_ln717, i12 11"   --->   Operation 250 'mul' 'mul_ln717_174' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [2/3] (2.45ns)   --->   "%mul_ln1171_302 = mul i14 %zext_ln1171_722, i14 49"   --->   Operation 251 'mul' 'mul_ln1171_302' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [2/3] (2.45ns)   --->   "%mul_ln1171_303 = mul i16 %r_V_1, i16 65429"   --->   Operation 252 'mul' 'mul_ln1171_303' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [2/3] (2.45ns)   --->   "%mul_ln1171_304 = mul i15 %zext_ln1171_723, i15 81"   --->   Operation 253 'mul' 'mul_ln1171_304' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%r_V_2 = zext i8 %p_read248"   --->   Operation 254 'zext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [3/3] (2.45ns)   --->   "%mul_ln1171_305 = mul i16 %r_V_2, i16 65457"   --->   Operation 255 'mul' 'mul_ln1171_305' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [2/3] (2.45ns)   --->   "%mul_ln1171_306 = mul i14 %zext_ln1171_726, i14 58"   --->   Operation 256 'mul' 'mul_ln1171_306' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1171_74 = zext i8 %p_read248"   --->   Operation 257 'zext' 'zext_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read248, i5 0"   --->   Operation 258 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (1.53ns)   --->   "%sub_ln717 = sub i13 %shl_ln3, i13 %zext_ln1171_74"   --->   Operation 259 'sub' 'sub_ln717' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%lshr_ln717_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717, i32 3, i32 12"   --->   Operation 260 'partselect' 'lshr_ln717_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/3] (2.45ns)   --->   "%mul_ln1171_307 = mul i15 %zext_ln1171_725, i15 73"   --->   Operation 261 'mul' 'mul_ln1171_307' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%lshr_ln717_1503_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_307, i32 3, i32 14"   --->   Operation 262 'partselect' 'lshr_ln717_1503_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln1171_186 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read349, i6 0"   --->   Operation 263 'bitconcatenate' 'shl_ln1171_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln1171_729 = zext i14 %shl_ln1171_186"   --->   Operation 264 'zext' 'zext_ln1171_729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (1.52ns)   --->   "%sub_ln1171_460 = sub i15 0, i15 %zext_ln1171_729"   --->   Operation 265 'sub' 'sub_ln1171_460' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln1171_734 = zext i8 %p_read450"   --->   Operation 266 'zext' 'zext_ln1171_734' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [2/3] (2.45ns)   --->   "%mul_ln1171_308 = mul i16 %r_V_4, i16 65461"   --->   Operation 267 'mul' 'mul_ln1171_308' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [2/3] (2.45ns)   --->   "%mul_ln1171_309 = mul i14 %zext_ln1171_735, i14 16359"   --->   Operation 268 'mul' 'mul_ln1171_309' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [3/3] (2.45ns)   --->   "%mul_ln1171_310 = mul i15 %zext_ln1171_734, i15 32721"   --->   Operation 269 'mul' 'mul_ln1171_310' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [2/3] (2.45ns)   --->   "%mul_ln1171_311 = mul i15 %zext_ln1171_739, i15 97"   --->   Operation 270 'mul' 'mul_ln1171_311' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [2/3] (2.45ns)   --->   "%mul_ln1171_312 = mul i14 %zext_ln1171_738, i14 47"   --->   Operation 271 'mul' 'mul_ln1171_312' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [2/3] (2.45ns)   --->   "%mul_ln1171_313 = mul i15 %zext_ln1171_739, i15 32724"   --->   Operation 272 'mul' 'mul_ln1171_313' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln717_369 = zext i8 %p_read652"   --->   Operation 273 'zext' 'zext_ln717_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln717_194 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read652, i3 0"   --->   Operation 274 'bitconcatenate' 'shl_ln717_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln717_370 = zext i11 %shl_ln717_194"   --->   Operation 275 'zext' 'zext_ln717_370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (1.48ns)   --->   "%sub_ln717_198 = sub i12 %zext_ln717_370, i12 %zext_ln717_369"   --->   Operation 276 'sub' 'sub_ln717_198' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln717_809 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_198, i32 3, i32 11"   --->   Operation 277 'partselect' 'trunc_ln717_809' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [2/3] (2.45ns)   --->   "%mul_ln1171_314 = mul i16 %r_V_6, i16 65450"   --->   Operation 278 'mul' 'mul_ln1171_314' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [2/3] (2.45ns)   --->   "%mul_ln1171_315 = mul i15 %zext_ln1171_743, i15 32725"   --->   Operation 279 'mul' 'mul_ln1171_315' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln1171_192 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read652, i5 0"   --->   Operation 280 'bitconcatenate' 'shl_ln1171_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln1171_745 = zext i13 %shl_ln1171_192"   --->   Operation 281 'zext' 'zext_ln1171_745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln1171_193 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read652, i2 0"   --->   Operation 282 'bitconcatenate' 'shl_ln1171_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln1171_746 = zext i10 %shl_ln1171_193"   --->   Operation 283 'zext' 'zext_ln1171_746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln1171_747 = zext i10 %shl_ln1171_193"   --->   Operation 284 'zext' 'zext_ln1171_747' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (1.53ns)   --->   "%add_ln1171 = add i14 %zext_ln1171_745, i14 %zext_ln1171_747"   --->   Operation 285 'add' 'add_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%lshr_ln717_3 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171, i32 3, i32 13"   --->   Operation 286 'partselect' 'lshr_ln717_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%shl_ln1171_194 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read652, i6 0"   --->   Operation 287 'bitconcatenate' 'shl_ln1171_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln1171_748 = zext i14 %shl_ln1171_194"   --->   Operation 288 'zext' 'zext_ln1171_748' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (1.52ns)   --->   "%add_ln1171_36 = add i15 %zext_ln1171_748, i15 %zext_ln1171_746"   --->   Operation 289 'add' 'add_ln1171_36' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%lshr_ln717_1520_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_36, i32 3, i32 14"   --->   Operation 290 'partselect' 'lshr_ln717_1520_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [2/3] (2.45ns)   --->   "%mul_ln1171_316 = mul i16 %r_V_7, i16 65441"   --->   Operation 291 'mul' 'mul_ln1171_316' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [2/3] (2.45ns)   --->   "%mul_ln1171_317 = mul i14 %zext_ln1171_750, i14 16359"   --->   Operation 292 'mul' 'mul_ln1171_317' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/3] (2.45ns)   --->   "%mul_ln1171_318 = mul i15 %zext_ln1171_749, i15 73"   --->   Operation 293 'mul' 'mul_ln1171_318' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln1171_6 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_318, i32 3, i32 14"   --->   Operation 294 'partselect' 'trunc_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/3] (2.45ns)   --->   "%mul_ln1171_319 = mul i15 %zext_ln1171_749, i15 77"   --->   Operation 295 'mul' 'mul_ln1171_319' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%lshr_ln717_1524_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_319, i32 3, i32 14"   --->   Operation 296 'partselect' 'lshr_ln717_1524_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [2/3] (2.45ns)   --->   "%mul_ln1171_320 = mul i14 %zext_ln1171_752, i14 16361"   --->   Operation 297 'mul' 'mul_ln1171_320' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [2/3] (2.45ns)   --->   "%mul_ln717_175 = mul i12 %zext_ln717_372, i12 11"   --->   Operation 298 'mul' 'mul_ln717_175' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [2/3] (2.45ns)   --->   "%mul_ln1171_321 = mul i16 %r_V_8, i16 65434"   --->   Operation 299 'mul' 'mul_ln1171_321' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%shl_ln1171_195 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read854, i6 0"   --->   Operation 300 'bitconcatenate' 'shl_ln1171_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln1171_754 = zext i14 %shl_ln1171_195"   --->   Operation 301 'zext' 'zext_ln1171_754' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln1171_196 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read854, i1 0"   --->   Operation 302 'bitconcatenate' 'shl_ln1171_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln1171_755 = zext i9 %shl_ln1171_196"   --->   Operation 303 'zext' 'zext_ln1171_755' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (1.52ns)   --->   "%add_ln1171_37 = add i15 %zext_ln1171_754, i15 %zext_ln1171_755"   --->   Operation 304 'add' 'add_ln1171_37' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln1171_8 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_37, i32 3, i32 14"   --->   Operation 305 'partselect' 'trunc_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%shl_ln1171_197 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read854, i2 0"   --->   Operation 306 'bitconcatenate' 'shl_ln1171_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1171_757 = zext i10 %shl_ln1171_197"   --->   Operation 307 'zext' 'zext_ln1171_757' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (1.52ns)   --->   "%add_ln1171_38 = add i15 %zext_ln1171_754, i15 %zext_ln1171_757"   --->   Operation 308 'add' 'add_ln1171_38' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%lshr_ln717_1529_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_38, i32 3, i32 14"   --->   Operation 309 'partselect' 'lshr_ln717_1529_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [2/3] (2.45ns)   --->   "%mul_ln1171_322 = mul i16 %r_V_9, i16 65439"   --->   Operation 310 'mul' 'mul_ln1171_322' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [2/3] (2.45ns)   --->   "%mul_ln1171_323 = mul i16 %r_V_9, i16 65433"   --->   Operation 311 'mul' 'mul_ln1171_323' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/3] (2.45ns)   --->   "%mul_ln1171_324 = mul i15 %zext_ln1171_758, i15 69"   --->   Operation 312 'mul' 'mul_ln1171_324' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln1171_s = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_324, i32 3, i32 14"   --->   Operation 313 'partselect' 'trunc_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [2/3] (2.45ns)   --->   "%mul_ln1171_325 = mul i16 %r_V_9, i16 65466"   --->   Operation 314 'mul' 'mul_ln1171_325' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/3] (2.45ns)   --->   "%mul_ln1171_326 = mul i15 %zext_ln1171_763, i15 32718"   --->   Operation 315 'mul' 'mul_ln1171_326' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln717_819 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_326, i32 3, i32 14"   --->   Operation 316 'partselect' 'trunc_ln717_819' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [2/3] (2.45ns)   --->   "%mul_ln1171_327 = mul i16 %r_V_10, i16 65441"   --->   Operation 317 'mul' 'mul_ln1171_327' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/3] (2.45ns)   --->   "%mul_ln1171_328 = mul i15 %zext_ln1171_763, i15 69"   --->   Operation 318 'mul' 'mul_ln1171_328' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%lshr_ln717_1539_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_328, i32 3, i32 14"   --->   Operation 319 'partselect' 'lshr_ln717_1539_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/3] (2.45ns)   --->   "%mul_ln1171_329 = mul i15 %zext_ln1171_768, i15 81"   --->   Operation 320 'mul' 'mul_ln1171_329' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln1171_11 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_329, i32 3, i32 14"   --->   Operation 321 'partselect' 'trunc_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [2/3] (2.45ns)   --->   "%mul_ln1171_330 = mul i14 %zext_ln1171_767, i14 46"   --->   Operation 322 'mul' 'mul_ln1171_330' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln1171_201 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read1157, i6 0"   --->   Operation 323 'bitconcatenate' 'shl_ln1171_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln1171_770 = zext i14 %shl_ln1171_201"   --->   Operation 324 'zext' 'zext_ln1171_770' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (1.52ns)   --->   "%sub_ln1171_468 = sub i15 0, i15 %zext_ln1171_770"   --->   Operation 325 'sub' 'sub_ln1171_468' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/3] (2.45ns)   --->   "%mul_ln1171_331 = mul i16 %r_V_128, i16 65467"   --->   Operation 326 'mul' 'mul_ln1171_331' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln717_823 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_331, i32 3, i32 15"   --->   Operation 327 'partselect' 'trunc_ln717_823' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/3] (2.45ns)   --->   "%mul_ln1171_332 = mul i16 %r_V_13, i16 65426"   --->   Operation 328 'mul' 'mul_ln1171_332' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln717_826 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_332, i32 3, i32 15"   --->   Operation 329 'partselect' 'trunc_ln717_826' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/3] (2.45ns)   --->   "%mul_ln1171_333 = mul i16 %r_V_13, i16 65451"   --->   Operation 330 'mul' 'mul_ln1171_333' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln717_827 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_333, i32 3, i32 15"   --->   Operation 331 'partselect' 'trunc_ln717_827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [2/3] (2.45ns)   --->   "%mul_ln1171_334 = mul i14 %zext_ln1171_779, i14 57"   --->   Operation 332 'mul' 'mul_ln1171_334' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [2/3] (2.45ns)   --->   "%mul_ln1171_335 = mul i14 %zext_ln1171_779, i14 16357"   --->   Operation 333 'mul' 'mul_ln1171_335' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/3] (2.45ns)   --->   "%mul_ln717_176 = mul i13 %zext_ln1171_80, i13 29"   --->   Operation 334 'mul' 'mul_ln717_176' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln1171_16 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_176, i32 3, i32 12"   --->   Operation 335 'partselect' 'trunc_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 336 [2/3] (2.45ns)   --->   "%mul_ln1171_336 = mul i15 %zext_ln1171_778, i15 32711"   --->   Operation 336 'mul' 'mul_ln1171_336' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [2/3] (2.45ns)   --->   "%mul_ln1171_337 = mul i14 %zext_ln1171_786, i14 51"   --->   Operation 337 'mul' 'mul_ln1171_337' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%shl_ln1171_205 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_198, i3 0"   --->   Operation 338 'bitconcatenate' 'shl_ln1171_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln1171_787 = zext i11 %shl_ln1171_205"   --->   Operation 339 'zext' 'zext_ln1171_787' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (1.48ns)   --->   "%sub_ln1171_473 = sub i12 0, i12 %zext_ln1171_787"   --->   Operation 340 'sub' 'sub_ln1171_473' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/3] (2.45ns)   --->   "%mul_ln1171_338 = mul i15 %zext_ln1171_783, i15 77"   --->   Operation 341 'mul' 'mul_ln1171_338' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%lshr_ln717_1559_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_338, i32 3, i32 14"   --->   Operation 342 'partselect' 'lshr_ln717_1559_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [2/3] (2.45ns)   --->   "%mul_ln1171_339 = mul i15 %zext_ln1171_790, i15 32725"   --->   Operation 343 'mul' 'mul_ln1171_339' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [2/3] (2.45ns)   --->   "%mul_ln1171_340 = mul i14 %zext_ln1171_789, i14 55"   --->   Operation 344 'mul' 'mul_ln1171_340' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [2/3] (2.45ns)   --->   "%mul_ln1171_341 = mul i14 %zext_ln1171_789, i14 16362"   --->   Operation 345 'mul' 'mul_ln1171_341' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/3] (2.45ns)   --->   "%mul_ln1171_342 = mul i15 %zext_ln1171_792, i15 32721"   --->   Operation 346 'mul' 'mul_ln1171_342' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln717_836 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_342, i32 3, i32 14"   --->   Operation 347 'partselect' 'trunc_ln717_836' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [2/3] (2.45ns)   --->   "%mul_ln1171_343 = mul i14 %zext_ln1171_791, i14 58"   --->   Operation 348 'mul' 'mul_ln1171_343' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/3] (2.45ns)   --->   "%mul_ln1171_344 = mul i15 %zext_ln1171_792, i15 83"   --->   Operation 349 'mul' 'mul_ln1171_344' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln1171_18 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_344, i32 3, i32 14"   --->   Operation 350 'partselect' 'trunc_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/3] (2.45ns)   --->   "%mul_ln1171_345 = mul i14 %zext_ln1171_797, i14 16365"   --->   Operation 351 'mul' 'mul_ln1171_345' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln717_838 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_345, i32 3, i32 13"   --->   Operation 352 'partselect' 'trunc_ln717_838' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/3] (2.45ns)   --->   "%mul_ln1171_346 = mul i14 %zext_ln1171_797, i14 38"   --->   Operation 353 'mul' 'mul_ln1171_346' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln1171_19 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_346, i32 3, i32 13"   --->   Operation 354 'partselect' 'trunc_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [2/3] (2.45ns)   --->   "%mul_ln1171_347 = mul i16 %r_V_19, i16 65453"   --->   Operation 355 'mul' 'mul_ln1171_347' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [2/3] (2.45ns)   --->   "%mul_ln717_177 = mul i13 %zext_ln717_381, i13 22"   --->   Operation 356 'mul' 'mul_ln717_177' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/3] (2.45ns)   --->   "%mul_ln1171_348 = mul i14 %zext_ln1171_800, i14 51"   --->   Operation 357 'mul' 'mul_ln1171_348' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln1171_20 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_348, i32 3, i32 13"   --->   Operation 358 'partselect' 'trunc_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 359 [1/3] (2.45ns)   --->   "%mul_ln1171_349 = mul i16 %r_V_20, i16 65426"   --->   Operation 359 'mul' 'mul_ln1171_349' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln717_841 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_349, i32 3, i32 15"   --->   Operation 360 'partselect' 'trunc_ln717_841' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/3] (2.45ns)   --->   "%mul_ln1171_350 = mul i15 %zext_ln1171_799, i15 32714"   --->   Operation 361 'mul' 'mul_ln1171_350' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln717_842 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_350, i32 3, i32 14"   --->   Operation 362 'partselect' 'trunc_ln717_842' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/3] (2.45ns)   --->   "%mul_ln1171_351 = mul i15 %zext_ln1171_799, i15 32731"   --->   Operation 363 'mul' 'mul_ln1171_351' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln717_843 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_351, i32 3, i32 14"   --->   Operation 364 'partselect' 'trunc_ln717_843' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%r_V_21 = zext i8 %p_read_193"   --->   Operation 365 'zext' 'r_V_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln1171_146 = sext i15 %sub_ln1171_478"   --->   Operation 366 'sext' 'sext_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (1.53ns)   --->   "%sub_ln1171_479 = sub i16 %sext_ln1171_146, i16 %r_V_21"   --->   Operation 367 'sub' 'sub_ln1171_479' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln717_844 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_479, i32 3, i32 15"   --->   Operation 368 'partselect' 'trunc_ln717_844' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 369 [1/3] (2.45ns)   --->   "%mul_ln1171_352 = mul i15 %zext_ln1171_805, i15 103"   --->   Operation 369 'mul' 'mul_ln1171_352' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln1171_21 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_352, i32 3, i32 14"   --->   Operation 370 'partselect' 'trunc_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 371 [1/3] (2.45ns)   --->   "%mul_ln1171_353 = mul i15 %zext_ln1171_805, i15 71"   --->   Operation 371 'mul' 'mul_ln1171_353' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln1171_22 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_353, i32 3, i32 14"   --->   Operation 372 'partselect' 'trunc_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%shl_ln1171_212 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_193, i7 0"   --->   Operation 373 'bitconcatenate' 'shl_ln1171_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln1171_809 = zext i15 %shl_ln1171_212"   --->   Operation 374 'zext' 'zext_ln1171_809' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (1.53ns)   --->   "%sub_ln1171_480 = sub i16 0, i16 %zext_ln1171_809"   --->   Operation 375 'sub' 'sub_ln1171_480' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln717_845 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_480, i32 3, i32 15"   --->   Operation 376 'partselect' 'trunc_ln717_845' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 377 [2/3] (2.45ns)   --->   "%mul_ln1171_354 = mul i14 %zext_ln1171_810, i14 16363"   --->   Operation 377 'mul' 'mul_ln1171_354' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/3] (2.45ns)   --->   "%mul_ln717_178 = mul i13 %zext_ln1171_81, i13 25"   --->   Operation 378 'mul' 'mul_ln717_178' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln1171_23 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_178, i32 3, i32 12"   --->   Operation 379 'partselect' 'trunc_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 380 [1/3] (2.45ns)   --->   "%mul_ln1171_355 = mul i16 %r_V_22, i16 65438"   --->   Operation 380 'mul' 'mul_ln1171_355' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln717_847 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_355, i32 3, i32 15"   --->   Operation 381 'partselect' 'trunc_ln717_847' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%r_V_23 = zext i8 %p_read2167"   --->   Operation 382 'zext' 'r_V_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln1171_812 = zext i8 %p_read2167"   --->   Operation 383 'zext' 'zext_ln1171_812' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%shl_ln1171_213 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read2167, i1 0"   --->   Operation 384 'bitconcatenate' 'shl_ln1171_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln1171_813 = zext i9 %shl_ln1171_213"   --->   Operation 385 'zext' 'zext_ln1171_813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (1.36ns)   --->   "%sub_ln1171_481 = sub i10 0, i10 %zext_ln1171_813"   --->   Operation 386 'sub' 'sub_ln1171_481' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln717_848 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_481, i32 3, i32 9"   --->   Operation 387 'partselect' 'trunc_ln717_848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 388 [3/3] (2.45ns)   --->   "%mul_ln1171_356 = mul i15 %zext_ln1171_812, i15 32711"   --->   Operation 388 'mul' 'mul_ln1171_356' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%shl_ln1171_214 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read2167, i7 0"   --->   Operation 389 'bitconcatenate' 'shl_ln1171_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln1171_814 = zext i15 %shl_ln1171_214"   --->   Operation 390 'zext' 'zext_ln1171_814' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (1.53ns)   --->   "%sub_ln1171_482 = sub i16 0, i16 %zext_ln1171_814"   --->   Operation 391 'sub' 'sub_ln1171_482' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln717_850 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_482, i32 3, i32 15"   --->   Operation 392 'partselect' 'trunc_ln717_850' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (1.53ns)   --->   "%sub_ln1171_483 = sub i16 %zext_ln1171_814, i16 %r_V_23"   --->   Operation 393 'sub' 'sub_ln1171_483' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%lshr_ln717_1587_cast = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_483, i32 3, i32 15"   --->   Operation 394 'partselect' 'lshr_ln717_1587_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/3] (2.45ns)   --->   "%mul_ln1171_357 = mul i16 %r_V_24, i16 65458"   --->   Operation 395 'mul' 'mul_ln1171_357' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln717_851 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_357, i32 3, i32 15"   --->   Operation 396 'partselect' 'trunc_ln717_851' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 397 [1/3] (2.45ns)   --->   "%mul_ln1171_358 = mul i14 %zext_ln1171_816, i14 16359"   --->   Operation 397 'mul' 'mul_ln1171_358' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln717_852 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_358, i32 3, i32 13"   --->   Operation 398 'partselect' 'trunc_ln717_852' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 399 [1/3] (2.45ns)   --->   "%mul_ln1171_359 = mul i14 %zext_ln1171_816, i14 57"   --->   Operation 399 'mul' 'mul_ln1171_359' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln1171_24 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_359, i32 3, i32 13"   --->   Operation 400 'partselect' 'trunc_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 401 [1/3] (2.45ns)   --->   "%mul_ln1171_360 = mul i16 %r_V_24, i16 65439"   --->   Operation 401 'mul' 'mul_ln1171_360' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln717_853 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_360, i32 3, i32 15"   --->   Operation 402 'partselect' 'trunc_ln717_853' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 403 [1/3] (2.45ns)   --->   "%mul_ln1171_361 = mul i15 %zext_ln1171_815, i15 95"   --->   Operation 403 'mul' 'mul_ln1171_361' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%lshr_ln717_1592_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_361, i32 3, i32 14"   --->   Operation 404 'partselect' 'lshr_ln717_1592_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%r_V_25 = zext i8 %p_read_191"   --->   Operation 405 'zext' 'r_V_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 406 [2/3] (2.45ns)   --->   "%mul_ln1171_362 = mul i14 %zext_ln1171_818, i14 58"   --->   Operation 406 'mul' 'mul_ln1171_362' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 407 [3/3] (2.45ns)   --->   "%mul_ln1171_363 = mul i16 %r_V_25, i16 65444"   --->   Operation 407 'mul' 'mul_ln1171_363' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%shl_ln717_198 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_191, i5 0"   --->   Operation 408 'bitconcatenate' 'shl_ln717_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%shl_ln717_199 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_191, i1 0"   --->   Operation 409 'bitconcatenate' 'shl_ln717_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln717_384 = zext i9 %shl_ln717_199"   --->   Operation 410 'zext' 'zext_ln717_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (1.53ns)   --->   "%sub_ln717_200 = sub i13 %shl_ln717_198, i13 %zext_ln717_384"   --->   Operation 411 'sub' 'sub_ln717_200' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln1171_25 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_200, i32 3, i32 12"   --->   Operation 412 'partselect' 'trunc_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%shl_ln1171_215 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_191, i6 0"   --->   Operation 413 'bitconcatenate' 'shl_ln1171_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln1171_820 = zext i14 %shl_ln1171_215"   --->   Operation 414 'zext' 'zext_ln1171_820' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%shl_ln1171_216 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_191, i3 0"   --->   Operation 415 'bitconcatenate' 'shl_ln1171_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln1171_821 = zext i11 %shl_ln1171_216"   --->   Operation 416 'zext' 'zext_ln1171_821' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (1.52ns)   --->   "%sub_ln1171_484 = sub i15 %zext_ln1171_821, i15 %zext_ln1171_820"   --->   Operation 417 'sub' 'sub_ln1171_484' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln717_855 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_484, i32 3, i32 14"   --->   Operation 418 'partselect' 'trunc_ln717_855' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 419 [1/3] (2.45ns)   --->   "%mul_ln1171_364 = mul i15 %zext_ln1171_822, i15 89"   --->   Operation 419 'mul' 'mul_ln1171_364' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln1171_26 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_364, i32 3, i32 14"   --->   Operation 420 'partselect' 'trunc_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 421 [2/3] (2.45ns)   --->   "%mul_ln1171_365 = mul i16 %r_V_26, i16 65450"   --->   Operation 421 'mul' 'mul_ln1171_365' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/3] (2.45ns)   --->   "%mul_ln717_179 = mul i13 %zext_ln1171_83, i13 23"   --->   Operation 422 'mul' 'mul_ln717_179' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln1171_27 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_179, i32 3, i32 12"   --->   Operation 423 'partselect' 'trunc_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln717_995_cast = sext i13 %trunc_ln717_857"   --->   Operation 424 'sext' 'trunc_ln717_995_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln717_385 = zext i8 %p_read_189"   --->   Operation 425 'zext' 'zext_ln717_385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (0.00ns)   --->   "%shl_ln717_200 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_189, i4 0"   --->   Operation 426 'bitconcatenate' 'shl_ln717_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln717_386 = zext i12 %shl_ln717_200"   --->   Operation 427 'zext' 'zext_ln717_386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%shl_ln717_201 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_189, i2 0"   --->   Operation 428 'bitconcatenate' 'shl_ln717_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln717_387 = zext i10 %shl_ln717_201"   --->   Operation 429 'zext' 'zext_ln717_387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln717_388 = zext i10 %shl_ln717_201"   --->   Operation 430 'zext' 'zext_ln717_388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (1.54ns)   --->   "%sub_ln717_201 = sub i13 %zext_ln717_386, i13 %zext_ln717_387"   --->   Operation 431 'sub' 'sub_ln717_201' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln1171_29 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_201, i32 3, i32 12"   --->   Operation 432 'partselect' 'trunc_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 433 [1/3] (2.45ns)   --->   "%mul_ln1171_366 = mul i14 %zext_ln1171_826, i14 45"   --->   Operation 433 'mul' 'mul_ln1171_366' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln1171_30 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_366, i32 3, i32 13"   --->   Operation 434 'partselect' 'trunc_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%shl_ln1171_219 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_189, i6 0"   --->   Operation 435 'bitconcatenate' 'shl_ln1171_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln1171_829 = zext i14 %shl_ln1171_219"   --->   Operation 436 'zext' 'zext_ln1171_829' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%shl_ln1171_220 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_189, i1 0"   --->   Operation 437 'bitconcatenate' 'shl_ln1171_220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln1171_830 = zext i9 %shl_ln1171_220"   --->   Operation 438 'zext' 'zext_ln1171_830' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 439 [1/1] (1.52ns)   --->   "%sub_ln1171_486 = sub i15 %zext_ln1171_830, i15 %zext_ln1171_829"   --->   Operation 439 'sub' 'sub_ln1171_486' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln717_858 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_486, i32 3, i32 14"   --->   Operation 440 'partselect' 'trunc_ln717_858' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln1171_158 = sext i14 %sub_ln1171_487"   --->   Operation 441 'sext' 'sext_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln1171_832 = zext i10 %shl_ln717_201"   --->   Operation 442 'zext' 'zext_ln1171_832' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (1.52ns)   --->   "%sub_ln1171_488 = sub i15 %sext_ln1171_158, i15 %zext_ln1171_832"   --->   Operation 443 'sub' 'sub_ln1171_488' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln717_859 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_488, i32 3, i32 14"   --->   Operation 444 'partselect' 'trunc_ln717_859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (1.41ns)   --->   "%add_ln717_140 = add i11 %zext_ln717_388, i11 %zext_ln717_385"   --->   Operation 445 'add' 'add_ln717_140' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%lshr_ln717_9 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_140, i32 3, i32 10"   --->   Operation 446 'partselect' 'lshr_ln717_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 447 [2/3] (2.45ns)   --->   "%mul_ln1171_367 = mul i16 %r_V_28, i16 65446"   --->   Operation 447 'mul' 'mul_ln1171_367' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 448 [1/3] (2.45ns)   --->   "%mul_ln717_180 = mul i13 %zext_ln1171_85, i13 21"   --->   Operation 448 'mul' 'mul_ln717_180' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln1171_31 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_180, i32 3, i32 12"   --->   Operation 449 'partselect' 'trunc_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 450 [1/3] (2.45ns)   --->   "%mul_ln1171_368 = mul i14 %zext_ln1171_833, i14 47"   --->   Operation 450 'mul' 'mul_ln1171_368' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln1171_32 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_368, i32 3, i32 13"   --->   Operation 451 'partselect' 'trunc_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 452 [1/3] (2.45ns)   --->   "%mul_ln1171_369 = mul i15 %zext_ln1171_834, i15 78"   --->   Operation 452 'mul' 'mul_ln1171_369' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "%lshr_ln717_1611_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_369, i32 3, i32 14"   --->   Operation 453 'partselect' 'lshr_ln717_1611_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 454 [1/3] (2.45ns)   --->   "%mul_ln1171_370 = mul i14 %zext_ln1171_839, i14 42"   --->   Operation 454 'mul' 'mul_ln1171_370' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln1171_33 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_370, i32 3, i32 13"   --->   Operation 455 'partselect' 'trunc_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 456 [1/3] (2.45ns)   --->   "%mul_ln1171_371 = mul i14 %zext_ln1171_839, i14 46"   --->   Operation 456 'mul' 'mul_ln1171_371' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln1171_34 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_371, i32 3, i32 13"   --->   Operation 457 'partselect' 'trunc_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 458 [1/3] (2.45ns)   --->   "%mul_ln1171_372 = mul i16 %r_V_29, i16 65451"   --->   Operation 458 'mul' 'mul_ln1171_372' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln717_862 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_372, i32 3, i32 15"   --->   Operation 459 'partselect' 'trunc_ln717_862' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln717_1006_cast = sext i12 %trunc_ln717_863"   --->   Operation 460 'sext' 'trunc_ln717_1006_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 461 [1/3] (2.45ns)   --->   "%mul_ln1171_373 = mul i15 %zext_ln1171_842, i15 32709"   --->   Operation 461 'mul' 'mul_ln1171_373' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln717_864 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_373, i32 3, i32 14"   --->   Operation 462 'partselect' 'trunc_ln717_864' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 463 [1/3] (2.45ns)   --->   "%mul_ln1171_374 = mul i15 %zext_ln1171_842, i15 73"   --->   Operation 463 'mul' 'mul_ln1171_374' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%lshr_ln717_1617_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_374, i32 3, i32 14"   --->   Operation 464 'partselect' 'lshr_ln717_1617_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%r_V_31 = zext i8 %p_read_185"   --->   Operation 465 'zext' 'r_V_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%shl_ln1171_223 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_185, i4 0"   --->   Operation 466 'bitconcatenate' 'shl_ln1171_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln1171_844 = zext i12 %shl_ln1171_223"   --->   Operation 467 'zext' 'zext_ln1171_844' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (1.54ns)   --->   "%sub_ln1171_490 = sub i13 0, i13 %zext_ln1171_844"   --->   Operation 468 'sub' 'sub_ln1171_490' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/3] (2.45ns)   --->   "%mul_ln1171_375 = mul i15 %zext_ln1171_843, i15 91"   --->   Operation 469 'mul' 'mul_ln1171_375' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln1171_35 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_375, i32 3, i32 14"   --->   Operation 470 'partselect' 'trunc_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 471 [3/3] (2.45ns)   --->   "%mul_ln1171_376 = mul i16 %r_V_31, i16 65454"   --->   Operation 471 'mul' 'mul_ln1171_376' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (1.53ns)   --->   "%add_ln712_1804 = add i14 %trunc_ln717_995_cast, i14 %trunc_ln717_1006_cast"   --->   Operation 472 'add' 'add_ln712_1804' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.10>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln1171_717 = zext i8 %p_read46"   --->   Operation 473 'zext' 'zext_ln1171_717' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%shl_ln1171_185 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read46, i4 0"   --->   Operation 474 'bitconcatenate' 'shl_ln1171_185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln1171_720 = zext i12 %shl_ln1171_185"   --->   Operation 475 'zext' 'zext_ln1171_720' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (1.54ns)   --->   "%sub_ln1171_458 = sub i13 0, i13 %zext_ln1171_720"   --->   Operation 476 'sub' 'sub_ln1171_458' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 477 [1/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_715, i15 73"   --->   Operation 477 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171, i32 3, i32 14"   --->   Operation 478 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read46, i2 0"   --->   Operation 479 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln1171_721 = zext i10 %tmp"   --->   Operation 480 'zext' 'zext_ln1171_721' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 481 [1/1] (1.41ns)   --->   "%sub_ln1171_511 = sub i11 %zext_ln1171_717, i11 %zext_ln1171_721"   --->   Operation 481 'sub' 'sub_ln1171_511' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln717_798 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_511, i32 3, i32 10"   --->   Operation 482 'partselect' 'trunc_ln717_798' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 483 [1/3] (2.45ns)   --->   "%mul_ln717 = mul i13 %zext_ln1171, i13 29"   --->   Operation 483 'mul' 'mul_ln717' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%lshr_ln717_1494_cast = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717, i32 3, i32 12"   --->   Operation 484 'partselect' 'lshr_ln717_1494_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 485 [1/3] (2.45ns)   --->   "%mul_ln1171_301 = mul i15 %zext_ln1171_723, i15 32733"   --->   Operation 485 'mul' 'mul_ln1171_301' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln717_799 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_301, i32 3, i32 14"   --->   Operation 486 'partselect' 'trunc_ln717_799' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 487 [1/3] (2.45ns)   --->   "%mul_ln717_174 = mul i12 %zext_ln717, i12 11"   --->   Operation 487 'mul' 'mul_ln717_174' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%lshr_ln717_s = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_174, i32 3, i32 11"   --->   Operation 488 'partselect' 'lshr_ln717_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 489 [1/3] (2.45ns)   --->   "%mul_ln1171_302 = mul i14 %zext_ln1171_722, i14 49"   --->   Operation 489 'mul' 'mul_ln1171_302' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln1171_1 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_302, i32 3, i32 13"   --->   Operation 490 'partselect' 'trunc_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 491 [1/3] (2.45ns)   --->   "%mul_ln1171_303 = mul i16 %r_V_1, i16 65429"   --->   Operation 491 'mul' 'mul_ln1171_303' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln717_800 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_303, i32 3, i32 15"   --->   Operation 492 'partselect' 'trunc_ln717_800' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 493 [1/3] (2.45ns)   --->   "%mul_ln1171_304 = mul i15 %zext_ln1171_723, i15 81"   --->   Operation 493 'mul' 'mul_ln1171_304' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%lshr_ln717_1499_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_304, i32 3, i32 14"   --->   Operation 494 'partselect' 'lshr_ln717_1499_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 495 [2/3] (2.45ns)   --->   "%mul_ln1171_305 = mul i16 %r_V_2, i16 65457"   --->   Operation 495 'mul' 'mul_ln1171_305' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 496 [1/3] (2.45ns)   --->   "%mul_ln1171_306 = mul i14 %zext_ln1171_726, i14 58"   --->   Operation 496 'mul' 'mul_ln1171_306' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln1171_2 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_306, i32 3, i32 13"   --->   Operation 497 'partselect' 'trunc_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln1171_728 = zext i10 %lshr_ln717_1"   --->   Operation 498 'zext' 'zext_ln1171_728' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "%lshr_ln717_1503_cast_cast = zext i12 %lshr_ln717_1503_cast"   --->   Operation 499 'zext' 'lshr_ln717_1503_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%r_V_3 = zext i8 %p_read349"   --->   Operation 500 'zext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln1171_116 = sext i15 %sub_ln1171_460"   --->   Operation 501 'sext' 'sext_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "%shl_ln1171_187 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read349, i4 0"   --->   Operation 502 'bitconcatenate' 'shl_ln1171_187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln1171_730 = zext i12 %shl_ln1171_187"   --->   Operation 503 'zext' 'zext_ln1171_730' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln1171_731 = zext i12 %shl_ln1171_187"   --->   Operation 504 'zext' 'zext_ln1171_731' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 505 [1/1] (1.53ns)   --->   "%sub_ln1171_461 = sub i16 %sext_ln1171_116, i16 %zext_ln1171_730"   --->   Operation 505 'sub' 'sub_ln1171_461' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln717_802 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_461, i32 3, i32 15"   --->   Operation 506 'partselect' 'trunc_ln717_802' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%shl_ln1171_188 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read349, i2 0"   --->   Operation 507 'bitconcatenate' 'shl_ln1171_188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln1171_732 = zext i10 %shl_ln1171_188"   --->   Operation 508 'zext' 'zext_ln1171_732' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 509 [1/1] (1.54ns)   --->   "%sub_ln1171_462 = sub i13 %zext_ln1171_732, i13 %zext_ln1171_731"   --->   Operation 509 'sub' 'sub_ln1171_462' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln717_803 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_462, i32 3, i32 12"   --->   Operation 510 'partselect' 'trunc_ln717_803' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%shl_ln1171_189 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read349, i7 0"   --->   Operation 511 'bitconcatenate' 'shl_ln1171_189' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln1171_733 = zext i15 %shl_ln1171_189"   --->   Operation 512 'zext' 'zext_ln1171_733' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 513 [1/1] (1.53ns)   --->   "%sub_ln1171_463 = sub i16 %zext_ln1171_733, i16 %r_V_3"   --->   Operation 513 'sub' 'sub_ln1171_463' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%lshr_ln717_1506_cast = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_463, i32 3, i32 15"   --->   Operation 514 'partselect' 'lshr_ln717_1506_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 515 [1/3] (2.45ns)   --->   "%mul_ln1171_308 = mul i16 %r_V_4, i16 65461"   --->   Operation 515 'mul' 'mul_ln1171_308' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln717_804 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_308, i32 3, i32 15"   --->   Operation 516 'partselect' 'trunc_ln717_804' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 517 [1/3] (2.45ns)   --->   "%mul_ln1171_309 = mul i14 %zext_ln1171_735, i14 16359"   --->   Operation 517 'mul' 'mul_ln1171_309' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln717_805 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_309, i32 3, i32 13"   --->   Operation 518 'partselect' 'trunc_ln717_805' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln1171_737 = zext i13 %trunc_ln1171_3"   --->   Operation 519 'zext' 'zext_ln1171_737' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 520 [2/3] (2.45ns)   --->   "%mul_ln1171_310 = mul i15 %zext_ln1171_734, i15 32721"   --->   Operation 520 'mul' 'mul_ln1171_310' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 521 [1/3] (2.45ns)   --->   "%mul_ln1171_311 = mul i15 %zext_ln1171_739, i15 97"   --->   Operation 521 'mul' 'mul_ln1171_311' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln1171_4 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_311, i32 3, i32 14"   --->   Operation 522 'partselect' 'trunc_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln1171_75 = zext i8 %p_read551"   --->   Operation 523 'zext' 'zext_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%shl_ln717_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read551, i4 0"   --->   Operation 524 'bitconcatenate' 'shl_ln717_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln717_367 = zext i12 %shl_ln717_s"   --->   Operation 525 'zext' 'zext_ln717_367' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (1.54ns)   --->   "%sub_ln717_197 = sub i13 %zext_ln717_367, i13 %zext_ln1171_75"   --->   Operation 526 'sub' 'sub_ln717_197' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln1171_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_197, i32 3, i32 12"   --->   Operation 527 'partselect' 'trunc_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 528 [1/3] (2.45ns)   --->   "%mul_ln1171_312 = mul i14 %zext_ln1171_738, i14 47"   --->   Operation 528 'mul' 'mul_ln1171_312' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%lshr_ln717_2 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_312, i32 3, i32 13"   --->   Operation 529 'partselect' 'lshr_ln717_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 530 [1/3] (2.45ns)   --->   "%mul_ln1171_313 = mul i15 %zext_ln1171_739, i15 32724"   --->   Operation 530 'mul' 'mul_ln1171_313' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln717_807 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_313, i32 3, i32 14"   --->   Operation 531 'partselect' 'trunc_ln717_807' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%shl_ln1171_191 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read551, i7 0"   --->   Operation 532 'bitconcatenate' 'shl_ln1171_191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln1171_742 = zext i15 %shl_ln1171_191"   --->   Operation 533 'zext' 'zext_ln1171_742' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 534 [1/1] (1.53ns)   --->   "%sub_ln1171_465 = sub i16 0, i16 %zext_ln1171_742"   --->   Operation 534 'sub' 'sub_ln1171_465' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln717_808 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_465, i32 3, i32 15"   --->   Operation 535 'partselect' 'trunc_ln717_808' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1171_341 = sext i9 %trunc_ln717_809"   --->   Operation 536 'sext' 'sext_ln1171_341' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln1171_744 = zext i10 %sext_ln1171_341"   --->   Operation 537 'zext' 'zext_ln1171_744' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 538 [1/3] (2.45ns)   --->   "%mul_ln1171_314 = mul i16 %r_V_6, i16 65450"   --->   Operation 538 'mul' 'mul_ln1171_314' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln717_810 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_314, i32 3, i32 15"   --->   Operation 539 'partselect' 'trunc_ln717_810' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 540 [1/3] (2.45ns)   --->   "%mul_ln1171_315 = mul i15 %zext_ln1171_743, i15 32725"   --->   Operation 540 'mul' 'mul_ln1171_315' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln717_811 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_315, i32 3, i32 14"   --->   Operation 541 'partselect' 'trunc_ln717_811' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln717_371 = zext i11 %lshr_ln717_3"   --->   Operation 542 'zext' 'zext_ln717_371' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "%lshr_ln717_1520_cast_cast = zext i12 %lshr_ln717_1520_cast"   --->   Operation 543 'zext' 'lshr_ln717_1520_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 544 [1/3] (2.45ns)   --->   "%mul_ln1171_316 = mul i16 %r_V_7, i16 65441"   --->   Operation 544 'mul' 'mul_ln1171_316' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln717_812 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_316, i32 3, i32 15"   --->   Operation 545 'partselect' 'trunc_ln717_812' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 546 [1/3] (2.45ns)   --->   "%mul_ln1171_317 = mul i14 %zext_ln1171_750, i14 16359"   --->   Operation 546 'mul' 'mul_ln1171_317' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln717_813 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_317, i32 3, i32 13"   --->   Operation 547 'partselect' 'trunc_ln717_813' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln1171_751 = zext i12 %trunc_ln1171_6"   --->   Operation 548 'zext' 'zext_ln1171_751' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%lshr_ln717_1524_cast_cast = zext i12 %lshr_ln717_1524_cast"   --->   Operation 549 'zext' 'lshr_ln717_1524_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 550 [1/3] (2.45ns)   --->   "%mul_ln1171_320 = mul i14 %zext_ln1171_752, i14 16361"   --->   Operation 550 'mul' 'mul_ln1171_320' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln717_814 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_320, i32 3, i32 13"   --->   Operation 551 'partselect' 'trunc_ln717_814' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 552 [1/3] (2.45ns)   --->   "%mul_ln717_175 = mul i12 %zext_ln717_372, i12 11"   --->   Operation 552 'mul' 'mul_ln717_175' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln1171_7 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_175, i32 3, i32 11"   --->   Operation 553 'partselect' 'trunc_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 554 [1/3] (2.45ns)   --->   "%mul_ln1171_321 = mul i16 %r_V_8, i16 65434"   --->   Operation 554 'mul' 'mul_ln1171_321' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln717_815 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_321, i32 3, i32 15"   --->   Operation 555 'partselect' 'trunc_ln717_815' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln1171_756 = zext i12 %trunc_ln1171_8"   --->   Operation 556 'zext' 'zext_ln1171_756' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 557 [1/1] (0.00ns)   --->   "%lshr_ln717_1529_cast_cast = zext i12 %lshr_ln717_1529_cast"   --->   Operation 557 'zext' 'lshr_ln717_1529_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 558 [1/3] (2.45ns)   --->   "%mul_ln1171_322 = mul i16 %r_V_9, i16 65439"   --->   Operation 558 'mul' 'mul_ln1171_322' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln717_816 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_322, i32 3, i32 15"   --->   Operation 559 'partselect' 'trunc_ln717_816' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 560 [1/3] (2.45ns)   --->   "%mul_ln1171_323 = mul i16 %r_V_9, i16 65433"   --->   Operation 560 'mul' 'mul_ln1171_323' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln717_817 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_323, i32 3, i32 15"   --->   Operation 561 'partselect' 'trunc_ln717_817' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 562 [1/1] (0.00ns)   --->   "%shl_ln1171_198 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read955, i7 0"   --->   Operation 562 'bitconcatenate' 'shl_ln1171_198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln1171_759 = zext i15 %shl_ln1171_198"   --->   Operation 563 'zext' 'zext_ln1171_759' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 564 [1/1] (0.00ns)   --->   "%shl_ln1171_199 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read955, i1 0"   --->   Operation 564 'bitconcatenate' 'shl_ln1171_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln1171_760 = zext i9 %shl_ln1171_199"   --->   Operation 565 'zext' 'zext_ln1171_760' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 566 [1/1] (1.53ns)   --->   "%sub_ln1171_466 = sub i16 %zext_ln1171_759, i16 %zext_ln1171_760"   --->   Operation 566 'sub' 'sub_ln1171_466' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln1171_9 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_466, i32 3, i32 15"   --->   Operation 567 'partselect' 'trunc_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln1171_762 = zext i12 %trunc_ln1171_s"   --->   Operation 568 'zext' 'zext_ln1171_762' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 569 [1/3] (2.45ns)   --->   "%mul_ln1171_325 = mul i16 %r_V_9, i16 65466"   --->   Operation 569 'mul' 'mul_ln1171_325' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln717_818 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_325, i32 3, i32 15"   --->   Operation 570 'partselect' 'trunc_ln717_818' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i12 %trunc_ln717_819"   --->   Operation 571 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln717_373 = zext i8 %p_read1056"   --->   Operation 572 'zext' 'zext_ln717_373' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "%shl_ln717_195 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read1056, i3 0"   --->   Operation 573 'bitconcatenate' 'shl_ln717_195' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln717_374 = zext i11 %shl_ln717_195"   --->   Operation 574 'zext' 'zext_ln717_374' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 575 [1/1] (1.48ns)   --->   "%add_ln717 = add i12 %zext_ln717_374, i12 %zext_ln717_373"   --->   Operation 575 'add' 'add_ln717' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln1171_10 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717, i32 3, i32 11"   --->   Operation 576 'partselect' 'trunc_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 577 [1/1] (0.00ns)   --->   "%shl_ln1171_200 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read1056, i1 0"   --->   Operation 577 'bitconcatenate' 'shl_ln1171_200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln1171_765 = zext i9 %shl_ln1171_200"   --->   Operation 578 'zext' 'zext_ln1171_765' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 579 [1/1] (1.36ns)   --->   "%sub_ln1171_467 = sub i10 0, i10 %zext_ln1171_765"   --->   Operation 579 'sub' 'sub_ln1171_467' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln717_820 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_467, i32 3, i32 9"   --->   Operation 580 'partselect' 'trunc_ln717_820' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 581 [1/3] (2.45ns)   --->   "%mul_ln1171_327 = mul i16 %r_V_10, i16 65441"   --->   Operation 581 'mul' 'mul_ln1171_327' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln717_821 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_327, i32 3, i32 15"   --->   Operation 582 'partselect' 'trunc_ln717_821' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 583 [1/1] (0.00ns)   --->   "%lshr_ln717_1539_cast_cast = zext i12 %lshr_ln717_1539_cast"   --->   Operation 583 'zext' 'lshr_ln717_1539_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln1171_766 = zext i8 %p_read1157"   --->   Operation 584 'zext' 'zext_ln1171_766' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 585 [1/3] (2.45ns)   --->   "%mul_ln1171_330 = mul i14 %zext_ln1171_767, i14 46"   --->   Operation 585 'mul' 'mul_ln1171_330' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln1171_12 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_330, i32 3, i32 13"   --->   Operation 586 'partselect' 'trunc_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln1171_133 = sext i15 %sub_ln1171_468"   --->   Operation 587 'sext' 'sext_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 588 [1/1] (0.00ns)   --->   "%shl_ln1171_202 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read1157, i3 0"   --->   Operation 588 'bitconcatenate' 'shl_ln1171_202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln1171_771 = zext i11 %shl_ln1171_202"   --->   Operation 589 'zext' 'zext_ln1171_771' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 590 [1/1] (1.53ns)   --->   "%sub_ln1171_469 = sub i16 %sext_ln1171_133, i16 %zext_ln1171_771"   --->   Operation 590 'sub' 'sub_ln1171_469' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln717_822 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_469, i32 3, i32 15"   --->   Operation 591 'partselect' 'trunc_ln717_822' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln1171_135 = sext i13 %trunc_ln717_823"   --->   Operation 592 'sext' 'sext_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 593 [1/1] (1.30ns)   --->   "%sub_ln1171_470 = sub i9 0, i9 %zext_ln1171_766"   --->   Operation 593 'sub' 'sub_ln1171_470' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln717_824 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_470, i32 3, i32 8"   --->   Operation 594 'partselect' 'trunc_ln717_824' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 595 [1/1] (0.00ns)   --->   "%shl_ln1171_203 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_200, i6 0"   --->   Operation 595 'bitconcatenate' 'shl_ln1171_203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln1171_772 = zext i14 %shl_ln1171_203"   --->   Operation 596 'zext' 'zext_ln1171_772' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 597 [1/1] (0.00ns)   --->   "%shl_ln1171_204 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_200, i4 0"   --->   Operation 597 'bitconcatenate' 'shl_ln1171_204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln1171_773 = zext i12 %shl_ln1171_204"   --->   Operation 598 'zext' 'zext_ln1171_773' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 599 [1/1] (1.52ns)   --->   "%add_ln1171_39 = add i15 %zext_ln1171_772, i15 %zext_ln1171_773"   --->   Operation 599 'add' 'add_ln1171_39' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln1171_13 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_39, i32 3, i32 14"   --->   Operation 600 'partselect' 'trunc_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln717_375 = zext i12 %shl_ln1171_204"   --->   Operation 601 'zext' 'zext_ln717_375' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 602 [1/1] (0.00ns)   --->   "%shl_ln717_196 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_200, i1 0"   --->   Operation 602 'bitconcatenate' 'shl_ln717_196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln717_376 = zext i9 %shl_ln717_196"   --->   Operation 603 'zext' 'zext_ln717_376' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 604 [1/1] (1.54ns)   --->   "%add_ln717_139 = add i13 %zext_ln717_375, i13 %zext_ln717_376"   --->   Operation 604 'add' 'add_ln717_139' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln1171_14 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_139, i32 3, i32 12"   --->   Operation 605 'partselect' 'trunc_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln1171_776 = zext i9 %shl_ln717_196"   --->   Operation 606 'zext' 'zext_ln1171_776' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 607 [1/1] (1.52ns)   --->   "%sub_ln1171_471 = sub i15 %zext_ln1171_772, i15 %zext_ln1171_776"   --->   Operation 607 'sub' 'sub_ln1171_471' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln717_825 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_471, i32 3, i32 14"   --->   Operation 608 'partselect' 'trunc_ln717_825' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln1171_136 = sext i13 %trunc_ln717_826"   --->   Operation 609 'sext' 'sext_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 610 [1/3] (2.45ns)   --->   "%mul_ln1171_334 = mul i14 %zext_ln1171_779, i14 57"   --->   Operation 610 'mul' 'mul_ln1171_334' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln1171_15 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_334, i32 3, i32 13"   --->   Operation 611 'partselect' 'trunc_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln717_377 = zext i8 %p_read_199"   --->   Operation 612 'zext' 'zext_ln717_377' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 613 [1/1] (0.00ns)   --->   "%shl_ln717_197 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_199, i3 0"   --->   Operation 613 'bitconcatenate' 'shl_ln717_197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln717_378 = zext i11 %shl_ln717_197"   --->   Operation 614 'zext' 'zext_ln717_378' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 615 [1/1] (1.48ns)   --->   "%sub_ln717_199 = sub i12 %zext_ln717_378, i12 %zext_ln717_377"   --->   Operation 615 'sub' 'sub_ln717_199' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln717_828 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_199, i32 3, i32 11"   --->   Operation 616 'partselect' 'trunc_ln717_828' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 617 [1/3] (2.45ns)   --->   "%mul_ln1171_335 = mul i14 %zext_ln1171_779, i14 16357"   --->   Operation 617 'mul' 'mul_ln1171_335' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln717_829 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_335, i32 3, i32 13"   --->   Operation 618 'partselect' 'trunc_ln717_829' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln1171_782 = zext i10 %trunc_ln1171_16"   --->   Operation 619 'zext' 'zext_ln1171_782' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 620 [1/3] (2.45ns)   --->   "%mul_ln1171_336 = mul i15 %zext_ln1171_778, i15 32711"   --->   Operation 620 'mul' 'mul_ln1171_336' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln717_830 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_336, i32 3, i32 14"   --->   Operation 621 'partselect' 'trunc_ln717_830' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln1171_784 = zext i8 %p_read_198"   --->   Operation 622 'zext' 'zext_ln1171_784' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln1171_785 = zext i8 %p_read_198"   --->   Operation 623 'zext' 'zext_ln1171_785' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 624 [1/3] (2.45ns)   --->   "%mul_ln1171_337 = mul i14 %zext_ln1171_786, i14 51"   --->   Operation 624 'mul' 'mul_ln1171_337' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 625 [1/1] (0.00ns)   --->   "%lshr_ln717_4 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_337, i32 3, i32 13"   --->   Operation 625 'partselect' 'lshr_ln717_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 626 [1/1] (1.30ns)   --->   "%sub_ln1171_472 = sub i9 0, i9 %zext_ln1171_785"   --->   Operation 626 'sub' 'sub_ln1171_472' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln717_831 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_472, i32 3, i32 8"   --->   Operation 627 'partselect' 'trunc_ln717_831' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln1171_138 = sext i12 %sub_ln1171_473"   --->   Operation 628 'sext' 'sext_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 629 [1/1] (1.54ns)   --->   "%sub_ln1171_474 = sub i13 %sext_ln1171_138, i13 %zext_ln1171_784"   --->   Operation 629 'sub' 'sub_ln1171_474' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln717_832 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_474, i32 3, i32 12"   --->   Operation 630 'partselect' 'trunc_ln717_832' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 631 [1/1] (0.00ns)   --->   "%shl_ln1171_206 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_198, i7 0"   --->   Operation 631 'bitconcatenate' 'shl_ln1171_206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln1171_788 = zext i15 %shl_ln1171_206"   --->   Operation 632 'zext' 'zext_ln1171_788' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 633 [1/1] (1.53ns)   --->   "%sub_ln1171_475 = sub i16 0, i16 %zext_ln1171_788"   --->   Operation 633 'sub' 'sub_ln1171_475' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln717_833 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_475, i32 3, i32 15"   --->   Operation 634 'partselect' 'trunc_ln717_833' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 635 [1/1] (0.00ns)   --->   "%lshr_ln717_1559_cast_cast = zext i12 %lshr_ln717_1559_cast"   --->   Operation 635 'zext' 'lshr_ln717_1559_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 636 [1/3] (2.45ns)   --->   "%mul_ln1171_339 = mul i15 %zext_ln1171_790, i15 32725"   --->   Operation 636 'mul' 'mul_ln1171_339' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln717_834 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_339, i32 3, i32 14"   --->   Operation 637 'partselect' 'trunc_ln717_834' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 638 [1/3] (2.45ns)   --->   "%mul_ln1171_340 = mul i14 %zext_ln1171_789, i14 55"   --->   Operation 638 'mul' 'mul_ln1171_340' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 639 [1/1] (0.00ns)   --->   "%lshr_ln717_5 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_340, i32 3, i32 13"   --->   Operation 639 'partselect' 'lshr_ln717_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 640 [1/3] (2.45ns)   --->   "%mul_ln1171_341 = mul i14 %zext_ln1171_789, i14 16362"   --->   Operation 640 'mul' 'mul_ln1171_341' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln717_835 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_341, i32 3, i32 13"   --->   Operation 641 'partselect' 'trunc_ln717_835' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln1171_350 = sext i12 %trunc_ln717_836"   --->   Operation 642 'sext' 'sext_ln1171_350' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 643 [1/3] (2.45ns)   --->   "%mul_ln1171_343 = mul i14 %zext_ln1171_791, i14 58"   --->   Operation 643 'mul' 'mul_ln1171_343' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln1171_17 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_343, i32 3, i32 13"   --->   Operation 644 'partselect' 'trunc_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 645 [1/1] (0.00ns)   --->   "%shl_ln1171_207 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_196, i7 0"   --->   Operation 645 'bitconcatenate' 'shl_ln1171_207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln1171_795 = zext i15 %shl_ln1171_207"   --->   Operation 646 'zext' 'zext_ln1171_795' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 647 [1/1] (0.00ns)   --->   "%shl_ln1171_208 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_196, i3 0"   --->   Operation 647 'bitconcatenate' 'shl_ln1171_208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln1171_796 = zext i11 %shl_ln1171_208"   --->   Operation 648 'zext' 'zext_ln1171_796' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 649 [1/1] (1.53ns)   --->   "%sub_ln1171_476 = sub i16 %zext_ln1171_796, i16 %zext_ln1171_795"   --->   Operation 649 'sub' 'sub_ln1171_476' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln717_837 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_476, i32 3, i32 15"   --->   Operation 650 'partselect' 'trunc_ln717_837' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln1171_143 = sext i11 %trunc_ln717_838"   --->   Operation 651 'sext' 'sext_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln1171_798 = zext i11 %trunc_ln1171_19"   --->   Operation 652 'zext' 'zext_ln1171_798' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 653 [1/3] (2.45ns)   --->   "%mul_ln1171_347 = mul i16 %r_V_19, i16 65453"   --->   Operation 653 'mul' 'mul_ln1171_347' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 654 [1/1] (0.00ns)   --->   "%trunc_ln717_839 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_347, i32 3, i32 15"   --->   Operation 654 'partselect' 'trunc_ln717_839' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln717_382 = zext i6 %lshr_ln717_6"   --->   Operation 655 'zext' 'zext_ln717_382' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 656 [1/3] (2.45ns)   --->   "%mul_ln717_177 = mul i13 %zext_ln717_381, i13 22"   --->   Operation 656 'mul' 'mul_ln717_177' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 657 [1/1] (0.00ns)   --->   "%lshr_ln717_7 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_177, i32 3, i32 12"   --->   Operation 657 'partselect' 'lshr_ln717_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 658 [1/1] (0.00ns)   --->   "%shl_ln1171_209 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_194, i6 0"   --->   Operation 658 'bitconcatenate' 'shl_ln1171_209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln1171_801 = zext i14 %shl_ln1171_209"   --->   Operation 659 'zext' 'zext_ln1171_801' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 660 [1/1] (0.00ns)   --->   "%shl_ln1171_210 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_194, i2 0"   --->   Operation 660 'bitconcatenate' 'shl_ln1171_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln1171_802 = zext i10 %shl_ln1171_210"   --->   Operation 661 'zext' 'zext_ln1171_802' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 662 [1/1] (1.52ns)   --->   "%sub_ln1171_477 = sub i15 %zext_ln1171_801, i15 %zext_ln1171_802"   --->   Operation 662 'sub' 'sub_ln1171_477' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln717_840 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_477, i32 3, i32 14"   --->   Operation 663 'partselect' 'trunc_ln717_840' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln1171_804 = zext i11 %trunc_ln1171_20"   --->   Operation 664 'zext' 'zext_ln1171_804' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln1171_144 = sext i13 %trunc_ln717_841"   --->   Operation 665 'sext' 'sext_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln1171_145 = sext i12 %trunc_ln717_842"   --->   Operation 666 'sext' 'sext_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln717_973_cast = sext i12 %trunc_ln717_843"   --->   Operation 667 'sext' 'trunc_ln717_973_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln1171_147 = sext i13 %trunc_ln717_844"   --->   Operation 668 'sext' 'sext_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln1171_807 = zext i12 %trunc_ln1171_21"   --->   Operation 669 'zext' 'zext_ln1171_807' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 670 [1/1] (0.00ns)   --->   "%trunc_ln717_977_cast = sext i13 %trunc_ln717_845"   --->   Operation 670 'sext' 'trunc_ln717_977_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 671 [1/3] (2.45ns)   --->   "%mul_ln1171_354 = mul i14 %zext_ln1171_810, i14 16363"   --->   Operation 671 'mul' 'mul_ln1171_354' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln717_846 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_354, i32 3, i32 13"   --->   Operation 672 'partselect' 'trunc_ln717_846' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln1171_811 = zext i10 %trunc_ln1171_23"   --->   Operation 673 'zext' 'zext_ln1171_811' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln717_979_cast = sext i13 %trunc_ln717_847"   --->   Operation 674 'sext' 'trunc_ln717_979_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln1171_149 = sext i7 %trunc_ln717_848"   --->   Operation 675 'sext' 'sext_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 676 [2/3] (2.45ns)   --->   "%mul_ln1171_356 = mul i15 %zext_ln1171_812, i15 32711"   --->   Operation 676 'mul' 'mul_ln1171_356' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln1171_151 = sext i13 %trunc_ln717_850"   --->   Operation 677 'sext' 'sext_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln1171_152 = sext i13 %trunc_ln717_851"   --->   Operation 678 'sext' 'sext_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln1171_817 = zext i11 %trunc_ln1171_24"   --->   Operation 679 'zext' 'zext_ln1171_817' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln1171_154 = sext i13 %trunc_ln717_853"   --->   Operation 680 'sext' 'sext_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 681 [1/3] (2.45ns)   --->   "%mul_ln1171_362 = mul i14 %zext_ln1171_818, i14 58"   --->   Operation 681 'mul' 'mul_ln1171_362' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 682 [1/1] (0.00ns)   --->   "%lshr_ln717_8 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_362, i32 3, i32 13"   --->   Operation 682 'partselect' 'lshr_ln717_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 683 [2/3] (2.45ns)   --->   "%mul_ln1171_363 = mul i16 %r_V_25, i16 65444"   --->   Operation 683 'mul' 'mul_ln1171_363' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln1171_819 = zext i10 %trunc_ln1171_25"   --->   Operation 684 'zext' 'zext_ln1171_819' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln717_991_cast = sext i12 %trunc_ln717_855"   --->   Operation 685 'sext' 'trunc_ln717_991_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 686 [1/3] (2.45ns)   --->   "%mul_ln1171_365 = mul i16 %r_V_26, i16 65450"   --->   Operation 686 'mul' 'mul_ln1171_365' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln717_856 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_365, i32 3, i32 15"   --->   Operation 687 'partselect' 'trunc_ln717_856' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln1171_823 = zext i10 %trunc_ln1171_27"   --->   Operation 688 'zext' 'zext_ln1171_823' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln1171_827 = zext i10 %trunc_ln1171_29"   --->   Operation 689 'zext' 'zext_ln1171_827' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln1171_828 = zext i11 %trunc_ln1171_30"   --->   Operation 690 'zext' 'zext_ln1171_828' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln1171_354 = sext i12 %trunc_ln717_858"   --->   Operation 691 'sext' 'sext_ln1171_354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln717_111 = sext i12 %trunc_ln717_859"   --->   Operation 692 'sext' 'sext_ln717_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 693 [1/1] (0.00ns)   --->   "%lshr_ln717_1606_cast = zext i8 %lshr_ln717_9"   --->   Operation 693 'zext' 'lshr_ln717_1606_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 694 [1/3] (2.45ns)   --->   "%mul_ln1171_367 = mul i16 %r_V_28, i16 65446"   --->   Operation 694 'mul' 'mul_ln1171_367' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln717_861 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_367, i32 3, i32 15"   --->   Operation 695 'partselect' 'trunc_ln717_861' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln1171_836 = zext i10 %trunc_ln1171_31"   --->   Operation 696 'zext' 'zext_ln1171_836' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln1171_837 = zext i11 %trunc_ln1171_32"   --->   Operation 697 'zext' 'zext_ln1171_837' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln1171_161 = sext i13 %trunc_ln717_862"   --->   Operation 698 'sext' 'sext_ln1171_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln1171_355 = sext i12 %trunc_ln717_864"   --->   Operation 699 'sext' 'sext_ln1171_355' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 700 [1/1] (0.00ns)   --->   "%lshr_ln717_1617_cast_cast = zext i12 %lshr_ln717_1617_cast"   --->   Operation 700 'zext' 'lshr_ln717_1617_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln1171_163 = sext i13 %sub_ln1171_490"   --->   Operation 701 'sext' 'sext_ln1171_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 702 [1/1] (0.00ns)   --->   "%shl_ln1171_224 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_185, i2 0"   --->   Operation 702 'bitconcatenate' 'shl_ln1171_224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln1171_845 = zext i10 %shl_ln1171_224"   --->   Operation 703 'zext' 'zext_ln1171_845' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 704 [1/1] (1.53ns)   --->   "%sub_ln1171_491 = sub i14 %sext_ln1171_163, i14 %zext_ln1171_845"   --->   Operation 704 'sub' 'sub_ln1171_491' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln717_865 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_491, i32 3, i32 13"   --->   Operation 705 'partselect' 'trunc_ln717_865' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln1171_846 = zext i12 %trunc_ln1171_35"   --->   Operation 706 'zext' 'zext_ln1171_846' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 707 [2/3] (2.45ns)   --->   "%mul_ln1171_376 = mul i16 %r_V_31, i16 65454"   --->   Operation 707 'mul' 'mul_ln1171_376' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 708 [1/1] (0.00ns)   --->   "%shl_ln1171_225 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_185, i1 0"   --->   Operation 708 'bitconcatenate' 'shl_ln1171_225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln1171_847 = zext i9 %shl_ln1171_225"   --->   Operation 709 'zext' 'zext_ln1171_847' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 710 [1/1] (1.36ns)   --->   "%sub_ln1171_492 = sub i10 0, i10 %zext_ln1171_847"   --->   Operation 710 'sub' 'sub_ln1171_492' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln717_867 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_492, i32 3, i32 9"   --->   Operation 711 'partselect' 'trunc_ln717_867' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 712 [1/1] (1.53ns)   --->   "%add_ln712_1692 = add i14 %sext_ln1171_135, i14 %sext_ln1171_136"   --->   Operation 712 'add' 'add_ln712_1692' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 713 [1/1] (1.53ns)   --->   "%add_ln712_1695 = add i14 %sext_ln1171_145, i14 %sext_ln1171_151"   --->   Operation 713 'add' 'add_ln712_1695' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 714 [1/1] (1.53ns)   --->   "%add_ln712_1697 = add i14 %sext_ln1171_154, i14 %sext_ln717_111"   --->   Operation 714 'add' 'add_ln712_1697' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 715 [1/1] (1.53ns)   --->   "%add_ln712_1698 = add i14 %sext_ln1171_161, i14 %zext_ln1171_728"   --->   Operation 715 'add' 'add_ln712_1698' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 716 [1/1] (1.53ns)   --->   "%add_ln712_1702 = add i14 %zext_ln1171_737, i14 %zext_ln717_371"   --->   Operation 716 'add' 'add_ln712_1702' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1704 = add i13 %zext_ln1171_756, i13 %zext_ln1171_762"   --->   Operation 717 'add' 'add_ln712_1704' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 718 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1705 = add i13 %add_ln712_1704, i13 %zext_ln1171_751"   --->   Operation 718 'add' 'add_ln712_1705' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1707 = add i11 %zext_ln717_382, i11 %zext_ln1171_819"   --->   Operation 719 'add' 'add_ln712_1707' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 720 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1708 = add i11 %add_ln712_1707, i11 %zext_ln1171_782"   --->   Operation 720 'add' 'add_ln712_1708' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 721 [1/1] (1.54ns)   --->   "%add_ln712_1709 = add i12 %trunc_ln1171_28, i12 %zext_ln1171_837"   --->   Operation 721 'add' 'add_ln712_1709' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 722 [1/1] (1.54ns)   --->   "%add_ln712_1710 = add i13 %lshr_ln717_1617_cast_cast, i13 7968"   --->   Operation 722 'add' 'add_ln712_1710' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 723 [1/1] (1.54ns)   --->   "%add_ln712_1721 = add i13 %sext_ln717, i13 %sext_ln1171_350"   --->   Operation 723 'add' 'add_ln712_1721' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 724 [1/1] (1.53ns)   --->   "%add_ln712_1723 = add i14 %sext_ln1171_143, i14 %sext_ln1171_147"   --->   Operation 724 'add' 'add_ln712_1723' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 725 [1/1] (1.53ns)   --->   "%add_ln712_1724 = add i14 %sext_ln1171_149, i14 %sext_ln1171_152"   --->   Operation 725 'add' 'add_ln712_1724' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 726 [1/1] (1.54ns)   --->   "%add_ln712_1730 = add i12 %zext_ln1171_744, i12 %trunc_ln1171_11"   --->   Operation 726 'add' 'add_ln712_1730' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 727 [1/1] (1.54ns)   --->   "%add_ln712_1736 = add i12 %trunc_ln1171_26, i12 %zext_ln1171_827"   --->   Operation 727 'add' 'add_ln712_1736' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 728 [1/1] (1.48ns)   --->   "%add_ln712_1737 = add i11 %trunc_ln1171_33, i11 1408"   --->   Operation 728 'add' 'add_ln712_1737' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 729 [1/1] (1.48ns)   --->   "%add_ln712_1759 = add i12 %zext_ln1171_798, i12 %zext_ln1171_804"   --->   Operation 729 'add' 'add_ln712_1759' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 730 [1/1] (1.54ns)   --->   "%add_ln712_1761 = add i13 %zext_ln1171_807, i13 %zext_ln1171_828"   --->   Operation 730 'add' 'add_ln712_1761' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 731 [1/1] (1.54ns)   --->   "%add_ln712_1762 = add i13 %zext_ln1171_846, i13 8160"   --->   Operation 731 'add' 'add_ln712_1762' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 732 [1/1] (1.53ns)   --->   "%add_ln712_1775 = add i14 %sext_ln1171_144, i14 %sext_ln1171_151"   --->   Operation 732 'add' 'add_ln712_1775' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 733 [1/1] (1.54ns)   --->   "%add_ln712_1776 = add i13 %sext_ln1171_354, i13 %sext_ln1171_355"   --->   Operation 733 'add' 'add_ln712_1776' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 734 [1/1] (1.48ns)   --->   "%add_ln712_1787 = add i12 %zext_ln1171_811, i12 %zext_ln1171_817"   --->   Operation 734 'add' 'add_ln712_1787' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 735 [1/1] (1.41ns)   --->   "%add_ln712_1789 = add i11 %zext_ln1171_823, i11 %zext_ln1171_836"   --->   Operation 735 'add' 'add_ln712_1789' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 736 [1/1] (1.53ns)   --->   "%add_ln712_1801 = add i14 %trunc_ln717_973_cast, i14 %trunc_ln717_977_cast"   --->   Operation 736 'add' 'add_ln712_1801' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 737 [1/1] (1.53ns)   --->   "%add_ln712_1803 = add i14 %trunc_ln717_979_cast, i14 %trunc_ln717_991_cast"   --->   Operation 737 'add' 'add_ln712_1803' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 738 [1/1] (1.54ns)   --->   "%add_ln712_1810 = add i13 %lshr_ln717_1503_cast_cast, i13 %lshr_ln717_1520_cast_cast"   --->   Operation 738 'add' 'add_ln712_1810' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 739 [1/1] (1.54ns)   --->   "%add_ln712_1811 = add i13 %lshr_ln717_1524_cast_cast, i13 %lshr_ln717_1529_cast_cast"   --->   Operation 739 'add' 'add_ln712_1811' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 740 [1/1] (1.54ns)   --->   "%add_ln712_1814 = add i13 %lshr_ln717_1539_cast_cast, i13 %lshr_ln717_1559_cast_cast"   --->   Operation 740 'add' 'add_ln712_1814' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 741 [1/1] (1.54ns)   --->   "%add_ln712_1817 = add i12 %lshr_ln717_1592_cast, i12 %lshr_ln717_1606_cast"   --->   Operation 741 'add' 'add_ln712_1817' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 742 [1/1] (1.54ns)   --->   "%add_ln712_1818 = add i12 %lshr_ln717_1611_cast, i12 480"   --->   Operation 742 'add' 'add_ln712_1818' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.15>
ST_5 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln1171_716 = zext i8 %p_read46"   --->   Operation 743 'zext' 'zext_ln1171_716' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 744 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read46, i3 0"   --->   Operation 744 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln1171_718 = zext i11 %shl_ln"   --->   Operation 745 'zext' 'zext_ln1171_718' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 746 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read46, i1 0"   --->   Operation 746 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln1171_719 = zext i9 %shl_ln1171_s"   --->   Operation 747 'zext' 'zext_ln1171_719' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 748 [1/1] (1.48ns)   --->   "%sub_ln1171 = sub i12 %zext_ln1171_719, i12 %zext_ln1171_718"   --->   Operation 748 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171, i32 3, i32 11"   --->   Operation 749 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln1171_110 = sext i13 %sub_ln1171_458"   --->   Operation 750 'sext' 'sext_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 751 [1/1] (1.53ns)   --->   "%sub_ln1171_459 = sub i14 %sext_ln1171_110, i14 %zext_ln1171_716"   --->   Operation 751 'sub' 'sub_ln1171_459' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_459, i32 3, i32 13"   --->   Operation 752 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln1171_338 = sext i8 %trunc_ln717_798"   --->   Operation 753 'sext' 'sext_ln1171_338' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 754 [1/1] (0.00ns)   --->   "%lshr_ln717_1494_cast_cast = zext i10 %lshr_ln717_1494_cast"   --->   Operation 754 'zext' 'lshr_ln717_1494_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln717_366 = zext i9 %lshr_ln717_s"   --->   Operation 755 'zext' 'zext_ln717_366' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln1171_724 = zext i11 %trunc_ln1171_1"   --->   Operation 756 'zext' 'zext_ln1171_724' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln1171_114 = sext i13 %trunc_ln717_800"   --->   Operation 757 'sext' 'sext_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 758 [1/3] (2.45ns)   --->   "%mul_ln1171_305 = mul i16 %r_V_2, i16 65457"   --->   Operation 758 'mul' 'mul_ln1171_305' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln717_801 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_305, i32 3, i32 15"   --->   Operation 759 'partselect' 'trunc_ln717_801' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln1171_727 = zext i11 %trunc_ln1171_2"   --->   Operation 760 'zext' 'zext_ln1171_727' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln1171_117 = sext i13 %trunc_ln717_802"   --->   Operation 761 'sext' 'sext_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln1171_339 = sext i10 %trunc_ln717_803"   --->   Operation 762 'sext' 'sext_ln1171_339' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 763 [1/1] (0.00ns)   --->   "%lshr_ln717_1506_cast_cast = zext i13 %lshr_ln717_1506_cast"   --->   Operation 763 'zext' 'lshr_ln717_1506_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln1171_119 = sext i13 %trunc_ln717_804"   --->   Operation 764 'sext' 'sext_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln1171_340 = sext i11 %trunc_ln717_805"   --->   Operation 765 'sext' 'sext_ln1171_340' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 766 [1/3] (2.45ns)   --->   "%mul_ln1171_310 = mul i15 %zext_ln1171_734, i15 32721"   --->   Operation 766 'mul' 'mul_ln1171_310' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln717_806 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_310, i32 3, i32 14"   --->   Operation 767 'partselect' 'trunc_ln717_806' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln1171_740 = zext i12 %trunc_ln1171_4"   --->   Operation 768 'zext' 'zext_ln1171_740' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln1171_741 = zext i10 %trunc_ln1171_5"   --->   Operation 769 'zext' 'zext_ln1171_741' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln717_368 = zext i11 %lshr_ln717_2"   --->   Operation 770 'zext' 'zext_ln717_368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln1171_121 = sext i12 %trunc_ln717_807"   --->   Operation 771 'sext' 'sext_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln717_920_cast = sext i13 %trunc_ln717_808"   --->   Operation 772 'sext' 'trunc_ln717_920_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln1171_122 = sext i13 %trunc_ln717_810"   --->   Operation 773 'sext' 'sext_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln1171_342 = sext i12 %trunc_ln717_811"   --->   Operation 774 'sext' 'sext_ln1171_342' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln1171_124 = sext i13 %trunc_ln717_812"   --->   Operation 775 'sext' 'sext_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln1171_125 = sext i11 %trunc_ln717_813"   --->   Operation 776 'sext' 'sext_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln1171_126 = sext i11 %trunc_ln717_814"   --->   Operation 777 'sext' 'sext_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln1171_753 = zext i9 %trunc_ln1171_7"   --->   Operation 778 'zext' 'zext_ln1171_753' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln1171_127 = sext i13 %trunc_ln717_815"   --->   Operation 779 'sext' 'sext_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln1171_343 = sext i13 %trunc_ln717_816"   --->   Operation 780 'sext' 'sext_ln1171_343' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln1171_129 = sext i13 %trunc_ln717_817"   --->   Operation 781 'sext' 'sext_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln1171_761 = zext i13 %trunc_ln1171_9"   --->   Operation 782 'zext' 'zext_ln1171_761' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln717_937_cast = sext i13 %trunc_ln717_818"   --->   Operation 783 'sext' 'trunc_ln717_937_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln1171_764 = zext i9 %trunc_ln1171_10"   --->   Operation 784 'zext' 'zext_ln1171_764' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln1171_131 = sext i7 %trunc_ln717_820"   --->   Operation 785 'sext' 'sext_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln1171_132 = sext i13 %trunc_ln717_821"   --->   Operation 786 'sext' 'sext_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln1171_769 = zext i11 %trunc_ln1171_12"   --->   Operation 787 'zext' 'zext_ln1171_769' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln1171_134 = sext i13 %trunc_ln717_822"   --->   Operation 788 'sext' 'sext_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln1171_774 = zext i12 %trunc_ln1171_13"   --->   Operation 789 'zext' 'zext_ln1171_774' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln1171_775 = zext i10 %trunc_ln1171_14"   --->   Operation 790 'zext' 'zext_ln1171_775' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln1171_344 = sext i12 %trunc_ln717_825"   --->   Operation 791 'sext' 'sext_ln1171_344' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln1171_777 = zext i13 %sext_ln1171_344"   --->   Operation 792 'zext' 'zext_ln1171_777' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln1171_780 = zext i11 %trunc_ln1171_15"   --->   Operation 793 'zext' 'zext_ln1171_780' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln1171_345 = sext i9 %trunc_ln717_828"   --->   Operation 794 'sext' 'sext_ln1171_345' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln1171_781 = zext i10 %sext_ln1171_345"   --->   Operation 795 'zext' 'zext_ln1171_781' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln717_253 = sext i11 %trunc_ln717_829"   --->   Operation 796 'sext' 'sext_ln717_253' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln1171_346 = sext i12 %trunc_ln717_830"   --->   Operation 797 'sext' 'sext_ln1171_346' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln717_379 = zext i11 %lshr_ln717_4"   --->   Operation 798 'zext' 'zext_ln717_379' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln1171_347 = sext i6 %trunc_ln717_831"   --->   Operation 799 'sext' 'sext_ln1171_347' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln1171_139 = sext i10 %trunc_ln717_832"   --->   Operation 800 'sext' 'sext_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln1171_140 = sext i13 %trunc_ln717_833"   --->   Operation 801 'sext' 'sext_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln1171_348 = sext i12 %trunc_ln717_834"   --->   Operation 802 'sext' 'sext_ln1171_348' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln717_380 = zext i11 %lshr_ln717_5"   --->   Operation 803 'zext' 'zext_ln717_380' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln1171_349 = sext i11 %trunc_ln717_835"   --->   Operation 804 'sext' 'sext_ln1171_349' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln1171_793 = zext i11 %trunc_ln1171_17"   --->   Operation 805 'zext' 'zext_ln1171_793' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln1171_794 = zext i12 %trunc_ln1171_18"   --->   Operation 806 'zext' 'zext_ln1171_794' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln717_965_cast = sext i13 %trunc_ln717_837"   --->   Operation 807 'sext' 'trunc_ln717_965_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln717_109 = sext i13 %trunc_ln717_839"   --->   Operation 808 'sext' 'sext_ln717_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 809 [1/1] (0.00ns)   --->   "%lshr_ln717_1571_cast = zext i10 %lshr_ln717_7"   --->   Operation 809 'zext' 'lshr_ln717_1571_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln1171_351 = sext i12 %trunc_ln717_840"   --->   Operation 810 'sext' 'sext_ln1171_351' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln1171_803 = zext i13 %sext_ln1171_351"   --->   Operation 811 'zext' 'zext_ln1171_803' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln1171_808 = zext i12 %trunc_ln1171_22"   --->   Operation 812 'zext' 'zext_ln1171_808' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln1171_352 = sext i11 %trunc_ln717_846"   --->   Operation 813 'sext' 'sext_ln1171_352' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 814 [1/3] (2.45ns)   --->   "%mul_ln1171_356 = mul i15 %zext_ln1171_812, i15 32711"   --->   Operation 814 'mul' 'mul_ln1171_356' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 815 [1/1] (0.00ns)   --->   "%trunc_ln717_849 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_356, i32 3, i32 14"   --->   Operation 815 'partselect' 'trunc_ln717_849' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 816 [1/1] (0.00ns)   --->   "%lshr_ln717_1587_cast_cast = zext i13 %lshr_ln717_1587_cast"   --->   Operation 816 'zext' 'lshr_ln717_1587_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln717_383 = zext i11 %lshr_ln717_8"   --->   Operation 817 'zext' 'zext_ln717_383' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 818 [1/3] (2.45ns)   --->   "%mul_ln1171_363 = mul i16 %r_V_25, i16 65444"   --->   Operation 818 'mul' 'mul_ln1171_363' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 819 [1/1] (0.00ns)   --->   "%trunc_ln717_854 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_363, i32 3, i32 15"   --->   Operation 819 'partselect' 'trunc_ln717_854' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln1171_156 = sext i13 %trunc_ln717_856"   --->   Operation 820 'sext' 'sext_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 821 [1/1] (0.00ns)   --->   "%shl_ln1171_222 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_188, i7 0"   --->   Operation 821 'bitconcatenate' 'shl_ln1171_222' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln1171_835 = zext i15 %shl_ln1171_222"   --->   Operation 822 'zext' 'zext_ln1171_835' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 823 [1/1] (1.53ns)   --->   "%sub_ln1171_489 = sub i16 0, i16 %zext_ln1171_835"   --->   Operation 823 'sub' 'sub_ln1171_489' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 824 [1/1] (0.00ns)   --->   "%trunc_ln717_860 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_489, i32 3, i32 15"   --->   Operation 824 'partselect' 'trunc_ln717_860' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln1171_160 = sext i13 %trunc_ln717_861"   --->   Operation 825 'sext' 'sext_ln1171_160' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln1171_840 = zext i11 %trunc_ln1171_34"   --->   Operation 826 'zext' 'zext_ln1171_840' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln1171_164 = sext i11 %trunc_ln717_865"   --->   Operation 827 'sext' 'sext_ln1171_164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 828 [1/3] (2.45ns)   --->   "%mul_ln1171_376 = mul i16 %r_V_31, i16 65454"   --->   Operation 828 'mul' 'mul_ln1171_376' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln717_866 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_376, i32 3, i32 15"   --->   Operation 829 'partselect' 'trunc_ln717_866' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712 = add i14 %sext_ln1171_114, i14 %sext_ln1171_121"   --->   Operation 830 'add' 'add_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 831 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1691 = add i14 %add_ln712, i14 %sext_ln1171_338"   --->   Operation 831 'add' 'add_ln712_1691' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln712_466 = sext i14 %add_ln712_1692"   --->   Operation 832 'sext' 'sext_ln712_466' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 833 [1/1] (1.52ns)   --->   "%add_ln712_1693 = add i15 %sext_ln712_466, i15 %sext_ln1171_132"   --->   Operation 833 'add' 'add_ln712_1693' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln712_468 = sext i14 %add_ln712_1695"   --->   Operation 834 'sext' 'sext_ln712_468' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 835 [1/1] (1.52ns)   --->   "%add_ln712_1696 = add i15 %sext_ln712_468, i15 %sext_ln1171_140"   --->   Operation 835 'add' 'add_ln712_1696' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln712_470 = sext i14 %add_ln712_1697"   --->   Operation 836 'sext' 'sext_ln712_470' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln712_471 = sext i14 %add_ln712_1698"   --->   Operation 837 'sext' 'sext_ln712_471' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 838 [1/1] (1.52ns)   --->   "%add_ln712_1699 = add i15 %sext_ln712_471, i15 %sext_ln712_470"   --->   Operation 838 'add' 'add_ln712_1699' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i14 %add_ln712_1702"   --->   Operation 839 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1703 = add i15 %zext_ln712, i15 %lshr_ln717_1506_cast_cast"   --->   Operation 840 'add' 'add_ln712_1703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln712_671 = zext i13 %add_ln712_1705"   --->   Operation 841 'zext' 'zext_ln712_671' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 842 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1706 = add i15 %zext_ln712_671, i15 %add_ln712_1703"   --->   Operation 842 'add' 'add_ln712_1706' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln712_673 = zext i11 %add_ln712_1708"   --->   Operation 843 'zext' 'zext_ln712_673' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln712_674 = zext i12 %add_ln712_1709"   --->   Operation 844 'zext' 'zext_ln712_674' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln712_473 = sext i13 %add_ln712_1710"   --->   Operation 845 'sext' 'sext_ln712_473' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1711 = add i14 %sext_ln712_473, i14 %zext_ln712_674"   --->   Operation 846 'add' 'add_ln712_1711' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 847 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1712 = add i14 %add_ln712_1711, i14 %zext_ln712_673"   --->   Operation 847 'add' 'add_ln712_1712' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 848 [1/1] (1.53ns)   --->   "%add_ln712_1717 = add i14 %sext_ln1171_117, i14 %sext_ln1171_119"   --->   Operation 848 'add' 'add_ln712_1717' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 849 [1/1] (1.53ns)   --->   "%add_ln712_1718 = add i14 %sext_ln1171_124, i14 %sext_ln1171_126"   --->   Operation 849 'add' 'add_ln712_1718' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln712_619 = sext i13 %add_ln712_1721"   --->   Operation 850 'sext' 'sext_ln712_619' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 851 [1/1] (1.53ns)   --->   "%add_ln712_1722 = add i14 %sext_ln712_619, i14 %sext_ln1171_343"   --->   Operation 851 'add' 'add_ln712_1722' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln712_482 = sext i14 %add_ln712_1723"   --->   Operation 852 'sext' 'sext_ln712_482' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln712_483 = sext i14 %add_ln712_1724"   --->   Operation 853 'sext' 'sext_ln712_483' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 854 [1/1] (1.52ns)   --->   "%add_ln712_1725 = add i15 %sext_ln712_483, i15 %sext_ln712_482"   --->   Operation 854 'add' 'add_ln712_1725' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 855 [1/1] (1.54ns)   --->   "%add_ln712_1728 = add i14 %sext_ln1171_164, i14 %zext_ln1171_740"   --->   Operation 855 'add' 'add_ln712_1728' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln712_675 = zext i12 %add_ln712_1730"   --->   Operation 856 'zext' 'zext_ln712_675' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1731 = add i13 %zext_ln1171_774, i13 %zext_ln1171_780"   --->   Operation 857 'add' 'add_ln712_1731' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 858 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1732 = add i13 %add_ln712_1731, i13 %zext_ln712_675"   --->   Operation 858 'add' 'add_ln712_1732' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1734 = add i14 %zext_ln1171_803, i14 %zext_ln717_383"   --->   Operation 859 'add' 'add_ln712_1734' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 860 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1735 = add i14 %add_ln712_1734, i14 %zext_ln717_379"   --->   Operation 860 'add' 'add_ln712_1735' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln712_678 = zext i12 %add_ln712_1736"   --->   Operation 861 'zext' 'zext_ln712_678' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln712_487 = sext i11 %add_ln712_1737"   --->   Operation 862 'sext' 'sext_ln712_487' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 863 [1/1] (1.54ns)   --->   "%add_ln712_1738 = add i14 %sext_ln712_487, i14 %zext_ln712_678"   --->   Operation 863 'add' 'add_ln712_1738' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 864 [1/1] (1.53ns)   --->   "%add_ln712_1742 = add i14 %sext_ln1171_122, i14 %sext_ln1171_129"   --->   Operation 864 'add' 'add_ln712_1742' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 865 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1744 = add i13 %sext_ln1171_348, i13 %sext_ln1171_352"   --->   Operation 865 'add' 'add_ln712_1744' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 866 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1745 = add i13 %add_ln712_1744, i13 %sext_ln1171_347"   --->   Operation 866 'add' 'add_ln712_1745' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 867 [1/1] (1.53ns)   --->   "%add_ln712_1749 = add i14 %sext_ln1171_156, i14 %sext_ln1171_160"   --->   Operation 867 'add' 'add_ln712_1749' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 868 [1/1] (1.48ns)   --->   "%add_ln712_1750 = add i12 %zext_ln717_366, i12 %zext_ln1171_727"   --->   Operation 868 'add' 'add_ln712_1750' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 869 [1/1] (1.36ns)   --->   "%add_ln712_1754 = add i10 %zext_ln1171_753, i10 %zext_ln1171_764"   --->   Operation 869 'add' 'add_ln712_1754' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln712_680 = zext i10 %add_ln712_1754"   --->   Operation 870 'zext' 'zext_ln712_680' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 871 [1/1] (1.41ns)   --->   "%add_ln712_1755 = add i11 %zext_ln712_680, i11 %zext_ln1171_741"   --->   Operation 871 'add' 'add_ln712_1755' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 872 [1/1] (1.41ns)   --->   "%add_ln712_1756 = add i11 %zext_ln1171_775, i11 %zext_ln1171_781"   --->   Operation 872 'add' 'add_ln712_1756' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln712_682 = zext i11 %add_ln712_1756"   --->   Operation 873 'zext' 'zext_ln712_682' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 874 [1/1] (1.48ns)   --->   "%add_ln712_1757 = add i12 %zext_ln712_682, i12 %zext_ln1171_769"   --->   Operation 874 'add' 'add_ln712_1757' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln712_685 = zext i12 %add_ln712_1759"   --->   Operation 875 'zext' 'zext_ln712_685' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 876 [1/1] (1.54ns)   --->   "%add_ln712_1760 = add i13 %zext_ln712_685, i13 %zext_ln1171_793"   --->   Operation 876 'add' 'add_ln712_1760' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln712_687 = zext i13 %add_ln712_1761"   --->   Operation 877 'zext' 'zext_ln712_687' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln712_498 = sext i13 %add_ln712_1762"   --->   Operation 878 'sext' 'sext_ln712_498' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 879 [1/1] (1.53ns)   --->   "%add_ln712_1763 = add i14 %sext_ln712_498, i14 %zext_ln712_687"   --->   Operation 879 'add' 'add_ln712_1763' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1767 = add i13 %sext_ln1171_340, i13 %sext_ln1171_342"   --->   Operation 880 'add' 'add_ln712_1767' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 881 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1768 = add i13 %add_ln712_1767, i13 %sext_ln1171_339"   --->   Operation 881 'add' 'add_ln712_1768' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 882 [1/1] (1.53ns)   --->   "%add_ln712_1769 = add i14 %sext_ln1171_125, i14 %sext_ln1171_127"   --->   Operation 882 'add' 'add_ln712_1769' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 883 [1/1] (1.53ns)   --->   "%add_ln712_1770 = add i14 %sext_ln1171_131, i14 %sext_ln1171_134"   --->   Operation 883 'add' 'add_ln712_1770' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 884 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1773 = add i14 %sext_ln1171_139, i14 %sext_ln717_109"   --->   Operation 884 'add' 'add_ln712_1773' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 885 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1774 = add i14 %add_ln712_1773, i14 %sext_ln717_253"   --->   Operation 885 'add' 'add_ln712_1774' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln712_508 = sext i14 %add_ln712_1775"   --->   Operation 886 'sext' 'sext_ln712_508' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln712_509 = sext i13 %add_ln712_1776"   --->   Operation 887 'sext' 'sext_ln712_509' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 888 [1/1] (1.52ns)   --->   "%add_ln712_1777 = add i15 %sext_ln712_509, i15 %sext_ln712_508"   --->   Operation 888 'add' 'add_ln712_1777' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 889 [1/1] (1.54ns)   --->   "%add_ln712_1780 = add i12 %trunc_ln9, i12 %zext_ln1171_724"   --->   Operation 889 'add' 'add_ln712_1780' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 890 [1/1] (1.53ns)   --->   "%add_ln712_1782 = add i14 %zext_ln717_368, i14 %zext_ln1171_761"   --->   Operation 890 'add' 'add_ln712_1782' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 891 [1/1] (1.53ns)   --->   "%add_ln712_1783 = add i14 %zext_ln1171_777, i14 %zext_ln717_380"   --->   Operation 891 'add' 'add_ln712_1783' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 892 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1786 = add i13 %zext_ln1171_794, i13 %zext_ln1171_808"   --->   Operation 892 'add' 'add_ln712_1786' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln712_692 = zext i12 %add_ln712_1787"   --->   Operation 893 'zext' 'zext_ln712_692' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 894 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1788 = add i13 %zext_ln712_692, i13 %add_ln712_1786"   --->   Operation 894 'add' 'add_ln712_1788' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln712_694 = zext i11 %add_ln712_1789"   --->   Operation 895 'zext' 'zext_ln712_694' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 896 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1790 = add i12 %zext_ln1171_840, i12 704"   --->   Operation 896 'add' 'add_ln712_1790' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 897 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1791 = add i12 %add_ln712_1790, i12 %zext_ln712_694"   --->   Operation 897 'add' 'add_ln712_1791' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 898 [1/1] (1.53ns)   --->   "%add_ln712_1795 = add i14 %trunc_ln717_920_cast, i14 %trunc_ln717_937_cast"   --->   Operation 898 'add' 'add_ln712_1795' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 899 [1/1] (1.54ns)   --->   "%add_ln712_1798 = add i13 %sext_ln1171_346, i13 %sext_ln1171_349"   --->   Operation 899 'add' 'add_ln712_1798' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln712_517 = sext i14 %add_ln712_1801"   --->   Operation 900 'sext' 'sext_ln712_517' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 901 [1/1] (1.52ns)   --->   "%add_ln712_1802 = add i15 %sext_ln712_517, i15 %trunc_ln717_965_cast"   --->   Operation 901 'add' 'add_ln712_1802' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln712_519 = sext i14 %add_ln712_1803"   --->   Operation 902 'sext' 'sext_ln712_519' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln712_520 = sext i14 %add_ln712_1804"   --->   Operation 903 'sext' 'sext_ln712_520' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 904 [1/1] (1.52ns)   --->   "%add_ln712_1805 = add i15 %sext_ln712_520, i15 %sext_ln712_519"   --->   Operation 904 'add' 'add_ln712_1805' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 905 [1/1] (1.54ns)   --->   "%add_ln712_1808 = add i12 %lshr_ln717_1494_cast_cast, i12 %lshr_ln717_1499_cast"   --->   Operation 905 'add' 'add_ln712_1808' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln712_698 = zext i13 %add_ln712_1810"   --->   Operation 906 'zext' 'zext_ln712_698' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln712_699 = zext i13 %add_ln712_1811"   --->   Operation 907 'zext' 'zext_ln712_699' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 908 [1/1] (1.53ns)   --->   "%add_ln712_1812 = add i14 %zext_ln712_699, i14 %zext_ln712_698"   --->   Operation 908 'add' 'add_ln712_1812' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln712_701 = zext i13 %add_ln712_1814"   --->   Operation 909 'zext' 'zext_ln712_701' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 910 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1815 = add i14 %lshr_ln717_1571_cast, i14 %lshr_ln717_1587_cast_cast"   --->   Operation 910 'add' 'add_ln712_1815' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 911 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1816 = add i14 %add_ln712_1815, i14 %zext_ln712_701"   --->   Operation 911 'add' 'add_ln712_1816' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln712_703 = zext i12 %add_ln712_1817"   --->   Operation 912 'zext' 'zext_ln712_703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln712_704 = zext i12 %add_ln712_1818"   --->   Operation 913 'zext' 'zext_ln712_704' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 914 [1/1] (1.54ns)   --->   "%add_ln712_1819 = add i13 %zext_ln712_704, i13 %zext_ln712_703"   --->   Operation 914 'add' 'add_ln712_1819' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.15>
ST_6 : Operation 915 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i9 %trunc_ln"   --->   Operation 915 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln1171_111 = sext i11 %trunc_ln717_s"   --->   Operation 916 'sext' 'sext_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln1171_113 = sext i12 %trunc_ln717_799"   --->   Operation 917 'sext' 'sext_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln1171_115 = sext i13 %trunc_ln717_801"   --->   Operation 918 'sext' 'sext_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 919 [1/1] (0.00ns)   --->   "%trunc_ln717_916_cast = sext i12 %trunc_ln717_806"   --->   Operation 919 'sext' 'trunc_ln717_916_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 920 [1/1] (0.00ns)   --->   "%trunc_ln717_946_cast = sext i6 %trunc_ln717_824"   --->   Operation 920 'sext' 'trunc_ln717_946_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln717_950_cast = sext i13 %trunc_ln717_827"   --->   Operation 921 'sext' 'trunc_ln717_950_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln1171_353 = sext i12 %trunc_ln717_849"   --->   Operation 922 'sext' 'sext_ln1171_353' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln1171_153 = sext i11 %trunc_ln717_852"   --->   Operation 923 'sext' 'sext_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln1171_155 = sext i13 %trunc_ln717_854"   --->   Operation 924 'sext' 'sext_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln1171_159 = sext i13 %trunc_ln717_860"   --->   Operation 925 'sext' 'sext_ln1171_159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln1171_165 = sext i13 %trunc_ln717_866"   --->   Operation 926 'sext' 'sext_ln1171_165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i7 %trunc_ln717_867"   --->   Operation 927 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln712_465 = sext i14 %add_ln712_1691"   --->   Operation 928 'sext' 'sext_ln712_465' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln712_467 = sext i15 %add_ln712_1693"   --->   Operation 929 'sext' 'sext_ln712_467' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 930 [1/1] (1.53ns)   --->   "%add_ln712_1694 = add i16 %sext_ln712_467, i16 %sext_ln712_465"   --->   Operation 930 'add' 'add_ln712_1694' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln712_469 = sext i15 %add_ln712_1696"   --->   Operation 931 'sext' 'sext_ln712_469' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln712_472 = sext i15 %add_ln712_1699"   --->   Operation 932 'sext' 'sext_ln712_472' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 933 [1/1] (1.53ns)   --->   "%add_ln712_1700 = add i16 %sext_ln712_472, i16 %sext_ln712_469"   --->   Operation 933 'add' 'add_ln712_1700' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln712_672 = zext i15 %add_ln712_1706"   --->   Operation 934 'zext' 'zext_ln712_672' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln712_474 = sext i14 %add_ln712_1712"   --->   Operation 935 'sext' 'sext_ln712_474' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 936 [1/1] (1.53ns)   --->   "%add_ln712_1713 = add i16 %sext_ln712_474, i16 %zext_ln712_672"   --->   Operation 936 'add' 'add_ln712_1713' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1715 = add i14 %sext_ln1171_113, i14 %sext_ln1171_115"   --->   Operation 937 'add' 'add_ln712_1715' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 938 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1716 = add i14 %add_ln712_1715, i14 %sext_ln1171"   --->   Operation 938 'add' 'add_ln712_1716' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln712_477 = sext i14 %add_ln712_1717"   --->   Operation 939 'sext' 'sext_ln712_477' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln712_478 = sext i14 %add_ln712_1718"   --->   Operation 940 'sext' 'sext_ln712_478' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 941 [1/1] (1.52ns)   --->   "%add_ln712_1719 = add i15 %sext_ln712_478, i15 %sext_ln712_477"   --->   Operation 941 'add' 'add_ln712_1719' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln712_481 = sext i14 %add_ln712_1722"   --->   Operation 942 'sext' 'sext_ln712_481' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 943 [1/1] (0.00ns)   --->   "%sext_ln712_484 = sext i15 %add_ln712_1725"   --->   Operation 943 'sext' 'sext_ln712_484' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 944 [1/1] (1.53ns)   --->   "%add_ln712_1726 = add i16 %sext_ln712_484, i16 %sext_ln712_481"   --->   Operation 944 'add' 'add_ln712_1726' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln712_485 = sext i14 %add_ln712_1728"   --->   Operation 945 'sext' 'sext_ln712_485' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 946 [1/1] (1.52ns)   --->   "%add_ln712_1729 = add i15 %sext_ln712_485, i15 %sext_ln1171_159"   --->   Operation 946 'add' 'add_ln712_1729' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln712_677 = zext i14 %add_ln712_1735"   --->   Operation 947 'zext' 'zext_ln712_677' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln712_488 = sext i14 %add_ln712_1738"   --->   Operation 948 'sext' 'sext_ln712_488' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 949 [1/1] (1.52ns)   --->   "%add_ln712_1739 = add i15 %sext_ln712_488, i15 %zext_ln712_677"   --->   Operation 949 'add' 'add_ln712_1739' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln712_490 = sext i14 %add_ln712_1742"   --->   Operation 950 'sext' 'sext_ln712_490' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 951 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1743 = add i15 %sext_ln712_490, i15 %sext_ln1171_111"   --->   Operation 951 'add' 'add_ln712_1743' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln712_620 = sext i13 %add_ln712_1745"   --->   Operation 952 'sext' 'sext_ln712_620' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 953 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1746 = add i15 %sext_ln712_620, i15 %add_ln712_1743"   --->   Operation 953 'add' 'add_ln712_1746' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 954 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1747 = add i14 %sext_ln1171_153, i14 %sext_ln1171_155"   --->   Operation 954 'add' 'add_ln712_1747' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 955 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1748 = add i14 %add_ln712_1747, i14 %sext_ln1171_353"   --->   Operation 955 'add' 'add_ln712_1748' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln712_496 = sext i14 %add_ln712_1749"   --->   Operation 956 'sext' 'sext_ln712_496' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln712_679 = zext i12 %add_ln712_1750"   --->   Operation 957 'zext' 'zext_ln712_679' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 958 [1/1] (1.52ns)   --->   "%add_ln712_1751 = add i15 %zext_ln712_679, i15 %sext_ln712_496"   --->   Operation 958 'add' 'add_ln712_1751' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln712_681 = zext i11 %add_ln712_1755"   --->   Operation 959 'zext' 'zext_ln712_681' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln712_683 = zext i12 %add_ln712_1757"   --->   Operation 960 'zext' 'zext_ln712_683' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 961 [1/1] (1.54ns)   --->   "%add_ln712_1758 = add i13 %zext_ln712_683, i13 %zext_ln712_681"   --->   Operation 961 'add' 'add_ln712_1758' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln712_686 = zext i13 %add_ln712_1760"   --->   Operation 962 'zext' 'zext_ln712_686' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln712_499 = sext i14 %add_ln712_1763"   --->   Operation 963 'sext' 'sext_ln712_499' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 964 [1/1] (1.52ns)   --->   "%add_ln712_1764 = add i15 %sext_ln712_499, i15 %zext_ln712_686"   --->   Operation 964 'add' 'add_ln712_1764' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln712_622 = sext i13 %add_ln712_1768"   --->   Operation 965 'sext' 'sext_ln712_622' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln712_503 = sext i14 %add_ln712_1769"   --->   Operation 966 'sext' 'sext_ln712_503' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln712_504 = sext i14 %add_ln712_1770"   --->   Operation 967 'sext' 'sext_ln712_504' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1771 = add i15 %sext_ln712_504, i15 %sext_ln712_503"   --->   Operation 968 'add' 'add_ln712_1771' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 969 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1772 = add i15 %add_ln712_1771, i15 %sext_ln712_622"   --->   Operation 969 'add' 'add_ln712_1772' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln712_507 = sext i14 %add_ln712_1774"   --->   Operation 970 'sext' 'sext_ln712_507' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln712_510 = sext i15 %add_ln712_1777"   --->   Operation 971 'sext' 'sext_ln712_510' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 972 [1/1] (1.53ns)   --->   "%add_ln712_1778 = add i16 %sext_ln712_510, i16 %sext_ln712_507"   --->   Operation 972 'add' 'add_ln712_1778' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln712_688 = zext i12 %add_ln712_1780"   --->   Operation 973 'zext' 'zext_ln712_688' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 974 [1/1] (1.53ns)   --->   "%add_ln712_1781 = add i14 %zext_ln712_688, i14 %sext_ln1171_165"   --->   Operation 974 'add' 'add_ln712_1781' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln712_689 = zext i14 %add_ln712_1782"   --->   Operation 975 'zext' 'zext_ln712_689' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln712_690 = zext i14 %add_ln712_1783"   --->   Operation 976 'zext' 'zext_ln712_690' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 977 [1/1] (1.52ns)   --->   "%add_ln712_1784 = add i15 %zext_ln712_690, i15 %zext_ln712_689"   --->   Operation 977 'add' 'add_ln712_1784' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln712_693 = zext i13 %add_ln712_1788"   --->   Operation 978 'zext' 'zext_ln712_693' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln712_695 = zext i12 %add_ln712_1791"   --->   Operation 979 'zext' 'zext_ln712_695' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 980 [1/1] (1.53ns)   --->   "%add_ln712_1792 = add i14 %zext_ln712_695, i14 %zext_ln712_693"   --->   Operation 980 'add' 'add_ln712_1792' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln712_512 = sext i14 %add_ln712_1795"   --->   Operation 981 'sext' 'sext_ln712_512' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 982 [1/1] (1.52ns)   --->   "%add_ln712_1796 = add i15 %sext_ln712_512, i15 %trunc_ln717_916_cast"   --->   Operation 982 'add' 'add_ln712_1796' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1797 = add i14 %trunc_ln717_946_cast, i14 %trunc_ln717_950_cast"   --->   Operation 983 'add' 'add_ln712_1797' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln712_624 = sext i13 %add_ln712_1798"   --->   Operation 984 'sext' 'sext_ln712_624' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 985 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1799 = add i14 %sext_ln712_624, i14 %add_ln712_1797"   --->   Operation 985 'add' 'add_ln712_1799' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln712_518 = sext i15 %add_ln712_1802"   --->   Operation 986 'sext' 'sext_ln712_518' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln712_521 = sext i15 %add_ln712_1805"   --->   Operation 987 'sext' 'sext_ln712_521' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 988 [1/1] (1.53ns)   --->   "%add_ln712_1806 = add i16 %sext_ln712_521, i16 %sext_ln712_518"   --->   Operation 988 'add' 'add_ln712_1806' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln712_697 = zext i12 %add_ln712_1808"   --->   Operation 989 'zext' 'zext_ln712_697' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 990 [1/1] (1.54ns)   --->   "%add_ln712_1809 = add i14 %zext_ln712_697, i14 %sext_ln712"   --->   Operation 990 'add' 'add_ln712_1809' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln712_702 = zext i14 %add_ln712_1816"   --->   Operation 991 'zext' 'zext_ln712_702' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln712_705 = zext i13 %add_ln712_1819"   --->   Operation 992 'zext' 'zext_ln712_705' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 993 [1/1] (1.52ns)   --->   "%add_ln712_1820 = add i15 %zext_ln712_705, i15 %zext_ln712_702"   --->   Operation 993 'add' 'add_ln712_1820' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.18>
ST_7 : Operation 994 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1701 = add i16 %add_ln712_1700, i16 %add_ln712_1694"   --->   Operation 994 'add' 'add_ln712_1701' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 995 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1714 = add i16 %add_ln712_1713, i16 %add_ln712_1701"   --->   Operation 995 'add' 'add_ln712_1714' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln712_476 = sext i14 %add_ln712_1716"   --->   Operation 996 'sext' 'sext_ln712_476' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln712_479 = sext i15 %add_ln712_1719"   --->   Operation 997 'sext' 'sext_ln712_479' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 998 [1/1] (1.53ns)   --->   "%add_ln712_1720 = add i16 %sext_ln712_479, i16 %sext_ln712_476"   --->   Operation 998 'add' 'add_ln712_1720' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln712_486 = sext i15 %add_ln712_1729"   --->   Operation 999 'sext' 'sext_ln712_486' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln712_676 = zext i13 %add_ln712_1732"   --->   Operation 1000 'zext' 'zext_ln712_676' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1733 = add i16 %zext_ln712_676, i16 %sext_ln712_486"   --->   Operation 1001 'add' 'add_ln712_1733' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln712_489 = sext i15 %add_ln712_1739"   --->   Operation 1002 'sext' 'sext_ln712_489' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1003 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1740 = add i16 %sext_ln712_489, i16 %add_ln712_1733"   --->   Operation 1003 'add' 'add_ln712_1740' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln712_495 = sext i14 %add_ln712_1748"   --->   Operation 1004 'sext' 'sext_ln712_495' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln712_497 = sext i15 %add_ln712_1751"   --->   Operation 1005 'sext' 'sext_ln712_497' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1006 [1/1] (1.53ns)   --->   "%add_ln712_1752 = add i16 %sext_ln712_497, i16 %sext_ln712_495"   --->   Operation 1006 'add' 'add_ln712_1752' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1007 [1/1] (0.00ns)   --->   "%zext_ln712_684 = zext i13 %add_ln712_1758"   --->   Operation 1007 'zext' 'zext_ln712_684' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1008 [1/1] (0.00ns)   --->   "%sext_ln712_500 = sext i15 %add_ln712_1764"   --->   Operation 1008 'sext' 'sext_ln712_500' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1009 [1/1] (1.53ns)   --->   "%add_ln712_1765 = add i16 %sext_ln712_500, i16 %zext_ln712_684"   --->   Operation 1009 'add' 'add_ln712_1765' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln712_511 = sext i14 %add_ln712_1781"   --->   Operation 1010 'sext' 'sext_ln712_511' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln712_691 = zext i15 %add_ln712_1784"   --->   Operation 1011 'zext' 'zext_ln712_691' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1785 = add i16 %zext_ln712_691, i16 %sext_ln712_511"   --->   Operation 1012 'add' 'add_ln712_1785' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln712_696 = zext i14 %add_ln712_1792"   --->   Operation 1013 'zext' 'zext_ln712_696' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1014 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1793 = add i16 %zext_ln712_696, i16 %add_ln712_1785"   --->   Operation 1014 'add' 'add_ln712_1793' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln712_513 = sext i15 %add_ln712_1796"   --->   Operation 1015 'sext' 'sext_ln712_513' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln712_516 = sext i14 %add_ln712_1799"   --->   Operation 1016 'sext' 'sext_ln712_516' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1017 [1/1] (1.53ns)   --->   "%add_ln712_1800 = add i16 %sext_ln712_516, i16 %sext_ln712_513"   --->   Operation 1017 'add' 'add_ln712_1800' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln712_522 = sext i14 %add_ln712_1809"   --->   Operation 1018 'sext' 'sext_ln712_522' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln712_700 = zext i14 %add_ln712_1812"   --->   Operation 1019 'zext' 'zext_ln712_700' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1020 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1813 = add i16 %zext_ln712_700, i16 %sext_ln712_522"   --->   Operation 1020 'add' 'add_ln712_1813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln712_706 = zext i15 %add_ln712_1820"   --->   Operation 1021 'zext' 'zext_ln712_706' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1022 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1821 = add i16 %zext_ln712_706, i16 %add_ln712_1813"   --->   Operation 1022 'add' 'add_ln712_1821' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.18>
ST_8 : Operation 1023 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 1023 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1024 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 133, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 1024 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1025 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1727 = add i16 %add_ln712_1726, i16 %add_ln712_1720"   --->   Operation 1025 'add' 'add_ln712_1727' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1026 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1741 = add i16 %add_ln712_1740, i16 %add_ln712_1727"   --->   Operation 1026 'add' 'add_ln712_1741' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln712_621 = sext i15 %add_ln712_1746"   --->   Operation 1027 'sext' 'sext_ln712_621' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1753 = add i16 %add_ln712_1752, i16 %sext_ln712_621"   --->   Operation 1028 'add' 'add_ln712_1753' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1029 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1766 = add i16 %add_ln712_1765, i16 %add_ln712_1753"   --->   Operation 1029 'add' 'add_ln712_1766' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln712_623 = sext i15 %add_ln712_1772"   --->   Operation 1030 'sext' 'sext_ln712_623' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1031 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1779 = add i16 %add_ln712_1778, i16 %sext_ln712_623"   --->   Operation 1031 'add' 'add_ln712_1779' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1032 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1794 = add i16 %add_ln712_1793, i16 %add_ln712_1779"   --->   Operation 1032 'add' 'add_ln712_1794' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1033 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1807 = add i16 %add_ln712_1806, i16 %add_ln712_1800"   --->   Operation 1033 'add' 'add_ln712_1807' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1034 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1822 = add i16 %add_ln712_1821, i16 %add_ln712_1807"   --->   Operation 1034 'add' 'add_ln712_1822' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1035 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %add_ln712_1741" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1035 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1036 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %add_ln712_1766" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1036 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1037 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %add_ln712_1794" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1037 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1038 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %add_ln712_1714" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1038 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1039 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %add_ln712_1822" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1039 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1040 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i80 %mrv_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1040 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 2.46ns
The critical path consists of the following:
	wire read operation ('p_read248') on port 'p_read2' [60]  (0 ns)
	'mul' operation ('mul_ln1171_307') [123]  (2.46 ns)

 <State 2>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [80]  (2.46 ns)

 <State 3>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [80]  (2.46 ns)

 <State 4>: 3.1ns
The critical path consists of the following:
	'add' operation ('add_ln712_1705') [689]  (3.1 ns)

 <State 5>: 3.16ns
The critical path consists of the following:
	'add' operation ('add_ln712_1703') [687]  (0 ns)
	'add' operation ('add_ln712_1706') [691]  (3.16 ns)

 <State 6>: 3.16ns
The critical path consists of the following:
	'add' operation ('add_ln712_1743') [752]  (0 ns)
	'add' operation ('add_ln712_1746') [756]  (3.16 ns)

 <State 7>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_1701') [684]  (0 ns)
	'add' operation ('add_ln712_1714') [704]  (3.19 ns)

 <State 8>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_1727') [726]  (0 ns)
	'add' operation ('add_ln712_1741') [749]  (3.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
