module DE(
    input [7:0] a,b,
    input clk,
    output reg [7:0] a1,b1
    );
    always @(posedge clk)
    begin 
        a1 <= a;
        b1 <= b;
    end
    
endmodule
