module wideexpr_00139(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {s3};
  assign y1 = s5;
  assign y2 = (((-(3'b001))==(((s6)<<(s1))^~((s1)<<(s4))))>>>(s0))<<<((($signed(s0))>>(s1))^~(($signed((ctrl[4]?6'sb111111:3'sb101)))+((ctrl[0]?6'sb100100:(5'sb10111)-(1'sb0)))));
  assign y3 = u6;
  assign y4 = {3{(s7)<<(6'sb011101)}};
  assign y5 = ^(-((((!($unsigned({(ctrl[6]?3'sb011:s1),(ctrl[2]?2'sb10:s6)})))>>((($signed((1'b0)>>>(2'b11)))>>(s0))>=(s4)))!=((ctrl[2]?{$unsigned(u6),2'b10}:(ctrl[0]?(~|((s4)<<<(6'b101010)))<<<({~^(s7),(6'b100000)>>>(s1),(u3)^(s4)}):{3{s1}}))))^($unsigned(u2))));
  assign y6 = 6'sb011100;
  assign y7 = 2'sb10;
endmodule
