// Seed: 106355369
module module_0 (
    input supply0 id_0,
    output supply1 id_1
    , id_12,
    input supply0 id_2,
    input tri1 id_3,
    input wire id_4,
    input wire id_5,
    input tri0 id_6,
    input wire id_7,
    input supply1 id_8,
    output tri id_9,
    output wand id_10
);
  wire id_13;
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd49
) (
    input tri0 id_0,
    input supply1 id_1,
    output wand id_2,
    input supply1 id_3,
    input wand id_4,
    input supply0 id_5,
    input wire id_6,
    output tri id_7,
    output wor id_8,
    input wand id_9,
    input tri0 id_10,
    input uwire _id_11,
    input uwire id_12,
    output tri1 id_13
);
  logic [-1  &  -1 : -1  ==  id_11] id_15, id_16;
  nand primCall (id_13, id_3, id_6, id_10, id_5, id_12);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_4,
      id_9,
      id_4,
      id_0,
      id_4,
      id_1,
      id_13,
      id_13
  );
endmodule
