TRACE::2025-03-18.14:41:27::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:27::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-03-18.14:41:27::SCWPlatform::Opened new HwDB with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:27::SCWWriter::formatted JSON is {
	"platformName":	"DLplatform9",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DLplatform9",
	"platHandOff":	"C:/SimpleLock/Vivado9/embsys9_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/embsys9_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-03-18.14:41:27::SCWWriter::formatted JSON is {
	"platformName":	"DLplatform9",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DLplatform9",
	"platHandOff":	"C:/SimpleLock/Vivado9/embsys9_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/embsys9_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DLplatform9",
	"systems":	[{
			"systemName":	"DLplatform9",
			"systemDesc":	"DLplatform9",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DLplatform9"
		}]
}
TRACE::2025-03-18.14:41:27::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-03-18.14:41:27::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2025-03-18.14:41:27::SCWWriter::formatted JSON is {
	"platformName":	"DLplatform9",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DLplatform9",
	"platHandOff":	"C:/SimpleLock/Vivado9/embsys9_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/embsys9_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DLplatform9",
	"systems":	[{
			"systemName":	"DLplatform9",
			"systemDesc":	"DLplatform9",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DLplatform9"
		}]
}
TRACE::2025-03-18.14:41:27::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:27::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:27::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:27::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:27::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:27::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:27::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:27::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:27::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:27::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:27::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:27::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:27::SCWDomain::checking for install qemu data   : 
TRACE::2025-03-18.14:41:27::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:27::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:27::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:27::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:27::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:27::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:27::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:27::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:27::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:27::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:27::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:27::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:27::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:27::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-18.14:41:27::SCWMssOS::No sw design opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:27::SCWMssOS::mss does not exists at C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:27::SCWMssOS::Creating sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:27::SCWMssOS::Adding the swdes entry, created swdb C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss with des name C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:27::SCWMssOS::updating the scw layer changes to swdes at   C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:27::SCWMssOS::Writing mss at C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:27::SCWMssOS::Completed writing the mss file at C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp
TRACE::2025-03-18.14:41:27::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-03-18.14:41:27::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-03-18.14:41:27::SCWMssOS::Completed writing the mss file at C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp
TRACE::2025-03-18.14:41:27::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-03-18.14:41:28::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-03-18.14:41:28::SCWMssOS::Writing the mss file completed C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWWriter::formatted JSON is {
	"platformName":	"DLplatform9",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DLplatform9",
	"platHandOff":	"C:/SimpleLock/Vivado9/embsys9_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/embsys9_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DLplatform9",
	"systems":	[{
			"systemName":	"DLplatform9",
			"systemDesc":	"DLplatform9",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DLplatform9",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"ea9b79b0d67eb1de91332c7c8b9dbc1e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-03-18.14:41:28::SCWPlatform::Started generating the artifacts platform DLplatform9
TRACE::2025-03-18.14:41:28::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-18.14:41:28::SCWPlatform::Started generating the artifacts for system configuration DLplatform9
LOG::2025-03-18.14:41:28::SCWSystem::Checking the domain standalone_domain
LOG::2025-03-18.14:41:28::SCWSystem::Not a boot domain 
LOG::2025-03-18.14:41:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-03-18.14:41:28::SCWDomain::Generating domain artifcats
TRACE::2025-03-18.14:41:28::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-18.14:41:28::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::Completed writing the mss file at C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp
TRACE::2025-03-18.14:41:28::SCWMssOS::Mss edits present, copying mssfile into export location C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-18.14:41:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-18.14:41:28::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2025-03-18.14:41:28::SCWMssOS::skipping the bsp build ... 
TRACE::2025-03-18.14:41:28::SCWMssOS::Copying to export directory.
TRACE::2025-03-18.14:41:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-18.14:41:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-18.14:41:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-03-18.14:41:28::SCWSystem::Completed Processing the sysconfig DLplatform9
LOG::2025-03-18.14:41:28::SCWPlatform::Completed generating the artifacts for system configuration DLplatform9
TRACE::2025-03-18.14:41:28::SCWPlatform::Started preparing the platform 
TRACE::2025-03-18.14:41:28::SCWSystem::Writing the bif file for system config DLplatform9
TRACE::2025-03-18.14:41:28::SCWSystem::dir created 
TRACE::2025-03-18.14:41:28::SCWSystem::Writing the bif 
TRACE::2025-03-18.14:41:28::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-18.14:41:28::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-18.14:41:28::SCWPlatform::Completed generating the platform
TRACE::2025-03-18.14:41:28::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.14:41:28::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.14:41:28::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWWriter::formatted JSON is {
	"platformName":	"DLplatform9",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DLplatform9",
	"platHandOff":	"C:/SimpleLock/Vivado9/embsys9_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/embsys9_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DLplatform9",
	"systems":	[{
			"systemName":	"DLplatform9",
			"systemDesc":	"DLplatform9",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DLplatform9",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"ea9b79b0d67eb1de91332c7c8b9dbc1e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-18.14:41:28::SCWPlatform::updated the xpfm file.
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.14:41:28::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.14:41:28::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWWriter::formatted JSON is {
	"platformName":	"DLplatform9",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DLplatform9",
	"platHandOff":	"C:/SimpleLock/Vivado9/embsys9_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/embsys9_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DLplatform9",
	"systems":	[{
			"systemName":	"DLplatform9",
			"systemDesc":	"DLplatform9",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DLplatform9",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"ea9b79b0d67eb1de91332c7c8b9dbc1e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.14:41:28::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.14:41:28::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWWriter::formatted JSON is {
	"platformName":	"DLplatform9",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DLplatform9",
	"platHandOff":	"C:/SimpleLock/Vivado9/embsys9_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/embsys9_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DLplatform9",
	"systems":	[{
			"systemName":	"DLplatform9",
			"systemDesc":	"DLplatform9",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DLplatform9",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"ea9b79b0d67eb1de91332c7c8b9dbc1e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-03-18.14:41:28::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.14:41:28::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.14:41:28::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:28::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:28::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:28::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:28::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:28::SCWWriter::formatted JSON is {
	"platformName":	"DLplatform9",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DLplatform9",
	"platHandOff":	"C:/SimpleLock/Vivado9/embsys9_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/embsys9_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DLplatform9",
	"systems":	[{
			"systemName":	"DLplatform9",
			"systemDesc":	"DLplatform9",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DLplatform9",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"ea9b79b0d67eb1de91332c7c8b9dbc1e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-03-18.14:41:29::SCWPlatform::Clearing the existing platform
TRACE::2025-03-18.14:41:29::SCWSystem::Clearing the existing sysconfig
TRACE::2025-03-18.14:41:29::SCWMssOS::Removing the swdes entry for  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:29::SCWSystem::Clearing the domains completed.
TRACE::2025-03-18.14:41:29::SCWPlatform::Clearing the opened hw db.
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform:: Platform location is C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:29::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:29::SCWPlatform::Removing the HwDB with name C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:29::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-03-18.14:41:29::SCWPlatform::Opened new HwDB with name embsys9_wrapper_1
TRACE::2025-03-18.14:41:29::SCWReader::Active system found as  DLplatform9
TRACE::2025-03-18.14:41:29::SCWReader::Handling sysconfig DLplatform9
TRACE::2025-03-18.14:41:29::SCWDomain::checking for install qemu data   : 
TRACE::2025-03-18.14:41:29::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:29::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:29::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:41:29::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:29::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:29::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:29::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:41:29::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:29::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:29::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:29::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:41:29::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:29::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:29::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:29::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:41:29::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:29::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-18.14:41:29::SCWMssOS::No sw design opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:29::SCWMssOS::mss exists loading the mss file  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:29::SCWMssOS::Opened the sw design from mss  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:29::SCWMssOS::Adding the swdes entry C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-03-18.14:41:29::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-18.14:41:29::SCWMssOS::Opened the sw design.  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:29::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.14:41:29::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.14:41:29::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.14:41:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-03-18.14:41:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-03-18.14:41:29::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:29::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:29::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:29::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:41:29::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:29::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:29::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:29::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:29::SCWReader::No isolation master present  
TRACE::2025-03-18.14:41:31::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:31::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:31::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:31::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:31::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:31::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:31::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:41:31::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:41:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:31::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:31::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:31::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:32::SCWMssOS::In reload Mss file.
TRACE::2025-03-18.14:41:32::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:32::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:32::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:32::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:32::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:32::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:41:32::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:41:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:32::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-18.14:41:32::SCWMssOS::No sw design opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:32::SCWMssOS::mss exists loading the mss file  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:32::SCWMssOS::Opened the sw design from mss  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:32::SCWMssOS::Adding the swdes entry C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-03-18.14:41:32::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-18.14:41:32::SCWMssOS::Opened the sw design.  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:32::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.14:41:32::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.14:41:32::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.14:41:32::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:32::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:32::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:32::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:41:32::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:41:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:41:32::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:41:32::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:41:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:41:32::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:32::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:41:32::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:41:32::SCWMssOS::Removing the swdes entry for  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
LOG::2025-03-18.14:42:06::SCWPlatform::Started generating the artifacts platform DLplatform9
TRACE::2025-03-18.14:42:06::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-18.14:42:06::SCWPlatform::Started generating the artifacts for system configuration DLplatform9
LOG::2025-03-18.14:42:06::SCWSystem::Checking the domain standalone_domain
LOG::2025-03-18.14:42:06::SCWSystem::Not a boot domain 
LOG::2025-03-18.14:42:06::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-03-18.14:42:06::SCWDomain::Generating domain artifcats
TRACE::2025-03-18.14:42:06::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-18.14:42:06::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-18.14:42:06::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:06::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:06::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:06::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:06::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:06::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:06::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:06::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-18.14:42:06::SCWMssOS::No sw design opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:06::SCWMssOS::mss exists loading the mss file  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:06::SCWMssOS::Opened the sw design from mss  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:06::SCWMssOS::Adding the swdes entry C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-03-18.14:42:06::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-18.14:42:06::SCWMssOS::Opened the sw design.  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:06::SCWMssOS::Completed writing the mss file at C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp
TRACE::2025-03-18.14:42:06::SCWMssOS::Mss edits present, copying mssfile into export location C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-18.14:42:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-18.14:42:06::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-03-18.14:42:06::SCWMssOS::doing bsp build ... 
TRACE::2025-03-18.14:42:06::SCWMssOS::System Command Ran  C: & cd  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp & make 
TRACE::2025-03-18.14:42:07::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-18.14:42:07::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-18.14:42:07::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2025-03-18.14:42:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-03-18.14:42:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-03-18.14:42:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-18.14:42:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-18.14:42:07::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:42:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-03-18.14:42:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-18.14:42:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-18.14:42:07::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:42:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-18.14:42:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-18.14:42:07::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:42:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-03-18.14:42:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-03-18.14:42:07::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-03-18.14:42:07::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:42:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-03-18.14:42:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-18.14:42:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-18.14:42:07::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:42:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-03-18.14:42:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-03-18.14:42:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-18.14:42:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-18.14:42:07::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:42:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-18.14:42:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-18.14:42:07::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:42:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-03-18.14:42:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-18.14:42:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-18.14:42:07::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:42:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-03-18.14:42:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-18.14:42:07::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-18.14:42:07::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:42:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-03-18.14:42:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-18.14:42:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-18.14:42:07::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:42:09::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-03-18.14:42:09::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-18.14:42:09::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-18.14:42:09::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-18.14:42:09::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-18.14:42:09::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-18.14:42:09::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-18.14:42:09::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-18.14:42:09::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-18.14:42:09::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-18.14:42:09::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-03-18.14:42:09::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-03-18.14:42:09::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-03-18.14:42:09::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-03-18.14:42:09::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-03-18.14:42:09::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-03-18.14:42:09::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-03-18.14:42:09::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-03-18.14:42:09::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-03-18.14:42:09::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-03-18.14:42:09::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2025-03-18.14:42:09::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2025-03-18.14:42:09::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2025-03-18.14:42:09::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-18.14:42:09::SCWMssOS::'Finished building libraries'

TRACE::2025-03-18.14:42:09::SCWMssOS::Copying to export directory.
TRACE::2025-03-18.14:42:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-18.14:42:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-18.14:42:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-03-18.14:42:10::SCWSystem::Completed Processing the sysconfig DLplatform9
LOG::2025-03-18.14:42:10::SCWPlatform::Completed generating the artifacts for system configuration DLplatform9
TRACE::2025-03-18.14:42:10::SCWPlatform::Started preparing the platform 
TRACE::2025-03-18.14:42:10::SCWSystem::Writing the bif file for system config DLplatform9
TRACE::2025-03-18.14:42:10::SCWSystem::dir created 
TRACE::2025-03-18.14:42:10::SCWSystem::Writing the bif 
TRACE::2025-03-18.14:42:10::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-18.14:42:10::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-18.14:42:10::SCWPlatform::Completed generating the platform
TRACE::2025-03-18.14:42:10::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.14:42:10::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.14:42:10::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.14:42:10::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:10::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:10::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:10::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:10::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:10::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:10::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:10::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:10::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:10::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:10::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:10::SCWWriter::formatted JSON is {
	"platformName":	"DLplatform9",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DLplatform9",
	"platHandOff":	"C:/SimpleLock/Vivado9/embsys9_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/embsys9_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DLplatform9",
	"systems":	[{
			"systemName":	"DLplatform9",
			"systemDesc":	"DLplatform9",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DLplatform9",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"ea9b79b0d67eb1de91332c7c8b9dbc1e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-18.14:42:10::SCWPlatform::updated the xpfm file.
TRACE::2025-03-18.14:42:10::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:10::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:10::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:10::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:10::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:10::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:10::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:10::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:10::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:10::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:10::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:49::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:49::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:49::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:49::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:49::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:49::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:49::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:49::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:49::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:49::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:56::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:56::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:56::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:56::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:56::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:56::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:56::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:56::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:56::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:56::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:56::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:56::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:56::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:56::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:56::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:56::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:56::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:56::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:56::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:56::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:56::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:56::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:56::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:56::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:56::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:56::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:56::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:56::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:56::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:56::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:56::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:56::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:56::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:56::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:56::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:58::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:58::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:58::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:58::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:58::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:58::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:58::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:58::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:58::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:58::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:58::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:58::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:58::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:58::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:58::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.14:42:58::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.14:42:58::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:58::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:58::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:58::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWWriter::formatted JSON is {
	"platformName":	"DLplatform9",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DLplatform9",
	"platHandOff":	"C:/SimpleLock/Vivado9/embsys9_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/embsys9_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DLplatform9",
	"systems":	[{
			"systemName":	"DLplatform9",
			"systemDesc":	"DLplatform9",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DLplatform9",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"ea9b79b0d67eb1de91332c7c8b9dbc1e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-03-18.14:42:58::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.14:42:58::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.14:42:58::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:58::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:58::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:58::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::Removing the swdes entry for  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::In reload Mss file.
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:58::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:58::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-18.14:42:58::SCWMssOS::No sw design opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::mss exists loading the mss file  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::Opened the sw design from mss  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::Adding the swdes entry C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-03-18.14:42:58::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-18.14:42:58::SCWMssOS::Opened the sw design.  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:58::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:58::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:58::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:58::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:58::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:58::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:58::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:58::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:58::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:58::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:58::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:58::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.14:42:58::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.14:42:58::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:58::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:58::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:42:58::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::Removing the swdes entry for  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:42:58::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:42:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:42:58::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:42:58::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-18.14:42:58::SCWMssOS::No sw design opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::mss exists loading the mss file  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::Opened the sw design from mss  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::Adding the swdes entry C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-03-18.14:42:58::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-18.14:42:58::SCWMssOS::Opened the sw design.  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:42:58::SCWMssOS::Completed writing the mss file at C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp
TRACE::2025-03-18.14:42:58::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2025-03-18.14:43:05::SCWPlatform::Started generating the artifacts platform DLplatform9
TRACE::2025-03-18.14:43:05::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-18.14:43:05::SCWPlatform::Started generating the artifacts for system configuration DLplatform9
LOG::2025-03-18.14:43:05::SCWSystem::Checking the domain standalone_domain
LOG::2025-03-18.14:43:05::SCWSystem::Not a boot domain 
LOG::2025-03-18.14:43:05::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-03-18.14:43:05::SCWDomain::Generating domain artifcats
TRACE::2025-03-18.14:43:05::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-18.14:43:05::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-18.14:43:05::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:43:05::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:43:05::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:43:05::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:43:05::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:43:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:43:05::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:43:05::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:43:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:43:05::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:43:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-18.14:43:05::SCWMssOS::No sw design opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:43:05::SCWMssOS::mss exists loading the mss file  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:43:05::SCWMssOS::Opened the sw design from mss  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:43:05::SCWMssOS::Adding the swdes entry C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-03-18.14:43:05::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-18.14:43:05::SCWMssOS::Opened the sw design.  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:43:05::SCWMssOS::Completed writing the mss file at C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp
TRACE::2025-03-18.14:43:05::SCWMssOS::Mss edits present, copying mssfile into export location C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:43:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-18.14:43:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-18.14:43:05::SCWDomain::Building the domain :  standalone_domain
TRACE::2025-03-18.14:43:05::SCWMssOS::doing bsp build ... 
TRACE::2025-03-18.14:43:05::SCWMssOS::System Command Ran  C: & cd  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp & make 
TRACE::2025-03-18.14:43:05::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-18.14:43:05::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-18.14:43:05::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2025-03-18.14:43:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-03-18.14:43:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-03-18.14:43:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-18.14:43:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-18.14:43:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:43:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-18.14:43:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-18.14:43:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:43:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-03-18.14:43:05::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-18.14:43:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-18.14:43:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:43:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-03-18.14:43:05::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-03-18.14:43:05::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-03-18.14:43:05::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:43:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-03-18.14:43:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-18.14:43:05::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-18.14:43:05::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:43:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-03-18.14:43:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-03-18.14:43:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-03-18.14:43:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-18.14:43:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-18.14:43:05::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:43:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-18.14:43:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-18.14:43:05::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:43:05::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-18.14:43:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-18.14:43:05::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:43:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-03-18.14:43:05::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-18.14:43:05::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-18.14:43:05::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:43:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-03-18.14:43:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-18.14:43:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-18.14:43:05::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:43:06::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-03-18.14:43:06::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-18.14:43:06::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-18.14:43:06::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-18.14:43:06::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-18.14:43:06::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-18.14:43:06::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-18.14:43:06::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-18.14:43:06::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-18.14:43:06::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-18.14:43:06::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-03-18.14:43:06::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-03-18.14:43:06::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-03-18.14:43:06::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-03-18.14:43:06::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-03-18.14:43:06::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-03-18.14:43:06::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-03-18.14:43:06::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-03-18.14:43:06::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-03-18.14:43:06::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-03-18.14:43:06::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2025-03-18.14:43:06::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2025-03-18.14:43:06::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2025-03-18.14:43:06::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-18.14:43:06::SCWMssOS::'Finished building libraries'

TRACE::2025-03-18.14:43:06::SCWMssOS::Copying to export directory.
TRACE::2025-03-18.14:43:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-18.14:43:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-18.14:43:07::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-03-18.14:43:07::SCWSystem::Completed Processing the sysconfig DLplatform9
LOG::2025-03-18.14:43:07::SCWPlatform::Completed generating the artifacts for system configuration DLplatform9
TRACE::2025-03-18.14:43:07::SCWPlatform::Started preparing the platform 
TRACE::2025-03-18.14:43:07::SCWSystem::Writing the bif file for system config DLplatform9
TRACE::2025-03-18.14:43:07::SCWSystem::dir created 
TRACE::2025-03-18.14:43:07::SCWSystem::Writing the bif 
TRACE::2025-03-18.14:43:07::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-18.14:43:07::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-18.14:43:07::SCWPlatform::Completed generating the platform
TRACE::2025-03-18.14:43:07::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:43:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.14:43:07::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.14:43:07::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.14:43:07::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:43:07::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:43:07::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:43:07::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:43:07::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:43:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:43:07::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:43:07::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:43:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:43:07::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:43:07::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:43:07::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:43:07::SCWWriter::formatted JSON is {
	"platformName":	"DLplatform9",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DLplatform9",
	"platHandOff":	"C:/SimpleLock/Vivado9/embsys9_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/embsys9_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DLplatform9",
	"systems":	[{
			"systemName":	"DLplatform9",
			"systemDesc":	"DLplatform9",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DLplatform9",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b8280ce1c6e7e584a1193aca2586b79a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-18.14:43:07::SCWPlatform::updated the xpfm file.
TRACE::2025-03-18.14:43:07::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:43:07::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:43:07::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:43:07::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:43:07::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:43:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:43:07::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:43:07::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:43:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:43:07::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:43:07::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:43:07::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:45:46::SCWMssOS::cleaning the bsp 
TRACE::2025-03-18.14:45:46::SCWMssOS::System Command Ran  C: & cd  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2025-03-18.14:45:46::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2025-03-18.14:45:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2025-03-18.14:45:46::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2025-03-18.14:45:46::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2025-03-18.14:45:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2025-03-18.14:45:46::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-18.14:45:48::SCWPlatform::Started generating the artifacts platform DLplatform9
TRACE::2025-03-18.14:45:48::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-18.14:45:48::SCWPlatform::Started generating the artifacts for system configuration DLplatform9
LOG::2025-03-18.14:45:48::SCWSystem::Checking the domain standalone_domain
LOG::2025-03-18.14:45:48::SCWSystem::Not a boot domain 
LOG::2025-03-18.14:45:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-03-18.14:45:48::SCWDomain::Generating domain artifcats
TRACE::2025-03-18.14:45:48::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-18.14:45:48::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-18.14:45:48::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:45:48::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:45:48::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:45:48::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:45:48::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:45:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:45:48::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:45:48::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:45:48::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:45:48::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:45:48::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:45:48::SCWMssOS::Completed writing the mss file at C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp
TRACE::2025-03-18.14:45:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:45:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-18.14:45:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-18.14:45:48::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-03-18.14:45:48::SCWMssOS::doing bsp build ... 
TRACE::2025-03-18.14:45:48::SCWMssOS::System Command Ran  C: & cd  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp & make 
TRACE::2025-03-18.14:45:48::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-18.14:45:48::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-18.14:45:48::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2025-03-18.14:45:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-03-18.14:45:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-03-18.14:45:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-18.14:45:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-18.14:45:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:45:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-18.14:45:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-18.14:45:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:45:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-03-18.14:45:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-18.14:45:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-18.14:45:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:45:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-03-18.14:45:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-03-18.14:45:48::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-03-18.14:45:48::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:45:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-03-18.14:45:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-18.14:45:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-18.14:45:48::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:45:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-03-18.14:45:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-03-18.14:45:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-18.14:45:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-18.14:45:49::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:45:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-18.14:45:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-18.14:45:49::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:45:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-03-18.14:45:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-18.14:45:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-18.14:45:49::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:45:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-03-18.14:45:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-18.14:45:49::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-18.14:45:49::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:45:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-03-18.14:45:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-18.14:45:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-18.14:45:49::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:45:49::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-03-18.14:45:49::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-18.14:45:50::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-18.14:45:50::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-18.14:45:50::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-18.14:45:50::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-18.14:45:50::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-18.14:45:50::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-18.14:45:50::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-18.14:45:50::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-18.14:45:50::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-03-18.14:45:50::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-03-18.14:45:50::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-03-18.14:45:50::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-03-18.14:45:50::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-03-18.14:45:50::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-03-18.14:45:50::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-03-18.14:45:50::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-03-18.14:45:50::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-03-18.14:45:50::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-03-18.14:45:50::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2025-03-18.14:45:50::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2025-03-18.14:45:50::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2025-03-18.14:45:50::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-18.14:45:50::SCWMssOS::'Finished building libraries'

TRACE::2025-03-18.14:45:50::SCWMssOS::Copying to export directory.
TRACE::2025-03-18.14:45:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-18.14:45:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-18.14:45:50::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-03-18.14:45:50::SCWSystem::Completed Processing the sysconfig DLplatform9
LOG::2025-03-18.14:45:50::SCWPlatform::Completed generating the artifacts for system configuration DLplatform9
TRACE::2025-03-18.14:45:50::SCWPlatform::Started preparing the platform 
TRACE::2025-03-18.14:45:50::SCWSystem::Writing the bif file for system config DLplatform9
TRACE::2025-03-18.14:45:50::SCWSystem::dir created 
TRACE::2025-03-18.14:45:50::SCWSystem::Writing the bif 
TRACE::2025-03-18.14:45:50::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-18.14:45:50::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-18.14:45:50::SCWPlatform::Completed generating the platform
TRACE::2025-03-18.14:45:50::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:45:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.14:45:50::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.14:45:50::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.14:45:50::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:45:50::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:45:50::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:45:50::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:45:50::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:45:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:45:50::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:45:50::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:45:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:45:50::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:45:50::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:45:50::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:45:50::SCWWriter::formatted JSON is {
	"platformName":	"DLplatform9",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DLplatform9",
	"platHandOff":	"C:/SimpleLock/Vivado9/embsys9_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/embsys9_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DLplatform9",
	"systems":	[{
			"systemName":	"DLplatform9",
			"systemDesc":	"DLplatform9",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DLplatform9",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b8280ce1c6e7e584a1193aca2586b79a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-18.14:45:50::SCWPlatform::updated the xpfm file.
TRACE::2025-03-18.14:45:50::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:45:50::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:45:50::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:45:50::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:45:50::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:45:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:45:50::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_1
TRACE::2025-03-18.14:45:50::SCWPlatform::Opened existing hwdb embsys9_wrapper_1
TRACE::2025-03-18.14:45:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:45:50::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:45:50::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:45:50::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:47:05::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:47:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-03-18.14:47:05::SCWPlatform::Opened new HwDB with name embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWReader::Active system found as  DLplatform9
TRACE::2025-03-18.14:47:05::SCWReader::Handling sysconfig DLplatform9
TRACE::2025-03-18.14:47:05::SCWDomain::checking for install qemu data   : 
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:47:05::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:47:05::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:47:05::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:47:05::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:47:05::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-18.14:47:05::SCWMssOS::No sw design opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:05::SCWMssOS::mss exists loading the mss file  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:05::SCWMssOS::Opened the sw design from mss  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:05::SCWMssOS::Adding the swdes entry C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-03-18.14:47:05::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-18.14:47:05::SCWMssOS::Opened the sw design.  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:47:05::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:47:05::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:05::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:47:05::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:47:05::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:47:05::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:05::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:47:05::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:47:05::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:47:05::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:05::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:47:05::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:47:05::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:47:05::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:05::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:47:05::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:05::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.14:47:05::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.14:47:05::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.14:47:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-03-18.14:47:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:47:05::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:47:05::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:47:05::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:05::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:47:05::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:05::SCWReader::No isolation master present  
TRACE::2025-03-18.14:47:06::SCWMssOS::cleaning the bsp 
TRACE::2025-03-18.14:47:06::SCWMssOS::System Command Ran  C: & cd  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2025-03-18.14:47:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2025-03-18.14:47:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2025-03-18.14:47:06::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2025-03-18.14:47:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2025-03-18.14:47:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2025-03-18.14:47:06::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2025-03-18.14:47:10::SCWMssOS::cleaning the bsp 
TRACE::2025-03-18.14:47:10::SCWMssOS::System Command Ran  C: & cd  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2025-03-18.14:47:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2025-03-18.14:47:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2025-03-18.14:47:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2025-03-18.14:47:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2025-03-18.14:47:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2025-03-18.14:47:10::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2025-03-18.14:47:17::SCWMssOS::cleaning the bsp 
TRACE::2025-03-18.14:47:17::SCWMssOS::System Command Ran  C: & cd  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2025-03-18.14:47:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2025-03-18.14:47:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2025-03-18.14:47:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2025-03-18.14:47:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2025-03-18.14:47:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2025-03-18.14:47:18::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-18.14:47:25::SCWPlatform::Started generating the artifacts platform DLplatform9
TRACE::2025-03-18.14:47:25::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-18.14:47:25::SCWPlatform::Started generating the artifacts for system configuration DLplatform9
LOG::2025-03-18.14:47:25::SCWSystem::Checking the domain standalone_domain
LOG::2025-03-18.14:47:25::SCWSystem::Not a boot domain 
LOG::2025-03-18.14:47:25::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-03-18.14:47:25::SCWDomain::Generating domain artifcats
TRACE::2025-03-18.14:47:25::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-18.14:47:25::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-18.14:47:25::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:25::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:25::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:25::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:47:25::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:25::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:47:25::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:47:25::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:47:25::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:25::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:47:25::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:25::SCWMssOS::Completed writing the mss file at C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp
TRACE::2025-03-18.14:47:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-18.14:47:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-18.14:47:25::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-03-18.14:47:25::SCWMssOS::doing bsp build ... 
TRACE::2025-03-18.14:47:25::SCWMssOS::System Command Ran  C: & cd  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp & make 
TRACE::2025-03-18.14:47:25::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-18.14:47:25::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-18.14:47:26::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2025-03-18.14:47:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-03-18.14:47:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-03-18.14:47:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-18.14:47:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-18.14:47:26::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:47:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-18.14:47:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-18.14:47:26::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:47:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-03-18.14:47:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-18.14:47:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-18.14:47:26::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:47:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-03-18.14:47:26::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-03-18.14:47:26::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-03-18.14:47:26::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:47:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-03-18.14:47:26::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-18.14:47:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-18.14:47:26::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:47:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-03-18.14:47:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-03-18.14:47:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-18.14:47:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-18.14:47:26::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:47:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-18.14:47:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-18.14:47:26::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:47:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-03-18.14:47:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-18.14:47:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-18.14:47:26::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:47:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-03-18.14:47:26::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-18.14:47:26::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-18.14:47:26::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:47:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-03-18.14:47:26::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-18.14:47:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-18.14:47:26::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.14:47:27::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-03-18.14:47:27::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-18.14:47:27::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-18.14:47:27::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-18.14:47:27::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-18.14:47:27::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-18.14:47:27::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-18.14:47:27::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-18.14:47:27::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-18.14:47:27::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-18.14:47:27::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-03-18.14:47:27::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-03-18.14:47:27::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-03-18.14:47:27::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-03-18.14:47:27::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-03-18.14:47:27::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-03-18.14:47:27::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-03-18.14:47:27::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-03-18.14:47:27::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-03-18.14:47:27::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-03-18.14:47:27::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2025-03-18.14:47:27::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2025-03-18.14:47:27::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2025-03-18.14:47:27::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-18.14:47:27::SCWMssOS::'Finished building libraries'

TRACE::2025-03-18.14:47:27::SCWMssOS::Copying to export directory.
TRACE::2025-03-18.14:47:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-18.14:47:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-18.14:47:27::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-03-18.14:47:27::SCWSystem::Completed Processing the sysconfig DLplatform9
LOG::2025-03-18.14:47:27::SCWPlatform::Completed generating the artifacts for system configuration DLplatform9
TRACE::2025-03-18.14:47:27::SCWPlatform::Started preparing the platform 
TRACE::2025-03-18.14:47:27::SCWSystem::Writing the bif file for system config DLplatform9
TRACE::2025-03-18.14:47:27::SCWSystem::dir created 
TRACE::2025-03-18.14:47:27::SCWSystem::Writing the bif 
TRACE::2025-03-18.14:47:27::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-18.14:47:27::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-18.14:47:27::SCWPlatform::Completed generating the platform
TRACE::2025-03-18.14:47:27::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.14:47:27::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.14:47:27::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.14:47:27::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:27::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:27::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:27::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:47:27::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:27::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:47:27::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:47:27::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:47:27::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:27::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:47:27::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:27::SCWWriter::formatted JSON is {
	"platformName":	"DLplatform9",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DLplatform9",
	"platHandOff":	"C:/SimpleLock/Vivado9/embsys9_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/embsys9_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DLplatform9",
	"systems":	[{
			"systemName":	"DLplatform9",
			"systemDesc":	"DLplatform9",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DLplatform9",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b8280ce1c6e7e584a1193aca2586b79a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-18.14:47:27::SCWPlatform::updated the xpfm file.
TRACE::2025-03-18.14:47:27::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:27::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:27::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:27::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.14:47:27::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.14:47:27::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.14:47:27::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_0
TRACE::2025-03-18.14:47:27::SCWPlatform::Opened existing hwdb embsys9_wrapper_0
TRACE::2025-03-18.14:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.14:47:27::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.14:47:27::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.14:47:27::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:15::SCWPlatform::Clearing the existing platform
TRACE::2025-03-18.17:24:15::SCWSystem::Clearing the existing sysconfig
TRACE::2025-03-18.17:24:15::SCWMssOS::Removing the swdes entry for  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:15::SCWSystem::Clearing the domains completed.
TRACE::2025-03-18.17:24:15::SCWPlatform::Clearing the opened hw db.
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform:: Platform location is C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:24:15::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:15::SCWPlatform::Removing the HwDB with name C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:24:15::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-03-18.17:24:15::SCWPlatform::Opened new HwDB with name embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWReader::Active system found as  DLplatform9
TRACE::2025-03-18.17:24:15::SCWReader::Handling sysconfig DLplatform9
TRACE::2025-03-18.17:24:15::SCWDomain::checking for install qemu data   : 
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:24:15::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWPlatform::Opened existing hwdb embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:24:15::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWPlatform::Opened existing hwdb embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:24:15::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWPlatform::Opened existing hwdb embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:24:15::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWPlatform::Opened existing hwdb embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:24:15::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-18.17:24:15::SCWMssOS::No sw design opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:15::SCWMssOS::mss exists loading the mss file  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:15::SCWMssOS::Opened the sw design from mss  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:15::SCWMssOS::Adding the swdes entry C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-03-18.17:24:15::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-18.17:24:15::SCWMssOS::Opened the sw design.  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:24:15::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWPlatform::Opened existing hwdb embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:24:15::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:15::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:24:15::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:24:15::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWPlatform::Opened existing hwdb embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:24:15::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:15::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:24:15::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:24:15::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWPlatform::Opened existing hwdb embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:24:15::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:15::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:24:15::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:24:15::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWPlatform::Opened existing hwdb embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:24:15::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:15::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:24:15::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:15::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.17:24:15::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.17:24:15::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.17:24:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-03-18.17:24:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:24:15::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:15::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:15::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWPlatform::Opened existing hwdb embsys9_wrapper_2
TRACE::2025-03-18.17:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:24:15::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:15::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:24:15::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:15::SCWReader::No isolation master present  
TRACE::2025-03-18.17:24:18::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/tempdsa/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/tempdsa/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform:: Platform location is C:/SimpleLock/Vitis9/DLplatform9/tempdsa
TRACE::2025-03-18.17:24:18::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/tempdsa/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:24:18::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2025-03-18.17:24:18::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:24:18::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:18::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_2
TRACE::2025-03-18.17:24:18::SCWPlatform::Opened existing hwdb embsys9_wrapper_2
TRACE::2025-03-18.17:24:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:24:18::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:24:18::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:18::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_2
TRACE::2025-03-18.17:24:18::SCWPlatform::Opened existing hwdb embsys9_wrapper_2
TRACE::2025-03-18.17:24:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:24:18::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:18::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:24:18::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:18::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/tempdsa/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/tempdsa/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/tempdsa/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/tempdsa
TRACE::2025-03-18.17:24:18::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/tempdsa/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:18::SCWPlatform::update - Opened existing hwdb embsys9_wrapper_3
TRACE::2025-03-18.17:24:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:24:18::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.17:24:18::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.17:24:18::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.17:24:18::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2025-03-18.17:24:18::SCWMssOS::Removing the swdes entry for  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:18::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:24:18::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:18::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-03-18.17:24:19::SCWPlatform::Opened new HwDB with name embsys9_wrapper_4
TRACE::2025-03-18.17:24:19::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-03-18.17:24:19::SCWMssOS::Writing the mss file completed C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:19::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.17:24:19::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:19::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:19::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:19::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:24:19::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:19::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:19::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_4
TRACE::2025-03-18.17:24:19::SCWPlatform::Opened existing hwdb embsys9_wrapper_4
TRACE::2025-03-18.17:24:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:24:19::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:19::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:24:19::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:19::SCWWriter::formatted JSON is {
	"platformName":	"DLplatform9",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DLplatform9",
	"platHandOff":	"C:/SimpleLock/Vivado9/embsys9_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/embsys9_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DLplatform9",
	"systems":	[{
			"systemName":	"DLplatform9",
			"systemDesc":	"DLplatform9",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DLplatform9",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b8280ce1c6e7e584a1193aca2586b79a1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-03-18.17:24:39::SCWPlatform::Started generating the artifacts platform DLplatform9
TRACE::2025-03-18.17:24:39::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-18.17:24:39::SCWPlatform::Started generating the artifacts for system configuration DLplatform9
LOG::2025-03-18.17:24:39::SCWSystem::Checking the domain standalone_domain
LOG::2025-03-18.17:24:39::SCWSystem::Not a boot domain 
LOG::2025-03-18.17:24:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-03-18.17:24:39::SCWDomain::Generating domain artifcats
TRACE::2025-03-18.17:24:39::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-18.17:24:39::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-18.17:24:39::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:39::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:39::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:39::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:24:39::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:39::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:39::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_4
TRACE::2025-03-18.17:24:39::SCWPlatform::Opened existing hwdb embsys9_wrapper_4
TRACE::2025-03-18.17:24:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:24:39::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:39::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:24:39::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:39::SCWMssOS::Completed writing the mss file at C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp
TRACE::2025-03-18.17:24:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:39::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-03-18.17:24:40::SCWMssOS::doing bsp build ... 
TRACE::2025-03-18.17:24:40::SCWMssOS::System Command Ran  C: & cd  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp & make 
TRACE::2025-03-18.17:24:40::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-18.17:24:40::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-18.17:24:40::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2025-03-18.17:24:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-03-18.17:24:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-03-18.17:24:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-18.17:24:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-18.17:24:40::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.17:24:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-18.17:24:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-18.17:24:40::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.17:24:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-03-18.17:24:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-18.17:24:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-18.17:24:40::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.17:24:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-03-18.17:24:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-03-18.17:24:40::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-03-18.17:24:40::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.17:24:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-03-18.17:24:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-18.17:24:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-18.17:24:40::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.17:24:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-03-18.17:24:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-03-18.17:24:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-18.17:24:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-18.17:24:40::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.17:24:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2025-03-18.17:24:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-18.17:24:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-18.17:24:40::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.17:24:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-03-18.17:24:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-18.17:24:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-18.17:24:40::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.17:24:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-18.17:24:40::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-18.17:24:40::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.17:24:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-03-18.17:24:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-18.17:24:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-18.17:24:40::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-18.17:24:41::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-03-18.17:24:41::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-18.17:24:41::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-18.17:24:41::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-18.17:24:41::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-18.17:24:41::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-18.17:24:41::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-18.17:24:41::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-18.17:24:41::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-18.17:24:41::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-18.17:24:41::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-03-18.17:24:41::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-03-18.17:24:41::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-03-18.17:24:41::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-03-18.17:24:41::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-03-18.17:24:41::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-03-18.17:24:41::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-03-18.17:24:41::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-03-18.17:24:41::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-03-18.17:24:41::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-03-18.17:24:41::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2025-03-18.17:24:41::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2025-03-18.17:24:41::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2025-03-18.17:24:41::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-18.17:24:41::SCWMssOS::'Finished building libraries'

TRACE::2025-03-18.17:24:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-18.17:24:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-18.17:24:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-03-18.17:24:41::SCWSystem::Completed Processing the sysconfig DLplatform9
LOG::2025-03-18.17:24:41::SCWPlatform::Completed generating the artifacts for system configuration DLplatform9
TRACE::2025-03-18.17:24:41::SCWPlatform::Started preparing the platform 
TRACE::2025-03-18.17:24:41::SCWSystem::Writing the bif file for system config DLplatform9
TRACE::2025-03-18.17:24:41::SCWSystem::dir created 
TRACE::2025-03-18.17:24:41::SCWSystem::Writing the bif 
TRACE::2025-03-18.17:24:41::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-18.17:24:41::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-18.17:24:41::SCWPlatform::Completed generating the platform
TRACE::2025-03-18.17:24:41::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-03-18.17:24:41::SCWMssOS::Writing the mss file completed C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:41::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.17:24:41::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:41::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:41::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:41::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:24:41::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:41::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:41::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_4
TRACE::2025-03-18.17:24:41::SCWPlatform::Opened existing hwdb embsys9_wrapper_4
TRACE::2025-03-18.17:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:24:41::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:41::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:24:41::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:41::SCWWriter::formatted JSON is {
	"platformName":	"DLplatform9",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DLplatform9",
	"platHandOff":	"C:/SimpleLock/Vivado9/embsys9_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/embsys9_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DLplatform9",
	"systems":	[{
			"systemName":	"DLplatform9",
			"systemDesc":	"DLplatform9",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DLplatform9",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b8280ce1c6e7e584a1193aca2586b79a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-18.17:24:41::SCWPlatform::updated the xpfm file.
TRACE::2025-03-18.17:24:42::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:42::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:42::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:42::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:24:42::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:24:42::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:24:42::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_4
TRACE::2025-03-18.17:24:42::SCWPlatform::Opened existing hwdb embsys9_wrapper_4
TRACE::2025-03-18.17:24:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:24:42::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:24:42::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:24:42::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:26:57::SCWPlatform::Clearing the existing platform
TRACE::2025-03-18.17:26:57::SCWSystem::Clearing the existing sysconfig
TRACE::2025-03-18.17:26:57::SCWMssOS::Removing the swdes entry for  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:26:57::SCWSystem::Clearing the domains completed.
TRACE::2025-03-18.17:26:57::SCWPlatform::Clearing the opened hw db.
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform:: Platform location is C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:26:57::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:26:57::SCWPlatform::Removing the HwDB with name C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:26:57::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:26:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-03-18.17:26:57::SCWPlatform::Opened new HwDB with name embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWReader::Active system found as  DLplatform9
TRACE::2025-03-18.17:26:57::SCWReader::Handling sysconfig DLplatform9
TRACE::2025-03-18.17:26:57::SCWDomain::checking for install qemu data   : 
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:26:57::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:26:57::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:26:57::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:26:57::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:26:57::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:26:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-18.17:26:57::SCWMssOS::No sw design opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:26:57::SCWMssOS::mss exists loading the mss file  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:26:57::SCWMssOS::Opened the sw design from mss  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:26:57::SCWMssOS::Adding the swdes entry C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-03-18.17:26:57::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-18.17:26:57::SCWMssOS::Opened the sw design.  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:26:57::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:26:57::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:26:57::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:26:57::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:26:57::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:26:57::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:26:57::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:26:57::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:26:57::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:26:57::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:26:57::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:26:57::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:26:57::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:26:57::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:26:57::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:26:57::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:26:57::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:26:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.17:26:57::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.17:26:57::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.17:26:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-03-18.17:26:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:26:57::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:26:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:26:57::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:26:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:26:57::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:26:57::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:26:57::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:26:57::SCWReader::No isolation master present  
TRACE::2025-03-18.17:27:24::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:27:24::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:27:24::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:27:24::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:27:24::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:24::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:27:24::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:24::SCWMssOS::In reload Mss file.
TRACE::2025-03-18.17:27:24::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:27:24::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:27:24::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:27:24::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:27:24::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-18.17:27:24::SCWMssOS::No sw design opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:24::SCWMssOS::mss exists loading the mss file  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:24::SCWMssOS::Opened the sw design from mss  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:24::SCWMssOS::Adding the swdes entry C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-03-18.17:27:24::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-18.17:27:24::SCWMssOS::Opened the sw design.  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:24::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:27:24::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:27:24::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:27:24::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:27:24::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:24::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:27:24::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:24::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:27:24::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:27:24::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:27:24::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:27:24::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:24::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:27:24::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:24::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:27:24::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:27:24::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:27:24::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:27:24::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:24::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:27:24::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:24::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:27:24::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:27:24::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:27:24::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:27:24::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:24::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:27:24::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:24::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.17:27:24::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.17:27:24::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.17:27:24::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:27:24::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:27:24::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:27:24::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:27:24::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:24::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:27:24::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:24::SCWMssOS::Removing the swdes entry for  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:26::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:26::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:26::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:26::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:27:26::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:26::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:27:26::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:27:26::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:27:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:27:26::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-18.17:27:26::SCWMssOS::No sw design opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:26::SCWMssOS::mss exists loading the mss file  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:26::SCWMssOS::Opened the sw design from mss  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:26::SCWMssOS::Adding the swdes entry C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-03-18.17:27:26::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-18.17:27:26::SCWMssOS::Opened the sw design.  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:30::SCWMssOS::In reload Mss file.
TRACE::2025-03-18.17:27:30::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:27:30::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:27:30::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:27:30::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:27:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:27:30::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-18.17:27:30::SCWMssOS::No sw design opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:30::SCWMssOS::mss exists loading the mss file  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:30::SCWMssOS::Opened the sw design from mss  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:30::SCWMssOS::Adding the swdes entry C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-03-18.17:27:30::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-18.17:27:30::SCWMssOS::Opened the sw design.  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:30::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:27:30::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:27:30::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:27:30::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:27:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:27:30::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:30::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:27:30::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:30::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:27:30::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:27:30::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:27:30::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:27:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:27:30::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:30::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:27:30::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:30::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:27:30::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:27:30::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:27:30::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:27:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:27:30::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:30::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:27:30::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:30::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:27:30::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:27:30::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:27:30::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:27:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:27:30::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:30::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:27:30::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:30::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.17:27:30::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.17:27:30::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.17:27:30::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:27:30::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:27:30::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:27:30::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:27:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:27:30::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:30::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:27:30::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:30::SCWMssOS::Removing the swdes entry for  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
LOG::2025-03-18.17:27:38::SCWPlatform::Started generating the artifacts platform DLplatform9
TRACE::2025-03-18.17:27:38::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-18.17:27:38::SCWPlatform::Started generating the artifacts for system configuration DLplatform9
LOG::2025-03-18.17:27:38::SCWSystem::Checking the domain standalone_domain
LOG::2025-03-18.17:27:38::SCWSystem::Not a boot domain 
LOG::2025-03-18.17:27:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-03-18.17:27:38::SCWDomain::Generating domain artifcats
TRACE::2025-03-18.17:27:38::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-18.17:27:38::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-18.17:27:38::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:38::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:38::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:38::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:27:38::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:38::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:27:38::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:27:38::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:27:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:27:38::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-18.17:27:38::SCWMssOS::No sw design opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:38::SCWMssOS::mss exists loading the mss file  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:38::SCWMssOS::Opened the sw design from mss  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:38::SCWMssOS::Adding the swdes entry C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-03-18.17:27:38::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-18.17:27:38::SCWMssOS::Opened the sw design.  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:38::SCWMssOS::Completed writing the mss file at C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp
TRACE::2025-03-18.17:27:38::SCWMssOS::Mss edits present, copying mssfile into export location C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-18.17:27:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-18.17:27:38::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2025-03-18.17:27:38::SCWMssOS::skipping the bsp build ... 
TRACE::2025-03-18.17:27:38::SCWMssOS::Copying to export directory.
TRACE::2025-03-18.17:27:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-18.17:27:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-18.17:27:38::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-03-18.17:27:38::SCWSystem::Completed Processing the sysconfig DLplatform9
LOG::2025-03-18.17:27:38::SCWPlatform::Completed generating the artifacts for system configuration DLplatform9
TRACE::2025-03-18.17:27:38::SCWPlatform::Started preparing the platform 
TRACE::2025-03-18.17:27:38::SCWSystem::Writing the bif file for system config DLplatform9
TRACE::2025-03-18.17:27:38::SCWSystem::dir created 
TRACE::2025-03-18.17:27:38::SCWSystem::Writing the bif 
TRACE::2025-03-18.17:27:38::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-18.17:27:38::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-18.17:27:38::SCWPlatform::Completed generating the platform
TRACE::2025-03-18.17:27:38::SCWMssOS::Saving the mss changes C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-18.17:27:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-18.17:27:38::SCWMssOS::Commit changes completed.
TRACE::2025-03-18.17:27:38::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:38::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:38::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:38::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:27:38::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:38::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:27:38::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:27:38::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:27:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:27:38::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:38::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:27:38::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:38::SCWWriter::formatted JSON is {
	"platformName":	"DLplatform9",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DLplatform9",
	"platHandOff":	"C:/SimpleLock/Vivado9/embsys9_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/embsys9_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DLplatform9",
	"systems":	[{
			"systemName":	"DLplatform9",
			"systemDesc":	"DLplatform9",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DLplatform9",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b8280ce1c6e7e584a1193aca2586b79a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-18.17:27:38::SCWPlatform::updated the xpfm file.
TRACE::2025-03-18.17:27:39::SCWPlatform::Trying to open the hw design at C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:39::SCWPlatform::DSA given C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:39::SCWPlatform::DSA absoulate path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:39::SCWPlatform::DSA directory C:/SimpleLock/Vitis9/DLplatform9/hw
TRACE::2025-03-18.17:27:39::SCWPlatform:: Platform Path C:/SimpleLock/Vitis9/DLplatform9/hw/embsys9_wrapper.xsa
TRACE::2025-03-18.17:27:39::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2025-03-18.17:27:39::SCWPlatform::Trying to set the existing hwdb with name embsys9_wrapper_6
TRACE::2025-03-18.17:27:39::SCWPlatform::Opened existing hwdb embsys9_wrapper_6
TRACE::2025-03-18.17:27:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-18.17:27:39::SCWMssOS::Checking the sw design at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-03-18.17:27:39::SCWMssOS::DEBUG:  swdes dump  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-03-18.17:27:39::SCWMssOS::Sw design exists and opened at  C:/SimpleLock/Vitis9/DLplatform9/microblaze_0/standalone_domain/bsp/system.mss
