#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 28 12:32:11 2020
# Process ID: 19864
# Current directory: D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.runs/synth_1
# Command line: vivado.exe -log sort.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sort.tcl
# Log file: D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.runs/synth_1/sort.vds
# Journal file: D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sort.tcl -notrace
Command: synth_design -top sort -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 992.117 ; gain = 234.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sort' [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/sort.v:22]
	Parameter N bound to: 4 - type: integer 
	Parameter SUB bound to: 3'b001 
	Parameter LOAD bound to: 3'b000 
	Parameter CX01_3 bound to: 3'b001 
	Parameter CX12_3 bound to: 3'b010 
	Parameter CX23_3 bound to: 3'b011 
	Parameter CX01_2 bound to: 3'b100 
	Parameter CX12_2 bound to: 3'b101 
	Parameter CX01_1 bound to: 3'b110 
	Parameter HLT bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/mux2.v:24]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (1#1) [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/mux2.v:24]
INFO: [Synth 8-6157] synthesizing module 'mux3' [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/mux3.v:22]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (2#1) [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/mux3.v:22]
INFO: [Synth 8-6157] synthesizing module 'mux3__parameterized0' [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/mux3.v:22]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3__parameterized0' (2#1) [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/mux3.v:22]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/register.v:21]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/register.v:21]
WARNING: [Synth 8-689] width (4) of port connection 'clk' does not match port width (1) of module 'register' [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/sort.v:64]
WARNING: [Synth 8-689] width (4) of port connection 'clk' does not match port width (1) of module 'register' [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/sort.v:65]
WARNING: [Synth 8-689] width (4) of port connection 'clk' does not match port width (1) of module 'register' [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/sort.v:66]
WARNING: [Synth 8-689] width (4) of port connection 'clk' does not match port width (1) of module 'register' [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/sort.v:67]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/ALU.v:22]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/sort.v:131]
INFO: [Synth 8-6155] done synthesizing module 'sort' (5#1) [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/sort.v:22]
WARNING: [Synth 8-3331] design register has unconnected port en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1064.980 ; gain = 306.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1064.980 ; gain = 306.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1064.980 ; gain = 306.965
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1064.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sort_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sort_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1145.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1145.383 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1145.383 ; gain = 387.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1145.383 ; gain = 387.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1145.383 ; gain = 387.367
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'sort'
INFO: [Synth 8-5544] ROM "mab" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    LOAD |                              000 |                              000
                  CX01_3 |                              001 |                              001
                  CX12_3 |                              010 |                              010
                  CX23_3 |                              011 |                              011
                  CX01_2 |                              100 |                              100
                  CX12_2 |                              101 |                              101
                  CX01_1 |                              110 |                              110
                     HLT |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'sort'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1145.383 ; gain = 387.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sort 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module mux3__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'register3/r_reg[1]' (FDC) to 'register3/r_reg[3]'
INFO: [Synth 8-3886] merging instance 'register3/r_reg[2]' (FDC) to 'register3/r_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register3/r_reg[3] )
INFO: [Synth 8-3886] merging instance 'register2/r_reg[1]' (FDC) to 'register2/r_reg[3]'
INFO: [Synth 8-3886] merging instance 'register2/r_reg[2]' (FDC) to 'register2/r_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register2/r_reg[3] )
INFO: [Synth 8-3886] merging instance 'register1/r_reg[1]' (FDC) to 'register1/r_reg[3]'
INFO: [Synth 8-3886] merging instance 'register1/r_reg[2]' (FDC) to 'register1/r_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register1/r_reg[3] )
INFO: [Synth 8-3886] merging instance 'register0/r_reg[1]' (FDC) to 'register0/r_reg[3]'
INFO: [Synth 8-3886] merging instance 'register0/r_reg[2]' (FDC) to 'register0/r_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register0/r_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1145.383 ; gain = 387.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1145.383 ; gain = 387.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1145.383 ; gain = 387.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1151.699 ; gain = 393.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1167.500 ; gain = 409.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1167.500 ; gain = 409.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1167.500 ; gain = 409.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1167.500 ; gain = 409.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1167.500 ; gain = 409.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1167.500 ; gain = 409.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     4|
|3     |LUT5 |     4|
|4     |LUT6 |     4|
|5     |FDCE |     7|
|6     |IBUF |     6|
|7     |OBUF |    17|
+------+-----+------+

Report Instance Areas: 
+------+------------+-----------+------+
|      |Instance    |Module     |Cells |
+------+------------+-----------+------+
|1     |top         |           |    43|
|2     |  register0 |register   |     4|
|3     |  register1 |register_0 |     2|
|4     |  register2 |register_1 |     3|
|5     |  register3 |register_2 |     3|
+------+------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1167.500 ; gain = 409.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1167.500 ; gain = 329.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1167.500 ; gain = 409.484
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1178.582 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1186.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1186.148 ; gain = 736.375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1186.148 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.runs/synth_1/sort.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sort_utilization_synth.rpt -pb sort_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 28 12:33:00 2020...
