// Seed: 3169925254
module module_0 (
    input  tri1 id_0,
    output tri  id_1,
    input  wand id_2
);
  logic [7:0][1] id_4;
  if (id_4) assign id_1 = 1;
  else
    integer id_5 (
        .id_0(1),
        .id_1(id_1)
    );
  module_2(
      id_1
  );
endmodule
module module_1 (
    output wire id_0,
    input  wire id_1,
    output wand id_2,
    output tri0 id_3,
    input  tri1 id_4
);
  module_0(
      id_4, id_3, id_4
  );
  wire id_6;
endmodule
module module_2 (
    output tri0 id_0
);
  assign id_0 = 1;
endmodule
