\nomenclature{ALM}{Adaptive Logic Module}
\nomenclature{AUI}{Attachment Unit Interface}
\nomenclature{ASIC}{Application Specific Integrated Circuit}
\nomenclature{BIST}{Built-In Self-Test}
\nomenclature{CRAM}{Configuration RAM}
\nomenclature{CRC}{Cyclic Redundany Check}
\nomenclature{CSMA/CD}{Carrier Sense Multiple Access Collision Detection}
\nomenclature{ECC}{Error-Correction Code oder Error Checking and Correction}
\nomenclature{EEPROM}{Electrically Erasable Programmable Read-only Memory}
\nomenclature{FIFO}{First In First Out}
\nomenclature{FIT}{Failures in time}
\nomenclature{FSM}{Finite State Machine}
\nomenclature{GbE}{Gigabit-Ethernet}
\nomenclature{IEEE}{Institute of Electrical and Electronics Engineers}
\nomenclature{I/O}{Input/Output}
\nomenclature{LAB}{Logical Array Block}
\nomenclature{IP}{Intellectual Property}
\nomenclature{IP}{Internet Protocol}
\nomenclature{ISO}{International Standardization Organization}
\nomenclature{JTAG}{Joint Test Action Group}
\nomenclature{LAN}{Local Area Network}
\nomenclature{LUT}{Lookup Table}
\nomenclature{MAC}{Medium Access Control}
\nomenclature{MTBF}{Mean-Time-Between-Failures}
\nomenclature{MTTR}{Mean-Time-To-Repair}
\nomenclature{MTU}{Maximum Transfer Unit}
\nomenclature{OSI}{Open Systems Interchange}
\nomenclature{PHY}{Physical Layer}
\nomenclature{RAM}{Random Access Memory}
\nomenclature{ROM}{Read-Only Memory}
\nomenclature{SAN}{Storage Area Network}
\nomenclature{SER}{Soft Error Rate}
\nomenclature{TMR}{Triple Modular Redundancy}
\nomenclature{USB}{Universal Serial Bus}
\nomenclature{VHDL}{Very High Speed Integrated Circuit Description Language}
\nomenclature{VLAN}{Virtual Local Area Network}
\nomenclature{VQM}{Verilog Quartus Mapping}