{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551421707453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551421707461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 01:28:27 2019 " "Processing started: Fri Mar 01 01:28:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551421707461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421707461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421707461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551421707920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551421707920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top-ServoMotor " "Found design unit 1: Top-ServoMotor" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720488 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/synchronizer8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/synchronizer8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer8bit-beh " "Found design unit 1: synchronizer8bit-beh" {  } { { "Components/synchronizer8bit.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/synchronizer8bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720501 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer8bit " "Found entity 1: synchronizer8bit" {  } { { "Components/synchronizer8bit.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/synchronizer8bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/synchronizer4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/synchronizer4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer4bit-beh " "Found design unit 1: synchronizer4bit-beh" {  } { { "Components/synchronizer4bit.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/synchronizer4bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720513 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer4bit " "Found entity 1: synchronizer4bit" {  } { { "Components/synchronizer4bit.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/synchronizer4bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "Components/rising_edge_synchronizer.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/rising_edge_synchronizer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720524 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "Components/rising_edge_synchronizer.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/rising_edge_synchronizer.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "Components/memory.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/memory.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720537 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Components/memory.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/generic_counter_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/generic_counter_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_counter_Time-beh " "Found design unit 1: generic_counter_Time-beh" {  } { { "Components/generic_counter_Time.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/generic_counter_Time.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720550 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_counter_Time " "Found entity 1: generic_counter_Time" {  } { { "Components/generic_counter_Time.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/generic_counter_Time.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/generic_counter_angle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/generic_counter_angle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_counter_Angle-beh " "Found design unit 1: generic_counter_Angle-beh" {  } { { "Components/generic_counter_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/generic_counter_Angle.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720567 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_counter_Angle " "Found entity 1: generic_counter_Angle" {  } { { "Components/generic_counter_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/generic_counter_Angle.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/fsm_servo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/fsm_servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Servo-beh " "Found design unit 1: FSM_Servo-beh" {  } { { "Components/FSM_Servo.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Servo.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720580 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Servo " "Found entity 1: FSM_Servo" {  } { { "Components/FSM_Servo.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Servo.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/fsm_angle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/fsm_angle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Angle-beh " "Found design unit 1: FSM_Angle-beh" {  } { { "Components/FSM_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Angle.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720595 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Angle " "Found entity 1: FSM_Angle" {  } { { "Components/FSM_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Angle.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/double_dabble.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/double_dabble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble-Behavioral " "Found design unit 1: double_dabble-Behavioral" {  } { { "Components/double_dabble.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/double_dabble.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720607 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble " "Found entity 1: double_dabble" {  } { { "Components/double_dabble.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/double_dabble.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/components_include.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components/components_include.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components_include " "Found design unit 1: components_include" {  } { { "Components/components_include.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/components_include.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-arc " "Found design unit 1: BCD-arc" {  } { { "Components/BCD.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/BCD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720630 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "Components/BCD.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/BCD.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551421720630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720630 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551421720686 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 Top.vhd(30) " "VHDL Signal Declaration warning at Top.vhd(30): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551421720694 "|Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Min_raw Top.vhd(53) " "VHDL Signal Declaration warning at Top.vhd(53): used implicit default value for signal \"Min_raw\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551421720694 "|Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Max_raw Top.vhd(54) " "VHDL Signal Declaration warning at Top.vhd(54): used implicit default value for signal \"Max_raw\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551421720695 "|Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "minverified Top.vhd(90) " "VHDL Signal Declaration warning at Top.vhd(90): used implicit default value for signal \"minverified\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551421720695 "|Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "maxverified Top.vhd(91) " "VHDL Signal Declaration warning at Top.vhd(91): used implicit default value for signal \"maxverified\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551421720695 "|Top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Stored_Data Top.vhd(104) " "VHDL Process Statement warning at Top.vhd(104): inferring latch(es) for signal or variable \"Stored_Data\", which holds its previous value in one or more paths through the process" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1551421720695 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stored_Data\[0\] Top.vhd(104) " "Inferred latch for \"Stored_Data\[0\]\" at Top.vhd(104)" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720695 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stored_Data\[1\] Top.vhd(104) " "Inferred latch for \"Stored_Data\[1\]\" at Top.vhd(104)" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720695 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stored_Data\[2\] Top.vhd(104) " "Inferred latch for \"Stored_Data\[2\]\" at Top.vhd(104)" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720695 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stored_Data\[3\] Top.vhd(104) " "Inferred latch for \"Stored_Data\[3\]\" at Top.vhd(104)" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720695 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stored_Data\[4\] Top.vhd(104) " "Inferred latch for \"Stored_Data\[4\]\" at Top.vhd(104)" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720695 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stored_Data\[5\] Top.vhd(104) " "Inferred latch for \"Stored_Data\[5\]\" at Top.vhd(104)" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720695 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stored_Data\[6\] Top.vhd(104) " "Inferred latch for \"Stored_Data\[6\]\" at Top.vhd(104)" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720695 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stored_Data\[7\] Top.vhd(104) " "Inferred latch for \"Stored_Data\[7\]\" at Top.vhd(104)" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421720695 "|Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:Memory_for_display " "Elaborating entity \"memory\" for hierarchy \"memory:Memory_for_display\"" {  } { { "Components/Top.vhd" "Memory_for_display" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551421720699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer8bit synchronizer8bit:A_Synchonizer " "Elaborating entity \"synchronizer8bit\" for hierarchy \"synchronizer8bit:A_Synchonizer\"" {  } { { "Components/Top.vhd" "A_Synchonizer" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551421720710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Servo FSM_Servo:The_State_MachineF " "Elaborating entity \"FSM_Servo\" for hierarchy \"FSM_Servo:The_State_MachineF\"" {  } { { "Components/Top.vhd" "The_State_MachineF" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551421720718 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Interrupt_right FSM_Servo.vhd(35) " "VHDL Signal Declaration warning at FSM_Servo.vhd(35): used explicit default value for signal \"Interrupt_right\" because signal was never assigned a value" {  } { { "Components/FSM_Servo.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Servo.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551421720722 "|Top|FSM_Servo:The_State_MachineF"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Interrupt_left FSM_Servo.vhd(36) " "VHDL Signal Declaration warning at FSM_Servo.vhd(36): used explicit default value for signal \"Interrupt_left\" because signal was never assigned a value" {  } { { "Components/FSM_Servo.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Servo.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551421720722 "|Top|FSM_Servo:The_State_MachineF"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Sweep_Right FSM_Servo.vhd(37) " "VHDL Signal Declaration warning at FSM_Servo.vhd(37): used explicit default value for signal \"Sweep_Right\" because signal was never assigned a value" {  } { { "Components/FSM_Servo.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Servo.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551421720722 "|Top|FSM_Servo:The_State_MachineF"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Sweep_Left FSM_Servo.vhd(38) " "VHDL Signal Declaration warning at FSM_Servo.vhd(38): used explicit default value for signal \"Sweep_Left\" because signal was never assigned a value" {  } { { "Components/FSM_Servo.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Servo.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551421720722 "|Top|FSM_Servo:The_State_MachineF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Angle FSM_Angle:The_State_MachineA " "Elaborating entity \"FSM_Angle\" for hierarchy \"FSM_Angle:The_State_MachineA\"" {  } { { "Components/Top.vhd" "The_State_MachineA" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551421720727 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Input_Min FSM_Angle.vhd(34) " "VHDL Signal Declaration warning at FSM_Angle.vhd(34): used explicit default value for signal \"Input_Min\" because signal was never assigned a value" {  } { { "Components/FSM_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Angle.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551421720728 "|Top|FSM_Angle:The_State_MachineA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Verify_min FSM_Angle.vhd(35) " "VHDL Signal Declaration warning at FSM_Angle.vhd(35): used explicit default value for signal \"Verify_min\" because signal was never assigned a value" {  } { { "Components/FSM_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Angle.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551421720729 "|Top|FSM_Angle:The_State_MachineA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Input_Max FSM_Angle.vhd(36) " "VHDL Signal Declaration warning at FSM_Angle.vhd(36): used explicit default value for signal \"Input_Max\" because signal was never assigned a value" {  } { { "Components/FSM_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Angle.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551421720729 "|Top|FSM_Angle:The_State_MachineA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Verify_max FSM_Angle.vhd(37) " "VHDL Signal Declaration warning at FSM_Angle.vhd(37): used explicit default value for signal \"Verify_max\" because signal was never assigned a value" {  } { { "Components/FSM_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Angle.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551421720729 "|Top|FSM_Angle:The_State_MachineA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_counter_Time generic_counter_Time:Timing_Counter " "Elaborating entity \"generic_counter_Time\" for hierarchy \"generic_counter_Time:Timing_Counter\"" {  } { { "Components/Top.vhd" "Timing_Counter" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551421720751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_counter_Angle generic_counter_Angle:Angle_Counter " "Elaborating entity \"generic_counter_Angle\" for hierarchy \"generic_counter_Angle:Angle_Counter\"" {  } { { "Components/Top.vhd" "Angle_Counter" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551421720758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble double_dabble:The_Seperation " "Elaborating entity \"double_dabble\" for hierarchy \"double_dabble:The_Seperation\"" {  } { { "Components/Top.vhd" "The_Seperation" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551421720765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:The_Dab_Display0 " "Elaborating entity \"BCD\" for hierarchy \"BCD:The_Dab_Display0\"" {  } { { "Components/Top.vhd" "The_Dab_Display0" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551421720774 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory:Memory_for_display\|RAM " "RAM logic \"memory:Memory_for_display\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "Components/memory.vhd" "RAM" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/memory.vhd" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1551421721153 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1551421721153 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551421721479 "|Top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551421721479 "|Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551421721479 "|Top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551421721479 "|Top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551421721479 "|Top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551421721479 "|Top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551421721479 "|Top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551421721479 "|Top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551421721479 "|Top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551421721479 "|Top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551421721479 "|Top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551421721479 "|Top|LEDR[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551421721479 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551421721561 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551421721801 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551421722018 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551421722018 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551421722115 "|Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551421722115 "|Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551421722115 "|Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551421722115 "|Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551421722115 "|Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551421722115 "|Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551421722115 "|Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551421722115 "|Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551421722115 "|Top|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1551421722115 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551421722118 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551421722118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551421722118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551421722118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551421722152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 01 01:28:42 2019 " "Processing ended: Fri Mar 01 01:28:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551421722152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551421722152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551421722152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551421722152 ""}
