module or_32_bits_TB;


	reg 	A_tb, B_tb;
	wire  S;
 
or_32_bits dut( A_tb, B_tb, S);
 
initial
begin
	A_tb = 1'b00000000000000000000000000000000;	B_tb = 1'b00000000000000000000000000000000;#1
	A_tb = 1'b00000000000000000000000000000001;	B_tb = 1'b11111111111111111111111111111111;#1
	A_tb = 1'b11111111111111111111111111111111;	B_tb = 1'b11111111111111111111111111111111;#1
	A_tb = 1'b00000000000000000000000000000011;	B_tb = 1'b00000000000000000000000000000001;#1
	A_tb = 1'b00000000000000000000000000000001;	B_tb = 1'b01111111111111111111111111111111;#1;
	
end
endmodule