$date
	Wed Aug 13 11:44:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fifo_tb $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # data_out [7:0] $end
$var reg 1 $ clk $end
$var reg 8 % data_in [7:0] $end
$var reg 1 & rd_en $end
$var reg 1 ' reset $end
$var reg 1 ( wr_en $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 8 ) data_in [7:0] $end
$var wire 1 & rd_en $end
$var wire 1 ' reset $end
$var wire 1 ( wr_en $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var parameter 32 * DEPTH $end
$var parameter 32 + WIDTH $end
$var reg 4 , count [3:0] $end
$var reg 8 - data_out [7:0] $end
$var reg 4 . rd_ptr [3:0] $end
$var reg 4 / wr_ptr [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 +
b1000 *
$end
#0
$dumpvars
b0 /
b0 .
bx -
b0 ,
b0 )
0(
1'
0&
b0 %
0$
bx #
1"
0!
$end
#5000
1$
#10000
0$
0'
#15000
1$
#20000
0$
b10001 %
b10001 )
1(
#25000
0"
b1 ,
b1 /
1$
#30000
0$
b100010 %
b100010 )
#35000
b10 ,
b10 /
1$
#40000
0$
b110011 %
b110011 )
#45000
b11 ,
b11 /
1$
#50000
0$
b1000100 %
b1000100 )
#55000
b100 ,
b100 /
1$
#60000
0$
0(
#65000
1$
#70000
0$
#75000
1$
#80000
0$
1&
#85000
b11 ,
b1 .
b10001 #
b10001 -
1$
#90000
0$
#95000
b10 ,
b10 .
b100010 #
b100010 -
1$
#100000
0$
#105000
b1 ,
b11 .
b110011 #
b110011 -
1$
#110000
0$
#115000
1"
b0 ,
b100 .
b1000100 #
b1000100 -
1$
#120000
0$
0&
#125000
1$
#130000
0$
#135000
1$
#140000
0$
