@article{rns_fpga_pontarelli_2010,
    doi = {10.1007/s11265-010-0537-y},
    url = {https://doi.org/10.1007%2Fs11265-010-0537-y},
    year = 2010,
    month = {09},
    publisher = {Springer Science and Business Media {LLC}},
    volume = {67},
    number = {3},
    pages = {201--212},
    author = {Salvatore Pontarelli and Gian Carlo Cardarilli and Marco Re and Adelio Salsano},
    title = {Optimized Implementation of {RNS} {FIR} Filters Based on {FPGAs}},
    journal = {Journal of Signal Processing Systems}
}

@article{meher_06,
    author={Meher, P.K.},
    journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
    title={Hardware-Efficient Systolization of DA-Based Calculation of Finite Digital Convolution},
    year={2006},
    volume={53},
    number={8},
    pages={707-711},
    doi={10.1109/TCSII.2006.877277}
}

@article{meher_08,
    author={Meher, Pramod Kumar and Chandrasekaran, Shrutisagar and Amira, Abbes},
    journal={IEEE Transactions on Signal Processing},
    title={FPGA Realization of FIR Filters by Efficient and Flexible Systolization Using Distributed Arithmetic},
    year={2008},
    volume={56},
    number={7},
    pages={3009-3017},
    doi={10.1109/TSP.2007.914926}
}

@article{meher_daa_14,
    author={Park, Sang Yoon and Meher, Pramod Kumar},
    journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
    title={Efficient FPGA and ASIC Realizations of a DA-Based Reconfigurable FIR Digital Filter},
    year={2014},
    volume={61},
    number={7},
    pages={511-515},
    doi={10.1109/TCSII.2014.2324418}
}

@article{Murthy_2021,
    doi = {10.37394/23203.2021.16.24},
    url = {https://doi.org/10.37394%2F23203.2021.16.24},
    year = 2021,
    month = {5},
    publisher = {World Scientific and Engineering Academy and Society (WSEAS)},
    volume = {16},
    pages = {278--293},
    author = {C. Srinivasa Murthy and K. Sridevi},
    title = {FPGA Implementation of high speed-low energy RNS based Reconfigurable-FIR Filter for Cognitive Radio Applications},
    journal = {WSEAS TRANSACTIONS ON SYSTEMS AND CONTROL}
}

@online{daa_web,
    author={Arar, Steve},
    title={Introduction to Distributed Arithmetic},
    url={https://www.allaboutcircuits.com/technical-articles/introduction-to-distributed-arithmetic/}
}

@inproceedings{zhou_da_fir_fpga,
    author={Yajun Zhou and Pingzheng Shi},
    booktitle={2011 International Conference on Multimedia Technology},
    title={Distributed Arithmetic for FIR Filter implementation on FPGA},
    year={2011},
    pages={294-297},
    doi={10.1109/ICMT.2011.6003032}
}

@article{nandal-fir-2015,
    doi = {10.1016/j.procs.2015.06.070},
    url = {https://doi.org/10.1016%2Fj.procs.2015.06.070},
    year = 2015,
    publisher = {Elsevier BV},
    volume = {54},
    pages = {605-611},
    author = {Amita Nandal and T. Vigneswarn and Ashwani K. Rana and Arvind Dhaka},
    title = {An Efficient 256-Tap Parallel FIR Digital Filter Implementation Using Distributed Arithmetic Architecture},
    journal = {Procedia Computer Science}
}

@article{maltar1998rns,
    author = {Maltar, L. and Felipe, C. B. and Fran{\c{c}}a, M. G. and Alves, V. C. and Amorim, C. L.},
    doi = {10.1109/FPGA.1998.707940},
    isbn = {0818689005},
    journal = {Proceedings - IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998},
    pages = {331-332},
    title = {Implementation of RNS addition and RNS multiplication into FPGAs},
    volume = {1998-April},
    year = {1998}
}

@article{chiang-floating-point,
    issn = {08981221},
    journal = {Computers and Mathematics with Applications},
    number = {10},
    pages = {127--140},
    title = {Floating-point numbers in residue number systems},
    volume = {22},
    year = {1991}
}

