--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Daniel\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 200639 paths analyzed, 455 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.104ns.
--------------------------------------------------------------------------------
Slack:                  5.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/booleTest/M_state_q_FSM_FFd13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.044ns (Levels of Logic = 9)
  Clock Path Skew:      -0.025ns (0.314 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/booleTest/M_state_q_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X16Y41.B4      net (fanout=7)        1.668   io_led<1>1
    SLICE_X16Y41.B       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa1/cout1
    SLICE_X16Y41.A5      net (fanout=4)        0.270   alu8test/M_fa1_cout_0
    SLICE_X16Y41.A       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa3/cout1
    SLICE_X16Y41.C1      net (fanout=7)        0.554   alu8test/arith/adder8/M_fa3_cout
    SLICE_X16Y41.C       Tilo                  0.255   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa5/cout1
    SLICE_X8Y46.B5       net (fanout=7)        1.374   M_fa5_cout
    SLICE_X8Y46.B        Tilo                  0.254   N294
                                                       alu8test/arith/adder8/v1
    SLICE_X16Y42.C2      net (fanout=33)       2.394   M_alu8test_test[1]
    SLICE_X16Y42.C       Tilo                  0.255   N299
                                                       testRig/booleTest/M_state_q_FSM_FFd13-In21
    SLICE_X10Y41.C5      net (fanout=1)        0.972   testRig/booleTest/M_state_q_FSM_FFd13-In2
    SLICE_X10Y41.CLK     Tas                   0.349   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd13-In9
                                                       testRig/booleTest/M_state_q_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                     14.044ns (2.919ns logic, 11.125ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  6.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/adderTest/M_state_q_FSM_FFd10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.855ns (Levels of Logic = 9)
  Clock Path Skew:      -0.015ns (0.324 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/adderTest/M_state_q_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X16Y41.B4      net (fanout=7)        1.668   io_led<1>1
    SLICE_X16Y41.B       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa1/cout1
    SLICE_X16Y41.A5      net (fanout=4)        0.270   alu8test/M_fa1_cout_0
    SLICE_X16Y41.A       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa3/cout1
    SLICE_X16Y41.C1      net (fanout=7)        0.554   alu8test/arith/adder8/M_fa3_cout
    SLICE_X16Y41.C       Tilo                  0.255   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa5/cout1
    SLICE_X8Y46.B5       net (fanout=7)        1.374   M_fa5_cout
    SLICE_X8Y46.B        Tilo                  0.254   N294
                                                       alu8test/arith/adder8/v1
    SLICE_X15Y42.C1      net (fanout=33)       1.965   M_alu8test_test[1]
    SLICE_X15Y42.C       Tilo                  0.259   alu8test/M_adder8_sum[3]
                                                       testRig/adderTest/M_state_q_FSM_FFd10-In5
    SLICE_X11Y46.B3      net (fanout=1)        1.184   testRig/adderTest/M_state_q_FSM_FFd10-In5
    SLICE_X11Y46.CLK     Tas                   0.373   testRig/adderTest/M_state_q_FSM_FFd10
                                                       testRig/adderTest/M_state_q_FSM_FFd10-In8
                                                       testRig/adderTest/M_state_q_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                     13.855ns (2.947ns logic, 10.908ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  6.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.655ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.596 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X19Y46.B3      net (fanout=2)        0.927   alu8test/arith/mul8/M_fa01_cout
    SLICE_X19Y46.B       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa03/cout1
    SLICE_X19Y46.C4      net (fanout=5)        0.347   alu8test/M_fa03_cout
    SLICE_X19Y46.C       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa05/Mxor_sum_xo<0>1
    SLICE_X16Y44.D1      net (fanout=8)        1.261   alu8test/M_fa05_sum
    SLICE_X16Y44.CMUX    Topdc                 0.456   alu8test/N72
                                                       alu8test/Mmux_alu914_SW0_SW0_SW1_F
                                                       alu8test/Mmux_alu914_SW0_SW0_SW1
    SLICE_X16Y44.B3      net (fanout=1)        0.853   alu8test/N186
    SLICE_X16Y44.B       Tilo                  0.254   alu8test/N72
                                                       alu8test/Mmux_alu914_SW0
    SLICE_X12Y36.A5      net (fanout=1)        1.124   alu8test/N72
    SLICE_X12Y36.CLK     Tas                   0.339   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.655ns (3.119ns logic, 10.536ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  6.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd4 (FF)
  Destination:          testRig/booleTest/M_state_q_FSM_FFd13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.522ns (Levels of Logic = 9)
  Clock Path Skew:      -0.027ns (0.314 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd4 to testRig/booleTest/M_state_q_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.BQ       Tcko                  0.476   testRig/M_state_q_FSM_FFd5
                                                       testRig/adderTest/M_state_q_FSM_FFd4
    SLICE_X8Y47.C4       net (fanout=11)       1.098   testRig/M_state_q_FSM_FFd4
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X16Y41.B4      net (fanout=7)        1.668   io_led<1>1
    SLICE_X16Y41.B       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa1/cout1
    SLICE_X16Y41.A5      net (fanout=4)        0.270   alu8test/M_fa1_cout_0
    SLICE_X16Y41.A       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa3/cout1
    SLICE_X16Y41.C1      net (fanout=7)        0.554   alu8test/arith/adder8/M_fa3_cout
    SLICE_X16Y41.C       Tilo                  0.255   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa5/cout1
    SLICE_X8Y46.B5       net (fanout=7)        1.374   M_fa5_cout
    SLICE_X8Y46.B        Tilo                  0.254   N294
                                                       alu8test/arith/adder8/v1
    SLICE_X16Y42.C2      net (fanout=33)       2.394   M_alu8test_test[1]
    SLICE_X16Y42.C       Tilo                  0.255   N299
                                                       testRig/booleTest/M_state_q_FSM_FFd13-In21
    SLICE_X10Y41.C5      net (fanout=1)        0.972   testRig/booleTest/M_state_q_FSM_FFd13-In2
    SLICE_X10Y41.CLK     Tas                   0.349   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd13-In9
                                                       testRig/booleTest/M_state_q_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                     13.522ns (2.870ns logic, 10.652ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  6.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.481ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.596 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X18Y45.B4      net (fanout=2)        1.069   alu8test/arith/mul8/M_fa01_cout
    SLICE_X18Y45.B       Tilo                  0.235   alu8test/arith/mul8/M_fa04_sum
                                                       alu8test/arith/mul8/fa04/Mxor_sum_xo<0>1
    SLICE_X19Y46.D4      net (fanout=5)        0.488   alu8test/arith/mul8/M_fa04_sum
    SLICE_X19Y46.D       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1_SW1
    SLICE_X16Y44.A2      net (fanout=1)        0.931   alu8test/arith/mul8/fa23/N83
    SLICE_X16Y44.A       Tilo                  0.254   alu8test/N72
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1
    SLICE_X12Y39.A3      net (fanout=4)        1.112   alu8test/M_fa23_sum
    SLICE_X12Y39.A       Tilo                  0.254   alu8test/M_fa32_sum
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X12Y36.A1      net (fanout=1)        0.964   alu8test/M_fa32_sum
    SLICE_X12Y36.CLK     Tas                   0.339   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.481ns (2.893ns logic, 10.588ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  6.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.430ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.596 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X19Y46.B3      net (fanout=2)        0.927   alu8test/arith/mul8/M_fa01_cout
    SLICE_X19Y46.B       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa03/cout1
    SLICE_X19Y46.D2      net (fanout=5)        0.555   alu8test/M_fa03_cout
    SLICE_X19Y46.D       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1_SW1
    SLICE_X16Y44.A2      net (fanout=1)        0.931   alu8test/arith/mul8/fa23/N83
    SLICE_X16Y44.A       Tilo                  0.254   alu8test/N72
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1
    SLICE_X12Y39.A3      net (fanout=4)        1.112   alu8test/M_fa23_sum
    SLICE_X12Y39.A       Tilo                  0.254   alu8test/M_fa32_sum
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X12Y36.A1      net (fanout=1)        0.964   alu8test/M_fa32_sum
    SLICE_X12Y36.CLK     Tas                   0.339   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.430ns (2.917ns logic, 10.513ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  6.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd4 (FF)
  Destination:          testRig/adderTest/M_state_q_FSM_FFd10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.333ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.324 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd4 to testRig/adderTest/M_state_q_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.BQ       Tcko                  0.476   testRig/M_state_q_FSM_FFd5
                                                       testRig/adderTest/M_state_q_FSM_FFd4
    SLICE_X8Y47.C4       net (fanout=11)       1.098   testRig/M_state_q_FSM_FFd4
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X16Y41.B4      net (fanout=7)        1.668   io_led<1>1
    SLICE_X16Y41.B       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa1/cout1
    SLICE_X16Y41.A5      net (fanout=4)        0.270   alu8test/M_fa1_cout_0
    SLICE_X16Y41.A       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa3/cout1
    SLICE_X16Y41.C1      net (fanout=7)        0.554   alu8test/arith/adder8/M_fa3_cout
    SLICE_X16Y41.C       Tilo                  0.255   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa5/cout1
    SLICE_X8Y46.B5       net (fanout=7)        1.374   M_fa5_cout
    SLICE_X8Y46.B        Tilo                  0.254   N294
                                                       alu8test/arith/adder8/v1
    SLICE_X15Y42.C1      net (fanout=33)       1.965   M_alu8test_test[1]
    SLICE_X15Y42.C       Tilo                  0.259   alu8test/M_adder8_sum[3]
                                                       testRig/adderTest/M_state_q_FSM_FFd10-In5
    SLICE_X11Y46.B3      net (fanout=1)        1.184   testRig/adderTest/M_state_q_FSM_FFd10-In5
    SLICE_X11Y46.CLK     Tas                   0.373   testRig/adderTest/M_state_q_FSM_FFd10
                                                       testRig/adderTest/M_state_q_FSM_FFd10-In8
                                                       testRig/adderTest/M_state_q_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                     13.333ns (2.898ns logic, 10.435ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  6.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.265ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.596 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X18Y45.B4      net (fanout=2)        1.069   alu8test/arith/mul8/M_fa01_cout
    SLICE_X18Y45.B       Tilo                  0.235   alu8test/arith/mul8/M_fa04_sum
                                                       alu8test/arith/mul8/fa04/Mxor_sum_xo<0>1
    SLICE_X18Y45.A5      net (fanout=5)        0.210   alu8test/arith/mul8/M_fa04_sum
    SLICE_X18Y45.A       Tilo                  0.235   alu8test/arith/mul8/M_fa04_sum
                                                       alu8test/arith/mul8/fa13/cout1
    SLICE_X16Y44.CX      net (fanout=5)        1.188   alu8test/M_fa13_cout
    SLICE_X16Y44.CMUX    Tcxc                  0.182   alu8test/N72
                                                       alu8test/Mmux_alu914_SW0_SW0_SW1
    SLICE_X16Y44.B3      net (fanout=1)        0.853   alu8test/N186
    SLICE_X16Y44.B       Tilo                  0.254   alu8test/N72
                                                       alu8test/Mmux_alu914_SW0
    SLICE_X12Y36.A5      net (fanout=1)        1.124   alu8test/N72
    SLICE_X12Y36.CLK     Tas                   0.339   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.265ns (2.797ns logic, 10.468ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  6.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.226ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.596 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X18Y45.B4      net (fanout=2)        1.069   alu8test/arith/mul8/M_fa01_cout
    SLICE_X18Y45.B       Tilo                  0.235   alu8test/arith/mul8/M_fa04_sum
                                                       alu8test/arith/mul8/fa04/Mxor_sum_xo<0>1
    SLICE_X19Y46.D4      net (fanout=5)        0.488   alu8test/arith/mul8/M_fa04_sum
    SLICE_X19Y46.D       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1_SW1
    SLICE_X16Y44.A2      net (fanout=1)        0.931   alu8test/arith/mul8/fa23/N83
    SLICE_X16Y44.A       Tilo                  0.254   alu8test/N72
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1
    SLICE_X18Y44.A3      net (fanout=4)        0.774   alu8test/M_fa23_sum
    SLICE_X18Y44.A       Tilo                  0.235   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X12Y36.A6      net (fanout=1)        1.066   alu8test/N73
    SLICE_X12Y36.CLK     Tas                   0.339   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.226ns (2.874ns logic, 10.352ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  6.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.175ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.596 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X19Y46.B3      net (fanout=2)        0.927   alu8test/arith/mul8/M_fa01_cout
    SLICE_X19Y46.B       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa03/cout1
    SLICE_X19Y46.D2      net (fanout=5)        0.555   alu8test/M_fa03_cout
    SLICE_X19Y46.D       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1_SW1
    SLICE_X16Y44.A2      net (fanout=1)        0.931   alu8test/arith/mul8/fa23/N83
    SLICE_X16Y44.A       Tilo                  0.254   alu8test/N72
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1
    SLICE_X18Y44.A3      net (fanout=4)        0.774   alu8test/M_fa23_sum
    SLICE_X18Y44.A       Tilo                  0.235   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X12Y36.A6      net (fanout=1)        1.066   alu8test/N73
    SLICE_X12Y36.CLK     Tas                   0.339   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.175ns (2.898ns logic, 10.277ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  6.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/booleTest/M_state_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.204ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.325 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/booleTest/M_state_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X16Y41.B4      net (fanout=7)        1.668   io_led<1>1
    SLICE_X16Y41.B       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa1/cout1
    SLICE_X16Y41.A5      net (fanout=4)        0.270   alu8test/M_fa1_cout_0
    SLICE_X16Y41.A       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa3/cout1
    SLICE_X14Y46.A1      net (fanout=7)        1.367   alu8test/arith/adder8/M_fa3_cout
    SLICE_X14Y46.A       Tilo                  0.235   M_adder8_sum[6]
                                                       alu8test/arith/adder8/fa6/Mxor_sum_xo<0>1
    SLICE_X9Y44.B6       net (fanout=7)        1.219   M_adder8_sum[6]
    SLICE_X9Y44.B        Tilo                  0.259   testRig/booleTest/N162
                                                       alu8test/arith/adder8/z_1
    SLICE_X5Y42.B2       net (fanout=9)        1.291   z
    SLICE_X5Y42.B        Tilo                  0.259   M_state_q_FSM_FFd11
                                                       testRig/booleTest/M_state_q_FSM_FFd9-In_SW0
    SLICE_X5Y42.A3       net (fanout=1)        0.564   testRig/booleTest/N327
    SLICE_X5Y42.CLK      Tas                   0.373   M_state_q_FSM_FFd11
                                                       testRig/booleTest/M_state_q_FSM_FFd9-In
                                                       testRig/booleTest/M_state_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                     13.204ns (2.932ns logic, 10.272ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  6.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.135ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.596 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X19Y46.B3      net (fanout=2)        0.927   alu8test/arith/mul8/M_fa01_cout
    SLICE_X19Y46.B       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa03/cout1
    SLICE_X19Y44.A5      net (fanout=5)        0.470   alu8test/M_fa03_cout
    SLICE_X19Y44.A       Tilo                  0.259   alu8test/arith/mul8/N75
                                                       alu8test/arith/mul8/fa22/Mxor_sum_xo<0>1_SW0
    SLICE_X18Y44.B2      net (fanout=1)        0.543   alu8test/arith/mul8/N75
    SLICE_X18Y44.B       Tilo                  0.235   alu8test/M_fa31_cout
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X12Y39.A1      net (fanout=4)        1.309   alu8test/M_fa31_cout
    SLICE_X12Y39.A       Tilo                  0.254   alu8test/M_fa32_sum
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X12Y36.A1      net (fanout=1)        0.964   alu8test/M_fa32_sum
    SLICE_X12Y36.CLK     Tas                   0.339   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.135ns (2.898ns logic, 10.237ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  6.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd4 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.133ns (Levels of Logic = 9)
  Clock Path Skew:      -0.057ns (0.596 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd4 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.BQ       Tcko                  0.476   testRig/M_state_q_FSM_FFd5
                                                       testRig/adderTest/M_state_q_FSM_FFd4
    SLICE_X8Y47.C4       net (fanout=11)       1.098   testRig/M_state_q_FSM_FFd4
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X19Y46.B3      net (fanout=2)        0.927   alu8test/arith/mul8/M_fa01_cout
    SLICE_X19Y46.B       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa03/cout1
    SLICE_X19Y46.C4      net (fanout=5)        0.347   alu8test/M_fa03_cout
    SLICE_X19Y46.C       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa05/Mxor_sum_xo<0>1
    SLICE_X16Y44.D1      net (fanout=8)        1.261   alu8test/M_fa05_sum
    SLICE_X16Y44.CMUX    Topdc                 0.456   alu8test/N72
                                                       alu8test/Mmux_alu914_SW0_SW0_SW1_F
                                                       alu8test/Mmux_alu914_SW0_SW0_SW1
    SLICE_X16Y44.B3      net (fanout=1)        0.853   alu8test/N186
    SLICE_X16Y44.B       Tilo                  0.254   alu8test/N72
                                                       alu8test/Mmux_alu914_SW0
    SLICE_X12Y36.A5      net (fanout=1)        1.124   alu8test/N72
    SLICE_X12Y36.CLK     Tas                   0.339   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.133ns (3.070ns logic, 10.063ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  6.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.134ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.596 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X19Y46.B3      net (fanout=2)        0.927   alu8test/arith/mul8/M_fa01_cout
    SLICE_X19Y46.B       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa03/cout1
    SLICE_X19Y46.A5      net (fanout=5)        0.257   alu8test/M_fa03_cout
    SLICE_X19Y46.A       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1_SW0
    SLICE_X16Y44.A4      net (fanout=1)        0.933   alu8test/arith/mul8/fa23/N82
    SLICE_X16Y44.A       Tilo                  0.254   alu8test/N72
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1
    SLICE_X12Y39.A3      net (fanout=4)        1.112   alu8test/M_fa23_sum
    SLICE_X12Y39.A       Tilo                  0.254   alu8test/M_fa32_sum
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X12Y36.A1      net (fanout=1)        0.964   alu8test/M_fa32_sum
    SLICE_X12Y36.CLK     Tas                   0.339   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.134ns (2.917ns logic, 10.217ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  6.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/adderTest/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.139ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.325 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/adderTest/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X16Y41.B4      net (fanout=7)        1.668   io_led<1>1
    SLICE_X16Y41.B       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa1/cout1
    SLICE_X16Y41.A5      net (fanout=4)        0.270   alu8test/M_fa1_cout_0
    SLICE_X16Y41.A       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa3/cout1
    SLICE_X14Y46.A1      net (fanout=7)        1.367   alu8test/arith/adder8/M_fa3_cout
    SLICE_X14Y46.A       Tilo                  0.235   M_adder8_sum[6]
                                                       alu8test/arith/adder8/fa6/Mxor_sum_xo<0>1
    SLICE_X9Y44.B6       net (fanout=7)        1.219   M_adder8_sum[6]
    SLICE_X9Y44.B        Tilo                  0.259   testRig/booleTest/N162
                                                       alu8test/arith/adder8/z_1
    SLICE_X11Y47.C2      net (fanout=9)        1.438   z
    SLICE_X11Y47.C       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       testRig/adderTest/M_state_q_FSM_FFd3-In_SW0
    SLICE_X11Y47.B4      net (fanout=1)        0.352   testRig/adderTest/N323
    SLICE_X11Y47.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       testRig/adderTest/M_state_q_FSM_FFd3-In
                                                       testRig/adderTest/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     13.139ns (2.932ns logic, 10.207ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  6.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/booleTest/M_state_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.102ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.325 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/booleTest/M_state_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X16Y41.B4      net (fanout=7)        1.668   io_led<1>1
    SLICE_X16Y41.B       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa1/cout1
    SLICE_X16Y41.A5      net (fanout=4)        0.270   alu8test/M_fa1_cout_0
    SLICE_X16Y41.A       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa3/cout1
    SLICE_X14Y44.A1      net (fanout=7)        1.142   alu8test/arith/adder8/M_fa3_cout
    SLICE_X14Y44.A       Tilo                  0.235   M_alu8test_test[2]
                                                       alu8test/arith/adder8/fa7/Mxor_sum_xo<0>1_1
    SLICE_X9Y44.B2       net (fanout=2)        1.342   alu8test/arith/adder8/M_fa7_sum
    SLICE_X9Y44.B        Tilo                  0.259   testRig/booleTest/N162
                                                       alu8test/arith/adder8/z_1
    SLICE_X5Y42.B2       net (fanout=9)        1.291   z
    SLICE_X5Y42.B        Tilo                  0.259   M_state_q_FSM_FFd11
                                                       testRig/booleTest/M_state_q_FSM_FFd9-In_SW0
    SLICE_X5Y42.A3       net (fanout=1)        0.564   testRig/booleTest/N327
    SLICE_X5Y42.CLK      Tas                   0.373   M_state_q_FSM_FFd11
                                                       testRig/booleTest/M_state_q_FSM_FFd9-In
                                                       testRig/booleTest/M_state_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                     13.102ns (2.932ns logic, 10.170ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  6.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/adderTest/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.037ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.325 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/adderTest/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X16Y41.B4      net (fanout=7)        1.668   io_led<1>1
    SLICE_X16Y41.B       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa1/cout1
    SLICE_X16Y41.A5      net (fanout=4)        0.270   alu8test/M_fa1_cout_0
    SLICE_X16Y41.A       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa3/cout1
    SLICE_X14Y44.A1      net (fanout=7)        1.142   alu8test/arith/adder8/M_fa3_cout
    SLICE_X14Y44.A       Tilo                  0.235   M_alu8test_test[2]
                                                       alu8test/arith/adder8/fa7/Mxor_sum_xo<0>1_1
    SLICE_X9Y44.B2       net (fanout=2)        1.342   alu8test/arith/adder8/M_fa7_sum
    SLICE_X9Y44.B        Tilo                  0.259   testRig/booleTest/N162
                                                       alu8test/arith/adder8/z_1
    SLICE_X11Y47.C2      net (fanout=9)        1.438   z
    SLICE_X11Y47.C       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       testRig/adderTest/M_state_q_FSM_FFd3-In_SW0
    SLICE_X11Y47.B4      net (fanout=1)        0.352   testRig/adderTest/N323
    SLICE_X11Y47.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       testRig/adderTest/M_state_q_FSM_FFd3-In
                                                       testRig/adderTest/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     13.037ns (2.932ns logic, 10.105ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  6.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.969ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.596 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X19Y46.B3      net (fanout=2)        0.927   alu8test/arith/mul8/M_fa01_cout
    SLICE_X19Y46.B       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa03/cout1
    SLICE_X19Y46.C4      net (fanout=5)        0.347   alu8test/M_fa03_cout
    SLICE_X19Y46.C       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa05/Mxor_sum_xo<0>1
    SLICE_X16Y44.C6      net (fanout=8)        0.601   alu8test/M_fa05_sum
    SLICE_X16Y44.CMUX    Tilo                  0.430   alu8test/N72
                                                       alu8test/Mmux_alu914_SW0_SW0_SW1_G
                                                       alu8test/Mmux_alu914_SW0_SW0_SW1
    SLICE_X16Y44.B3      net (fanout=1)        0.853   alu8test/N186
    SLICE_X16Y44.B       Tilo                  0.254   alu8test/N72
                                                       alu8test/Mmux_alu914_SW0
    SLICE_X12Y36.A5      net (fanout=1)        1.124   alu8test/N72
    SLICE_X12Y36.CLK     Tas                   0.339   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.969ns (3.093ns logic, 9.876ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  6.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.968ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.596 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X19Y46.B3      net (fanout=2)        0.927   alu8test/arith/mul8/M_fa01_cout
    SLICE_X19Y46.B       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa03/cout1
    SLICE_X19Y46.C4      net (fanout=5)        0.347   alu8test/M_fa03_cout
    SLICE_X19Y46.C       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa05/Mxor_sum_xo<0>1
    SLICE_X18Y44.C3      net (fanout=8)        0.796   alu8test/M_fa05_sum
    SLICE_X18Y44.CMUX    Tilo                  0.403   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1_SW0_SW0_G
                                                       alu8test/Mmux_alu914_SW1_SW0_SW0
    SLICE_X18Y44.A1      net (fanout=1)        0.761   alu8test/N188
    SLICE_X18Y44.A       Tilo                  0.235   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X12Y36.A6      net (fanout=1)        1.066   alu8test/N73
    SLICE_X12Y36.CLK     Tas                   0.339   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.968ns (3.047ns logic, 9.921ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  6.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd4 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.959ns (Levels of Logic = 9)
  Clock Path Skew:      -0.057ns (0.596 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd4 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.BQ       Tcko                  0.476   testRig/M_state_q_FSM_FFd5
                                                       testRig/adderTest/M_state_q_FSM_FFd4
    SLICE_X8Y47.C4       net (fanout=11)       1.098   testRig/M_state_q_FSM_FFd4
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X18Y45.B4      net (fanout=2)        1.069   alu8test/arith/mul8/M_fa01_cout
    SLICE_X18Y45.B       Tilo                  0.235   alu8test/arith/mul8/M_fa04_sum
                                                       alu8test/arith/mul8/fa04/Mxor_sum_xo<0>1
    SLICE_X19Y46.D4      net (fanout=5)        0.488   alu8test/arith/mul8/M_fa04_sum
    SLICE_X19Y46.D       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1_SW1
    SLICE_X16Y44.A2      net (fanout=1)        0.931   alu8test/arith/mul8/fa23/N83
    SLICE_X16Y44.A       Tilo                  0.254   alu8test/N72
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1
    SLICE_X12Y39.A3      net (fanout=4)        1.112   alu8test/M_fa23_sum
    SLICE_X12Y39.A       Tilo                  0.254   alu8test/M_fa32_sum
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X12Y36.A1      net (fanout=1)        0.964   alu8test/M_fa32_sum
    SLICE_X12Y36.CLK     Tas                   0.339   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.959ns (2.844ns logic, 10.115ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  6.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/cmpTest/M_state_q_FSM_FFd1 (FF)
  Destination:          testRig/booleTest/M_state_q_FSM_FFd13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.971ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.314 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/cmpTest/M_state_q_FSM_FFd1 to testRig/booleTest/M_state_q_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.430   M_state_q_FSM_FFd4
                                                       testRig/cmpTest/M_state_q_FSM_FFd1
    SLICE_X13Y43.C3      net (fanout=7)        1.127   M_state_q_FSM_FFd1
    SLICE_X13Y43.C       Tilo                  0.259   io_led<5>2
                                                       testRig/M_cmpTest_testA<1>1
    SLICE_X13Y43.A2      net (fanout=1)        0.542   testRig/M_cmpTest_testA[3]
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X16Y41.B4      net (fanout=7)        1.668   io_led<1>1
    SLICE_X16Y41.B       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa1/cout1
    SLICE_X16Y41.A5      net (fanout=4)        0.270   alu8test/M_fa1_cout_0
    SLICE_X16Y41.A       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa3/cout1
    SLICE_X16Y41.C1      net (fanout=7)        0.554   alu8test/arith/adder8/M_fa3_cout
    SLICE_X16Y41.C       Tilo                  0.255   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa5/cout1
    SLICE_X8Y46.B5       net (fanout=7)        1.374   M_fa5_cout
    SLICE_X8Y46.B        Tilo                  0.254   N294
                                                       alu8test/arith/adder8/v1
    SLICE_X16Y42.C2      net (fanout=33)       2.394   M_alu8test_test[1]
    SLICE_X16Y42.C       Tilo                  0.255   N299
                                                       testRig/booleTest/M_state_q_FSM_FFd13-In21
    SLICE_X10Y41.C5      net (fanout=1)        0.972   testRig/booleTest/M_state_q_FSM_FFd13-In2
    SLICE_X10Y41.CLK     Tas                   0.349   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd13-In9
                                                       testRig/booleTest/M_state_q_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                     12.971ns (2.828ns logic, 10.143ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  6.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.934ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.596 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X19Y46.B3      net (fanout=2)        0.927   alu8test/arith/mul8/M_fa01_cout
    SLICE_X19Y46.B       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa03/cout1
    SLICE_X18Y46.B5      net (fanout=5)        0.260   alu8test/M_fa03_cout
    SLICE_X18Y46.B       Tilo                  0.235   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99
    SLICE_X16Y44.C5      net (fanout=8)        0.677   alu8test/Mmux_alu98
    SLICE_X16Y44.CMUX    Tilo                  0.430   alu8test/N72
                                                       alu8test/Mmux_alu914_SW0_SW0_SW1_G
                                                       alu8test/Mmux_alu914_SW0_SW0_SW1
    SLICE_X16Y44.B3      net (fanout=1)        0.853   alu8test/N186
    SLICE_X16Y44.B       Tilo                  0.254   alu8test/N72
                                                       alu8test/Mmux_alu914_SW0
    SLICE_X12Y36.A5      net (fanout=1)        1.124   alu8test/N72
    SLICE_X12Y36.CLK     Tas                   0.339   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.934ns (3.069ns logic, 9.865ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  7.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd4 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.908ns (Levels of Logic = 9)
  Clock Path Skew:      -0.057ns (0.596 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd4 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.BQ       Tcko                  0.476   testRig/M_state_q_FSM_FFd5
                                                       testRig/adderTest/M_state_q_FSM_FFd4
    SLICE_X8Y47.C4       net (fanout=11)       1.098   testRig/M_state_q_FSM_FFd4
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X19Y46.B3      net (fanout=2)        0.927   alu8test/arith/mul8/M_fa01_cout
    SLICE_X19Y46.B       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa03/cout1
    SLICE_X19Y46.D2      net (fanout=5)        0.555   alu8test/M_fa03_cout
    SLICE_X19Y46.D       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1_SW1
    SLICE_X16Y44.A2      net (fanout=1)        0.931   alu8test/arith/mul8/fa23/N83
    SLICE_X16Y44.A       Tilo                  0.254   alu8test/N72
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1
    SLICE_X12Y39.A3      net (fanout=4)        1.112   alu8test/M_fa23_sum
    SLICE_X12Y39.A       Tilo                  0.254   alu8test/M_fa32_sum
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X12Y36.A1      net (fanout=1)        0.964   alu8test/M_fa32_sum
    SLICE_X12Y36.CLK     Tas                   0.339   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.908ns (2.868ns logic, 10.040ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  7.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.890ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.596 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X19Y46.B3      net (fanout=2)        0.927   alu8test/arith/mul8/M_fa01_cout
    SLICE_X19Y46.B       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa03/cout1
    SLICE_X18Y46.B5      net (fanout=5)        0.260   alu8test/M_fa03_cout
    SLICE_X18Y46.B       Tilo                  0.235   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99
    SLICE_X16Y44.D6      net (fanout=8)        0.607   alu8test/Mmux_alu98
    SLICE_X16Y44.CMUX    Topdc                 0.456   alu8test/N72
                                                       alu8test/Mmux_alu914_SW0_SW0_SW1_F
                                                       alu8test/Mmux_alu914_SW0_SW0_SW1
    SLICE_X16Y44.B3      net (fanout=1)        0.853   alu8test/N186
    SLICE_X16Y44.B       Tilo                  0.254   alu8test/N72
                                                       alu8test/Mmux_alu914_SW0
    SLICE_X12Y36.A5      net (fanout=1)        1.124   alu8test/N72
    SLICE_X12Y36.CLK     Tas                   0.339   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.890ns (3.095ns logic, 9.795ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  7.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.879ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.596 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X19Y46.B3      net (fanout=2)        0.927   alu8test/arith/mul8/M_fa01_cout
    SLICE_X19Y46.B       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa03/cout1
    SLICE_X19Y46.A5      net (fanout=5)        0.257   alu8test/M_fa03_cout
    SLICE_X19Y46.A       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1_SW0
    SLICE_X16Y44.A4      net (fanout=1)        0.933   alu8test/arith/mul8/fa23/N82
    SLICE_X16Y44.A       Tilo                  0.254   alu8test/N72
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1
    SLICE_X18Y44.A3      net (fanout=4)        0.774   alu8test/M_fa23_sum
    SLICE_X18Y44.A       Tilo                  0.235   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X12Y36.A6      net (fanout=1)        1.066   alu8test/N73
    SLICE_X12Y36.CLK     Tas                   0.339   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.879ns (2.898ns logic, 9.981ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  7.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.861ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.596 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X19Y46.B3      net (fanout=2)        0.927   alu8test/arith/mul8/M_fa01_cout
    SLICE_X19Y46.B       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa03/cout1
    SLICE_X19Y46.C4      net (fanout=5)        0.347   alu8test/M_fa03_cout
    SLICE_X19Y46.C       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa05/Mxor_sum_xo<0>1
    SLICE_X18Y44.D4      net (fanout=8)        0.690   alu8test/M_fa05_sum
    SLICE_X18Y44.CMUX    Topdc                 0.402   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1_SW0_SW0_F
                                                       alu8test/Mmux_alu914_SW1_SW0_SW0
    SLICE_X18Y44.A1      net (fanout=1)        0.761   alu8test/N188
    SLICE_X18Y44.A       Tilo                  0.235   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X12Y36.A6      net (fanout=1)        1.066   alu8test/N73
    SLICE_X12Y36.CLK     Tas                   0.339   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.861ns (3.046ns logic, 9.815ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  7.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd8 (FF)
  Destination:          testRig/booleTest/M_state_q_FSM_FFd13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.867ns (Levels of Logic = 9)
  Clock Path Skew:      -0.028ns (0.314 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd8 to testRig/booleTest/M_state_q_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   M_state_q_FSM_FFd8_0
                                                       testRig/adderTest/M_state_q_FSM_FFd8
    SLICE_X8Y47.C3       net (fanout=8)        0.394   M_state_q_FSM_FFd8_0
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X16Y41.B4      net (fanout=7)        1.668   io_led<1>1
    SLICE_X16Y41.B       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa1/cout1
    SLICE_X16Y41.A5      net (fanout=4)        0.270   alu8test/M_fa1_cout_0
    SLICE_X16Y41.A       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa3/cout1
    SLICE_X16Y41.C1      net (fanout=7)        0.554   alu8test/arith/adder8/M_fa3_cout
    SLICE_X16Y41.C       Tilo                  0.255   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa5/cout1
    SLICE_X8Y46.B5       net (fanout=7)        1.374   M_fa5_cout
    SLICE_X8Y46.B        Tilo                  0.254   N294
                                                       alu8test/arith/adder8/v1
    SLICE_X16Y42.C2      net (fanout=33)       2.394   M_alu8test_test[1]
    SLICE_X16Y42.C       Tilo                  0.255   N299
                                                       testRig/booleTest/M_state_q_FSM_FFd13-In21
    SLICE_X10Y41.C5      net (fanout=1)        0.972   testRig/booleTest/M_state_q_FSM_FFd13-In2
    SLICE_X10Y41.CLK     Tas                   0.349   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd13-In9
                                                       testRig/booleTest/M_state_q_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                     12.867ns (2.919ns logic, 9.948ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  7.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/cmpTest/M_state_q_FSM_FFd7 (FF)
  Destination:          testRig/booleTest/M_state_q_FSM_FFd13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.858ns (Levels of Logic = 9)
  Clock Path Skew:      -0.027ns (0.314 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/cmpTest/M_state_q_FSM_FFd7 to testRig/booleTest/M_state_q_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CQ       Tcko                  0.525   M_state_q_FSM_FFd8
                                                       testRig/cmpTest/M_state_q_FSM_FFd7
    SLICE_X13Y43.C6      net (fanout=6)        0.919   M_state_q_FSM_FFd7
    SLICE_X13Y43.C       Tilo                  0.259   io_led<5>2
                                                       testRig/M_cmpTest_testA<1>1
    SLICE_X13Y43.A2      net (fanout=1)        0.542   testRig/M_cmpTest_testA[3]
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X16Y41.B4      net (fanout=7)        1.668   io_led<1>1
    SLICE_X16Y41.B       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa1/cout1
    SLICE_X16Y41.A5      net (fanout=4)        0.270   alu8test/M_fa1_cout_0
    SLICE_X16Y41.A       Tilo                  0.254   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa3/cout1
    SLICE_X16Y41.C1      net (fanout=7)        0.554   alu8test/arith/adder8/M_fa3_cout
    SLICE_X16Y41.C       Tilo                  0.255   alu8test/Mmux_alu22
                                                       alu8test/arith/adder8/fa5/cout1
    SLICE_X8Y46.B5       net (fanout=7)        1.374   M_fa5_cout
    SLICE_X8Y46.B        Tilo                  0.254   N294
                                                       alu8test/arith/adder8/v1
    SLICE_X16Y42.C2      net (fanout=33)       2.394   M_alu8test_test[1]
    SLICE_X16Y42.C       Tilo                  0.255   N299
                                                       testRig/booleTest/M_state_q_FSM_FFd13-In21
    SLICE_X10Y41.C5      net (fanout=1)        0.972   testRig/booleTest/M_state_q_FSM_FFd13-In2
    SLICE_X10Y41.CLK     Tas                   0.349   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd13-In9
                                                       testRig/booleTest/M_state_q_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                     12.858ns (2.923ns logic, 9.935ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  7.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp6/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.810ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.590 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp6/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X18Y45.B4      net (fanout=2)        1.069   alu8test/arith/mul8/M_fa01_cout
    SLICE_X18Y45.B       Tilo                  0.235   alu8test/arith/mul8/M_fa04_sum
                                                       alu8test/arith/mul8/fa04/Mxor_sum_xo<0>1
    SLICE_X19Y46.D4      net (fanout=5)        0.488   alu8test/arith/mul8/M_fa04_sum
    SLICE_X19Y46.D       Tilo                  0.259   alu8test/arith/mul8/fa23/N83
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1_SW1
    SLICE_X16Y44.A2      net (fanout=1)        0.931   alu8test/arith/mul8/fa23/N83
    SLICE_X16Y44.A       Tilo                  0.254   alu8test/N72
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1
    SLICE_X12Y38.A2      net (fanout=4)        1.262   alu8test/M_fa23_sum
    SLICE_X12Y38.A       Tilo                  0.254   testRig/pp6/M_pipe_q[0]
                                                       alu8test/Mmux_alu85
    SLICE_X12Y38.B6      net (fanout=1)        0.143   alu8test/Mmux_alu84
    SLICE_X12Y38.CLK     Tas                   0.339   testRig/pp6/M_pipe_q[0]
                                                       alu8test/Mmux_alu86
                                                       testRig/pp6/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.810ns (2.893ns logic, 9.917ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  7.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.801ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.596 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X8Y47.C6       net (fanout=8)        1.571   testRig/M_state_q_FSM_FFd9
    SLICE_X8Y47.C        Tilo                  0.255   M_state_q_FSM_FFd8_0
                                                       testRig/Mmux_testA23_SW0
    SLICE_X13Y43.A4      net (fanout=1)        1.080   testRig/N38
    SLICE_X13Y43.A       Tilo                  0.259   io_led<5>2
                                                       testRig/Mmux_testA23
    SLICE_X11Y37.D4      net (fanout=7)        1.242   Mmux_testA23
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       io_led<1>_1
    SLICE_X20Y43.A6      net (fanout=7)        2.131   io_led<1>1
    SLICE_X20Y43.A       Tilo                  0.254   io_led<0>41
                                                       alu8test/arith/mul8/fa01/cout1
    SLICE_X18Y45.B4      net (fanout=2)        1.069   alu8test/arith/mul8/M_fa01_cout
    SLICE_X18Y45.B       Tilo                  0.235   alu8test/arith/mul8/M_fa04_sum
                                                       alu8test/arith/mul8/fa04/Mxor_sum_xo<0>1
    SLICE_X18Y45.A5      net (fanout=5)        0.210   alu8test/arith/mul8/M_fa04_sum
    SLICE_X18Y45.A       Tilo                  0.235   alu8test/arith/mul8/M_fa04_sum
                                                       alu8test/arith/mul8/fa13/cout1
    SLICE_X16Y44.A6      net (fanout=5)        0.553   alu8test/M_fa13_cout
    SLICE_X16Y44.A       Tilo                  0.254   alu8test/N72
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1
    SLICE_X12Y39.A3      net (fanout=4)        1.112   alu8test/M_fa23_sum
    SLICE_X12Y39.A       Tilo                  0.254   alu8test/M_fa32_sum
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X12Y36.A1      net (fanout=1)        0.964   alu8test/M_fa32_sum
    SLICE_X12Y36.CLK     Tas                   0.339   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.801ns (2.869ns logic, 9.932ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: M_pipe_q_27_1/CLK
  Logical resource: testRig/pp1/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: M_pipe_q_27_1/CLK
  Logical resource: testRig/pp0/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp3_out/CLK
  Logical resource: testRig/pp3/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp2_out/CLK
  Logical resource: testRig/pp4/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp2_out/CLK
  Logical resource: testRig/pp2/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp5_out/CLK
  Logical resource: testRig/pp5/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: M_pipe_q_27/CLK
  Logical resource: testRig/pp6/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: M_pipe_q_27/CLK
  Logical resource: testRig/pp7/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pipe_q_27_1/CLK
  Logical resource: testRig/pp1/M_pipe_q_27/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pipe_q_27_1/CLK
  Logical resource: testRig/pp0/M_pipe_q_27/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.104|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 200639 paths, 0 nets, and 2482 connections

Design statistics:
   Minimum period:  14.104ns{1}   (Maximum frequency:  70.902MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 20 01:49:16 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



