module S1154007_q04(clk, rst, sw, seg0);

	input clk, rst;
	input [1:0] sw;
	input [7:0] seg0;
	
	wire clk_vfast, clk_fast, clk_slow;
	freq_div #(24) f1(clk, ~rst, clk_vfast);
	freq_div #(25) f2(clk, ~rst, clk_fast);
	freq_div #(26) f3(clk, ~rst, clk_slow);
	
	wire clk_cnt;
	assign clk_cnt = (sw == 2'b00) ? clk_slow :
						  (sw == 2'b10) ? clk_fast  : clk_vfast;
	
	wire [3:0] count;
	
	initial begin
		count = 4'b0000;
	end
	
	always(posedge clk or posedge rst) begin
		if(count == 4'b0000) count += 1;
		if(count == 4'b1001) count = 0;
	end
	
	updn_count(clk_cnt, ~rst, 1, count);
	
	num_to_seg7(count, seg0, 1'b1);
	
endmodule 