#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Feb 20 22:59:05 2023
# Process ID: 104497
# Current directory: /home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/impl_1
# Command line: vivado -log mtf7_core_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mtf7_core_top.tcl -notrace
# Log file: /home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/impl_1/mtf7_core_top.vdi
# Journal file: /home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source mtf7_core_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/user_ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top mtf7_core_top -part xc7vx690tffg1927-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-454] Reading design checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm.dcp' for cell 'usrclk_mmcm_'
INFO: [Project 1-454] Reading design checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_ififo/ctoc_ififo.dcp' for cell 'ctoc/ctoc_ififo_'
INFO: [Project 1-454] Reading design checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in.dcp' for cell 'ctoc/ctoc_mmcm_in_'
INFO: [Project 1-454] Reading design checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm.dcp' for cell 'ctoc/ctoc_mmcm_out'
INFO: [Project 1-454] Reading design checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/inject_mem_64/inject_mem_64.dcp' for cell 'imem/im64_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2two_lut/eleven2two_lut.dcp' for cell 'my_test_algo/my_11_2_lut'
INFO: [Project 1-454] Reading design checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2nine_lut/eleven2nine_lut.dcp' for cell 'my_test_algo/my_11_9_lut'
INFO: [Project 1-454] Reading design checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/cgn/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'my_test_algo/my_bram_label'
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2533.820 ; gain = 0.000 ; free physical = 75940 ; free virtual = 148687
INFO: [Netlist 29-17] Analyzing 4283 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_ififo/ctoc_ififo.xdc] for cell 'ctoc/ctoc_ififo_/U0'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_ififo/ctoc_ififo.xdc] for cell 'ctoc/ctoc_ififo_/U0'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in_board.xdc] for cell 'ctoc/ctoc_mmcm_in_/inst'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in_board.xdc] for cell 'ctoc/ctoc_mmcm_in_/inst'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in.xdc] for cell 'ctoc/ctoc_mmcm_in_/inst'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in.xdc] for cell 'ctoc/ctoc_mmcm_in_/inst'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm_board.xdc] for cell 'usrclk_mmcm_/inst'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm_board.xdc] for cell 'usrclk_mmcm_/inst'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm.xdc] for cell 'usrclk_mmcm_/inst'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm.xdc] for cell 'usrclk_mmcm_/inst'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm_board.xdc] for cell 'ctoc/ctoc_mmcm_out/inst'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm_board.xdc] for cell 'ctoc/ctoc_mmcm_out/inst'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm.xdc] for cell 'ctoc/ctoc_mmcm_out/inst'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm.xdc] for cell 'ctoc/ctoc_mmcm_out/inst'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:60]
INFO: [Timing 38-2] Deriving generated clocks [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:60]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3510.297 ; gain = 852.555 ; free physical = 69825 ; free virtual = 142599
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc]
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc]
WARNING: [Constraints 18-619] A clock with name 'pcie_clk' already exists, overwriting the previous clock with the same name. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc:1]
WARNING: [Constraints 18-619] A clock with name 'ext_clk_in' already exists, overwriting the previous clock with the same name. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc:3]
WARNING: [Constraints 18-619] A clock with name 'clk40_in_p' already exists, overwriting the previous clock with the same name. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc:5]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc]
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_ififo/ctoc_ififo_clocks.xdc] for cell 'ctoc/ctoc_ififo_/U0'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_ififo/ctoc_ififo_clocks.xdc] for cell 'ctoc/ctoc_ififo_/U0'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in_late.xdc] for cell 'ctoc/ctoc_mmcm_in_/inst'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in_late.xdc] for cell 'ctoc/ctoc_mmcm_in_/inst'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm_late.xdc] for cell 'usrclk_mmcm_/inst'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm_late.xdc] for cell 'usrclk_mmcm_/inst'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm_late.xdc] for cell 'ctoc/ctoc_mmcm_out/inst'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm_late.xdc] for cell 'ctoc/ctoc_mmcm_out/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3521.203 ; gain = 0.000 ; free physical = 68506 ; free virtual = 141280
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3521.203 ; gain = 1008.477 ; free physical = 68456 ; free virtual = 141230
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3593.242 ; gain = 64.039 ; free physical = 71396 ; free virtual = 144171

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12dc2daff

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3593.242 ; gain = 0.000 ; free physical = 71236 ; free virtual = 144011

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1561a61f8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3731.129 ; gain = 0.004 ; free physical = 71239 ; free virtual = 144014
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 92 cells
INFO: [Opt 31-1021] In phase Retarget, 39 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 155c0e1ce

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3731.129 ; gain = 0.004 ; free physical = 71226 ; free virtual = 144001
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 21 cells
INFO: [Opt 31-1021] In phase Constant propagation, 38 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12617ea1b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3731.129 ; gain = 0.004 ; free physical = 71212 ; free virtual = 143986
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 28 cells
INFO: [Opt 31-1021] In phase Sweep, 537 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12617ea1b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3731.129 ; gain = 0.004 ; free physical = 71284 ; free virtual = 144058
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12617ea1b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3731.129 ; gain = 0.004 ; free physical = 71278 ; free virtual = 144052
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12617ea1b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3731.129 ; gain = 0.004 ; free physical = 71278 ; free virtual = 144053
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 39 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              92  |                                             39  |
|  Constant propagation         |               3  |              21  |                                             38  |
|  Sweep                        |               0  |              28  |                                            537  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             39  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3731.129 ; gain = 0.000 ; free physical = 71285 ; free virtual = 144060
Ending Logic Optimization Task | Checksum: 165bca002

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3731.129 ; gain = 0.004 ; free physical = 71285 ; free virtual = 144060

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for usr_access
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 90 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 13 Total Ports: 180
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: b98f8dce

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4210.023 ; gain = 0.000 ; free physical = 71194 ; free virtual = 143973
Ending Power Optimization Task | Checksum: b98f8dce

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 4210.023 ; gain = 478.895 ; free physical = 71232 ; free virtual = 144010

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: bd93d909

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4210.023 ; gain = 0.000 ; free physical = 71243 ; free virtual = 144022
Ending Final Cleanup Task | Checksum: bd93d909

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4210.023 ; gain = 0.000 ; free physical = 71244 ; free virtual = 144023

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4210.023 ; gain = 0.000 ; free physical = 71244 ; free virtual = 144023
Ending Netlist Obfuscation Task | Checksum: bd93d909

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4210.023 ; gain = 0.000 ; free physical = 71244 ; free virtual = 144023
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 4210.023 ; gain = 688.820 ; free physical = 71244 ; free virtual = 144023
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4210.023 ; gain = 0.000 ; free physical = 71161 ; free virtual = 143945
INFO: [Common 17-1381] The checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/impl_1/mtf7_core_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 4210.023 ; gain = 0.000 ; free physical = 71159 ; free virtual = 143947
INFO: [runtcl-4] Executing : report_drc -file mtf7_core_top_drc_opted.rpt -pb mtf7_core_top_drc_opted.pb -rpx mtf7_core_top_drc_opted.rpx
Command: report_drc -file mtf7_core_top_drc_opted.rpt -pb mtf7_core_top_drc_opted.pb -rpx mtf7_core_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/impl_1/mtf7_core_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4217.137 ; gain = 7.113 ; free physical = 71076 ; free virtual = 143869
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 71069 ; free virtual = 143862
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a92ca0c1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 71069 ; free virtual = 143862
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 71069 ; free virtual = 143862

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1f42698f9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 71086 ; free virtual = 143883

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2c9ab84ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 71068 ; free virtual = 143867

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2c9ab84ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 71068 ; free virtual = 143867
Phase 1 Placer Initialization | Checksum: 2c9ab84ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 71059 ; free virtual = 143858

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 271f53b8f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 71032 ; free virtual = 143831

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 29a80bab0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 71031 ; free virtual = 143830

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 909 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 445 nets or cells. Created 0 new cell, deleted 445 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70853 ; free virtual = 143655

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            445  |                   445  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            445  |                   445  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 23dac43ce

Time (s): cpu = 00:01:18 ; elapsed = 00:00:30 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70856 ; free virtual = 143657
Phase 2.3 Global Placement Core | Checksum: 26757c5df

Time (s): cpu = 00:01:22 ; elapsed = 00:00:32 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70846 ; free virtual = 143648
Phase 2 Global Placement | Checksum: 26757c5df

Time (s): cpu = 00:01:23 ; elapsed = 00:00:32 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70860 ; free virtual = 143662

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a18da4c3

Time (s): cpu = 00:01:28 ; elapsed = 00:00:34 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70854 ; free virtual = 143656

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f9f4717a

Time (s): cpu = 00:01:36 ; elapsed = 00:00:37 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70833 ; free virtual = 143635

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2497b26f2

Time (s): cpu = 00:01:37 ; elapsed = 00:00:38 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70834 ; free virtual = 143636

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fd7da115

Time (s): cpu = 00:01:38 ; elapsed = 00:00:38 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70835 ; free virtual = 143637

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1910c3ad6

Time (s): cpu = 00:01:41 ; elapsed = 00:00:40 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70816 ; free virtual = 143619

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1be705855

Time (s): cpu = 00:01:42 ; elapsed = 00:00:41 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70821 ; free virtual = 143623

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1327ada6c

Time (s): cpu = 00:01:42 ; elapsed = 00:00:42 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70820 ; free virtual = 143622
Phase 3 Detail Placement | Checksum: 1327ada6c

Time (s): cpu = 00:01:43 ; elapsed = 00:00:42 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70817 ; free virtual = 143619

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cd580b81

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.564 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: a67abd8f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70789 ; free virtual = 143591
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: cdcbbc90

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70788 ; free virtual = 143590
Phase 4.1.1.1 BUFG Insertion | Checksum: cd580b81

Time (s): cpu = 00:02:04 ; elapsed = 00:00:48 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70789 ; free virtual = 143591
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.564. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:02:05 ; elapsed = 00:00:49 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70791 ; free virtual = 143593
Phase 4.1 Post Commit Optimization | Checksum: bd1a8b56

Time (s): cpu = 00:02:05 ; elapsed = 00:00:49 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70790 ; free virtual = 143592

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: bd1a8b56

Time (s): cpu = 00:02:06 ; elapsed = 00:00:49 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70806 ; free virtual = 143608

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                2x2|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: bd1a8b56

Time (s): cpu = 00:02:06 ; elapsed = 00:00:49 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70808 ; free virtual = 143610
Phase 4.3 Placer Reporting | Checksum: bd1a8b56

Time (s): cpu = 00:02:06 ; elapsed = 00:00:50 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70809 ; free virtual = 143611

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70808 ; free virtual = 143611

Time (s): cpu = 00:02:06 ; elapsed = 00:00:50 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70808 ; free virtual = 143611
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 7c458244

Time (s): cpu = 00:02:07 ; elapsed = 00:00:50 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70807 ; free virtual = 143610
Ending Placer Task | Checksum: 788f7b36

Time (s): cpu = 00:02:07 ; elapsed = 00:00:50 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70806 ; free virtual = 143608
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:12 ; elapsed = 00:00:53 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70992 ; free virtual = 143794
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70908 ; free virtual = 143775
INFO: [Common 17-1381] The checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/impl_1/mtf7_core_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70977 ; free virtual = 143793
INFO: [runtcl-4] Executing : report_io -file mtf7_core_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70936 ; free virtual = 143753
INFO: [runtcl-4] Executing : report_utilization -file mtf7_core_top_utilization_placed.rpt -pb mtf7_core_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mtf7_core_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4217.137 ; gain = 0.000 ; free physical = 70980 ; free virtual = 143797
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3b44863a ConstDB: 0 ShapeSum: 3d4af4fc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f677503a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 4404.496 ; gain = 187.359 ; free physical = 70525 ; free virtual = 143342
Post Restoration Checksum: NetGraph: c07de24e NumContArr: 35f96dec Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f677503a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 4404.496 ; gain = 187.359 ; free physical = 70531 ; free virtual = 143349

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f677503a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 4455.121 ; gain = 237.984 ; free physical = 70461 ; free virtual = 143279

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f677503a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 4455.125 ; gain = 237.988 ; free physical = 70461 ; free virtual = 143279
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24501717d

Time (s): cpu = 00:01:19 ; elapsed = 00:00:41 . Memory (MB): peak = 4557.906 ; gain = 340.770 ; free physical = 70426 ; free virtual = 143245
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.518  | TNS=0.000  | WHS=-0.469 | THS=-161.470|

Phase 2 Router Initialization | Checksum: 1cd2e0a07

Time (s): cpu = 00:01:26 ; elapsed = 00:00:43 . Memory (MB): peak = 4557.906 ; gain = 340.770 ; free physical = 70418 ; free virtual = 143237

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 34180
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 34180
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1cd2e0a07

Time (s): cpu = 00:01:28 ; elapsed = 00:00:44 . Memory (MB): peak = 4598.891 ; gain = 381.754 ; free physical = 70418 ; free virtual = 143237
Phase 3 Initial Routing | Checksum: bf051e36

Time (s): cpu = 00:01:43 ; elapsed = 00:00:48 . Memory (MB): peak = 4598.891 ; gain = 381.754 ; free physical = 70385 ; free virtual = 143203

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1042
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.178  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20c40c103

Time (s): cpu = 00:02:12 ; elapsed = 00:01:01 . Memory (MB): peak = 4598.891 ; gain = 381.754 ; free physical = 70367 ; free virtual = 143186
Phase 4 Rip-up And Reroute | Checksum: 20c40c103

Time (s): cpu = 00:02:12 ; elapsed = 00:01:01 . Memory (MB): peak = 4598.891 ; gain = 381.754 ; free physical = 70367 ; free virtual = 143186

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20c40c103

Time (s): cpu = 00:02:12 ; elapsed = 00:01:01 . Memory (MB): peak = 4598.891 ; gain = 381.754 ; free physical = 70367 ; free virtual = 143186

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20c40c103

Time (s): cpu = 00:02:12 ; elapsed = 00:01:01 . Memory (MB): peak = 4598.891 ; gain = 381.754 ; free physical = 70367 ; free virtual = 143186
Phase 5 Delay and Skew Optimization | Checksum: 20c40c103

Time (s): cpu = 00:02:12 ; elapsed = 00:01:01 . Memory (MB): peak = 4598.891 ; gain = 381.754 ; free physical = 70367 ; free virtual = 143186

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25ba888e1

Time (s): cpu = 00:02:16 ; elapsed = 00:01:03 . Memory (MB): peak = 4598.891 ; gain = 381.754 ; free physical = 70371 ; free virtual = 143190
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.178  | TNS=0.000  | WHS=0.065  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 25ba888e1

Time (s): cpu = 00:02:17 ; elapsed = 00:01:03 . Memory (MB): peak = 4598.891 ; gain = 381.754 ; free physical = 70371 ; free virtual = 143190
Phase 6 Post Hold Fix | Checksum: 25ba888e1

Time (s): cpu = 00:02:17 ; elapsed = 00:01:03 . Memory (MB): peak = 4598.891 ; gain = 381.754 ; free physical = 70371 ; free virtual = 143190

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.71694 %
  Global Horizontal Routing Utilization  = 1.93754 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ec9502d7

Time (s): cpu = 00:02:18 ; elapsed = 00:01:04 . Memory (MB): peak = 4598.891 ; gain = 381.754 ; free physical = 70366 ; free virtual = 143185

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ec9502d7

Time (s): cpu = 00:02:18 ; elapsed = 00:01:04 . Memory (MB): peak = 4598.891 ; gain = 381.754 ; free physical = 70365 ; free virtual = 143183

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1543d3c8e

Time (s): cpu = 00:02:21 ; elapsed = 00:01:06 . Memory (MB): peak = 4630.902 ; gain = 413.766 ; free physical = 70369 ; free virtual = 143187

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.178  | TNS=0.000  | WHS=0.065  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1543d3c8e

Time (s): cpu = 00:02:22 ; elapsed = 00:01:06 . Memory (MB): peak = 4630.902 ; gain = 413.766 ; free physical = 70378 ; free virtual = 143197
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:22 ; elapsed = 00:01:06 . Memory (MB): peak = 4630.902 ; gain = 413.766 ; free physical = 70521 ; free virtual = 143339

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:37 ; elapsed = 00:01:12 . Memory (MB): peak = 4630.902 ; gain = 413.766 ; free physical = 70521 ; free virtual = 143339
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4630.902 ; gain = 0.000 ; free physical = 69162 ; free virtual = 143284
INFO: [Common 17-1381] The checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/impl_1/mtf7_core_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4630.902 ; gain = 0.000 ; free physical = 65816 ; free virtual = 143212
INFO: [runtcl-4] Executing : report_drc -file mtf7_core_top_drc_routed.rpt -pb mtf7_core_top_drc_routed.pb -rpx mtf7_core_top_drc_routed.rpx
Command: report_drc -file mtf7_core_top_drc_routed.rpt -pb mtf7_core_top_drc_routed.pb -rpx mtf7_core_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/impl_1/mtf7_core_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 4686.938 ; gain = 56.035 ; free physical = 65784 ; free virtual = 143183
INFO: [runtcl-4] Executing : report_methodology -file mtf7_core_top_methodology_drc_routed.rpt -pb mtf7_core_top_methodology_drc_routed.pb -rpx mtf7_core_top_methodology_drc_routed.rpx
Command: report_methodology -file mtf7_core_top_methodology_drc_routed.rpt -pb mtf7_core_top_methodology_drc_routed.pb -rpx mtf7_core_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/impl_1/mtf7_core_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4686.938 ; gain = 0.000 ; free physical = 65788 ; free virtual = 143188
INFO: [runtcl-4] Executing : report_power -file mtf7_core_top_power_routed.rpt -pb mtf7_core_top_power_summary_routed.pb -rpx mtf7_core_top_power_routed.rpx
Command: report_power -file mtf7_core_top_power_routed.rpt -pb mtf7_core_top_power_summary_routed.pb -rpx mtf7_core_top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for usr_access
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 4686.938 ; gain = 0.000 ; free physical = 65745 ; free virtual = 143156
INFO: [runtcl-4] Executing : report_route_status -file mtf7_core_top_route_status.rpt -pb mtf7_core_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mtf7_core_top_timing_summary_routed.rpt -pb mtf7_core_top_timing_summary_routed.pb -rpx mtf7_core_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mtf7_core_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mtf7_core_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mtf7_core_top_bus_skew_routed.rpt -pb mtf7_core_top_bus_skew_routed.pb -rpx mtf7_core_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 20 23:03:28 2023...
