TimeQuest Timing Analyzer report for Auth_blk_DE0
Wed Nov 07 10:59:23 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]'
 14. Slow 1200mV 85C Model Hold: 'Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Recovery: 'clk'
 17. Slow 1200mV 85C Model Removal: 'clk'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clk'
 26. Slow 1200mV 0C Model Setup: 'Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]'
 27. Slow 1200mV 0C Model Hold: 'Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]'
 28. Slow 1200mV 0C Model Hold: 'clk'
 29. Slow 1200mV 0C Model Recovery: 'clk'
 30. Slow 1200mV 0C Model Removal: 'clk'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clk'
 38. Fast 1200mV 0C Model Setup: 'Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]'
 39. Fast 1200mV 0C Model Hold: 'Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]'
 40. Fast 1200mV 0C Model Hold: 'clk'
 41. Fast 1200mV 0C Model Recovery: 'clk'
 42. Fast 1200mV 0C Model Removal: 'clk'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; Auth_blk_DE0                                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                   ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; Clock Name                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                         ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] } ;
; clk                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                         ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 230.1 MHz  ; 230.1 MHz       ; clk                                         ;      ;
; 693.48 MHz ; 693.48 MHz      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                  ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk                                         ; -3.422 ; -105.333      ;
; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; -0.472 ; -2.703        ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.113 ; 0.000         ;
; clk                                         ; 0.226 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.264 ; -19.664               ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 1.435 ; 0.000                 ;
+-------+-------+-----------------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk                                         ; -3.000 ; -54.000       ;
; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.241  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                          ;
+--------+------------------------------------------------+----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                      ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -3.422 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[1] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.310     ; 2.097      ;
; -3.368 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[7] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.460     ; 1.893      ;
; -3.346 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.162     ; 4.179      ;
; -3.302 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[7] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.460     ; 1.827      ;
; -3.276 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[5] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.463     ; 1.798      ;
; -3.273 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 4.107      ;
; -3.273 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 4.107      ;
; -3.272 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 4.106      ;
; -3.270 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[3] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.464     ; 1.791      ;
; -3.268 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 4.102      ;
; -3.218 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[5] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.463     ; 1.740      ;
; -3.218 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[2] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.460     ; 1.743      ;
; -3.208 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.101     ; 4.102      ;
; -3.198 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.101     ; 4.092      ;
; -3.167 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.116     ; 4.046      ;
; -3.167 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[1] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.310     ; 1.842      ;
; -3.149 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.116     ; 4.028      ;
; -3.094 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.115     ; 3.974      ;
; -3.094 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.115     ; 3.974      ;
; -3.093 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.115     ; 3.973      ;
; -3.092 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[0] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.463     ; 1.614      ;
; -3.089 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.115     ; 3.969      ;
; -3.076 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.115     ; 3.956      ;
; -3.076 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.115     ; 3.956      ;
; -3.075 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.115     ; 3.955      ;
; -3.071 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.115     ; 3.951      ;
; -3.043 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.162     ; 3.876      ;
; -3.037 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[6] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.308     ; 1.714      ;
; -3.029 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.055     ; 3.969      ;
; -3.028 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; clk                                         ; clk         ; 1.000        ; -0.038     ; 3.985      ;
; -3.027 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.146     ; 3.876      ;
; -3.026 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.146     ; 3.875      ;
; -3.023 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.146     ; 3.872      ;
; -3.022 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; clk                                         ; clk         ; 1.000        ; -0.109     ; 3.908      ;
; -3.019 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.055     ; 3.959      ;
; -3.015 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[3] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.464     ; 1.536      ;
; -3.014 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[0] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.463     ; 1.536      ;
; -3.011 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.055     ; 3.951      ;
; -3.008 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.116     ; 3.887      ;
; -3.002 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; clk                                         ; clk         ; 1.000        ; -0.101     ; 3.896      ;
; -3.001 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.055     ; 3.941      ;
; -2.988 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; clk                                         ; clk         ; 1.000        ; -0.042     ; 3.941      ;
; -2.986 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11] ; clk                                         ; clk         ; 1.000        ; -0.109     ; 3.872      ;
; -2.975 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10] ; clk                                         ; clk         ; 1.000        ; -0.109     ; 3.861      ;
; -2.970 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.804      ;
; -2.970 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.804      ;
; -2.969 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.803      ;
; -2.965 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.799      ;
; -2.954 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.145     ; 3.804      ;
; -2.954 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.145     ; 3.804      ;
; -2.953 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.145     ; 3.803      ;
; -2.953 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.145     ; 3.803      ;
; -2.953 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.145     ; 3.803      ;
; -2.952 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.145     ; 3.802      ;
; -2.950 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.145     ; 3.800      ;
; -2.950 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.145     ; 3.800      ;
; -2.949 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.145     ; 3.799      ;
; -2.949 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.145     ; 3.799      ;
; -2.948 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.145     ; 3.798      ;
; -2.945 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.145     ; 3.795      ;
; -2.935 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.115     ; 3.815      ;
; -2.935 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.115     ; 3.815      ;
; -2.934 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.115     ; 3.814      ;
; -2.930 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.115     ; 3.810      ;
; -2.905 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.101     ; 3.799      ;
; -2.904 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]  ; clk                                         ; clk         ; 1.000        ; -0.101     ; 3.798      ;
; -2.904 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]  ; clk                                         ; clk         ; 1.000        ; -0.101     ; 3.798      ;
; -2.895 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.101     ; 3.789      ;
; -2.894 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[2] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.460     ; 1.419      ;
; -2.893 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]  ; clk                                         ; clk         ; 1.000        ; -0.109     ; 3.779      ;
; -2.878 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[6] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.308     ; 1.555      ;
; -2.877 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.146     ; 3.726      ;
; -2.875 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; clk                                         ; clk         ; 1.000        ; -0.018     ; 3.852      ;
; -2.871 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.116     ; 3.750      ;
; -2.870 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.055     ; 3.810      ;
; -2.860 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.055     ; 3.800      ;
; -2.857 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; clk                                         ; clk         ; 1.000        ; -0.018     ; 3.834      ;
; -2.849 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.045     ; 3.799      ;
; -2.848 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.045     ; 3.798      ;
; -2.847 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[4] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.460     ; 1.372      ;
; -2.845 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.045     ; 3.795      ;
; -2.839 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.045     ; 3.789      ;
; -2.838 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.045     ; 3.788      ;
; -2.831 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; clk                                         ; clk         ; 1.000        ; -0.018     ; 3.808      ;
; -2.828 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.038     ; 3.785      ;
; -2.823 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; clk                                         ; clk         ; 1.000        ; -0.055     ; 3.763      ;
; -2.823 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; clk                                         ; clk         ; 1.000        ; -0.043     ; 3.775      ;
; -2.818 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]     ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.062     ; 3.751      ;
; -2.813 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; clk                                         ; clk         ; 1.000        ; -0.018     ; 3.790      ;
; -2.805 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; clk                                         ; clk         ; 1.000        ; -0.055     ; 3.745      ;
; -2.805 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; clk                                         ; clk         ; 1.000        ; -0.043     ; 3.757      ;
; -2.804 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.145     ; 3.654      ;
; -2.804 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.145     ; 3.654      ;
; -2.803 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.145     ; 3.653      ;
; -2.802 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[4] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.460     ; 1.327      ;
; -2.799 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.145     ; 3.649      ;
; -2.798 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.115     ; 3.678      ;
; -2.798 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.115     ; 3.678      ;
; -2.797 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.115     ; 3.677      ;
; -2.793 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.115     ; 3.673      ;
+--------+------------------------------------------------+----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]'                                                                                                                                                                    ;
+--------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.472 ; UART_tx:iTX|tx_shft_reg[0]                     ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[8] ; clk                                         ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; 2.184      ; 2.779      ;
; -0.442 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[2] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[1] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; -0.195     ; 0.505      ;
; -0.415 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[7] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[6] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; -0.196     ; 0.483      ;
; -0.303 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[3] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[2] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; -0.054     ; 0.341      ;
; -0.292 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[5] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[4] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; -0.053     ; 0.355      ;
; -0.276 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[4] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[3] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; -0.046     ; 0.356      ;
; -0.263 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[8] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[7] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; -0.050     ; 0.323      ;
; -0.131 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[6] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[5] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; 0.105      ; 0.340      ;
; -0.109 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[1] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; 0.103      ; 0.344      ;
+--------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]'                                                                                                                                                                    ;
+-------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.113 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[6] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[5] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 0.199      ; 0.312      ;
; 0.114 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[1] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 0.198      ; 0.312      ;
; 0.129 ; UART_tx:iTX|tx_shft_reg[0]                     ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[8] ; clk                                         ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 2.460      ; 2.619      ;
; 0.250 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[8] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[7] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 0.050      ; 0.300      ;
; 0.267 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[3] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[2] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 0.046      ; 0.313      ;
; 0.275 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[4] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[3] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 0.054      ; 0.329      ;
; 0.280 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[5] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[4] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 0.047      ; 0.327      ;
; 0.522 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[7] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[6] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; -0.102     ; 0.420      ;
; 0.542 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[2] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[1] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; -0.100     ; 0.442      ;
+-------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                        ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.226 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.175      ; 2.787      ;
; 0.343 ; Auth_blk:iDUT|state.PWR1                     ; Auth_blk:iDUT|state.PWR1                     ; clk                                         ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.351 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.221      ; 2.958      ;
; 0.353 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.205      ; 2.944      ;
; 0.353 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.221      ; 2.960      ;
; 0.358 ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|state.OFF                      ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Auth_blk:iDUT|UART_rcv:receiver|state        ; Auth_blk:iDUT|UART_rcv:receiver|state        ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_tx:iTX|tx_shft_reg[0]                   ; UART_tx:iTX|tx_shft_reg[0]                   ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_tx:iTX|tx_shft_reg[4]                   ; UART_tx:iTX|tx_shft_reg[4]                   ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_tx:iTX|tx_shft_reg[8]                   ; UART_tx:iTX|tx_shft_reg[8]                   ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_tx:iTX|baud_cnt[9]                      ; UART_tx:iTX|baud_cnt[9]                      ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_tx:iTX|baud_cnt[10]                     ; UART_tx:iTX|baud_cnt[10]                     ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_tx:iTX|state                            ; UART_tx:iTX|state                            ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_tx:iTX|bit_cnt[2]                       ; UART_tx:iTX|bit_cnt[2]                       ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_tx:iTX|bit_cnt[1]                       ; UART_tx:iTX|bit_cnt[1]                       ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_tx:iTX|bit_cnt[3]                       ; UART_tx:iTX|bit_cnt[3]                       ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; UART_tx:iTX|bit_cnt[0]                       ; UART_tx:iTX|bit_cnt[0]                       ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.205      ; 2.951      ;
; 0.374 ; rst_synch:iRST|reg1                          ; rst_synch:iRST|rst_n                         ; clk                                         ; clk         ; 0.000        ; 0.063      ; 0.594      ;
; 0.380 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.175      ; 2.941      ;
; 0.382 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; clk                                         ; clk         ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; clk                                         ; clk         ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; clk                                         ; clk         ; 0.000        ; 0.038      ; 0.577      ;
; 0.391 ; PB_release:iPB|pre3                          ; UART_tx:iTX|state                            ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.610      ;
; 0.415 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.205      ; 3.006      ;
; 0.442 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.175      ; 3.003      ;
; 0.446 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.175      ; 3.007      ;
; 0.478 ; UART_tx:iTX|tx_shft_reg[6]                   ; UART_tx:iTX|tx_shft_reg[5]                   ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.697      ;
; 0.488 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.205      ; 3.079      ;
; 0.504 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.205      ; 3.095      ;
; 0.516 ; PB_release:iPB|pre1                          ; PB_release:iPB|pre2                          ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.735      ;
; 0.534 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.143      ; 3.063      ;
; 0.551 ; UART_tx:iTX|tx_shft_reg[3]                   ; UART_tx:iTX|tx_shft_reg[2]                   ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.770      ;
; 0.553 ; UART_tx:iTX|tx_shft_reg[2]                   ; UART_tx:iTX|tx_shft_reg[1]                   ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; UART_tx:iTX|tx_shft_reg[7]                   ; UART_tx:iTX|tx_shft_reg[6]                   ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.772      ;
; 0.566 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 0.000        ; 0.038      ; 0.761      ;
; 0.566 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]  ; clk                                         ; clk         ; 0.000        ; 0.038      ; 0.761      ;
; 0.567 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]  ; clk                                         ; clk         ; 0.000        ; 0.038      ; 0.762      ;
; 0.577 ; UART_tx:iTX|bit_cnt[0]                       ; UART_tx:iTX|bit_cnt[1]                       ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.796      ;
; 0.601 ; UART_tx:iTX|tx_shft_reg[0]                   ; Auth_blk:iDUT|UART_rcv:receiver|state        ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.820      ;
; 0.632 ; UART_tx:iTX|tx_shft_reg[4]                   ; UART_tx:iTX|tx_shft_reg[3]                   ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.851      ;
; 0.635 ; UART_tx:iTX|tx_shft_reg[8]                   ; UART_tx:iTX|tx_shft_reg[7]                   ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.854      ;
; 0.703 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10] ; clk                                         ; clk         ; 0.000        ; 0.038      ; 0.898      ;
; 0.725 ; PB_release:iPB|pre2                          ; UART_tx:iTX|state                            ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.944      ;
; 0.731 ; UART_tx:iTX|tx_shft_reg[1]                   ; UART_tx:iTX|tx_shft_reg[0]                   ; clk                                         ; clk         ; 0.000        ; 0.062      ; 0.950      ;
; 0.853 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.175      ; 2.914      ;
; 0.856 ; PB_release:iPB|pre2                          ; UART_tx:iTX|tx_shft_reg[8]                   ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.075      ;
; 0.865 ; UART_tx:iTX|bit_cnt[0]                       ; UART_tx:iTX|bit_cnt[2]                       ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.084      ;
; 0.867 ; UART_tx:iTX|tx_shft_reg[5]                   ; UART_tx:iTX|tx_shft_reg[4]                   ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.086      ;
; 0.870 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.221      ; 2.977      ;
; 0.874 ; UART_tx:iTX|baud_cnt[11]                     ; UART_tx:iTX|baud_cnt[11]                     ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.093      ;
; 0.886 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; clk                                         ; clk         ; 0.000        ; 0.038      ; 1.081      ;
; 0.887 ; PB_release:iPB|pre2                          ; PB_release:iPB|pre3                          ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.106      ;
; 0.897 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.175      ; 2.958      ;
; 0.916 ; UART_tx:iTX|state                            ; UART_tx:iTX|tx_shft_reg[8]                   ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.135      ;
; 0.923 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 0.000        ; 0.038      ; 1.118      ;
; 0.932 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.205      ; 3.023      ;
; 0.934 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]  ; clk                                         ; clk         ; 0.000        ; 0.038      ; 1.129      ;
; 0.959 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.175      ; 3.020      ;
; 0.964 ; UART_tx:iTX|bit_cnt[1]                       ; UART_tx:iTX|bit_cnt[2]                       ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.183      ;
; 0.966 ; UART_tx:iTX|bit_cnt[2]                       ; UART_tx:iTX|bit_cnt[3]                       ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.185      ;
; 0.970 ; UART_tx:iTX|baud_cnt[4]                      ; UART_tx:iTX|baud_cnt[4]                      ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.189      ;
; 0.978 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.221      ; 3.085      ;
; 0.980 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.205      ; 3.071      ;
; 0.987 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.205      ; 3.078      ;
; 1.002 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 0.000        ; 0.061      ; 1.220      ;
; 1.005 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.205      ; 3.096      ;
; 1.021 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.205      ; 3.112      ;
; 1.024 ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|state.PWR1                     ; clk                                         ; clk         ; 0.000        ; 0.429      ; 1.610      ;
; 1.041 ; UART_tx:iTX|baud_cnt[3]                      ; UART_tx:iTX|baud_cnt[3]                      ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.260      ;
; 1.042 ; UART_tx:iTX|baud_cnt[2]                      ; UART_tx:iTX|baud_cnt[2]                      ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.261      ;
; 1.054 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.175      ; 3.115      ;
; 1.060 ; UART_tx:iTX|baud_cnt[0]                      ; UART_tx:iTX|baud_cnt[0]                      ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.279      ;
; 1.077 ; UART_tx:iTX|bit_cnt[1]                       ; UART_tx:iTX|bit_cnt[3]                       ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.296      ;
; 1.079 ; UART_tx:iTX|bit_cnt[0]                       ; UART_tx:iTX|state                            ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.298      ;
; 1.085 ; UART_tx:iTX|bit_cnt[0]                       ; UART_tx:iTX|bit_cnt[3]                       ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.304      ;
; 1.113 ; PB_release:iPB|pre3                          ; UART_tx:iTX|tx_shft_reg[8]                   ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.332      ;
; 1.121 ; UART_tx:iTX|state                            ; UART_tx:iTX|baud_cnt[11]                     ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.340      ;
; 1.125 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 0.000        ; 0.061      ; 1.343      ;
; 1.128 ; UART_tx:iTX|baud_cnt[10]                     ; UART_tx:iTX|baud_cnt[7]                      ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.347      ;
; 1.129 ; UART_tx:iTX|baud_cnt[5]                      ; UART_tx:iTX|baud_cnt[5]                      ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.348      ;
; 1.139 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 0.000        ; 0.061      ; 1.357      ;
; 1.151 ; UART_tx:iTX|baud_cnt[6]                      ; UART_tx:iTX|baud_cnt[6]                      ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.370      ;
; 1.151 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.143      ; 3.180      ;
; 1.163 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.143      ; 3.692      ;
; 1.164 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.143      ; 3.693      ;
; 1.165 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.143      ; 3.694      ;
; 1.165 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.143      ; 3.694      ;
; 1.175 ; UART_tx:iTX|bit_cnt[2]                       ; UART_tx:iTX|state                            ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.394      ;
; 1.177 ; Auth_blk:iDUT|UART_rcv:receiver|state        ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]  ; clk                                         ; clk         ; 0.000        ; 0.139      ; 1.473      ;
; 1.182 ; UART_tx:iTX|baud_cnt[8]                      ; UART_tx:iTX|baud_cnt[8]                      ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.401      ;
; 1.186 ; UART_tx:iTX|state                            ; UART_tx:iTX|baud_cnt[7]                      ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.405      ;
; 1.222 ; UART_tx:iTX|baud_cnt[6]                      ; UART_tx:iTX|baud_cnt[7]                      ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.441      ;
; 1.231 ; PB_release:iPB|pre2                          ; UART_tx:iTX|bit_cnt[0]                       ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.450      ;
; 1.233 ; UART_tx:iTX|baud_cnt[7]                      ; UART_tx:iTX|baud_cnt[7]                      ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.452      ;
; 1.241 ; UART_tx:iTX|baud_cnt[3]                      ; UART_tx:iTX|baud_cnt[4]                      ; clk                                         ; clk         ; 0.000        ; 0.062      ; 1.460      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                       ;
+--------+----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.264 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[1]            ; clk          ; clk         ; 0.500        ; -0.309     ; 1.450      ;
; -1.264 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[2]            ; clk          ; clk         ; 0.500        ; -0.309     ; 1.450      ;
; -1.264 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[3]            ; clk          ; clk         ; 0.500        ; -0.309     ; 1.450      ;
; -1.264 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[5]            ; clk          ; clk         ; 0.500        ; -0.309     ; 1.450      ;
; -1.264 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[6]            ; clk          ; clk         ; 0.500        ; -0.309     ; 1.450      ;
; -1.264 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[7]            ; clk          ; clk         ; 0.500        ; -0.309     ; 1.450      ;
; -1.118 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|state.OFF               ; clk          ; clk         ; 0.500        ; -0.309     ; 1.304      ;
; -1.118 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|UART_rcv:receiver|rdy   ; clk          ; clk         ; 0.500        ; -0.309     ; 1.304      ;
; -1.118 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|UART_rcv:receiver|state ; clk          ; clk         ; 0.500        ; -0.309     ; 1.304      ;
; -1.118 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[0]            ; clk          ; clk         ; 0.500        ; -0.309     ; 1.304      ;
; -1.118 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[4]            ; clk          ; clk         ; 0.500        ; -0.309     ; 1.304      ;
; -1.118 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[8]            ; clk          ; clk         ; 0.500        ; -0.309     ; 1.304      ;
; -1.118 ; rst_synch:iRST|rst_n ; UART_tx:iTX|state                     ; clk          ; clk         ; 0.500        ; -0.309     ; 1.304      ;
; -1.118 ; rst_synch:iRST|rst_n ; PB_release:iPB|pre3                   ; clk          ; clk         ; 0.500        ; -0.309     ; 1.304      ;
; -1.118 ; rst_synch:iRST|rst_n ; PB_release:iPB|pre2                   ; clk          ; clk         ; 0.500        ; -0.309     ; 1.304      ;
; -1.118 ; rst_synch:iRST|rst_n ; PB_release:iPB|pre1                   ; clk          ; clk         ; 0.500        ; -0.309     ; 1.304      ;
; -0.900 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|state.PWR1              ; clk          ; clk         ; 0.500        ; 0.043      ; 1.438      ;
+--------+----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                       ;
+-------+----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.435 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|state.PWR1              ; clk          ; clk         ; -0.500       ; 0.183      ; 1.295      ;
; 1.663 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|state.OFF               ; clk          ; clk         ; -0.500       ; -0.184     ; 1.156      ;
; 1.663 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|UART_rcv:receiver|rdy   ; clk          ; clk         ; -0.500       ; -0.184     ; 1.156      ;
; 1.663 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|UART_rcv:receiver|state ; clk          ; clk         ; -0.500       ; -0.184     ; 1.156      ;
; 1.663 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[0]            ; clk          ; clk         ; -0.500       ; -0.184     ; 1.156      ;
; 1.663 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[4]            ; clk          ; clk         ; -0.500       ; -0.184     ; 1.156      ;
; 1.663 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[8]            ; clk          ; clk         ; -0.500       ; -0.184     ; 1.156      ;
; 1.663 ; rst_synch:iRST|rst_n ; UART_tx:iTX|state                     ; clk          ; clk         ; -0.500       ; -0.184     ; 1.156      ;
; 1.663 ; rst_synch:iRST|rst_n ; PB_release:iPB|pre3                   ; clk          ; clk         ; -0.500       ; -0.184     ; 1.156      ;
; 1.663 ; rst_synch:iRST|rst_n ; PB_release:iPB|pre2                   ; clk          ; clk         ; -0.500       ; -0.184     ; 1.156      ;
; 1.663 ; rst_synch:iRST|rst_n ; PB_release:iPB|pre1                   ; clk          ; clk         ; -0.500       ; -0.184     ; 1.156      ;
; 1.818 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[1]            ; clk          ; clk         ; -0.500       ; -0.184     ; 1.311      ;
; 1.818 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[2]            ; clk          ; clk         ; -0.500       ; -0.184     ; 1.311      ;
; 1.818 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[3]            ; clk          ; clk         ; -0.500       ; -0.184     ; 1.311      ;
; 1.818 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[5]            ; clk          ; clk         ; -0.500       ; -0.184     ; 1.311      ;
; 1.818 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[6]            ; clk          ; clk         ; -0.500       ; -0.184     ; 1.311      ;
; 1.818 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[7]            ; clk          ; clk         ; -0.500       ; -0.184     ; 1.311      ;
+-------+----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                          ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note                                                          ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; 256.48 MHz ; 250.0 MHz       ; clk                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 775.19 MHz ; 775.19 MHz      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ;                                                               ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk                                         ; -2.974 ; -89.658       ;
; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; -0.333 ; -1.524        ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.113 ; 0.000         ;
; clk                                         ; 0.167 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -1.098 ; -17.000              ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 1.373 ; 0.000                ;
+-------+-------+----------------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk                                         ; -3.000 ; -54.000       ;
; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.343  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                           ;
+--------+------------------------------------------------+----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                      ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -2.974 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[1] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.094     ; 1.865      ;
; -2.937 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[7] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.220     ; 1.702      ;
; -2.899 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.180     ; 3.714      ;
; -2.868 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[5] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.223     ; 1.630      ;
; -2.860 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[7] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.220     ; 1.625      ;
; -2.846 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[3] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.224     ; 1.607      ;
; -2.824 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.179     ; 3.640      ;
; -2.823 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.179     ; 3.639      ;
; -2.823 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.179     ; 3.639      ;
; -2.823 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.179     ; 3.639      ;
; -2.795 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[2] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.220     ; 1.560      ;
; -2.785 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[5] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.223     ; 1.547      ;
; -2.758 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[1] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.094     ; 1.649      ;
; -2.745 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.137     ; 3.603      ;
; -2.733 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.093     ; 3.635      ;
; -2.730 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.137     ; 3.588      ;
; -2.717 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.093     ; 3.619      ;
; -2.676 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[0] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.223     ; 1.438      ;
; -2.670 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.136     ; 3.529      ;
; -2.669 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.136     ; 3.528      ;
; -2.669 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.136     ; 3.528      ;
; -2.669 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.136     ; 3.528      ;
; -2.655 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.136     ; 3.514      ;
; -2.654 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.136     ; 3.513      ;
; -2.654 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.136     ; 3.513      ;
; -2.654 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.136     ; 3.513      ;
; -2.636 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[3] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.224     ; 1.397      ;
; -2.631 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.180     ; 3.446      ;
; -2.628 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[6] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.092     ; 1.521      ;
; -2.626 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[0] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.223     ; 1.388      ;
; -2.623 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.162     ; 3.456      ;
; -2.623 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.162     ; 3.456      ;
; -2.619 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.162     ; 3.452      ;
; -2.610 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.137     ; 3.468      ;
; -2.588 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; clk                                         ; clk         ; 1.000        ; -0.034     ; 3.549      ;
; -2.579 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.050     ; 3.524      ;
; -2.566 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11] ; clk                                         ; clk         ; 1.000        ; -0.100     ; 3.461      ;
; -2.566 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; clk                                         ; clk         ; 1.000        ; -0.093     ; 3.468      ;
; -2.565 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; clk                                         ; clk         ; 1.000        ; -0.100     ; 3.460      ;
; -2.564 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.050     ; 3.509      ;
; -2.563 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.050     ; 3.508      ;
; -2.558 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; clk                                         ; clk         ; 1.000        ; -0.038     ; 3.515      ;
; -2.556 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.179     ; 3.372      ;
; -2.555 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.179     ; 3.371      ;
; -2.555 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.179     ; 3.371      ;
; -2.555 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.179     ; 3.371      ;
; -2.548 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.382      ;
; -2.548 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.382      ;
; -2.548 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.050     ; 3.493      ;
; -2.547 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.381      ;
; -2.547 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.381      ;
; -2.547 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.381      ;
; -2.547 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.381      ;
; -2.547 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.381      ;
; -2.547 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.381      ;
; -2.544 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.378      ;
; -2.543 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.377      ;
; -2.543 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.377      ;
; -2.543 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.377      ;
; -2.535 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.136     ; 3.394      ;
; -2.534 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.136     ; 3.393      ;
; -2.534 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.136     ; 3.393      ;
; -2.534 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.136     ; 3.393      ;
; -2.530 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10] ; clk                                         ; clk         ; 1.000        ; -0.100     ; 3.425      ;
; -2.495 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.162     ; 3.328      ;
; -2.495 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[6] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.092     ; 1.388      ;
; -2.494 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[2] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.220     ; 1.259      ;
; -2.488 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]  ; clk                                         ; clk         ; 1.000        ; -0.093     ; 3.390      ;
; -2.488 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]  ; clk                                         ; clk         ; 1.000        ; -0.093     ; 3.390      ;
; -2.483 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.137     ; 3.341      ;
; -2.478 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]  ; clk                                         ; clk         ; 1.000        ; -0.100     ; 3.373      ;
; -2.465 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.093     ; 3.367      ;
; -2.463 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[4] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.220     ; 1.228      ;
; -2.458 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; clk                                         ; clk         ; 1.000        ; -0.015     ; 3.438      ;
; -2.449 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.093     ; 3.351      ;
; -2.444 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.050     ; 3.389      ;
; -2.443 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; clk                                         ; clk         ; 1.000        ; -0.015     ; 3.423      ;
; -2.430 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[4] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -2.220     ; 1.195      ;
; -2.428 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.050     ; 3.373      ;
; -2.424 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; clk                                         ; clk         ; 1.000        ; -0.015     ; 3.404      ;
; -2.424 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]     ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.056     ; 3.363      ;
; -2.420 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.254      ;
; -2.419 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.253      ;
; -2.419 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.253      ;
; -2.419 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.161     ; 3.253      ;
; -2.419 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.037     ; 3.377      ;
; -2.419 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.037     ; 3.377      ;
; -2.415 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.037     ; 3.373      ;
; -2.412 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; clk                                         ; clk         ; 1.000        ; -0.050     ; 3.357      ;
; -2.409 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; clk                                         ; clk         ; 1.000        ; -0.039     ; 3.365      ;
; -2.409 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; clk                                         ; clk         ; 1.000        ; -0.015     ; 3.389      ;
; -2.408 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.136     ; 3.267      ;
; -2.407 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.136     ; 3.266      ;
; -2.407 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.136     ; 3.266      ;
; -2.407 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.136     ; 3.266      ;
; -2.406 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]     ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.056     ; 3.345      ;
; -2.403 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.037     ; 3.361      ;
; -2.403 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.037     ; 3.361      ;
; -2.402 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11] ; clk                                         ; clk         ; 1.000        ; -0.039     ; 3.358      ;
; -2.402 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; clk                                         ; clk         ; 1.000        ; -0.039     ; 3.358      ;
+--------+------------------------------------------------+----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]'                                                                                                                                                                     ;
+--------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.333 ; UART_tx:iTX|tx_shft_reg[0]                     ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[8] ; clk                                         ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; 1.970      ; 2.515      ;
; -0.290 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[2] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[1] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; -0.165     ; 0.456      ;
; -0.263 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[7] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[6] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; -0.167     ; 0.435      ;
; -0.166 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[3] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[2] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; -0.048     ; 0.303      ;
; -0.165 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[5] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[4] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; -0.047     ; 0.319      ;
; -0.147 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[4] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[3] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; -0.040     ; 0.317      ;
; -0.132 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[8] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[7] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; -0.045     ; 0.289      ;
; -0.021 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[6] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[5] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; 0.087      ; 0.303      ;
; -0.007 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[1] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; 0.085      ; 0.309      ;
+--------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]'                                                                                                                                                                     ;
+-------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.113 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[6] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[5] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 0.170      ; 0.283      ;
; 0.118 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[1] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 0.168      ; 0.286      ;
; 0.138 ; UART_tx:iTX|tx_shft_reg[0]                     ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[8] ; clk                                         ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 2.221      ; 2.389      ;
; 0.232 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[8] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[7] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 0.043      ; 0.275      ;
; 0.245 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[3] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[2] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 0.040      ; 0.285      ;
; 0.249 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[4] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[3] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 0.048      ; 0.297      ;
; 0.257 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[5] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[4] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 0.041      ; 0.298      ;
; 0.464 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[7] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[6] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; -0.084     ; 0.380      ;
; 0.481 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[2] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[1] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; -0.082     ; 0.399      ;
+-------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                         ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.167 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.992      ; 2.513      ;
; 0.273 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.035      ; 2.662      ;
; 0.285 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.017      ; 2.656      ;
; 0.299 ; Auth_blk:iDUT|state.PWR1                     ; Auth_blk:iDUT|state.PWR1                     ; clk                                         ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.304 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.992      ; 2.650      ;
; 0.312 ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|state.OFF                      ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Auth_blk:iDUT|UART_rcv:receiver|state        ; Auth_blk:iDUT|UART_rcv:receiver|state        ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_tx:iTX|tx_shft_reg[0]                   ; UART_tx:iTX|tx_shft_reg[0]                   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_tx:iTX|tx_shft_reg[4]                   ; UART_tx:iTX|tx_shft_reg[4]                   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_tx:iTX|tx_shft_reg[8]                   ; UART_tx:iTX|tx_shft_reg[8]                   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_tx:iTX|baud_cnt[9]                      ; UART_tx:iTX|baud_cnt[9]                      ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_tx:iTX|baud_cnt[10]                     ; UART_tx:iTX|baud_cnt[10]                     ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_tx:iTX|state                            ; UART_tx:iTX|state                            ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_tx:iTX|bit_cnt[2]                       ; UART_tx:iTX|bit_cnt[2]                       ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_tx:iTX|bit_cnt[1]                       ; UART_tx:iTX|bit_cnt[1]                       ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_tx:iTX|bit_cnt[3]                       ; UART_tx:iTX|bit_cnt[3]                       ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_tx:iTX|bit_cnt[0]                       ; UART_tx:iTX|bit_cnt[0]                       ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.314 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.035      ; 2.703      ;
; 0.325 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.017      ; 2.696      ;
; 0.328 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.992      ; 2.674      ;
; 0.333 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; clk                                         ; clk         ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; clk                                         ; clk         ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; clk                                         ; clk         ; 0.000        ; 0.034      ; 0.511      ;
; 0.334 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.017      ; 2.705      ;
; 0.340 ; rst_synch:iRST|reg1                          ; rst_synch:iRST|rst_n                         ; clk                                         ; clk         ; 0.000        ; 0.056      ; 0.540      ;
; 0.347 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.992      ; 2.693      ;
; 0.352 ; PB_release:iPB|pre3                          ; UART_tx:iTX|state                            ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.551      ;
; 0.432 ; UART_tx:iTX|tx_shft_reg[6]                   ; UART_tx:iTX|tx_shft_reg[5]                   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.631      ;
; 0.434 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.017      ; 2.805      ;
; 0.439 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 2.017      ; 2.810      ;
; 0.466 ; PB_release:iPB|pre1                          ; PB_release:iPB|pre2                          ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.665      ;
; 0.495 ; UART_tx:iTX|tx_shft_reg[3]                   ; UART_tx:iTX|tx_shft_reg[2]                   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.694      ;
; 0.497 ; UART_tx:iTX|tx_shft_reg[2]                   ; UART_tx:iTX|tx_shft_reg[1]                   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; UART_tx:iTX|tx_shft_reg[7]                   ; UART_tx:iTX|tx_shft_reg[6]                   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.696      ;
; 0.509 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]  ; clk                                         ; clk         ; 0.000        ; 0.034      ; 0.687      ;
; 0.510 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 0.000        ; 0.034      ; 0.688      ;
; 0.510 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]  ; clk                                         ; clk         ; 0.000        ; 0.034      ; 0.688      ;
; 0.512 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.929      ; 2.795      ;
; 0.517 ; UART_tx:iTX|bit_cnt[0]                       ; UART_tx:iTX|bit_cnt[1]                       ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.716      ;
; 0.539 ; UART_tx:iTX|tx_shft_reg[0]                   ; Auth_blk:iDUT|UART_rcv:receiver|state        ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.738      ;
; 0.580 ; UART_tx:iTX|tx_shft_reg[4]                   ; UART_tx:iTX|tx_shft_reg[3]                   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.779      ;
; 0.582 ; UART_tx:iTX|tx_shft_reg[8]                   ; UART_tx:iTX|tx_shft_reg[7]                   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.781      ;
; 0.644 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10] ; clk                                         ; clk         ; 0.000        ; 0.034      ; 0.822      ;
; 0.661 ; PB_release:iPB|pre2                          ; UART_tx:iTX|state                            ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.860      ;
; 0.670 ; UART_tx:iTX|tx_shft_reg[1]                   ; UART_tx:iTX|tx_shft_reg[0]                   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.869      ;
; 0.743 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 1.992      ; 2.589      ;
; 0.766 ; PB_release:iPB|pre2                          ; UART_tx:iTX|tx_shft_reg[8]                   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.965      ;
; 0.779 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.035      ; 2.668      ;
; 0.780 ; UART_tx:iTX|bit_cnt[0]                       ; UART_tx:iTX|bit_cnt[2]                       ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.979      ;
; 0.786 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 1.992      ; 2.632      ;
; 0.791 ; UART_tx:iTX|baud_cnt[11]                     ; UART_tx:iTX|baud_cnt[11]                     ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.990      ;
; 0.797 ; UART_tx:iTX|tx_shft_reg[5]                   ; UART_tx:iTX|tx_shft_reg[4]                   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 0.996      ;
; 0.813 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; clk                                         ; clk         ; 0.000        ; 0.034      ; 0.991      ;
; 0.815 ; PB_release:iPB|pre2                          ; PB_release:iPB|pre3                          ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.014      ;
; 0.815 ; UART_tx:iTX|state                            ; UART_tx:iTX|tx_shft_reg[8]                   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.014      ;
; 0.834 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 1.992      ; 2.680      ;
; 0.837 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.017      ; 2.708      ;
; 0.840 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.017      ; 2.711      ;
; 0.849 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 0.000        ; 0.034      ; 1.027      ;
; 0.859 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]  ; clk                                         ; clk         ; 0.000        ; 0.034      ; 1.037      ;
; 0.866 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.035      ; 2.755      ;
; 0.869 ; UART_tx:iTX|bit_cnt[2]                       ; UART_tx:iTX|bit_cnt[3]                       ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.068      ;
; 0.870 ; UART_tx:iTX|bit_cnt[1]                       ; UART_tx:iTX|bit_cnt[2]                       ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.069      ;
; 0.876 ; UART_tx:iTX|baud_cnt[4]                      ; UART_tx:iTX|baud_cnt[4]                      ; clk                                         ; clk         ; 0.000        ; 0.054      ; 1.074      ;
; 0.899 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 1.992      ; 2.745      ;
; 0.900 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.099      ;
; 0.901 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.017      ; 2.772      ;
; 0.921 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.017      ; 2.792      ;
; 0.929 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 2.017      ; 2.800      ;
; 0.935 ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|state.PWR1                     ; clk                                         ; clk         ; 0.000        ; 0.385      ; 1.464      ;
; 0.938 ; UART_tx:iTX|baud_cnt[3]                      ; UART_tx:iTX|baud_cnt[3]                      ; clk                                         ; clk         ; 0.000        ; 0.054      ; 1.136      ;
; 0.939 ; UART_tx:iTX|baud_cnt[2]                      ; UART_tx:iTX|baud_cnt[2]                      ; clk                                         ; clk         ; 0.000        ; 0.054      ; 1.137      ;
; 0.954 ; UART_tx:iTX|baud_cnt[0]                      ; UART_tx:iTX|baud_cnt[0]                      ; clk                                         ; clk         ; 0.000        ; 0.054      ; 1.152      ;
; 0.958 ; UART_tx:iTX|bit_cnt[0]                       ; UART_tx:iTX|state                            ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.157      ;
; 0.967 ; UART_tx:iTX|bit_cnt[1]                       ; UART_tx:iTX|bit_cnt[3]                       ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.166      ;
; 0.975 ; UART_tx:iTX|bit_cnt[0]                       ; UART_tx:iTX|bit_cnt[3]                       ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.174      ;
; 0.998 ; PB_release:iPB|pre3                          ; UART_tx:iTX|tx_shft_reg[8]                   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.197      ;
; 1.009 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.208      ;
; 1.011 ; UART_tx:iTX|baud_cnt[10]                     ; UART_tx:iTX|baud_cnt[7]                      ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.210      ;
; 1.015 ; UART_tx:iTX|state                            ; UART_tx:iTX|baud_cnt[11]                     ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.214      ;
; 1.030 ; UART_tx:iTX|baud_cnt[5]                      ; UART_tx:iTX|baud_cnt[5]                      ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.229      ;
; 1.043 ; UART_tx:iTX|bit_cnt[2]                       ; UART_tx:iTX|state                            ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.242      ;
; 1.046 ; Auth_blk:iDUT|UART_rcv:receiver|state        ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]  ; clk                                         ; clk         ; 0.000        ; 0.155      ; 1.345      ;
; 1.052 ; UART_tx:iTX|baud_cnt[6]                      ; UART_tx:iTX|baud_cnt[6]                      ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.251      ;
; 1.052 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 1.929      ; 2.835      ;
; 1.054 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.253      ;
; 1.080 ; UART_tx:iTX|baud_cnt[8]                      ; UART_tx:iTX|baud_cnt[8]                      ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.279      ;
; 1.088 ; UART_tx:iTX|state                            ; UART_tx:iTX|baud_cnt[7]                      ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.287      ;
; 1.093 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.930      ; 3.377      ;
; 1.093 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.930      ; 3.377      ;
; 1.095 ; UART_tx:iTX|baud_cnt[6]                      ; UART_tx:iTX|baud_cnt[7]                      ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.294      ;
; 1.095 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.930      ; 3.379      ;
; 1.095 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.930      ; 3.379      ;
; 1.099 ; PB_release:iPB|pre2                          ; UART_tx:iTX|bit_cnt[0]                       ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.298      ;
; 1.112 ; UART_tx:iTX|state                            ; UART_tx:iTX|bit_cnt[0]                       ; clk                                         ; clk         ; 0.000        ; 0.055      ; 1.311      ;
; 1.119 ; UART_tx:iTX|baud_cnt[3]                      ; UART_tx:iTX|baud_cnt[4]                      ; clk                                         ; clk         ; 0.000        ; 0.054      ; 1.317      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                        ;
+--------+----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.098 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[1]            ; clk          ; clk         ; 0.500        ; -0.298     ; 1.295      ;
; -1.098 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[2]            ; clk          ; clk         ; 0.500        ; -0.298     ; 1.295      ;
; -1.098 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[3]            ; clk          ; clk         ; 0.500        ; -0.298     ; 1.295      ;
; -1.098 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[5]            ; clk          ; clk         ; 0.500        ; -0.298     ; 1.295      ;
; -1.098 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[6]            ; clk          ; clk         ; 0.500        ; -0.298     ; 1.295      ;
; -1.098 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[7]            ; clk          ; clk         ; 0.500        ; -0.298     ; 1.295      ;
; -0.965 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|state.OFF               ; clk          ; clk         ; 0.500        ; -0.298     ; 1.162      ;
; -0.965 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|UART_rcv:receiver|rdy   ; clk          ; clk         ; 0.500        ; -0.298     ; 1.162      ;
; -0.965 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|UART_rcv:receiver|state ; clk          ; clk         ; 0.500        ; -0.298     ; 1.162      ;
; -0.965 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[0]            ; clk          ; clk         ; 0.500        ; -0.298     ; 1.162      ;
; -0.965 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[4]            ; clk          ; clk         ; 0.500        ; -0.298     ; 1.162      ;
; -0.965 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[8]            ; clk          ; clk         ; 0.500        ; -0.298     ; 1.162      ;
; -0.965 ; rst_synch:iRST|rst_n ; UART_tx:iTX|state                     ; clk          ; clk         ; 0.500        ; -0.298     ; 1.162      ;
; -0.965 ; rst_synch:iRST|rst_n ; PB_release:iPB|pre3                   ; clk          ; clk         ; 0.500        ; -0.298     ; 1.162      ;
; -0.965 ; rst_synch:iRST|rst_n ; PB_release:iPB|pre2                   ; clk          ; clk         ; 0.500        ; -0.298     ; 1.162      ;
; -0.965 ; rst_synch:iRST|rst_n ; PB_release:iPB|pre1                   ; clk          ; clk         ; 0.500        ; -0.298     ; 1.162      ;
; -0.762 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|state.PWR1              ; clk          ; clk         ; 0.500        ; 0.019      ; 1.276      ;
+--------+----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                        ;
+-------+----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.373 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|state.PWR1              ; clk          ; clk         ; -0.500       ; 0.143      ; 1.180      ;
; 1.567 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|state.OFF               ; clk          ; clk         ; -0.500       ; -0.187     ; 1.044      ;
; 1.567 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|UART_rcv:receiver|rdy   ; clk          ; clk         ; -0.500       ; -0.187     ; 1.044      ;
; 1.567 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|UART_rcv:receiver|state ; clk          ; clk         ; -0.500       ; -0.187     ; 1.044      ;
; 1.567 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[0]            ; clk          ; clk         ; -0.500       ; -0.187     ; 1.044      ;
; 1.567 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[4]            ; clk          ; clk         ; -0.500       ; -0.187     ; 1.044      ;
; 1.567 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[8]            ; clk          ; clk         ; -0.500       ; -0.187     ; 1.044      ;
; 1.567 ; rst_synch:iRST|rst_n ; UART_tx:iTX|state                     ; clk          ; clk         ; -0.500       ; -0.187     ; 1.044      ;
; 1.567 ; rst_synch:iRST|rst_n ; PB_release:iPB|pre3                   ; clk          ; clk         ; -0.500       ; -0.187     ; 1.044      ;
; 1.567 ; rst_synch:iRST|rst_n ; PB_release:iPB|pre2                   ; clk          ; clk         ; -0.500       ; -0.187     ; 1.044      ;
; 1.567 ; rst_synch:iRST|rst_n ; PB_release:iPB|pre1                   ; clk          ; clk         ; -0.500       ; -0.187     ; 1.044      ;
; 1.717 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[1]            ; clk          ; clk         ; -0.500       ; -0.187     ; 1.194      ;
; 1.717 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[2]            ; clk          ; clk         ; -0.500       ; -0.187     ; 1.194      ;
; 1.717 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[3]            ; clk          ; clk         ; -0.500       ; -0.187     ; 1.194      ;
; 1.717 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[5]            ; clk          ; clk         ; -0.500       ; -0.187     ; 1.194      ;
; 1.717 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[6]            ; clk          ; clk         ; -0.500       ; -0.187     ; 1.194      ;
; 1.717 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[7]            ; clk          ; clk         ; -0.500       ; -0.187     ; 1.194      ;
+-------+----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk                                         ; -1.591 ; -40.256       ;
; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.139  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; -0.074 ; -0.074        ;
; clk                                         ; 0.086  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -0.933 ; -14.794              ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 1.423 ; 0.000                ;
+-------+-------+----------------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk                                         ; -3.000 ; -66.718       ;
; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.241  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                           ;
+--------+------------------------------------------------+----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                      ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.591 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[1] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -1.400     ; 1.168      ;
; -1.570 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.132     ; 2.425      ;
; -1.569 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.132     ; 2.424      ;
; -1.568 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.132     ; 2.423      ;
; -1.567 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.132     ; 2.422      ;
; -1.540 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[7] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -1.481     ; 1.036      ;
; -1.533 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[7] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -1.481     ; 1.029      ;
; -1.500 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[5] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -1.484     ; 0.993      ;
; -1.491 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[3] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -1.485     ; 0.983      ;
; -1.482 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[5] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -1.484     ; 0.975      ;
; -1.481 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.364      ;
; -1.480 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.363      ;
; -1.479 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.362      ;
; -1.479 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[2] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -1.481     ; 0.975      ;
; -1.478 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.361      ;
; -1.470 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.132     ; 2.325      ;
; -1.469 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.352      ;
; -1.468 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.351      ;
; -1.467 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.350      ;
; -1.466 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.349      ;
; -1.445 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[1] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -1.400     ; 1.022      ;
; -1.418 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.059     ; 2.346      ;
; -1.409 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.059     ; 2.337      ;
; -1.405 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[0] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -1.484     ; 0.898      ;
; -1.403 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.132     ; 2.258      ;
; -1.402 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.132     ; 2.257      ;
; -1.401 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.132     ; 2.256      ;
; -1.400 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.132     ; 2.255      ;
; -1.391 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.274      ;
; -1.390 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.273      ;
; -1.389 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.272      ;
; -1.388 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.251      ;
; -1.388 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.271      ;
; -1.387 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.250      ;
; -1.386 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.249      ;
; -1.385 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.248      ;
; -1.384 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.247      ;
; -1.384 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.247      ;
; -1.383 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.246      ;
; -1.383 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.246      ;
; -1.382 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.245      ;
; -1.382 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.245      ;
; -1.382 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[6] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -1.399     ; 0.960      ;
; -1.381 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.244      ;
; -1.381 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.244      ;
; -1.381 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.264      ;
; -1.369 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.252      ;
; -1.344 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[0] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -1.484     ; 0.837      ;
; -1.341 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[3] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -1.485     ; 0.833      ;
; -1.329 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; clk                                         ; clk         ; 1.000        ; -0.065     ; 2.251      ;
; -1.329 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.031     ; 2.285      ;
; -1.325 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; clk                                         ; clk         ; 1.000        ; -0.022     ; 2.290      ;
; -1.320 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.031     ; 2.276      ;
; -1.317 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.031     ; 2.273      ;
; -1.317 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.200      ;
; -1.316 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.199      ;
; -1.315 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.198      ;
; -1.314 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.197      ;
; -1.311 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11] ; clk                                         ; clk         ; 1.000        ; -0.065     ; 2.233      ;
; -1.310 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; clk                                         ; clk         ; 1.000        ; -0.059     ; 2.238      ;
; -1.308 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.031     ; 2.264      ;
; -1.303 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.132     ; 2.158      ;
; -1.301 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.164      ;
; -1.300 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.163      ;
; -1.300 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[2] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -1.481     ; 0.796      ;
; -1.299 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.162      ;
; -1.298 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.161      ;
; -1.295 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; clk                                         ; clk         ; 1.000        ; -0.024     ; 2.258      ;
; -1.294 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10] ; clk                                         ; clk         ; 1.000        ; -0.065     ; 2.216      ;
; -1.291 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.174      ;
; -1.288 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.151      ;
; -1.288 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[6] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -1.399     ; 0.866      ;
; -1.284 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.147      ;
; -1.284 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.147      ;
; -1.260 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[4] ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -1.481     ; 0.756      ;
; -1.252 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; clk                                         ; clk         ; 1.000        ; -0.010     ; 2.229      ;
; -1.251 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.059     ; 2.179      ;
; -1.242 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.059     ; 2.170      ;
; -1.240 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; clk                                         ; clk         ; 1.000        ; -0.010     ; 2.217      ;
; -1.239 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.031     ; 2.195      ;
; -1.234 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.097      ;
; -1.233 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.096      ;
; -1.232 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.095      ;
; -1.231 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]    ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.094      ;
; -1.230 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.031     ; 2.186      ;
; -1.227 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; clk                                         ; clk         ; 1.000        ; -0.024     ; 2.190      ;
; -1.221 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; clk                                         ; clk         ; 1.000        ; -0.031     ; 2.177      ;
; -1.221 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[4] ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 1.000        ; -1.481     ; 0.717      ;
; -1.220 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; clk                                         ; clk         ; 1.000        ; -0.010     ; 2.197      ;
; -1.217 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.104     ; 2.100      ;
; -1.215 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; clk                                         ; clk         ; 1.000        ; -0.024     ; 2.178      ;
; -1.210 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.025     ; 2.172      ;
; -1.209 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11] ; clk                                         ; clk         ; 1.000        ; -0.024     ; 2.172      ;
; -1.209 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; clk                                         ; clk         ; 1.000        ; -0.031     ; 2.165      ;
; -1.208 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; clk                                         ; clk         ; 1.000        ; -0.010     ; 2.185      ;
; -1.206 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.025     ; 2.168      ;
; -1.206 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 1.000        ; -0.025     ; 2.168      ;
; -1.203 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]  ; clk                                         ; clk         ; 1.000        ; -0.065     ; 2.125      ;
; -1.201 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; clk                                         ; clk         ; 1.000        ; -0.124     ; 2.064      ;
; -1.201 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]    ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 1.000        ; -0.025     ; 2.163      ;
+--------+------------------------------------------------+----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]'                                                                                                                                                                    ;
+-------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.139 ; UART_tx:iTX|tx_shft_reg[0]                     ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[8] ; clk                                         ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; 1.325      ; 1.689      ;
; 0.196 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[2] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[1] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; -0.105     ; 0.279      ;
; 0.210 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[7] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[6] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; -0.106     ; 0.266      ;
; 0.264 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[3] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[2] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; -0.032     ; 0.192      ;
; 0.268 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[5] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[4] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; -0.031     ; 0.201      ;
; 0.283 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[4] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[3] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; -0.024     ; 0.199      ;
; 0.289 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[8] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[7] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; -0.030     ; 0.180      ;
; 0.361 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[6] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[5] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; 0.057      ; 0.191      ;
; 0.373 ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[1] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1.000        ; 0.056      ; 0.191      ;
+-------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]'                                                                                                                                                                      ;
+--------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.074 ; UART_tx:iTX|tx_shft_reg[0]                     ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[8] ; clk                                         ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 1.483      ; 1.439      ;
; 0.056  ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[6] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[5] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 0.109      ; 0.165      ;
; 0.057  ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[1] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 0.108      ; 0.165      ;
; 0.132  ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[8] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[7] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 0.026      ; 0.158      ;
; 0.142  ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[3] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[2] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 0.024      ; 0.166      ;
; 0.142  ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[4] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[3] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 0.032      ; 0.174      ;
; 0.150  ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[5] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[4] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; 0.025      ; 0.175      ;
; 0.278  ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[7] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[6] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; -0.054     ; 0.224      ;
; 0.290  ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[2] ; Auth_blk:iDUT|UART_rcv:receiver|rx_shft_reg[1] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 0.000        ; -0.053     ; 0.237      ;
+--------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                         ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.086 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.198      ; 1.503      ;
; 0.133 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.218      ; 1.570      ;
; 0.148 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.226      ; 1.593      ;
; 0.157 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.218      ; 1.594      ;
; 0.160 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.218      ; 1.597      ;
; 0.164 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.226      ; 1.609      ;
; 0.177 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.198      ; 1.594      ;
; 0.179 ; Auth_blk:iDUT|state.PWR1                     ; Auth_blk:iDUT|state.PWR1                     ; clk                                         ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.183 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.198      ; 1.600      ;
; 0.186 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_tx:iTX|baud_cnt[9]                      ; UART_tx:iTX|baud_cnt[9]                      ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_tx:iTX|baud_cnt[10]                     ; UART_tx:iTX|baud_cnt[10]                     ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Auth_blk:iDUT|state.OFF                      ; Auth_blk:iDUT|state.OFF                      ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Auth_blk:iDUT|UART_rcv:receiver|state        ; Auth_blk:iDUT|UART_rcv:receiver|state        ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_tx:iTX|tx_shft_reg[0]                   ; UART_tx:iTX|tx_shft_reg[0]                   ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_tx:iTX|tx_shft_reg[4]                   ; UART_tx:iTX|tx_shft_reg[4]                   ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_tx:iTX|tx_shft_reg[8]                   ; UART_tx:iTX|tx_shft_reg[8]                   ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_tx:iTX|state                            ; UART_tx:iTX|state                            ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_tx:iTX|bit_cnt[2]                       ; UART_tx:iTX|bit_cnt[2]                       ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_tx:iTX|bit_cnt[1]                       ; UART_tx:iTX|bit_cnt[1]                       ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_tx:iTX|bit_cnt[3]                       ; UART_tx:iTX|bit_cnt[3]                       ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_tx:iTX|bit_cnt[0]                       ; UART_tx:iTX|bit_cnt[0]                       ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.218      ; 1.626      ;
; 0.194 ; rst_synch:iRST|reg1                          ; rst_synch:iRST|rst_n                         ; clk                                         ; clk         ; 0.000        ; 0.038      ; 0.316      ;
; 0.201 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[2]  ; clk                                         ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[6]  ; clk                                         ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[7]  ; clk                                         ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.204 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[11] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.198      ; 1.621      ;
; 0.205 ; PB_release:iPB|pre3                          ; UART_tx:iTX|state                            ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.213 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.218      ; 1.650      ;
; 0.253 ; UART_tx:iTX|tx_shft_reg[6]                   ; UART_tx:iTX|tx_shft_reg[5]                   ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.373      ;
; 0.267 ; PB_release:iPB|pre1                          ; PB_release:iPB|pre2                          ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.387      ;
; 0.294 ; UART_tx:iTX|tx_shft_reg[3]                   ; UART_tx:iTX|tx_shft_reg[2]                   ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; UART_tx:iTX|tx_shft_reg[7]                   ; UART_tx:iTX|tx_shft_reg[6]                   ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; UART_tx:iTX|tx_shft_reg[2]                   ; UART_tx:iTX|tx_shft_reg[1]                   ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]  ; clk                                         ; clk         ; 0.000        ; 0.022      ; 0.402      ;
; 0.296 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[9]  ; clk                                         ; clk         ; 0.000        ; 0.022      ; 0.402      ;
; 0.297 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[4]  ; clk                                         ; clk         ; 0.000        ; 0.022      ; 0.403      ;
; 0.305 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.144      ; 1.668      ;
; 0.311 ; UART_tx:iTX|bit_cnt[0]                       ; UART_tx:iTX|bit_cnt[1]                       ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.324 ; UART_tx:iTX|tx_shft_reg[0]                   ; Auth_blk:iDUT|UART_rcv:receiver|state        ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.444      ;
; 0.327 ; UART_tx:iTX|tx_shft_reg[4]                   ; UART_tx:iTX|tx_shft_reg[3]                   ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.447      ;
; 0.329 ; UART_tx:iTX|tx_shft_reg[8]                   ; UART_tx:iTX|tx_shft_reg[7]                   ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.449      ;
; 0.364 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10] ; clk                                         ; clk         ; 0.000        ; 0.022      ; 0.470      ;
; 0.381 ; PB_release:iPB|pre2                          ; UART_tx:iTX|state                            ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.501      ;
; 0.382 ; UART_tx:iTX|tx_shft_reg[1]                   ; UART_tx:iTX|tx_shft_reg[0]                   ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.502      ;
; 0.450 ; PB_release:iPB|pre2                          ; PB_release:iPB|pre3                          ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.570      ;
; 0.458 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[8]  ; clk                                         ; clk         ; 0.000        ; 0.022      ; 0.564      ;
; 0.458 ; UART_tx:iTX|tx_shft_reg[5]                   ; UART_tx:iTX|tx_shft_reg[4]                   ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; UART_tx:iTX|bit_cnt[0]                       ; UART_tx:iTX|bit_cnt[2]                       ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; PB_release:iPB|pre2                          ; UART_tx:iTX|tx_shft_reg[8]                   ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.581      ;
; 0.466 ; UART_tx:iTX|baud_cnt[11]                     ; UART_tx:iTX|baud_cnt[11]                     ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.587      ;
; 0.477 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[1]  ; clk                                         ; clk         ; 0.000        ; 0.022      ; 0.583      ;
; 0.484 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[5]  ; clk                                         ; clk         ; 0.000        ; 0.022      ; 0.590      ;
; 0.502 ; UART_tx:iTX|state                            ; UART_tx:iTX|tx_shft_reg[8]                   ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.622      ;
; 0.515 ; UART_tx:iTX|bit_cnt[2]                       ; UART_tx:iTX|bit_cnt[3]                       ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.635      ;
; 0.516 ; UART_tx:iTX|bit_cnt[1]                       ; UART_tx:iTX|bit_cnt[2]                       ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.636      ;
; 0.518 ; UART_tx:iTX|baud_cnt[4]                      ; UART_tx:iTX|baud_cnt[4]                      ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.639      ;
; 0.534 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.655      ;
; 0.536 ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; Auth_blk:iDUT|state.PWR1                     ; clk                                         ; clk         ; 0.000        ; 0.234      ; 0.854      ;
; 0.557 ; UART_tx:iTX|baud_cnt[3]                      ; UART_tx:iTX|baud_cnt[3]                      ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.678      ;
; 0.558 ; UART_tx:iTX|baud_cnt[2]                      ; UART_tx:iTX|baud_cnt[2]                      ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.679      ;
; 0.572 ; UART_tx:iTX|baud_cnt[0]                      ; UART_tx:iTX|baud_cnt[0]                      ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.693      ;
; 0.580 ; UART_tx:iTX|bit_cnt[1]                       ; UART_tx:iTX|bit_cnt[3]                       ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.700      ;
; 0.582 ; UART_tx:iTX|bit_cnt[0]                       ; UART_tx:iTX|bit_cnt[3]                       ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.702      ;
; 0.590 ; UART_tx:iTX|state                            ; UART_tx:iTX|baud_cnt[11]                     ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.710      ;
; 0.591 ; UART_tx:iTX|baud_cnt[5]                      ; UART_tx:iTX|baud_cnt[5]                      ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.712      ;
; 0.600 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.721      ;
; 0.600 ; UART_tx:iTX|bit_cnt[0]                       ; UART_tx:iTX|state                            ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.720      ;
; 0.601 ; PB_release:iPB|pre3                          ; UART_tx:iTX|tx_shft_reg[8]                   ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.721      ;
; 0.602 ; UART_tx:iTX|baud_cnt[6]                      ; UART_tx:iTX|baud_cnt[6]                      ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.723      ;
; 0.604 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.725      ;
; 0.605 ; Auth_blk:iDUT|UART_rcv:receiver|state        ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[3]  ; clk                                         ; clk         ; 0.000        ; 0.118      ; 0.807      ;
; 0.614 ; UART_tx:iTX|baud_cnt[8]                      ; UART_tx:iTX|baud_cnt[8]                      ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.735      ;
; 0.623 ; UART_tx:iTX|baud_cnt[10]                     ; UART_tx:iTX|baud_cnt[7]                      ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.744      ;
; 0.630 ; UART_tx:iTX|state                            ; UART_tx:iTX|baud_cnt[7]                      ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.750      ;
; 0.650 ; UART_tx:iTX|bit_cnt[2]                       ; UART_tx:iTX|state                            ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.770      ;
; 0.650 ; UART_tx:iTX|baud_cnt[7]                      ; UART_tx:iTX|baud_cnt[7]                      ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.771      ;
; 0.651 ; PB_release:iPB|pre2                          ; UART_tx:iTX|bit_cnt[0]                       ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.771      ;
; 0.653 ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.774      ;
; 0.661 ; UART_tx:iTX|state                            ; UART_tx:iTX|baud_cnt[10]                     ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.781      ;
; 0.664 ; PB_release:iPB|pre2                          ; UART_tx:iTX|baud_cnt[11]                     ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.784      ;
; 0.665 ; UART_tx:iTX|baud_cnt[6]                      ; UART_tx:iTX|baud_cnt[7]                      ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.786      ;
; 0.666 ; UART_tx:iTX|baud_cnt[3]                      ; UART_tx:iTX|baud_cnt[4]                      ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.787      ;
; 0.670 ; Auth_blk:iDUT|state.PWR1                     ; Auth_blk:iDUT|UART_rcv:receiver|rdy          ; clk                                         ; clk         ; 0.000        ; -0.154     ; 0.600      ;
; 0.672 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[3]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.145      ; 2.036      ;
; 0.673 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[1]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.145      ; 2.037      ;
; 0.674 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[2]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.145      ; 2.038      ;
; 0.674 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|bit_cnt[0]   ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; 0.000        ; 1.145      ; 2.038      ;
; 0.679 ; UART_tx:iTX|baud_cnt[2]                      ; UART_tx:iTX|baud_cnt[4]                      ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.800      ;
; 0.685 ; UART_tx:iTX|baud_cnt[4]                      ; UART_tx:iTX|baud_cnt[5]                      ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.806      ;
; 0.689 ; UART_tx:iTX|bit_cnt[3]                       ; UART_tx:iTX|state                            ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.809      ;
; 0.694 ; UART_tx:iTX|bit_cnt[1]                       ; UART_tx:iTX|state                            ; clk                                         ; clk         ; 0.000        ; 0.036      ; 0.814      ;
; 0.694 ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]  ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[10] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk         ; -0.500       ; 1.198      ; 1.611      ;
; 0.695 ; UART_tx:iTX|baud_cnt[1]                      ; UART_tx:iTX|baud_cnt[2]                      ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.816      ;
; 0.697 ; Auth_blk:iDUT|state.PWR1                     ; Auth_blk:iDUT|state.OFF                      ; clk                                         ; clk         ; 0.000        ; -0.154     ; 0.627      ;
; 0.698 ; UART_tx:iTX|baud_cnt[4]                      ; UART_tx:iTX|baud_cnt[6]                      ; clk                                         ; clk         ; 0.000        ; 0.037      ; 0.819      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                        ;
+--------+----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.933 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[1]            ; clk          ; clk         ; 0.500        ; -0.597     ; 0.823      ;
; -0.933 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[2]            ; clk          ; clk         ; 0.500        ; -0.597     ; 0.823      ;
; -0.933 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[3]            ; clk          ; clk         ; 0.500        ; -0.597     ; 0.823      ;
; -0.933 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[5]            ; clk          ; clk         ; 0.500        ; -0.597     ; 0.823      ;
; -0.933 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[6]            ; clk          ; clk         ; 0.500        ; -0.597     ; 0.823      ;
; -0.933 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[7]            ; clk          ; clk         ; 0.500        ; -0.597     ; 0.823      ;
; -0.846 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|state.OFF               ; clk          ; clk         ; 0.500        ; -0.597     ; 0.736      ;
; -0.846 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|UART_rcv:receiver|rdy   ; clk          ; clk         ; 0.500        ; -0.597     ; 0.736      ;
; -0.846 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|UART_rcv:receiver|state ; clk          ; clk         ; 0.500        ; -0.597     ; 0.736      ;
; -0.846 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[0]            ; clk          ; clk         ; 0.500        ; -0.597     ; 0.736      ;
; -0.846 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[4]            ; clk          ; clk         ; 0.500        ; -0.597     ; 0.736      ;
; -0.846 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[8]            ; clk          ; clk         ; 0.500        ; -0.597     ; 0.736      ;
; -0.846 ; rst_synch:iRST|rst_n ; UART_tx:iTX|state                     ; clk          ; clk         ; 0.500        ; -0.597     ; 0.736      ;
; -0.846 ; rst_synch:iRST|rst_n ; PB_release:iPB|pre3                   ; clk          ; clk         ; 0.500        ; -0.597     ; 0.736      ;
; -0.846 ; rst_synch:iRST|rst_n ; PB_release:iPB|pre2                   ; clk          ; clk         ; 0.500        ; -0.597     ; 0.736      ;
; -0.846 ; rst_synch:iRST|rst_n ; PB_release:iPB|pre1                   ; clk          ; clk         ; 0.500        ; -0.597     ; 0.736      ;
; -0.736 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|state.PWR1              ; clk          ; clk         ; 0.500        ; -0.407     ; 0.816      ;
+--------+----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                        ;
+-------+----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.423 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|state.PWR1              ; clk          ; clk         ; -0.500       ; -0.325     ; 0.702      ;
; 1.553 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|state.OFF               ; clk          ; clk         ; -0.500       ; -0.523     ; 0.634      ;
; 1.553 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|UART_rcv:receiver|rdy   ; clk          ; clk         ; -0.500       ; -0.523     ; 0.634      ;
; 1.553 ; rst_synch:iRST|rst_n ; Auth_blk:iDUT|UART_rcv:receiver|state ; clk          ; clk         ; -0.500       ; -0.523     ; 0.634      ;
; 1.553 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[0]            ; clk          ; clk         ; -0.500       ; -0.523     ; 0.634      ;
; 1.553 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[4]            ; clk          ; clk         ; -0.500       ; -0.523     ; 0.634      ;
; 1.553 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[8]            ; clk          ; clk         ; -0.500       ; -0.523     ; 0.634      ;
; 1.553 ; rst_synch:iRST|rst_n ; UART_tx:iTX|state                     ; clk          ; clk         ; -0.500       ; -0.523     ; 0.634      ;
; 1.553 ; rst_synch:iRST|rst_n ; PB_release:iPB|pre3                   ; clk          ; clk         ; -0.500       ; -0.523     ; 0.634      ;
; 1.553 ; rst_synch:iRST|rst_n ; PB_release:iPB|pre2                   ; clk          ; clk         ; -0.500       ; -0.523     ; 0.634      ;
; 1.553 ; rst_synch:iRST|rst_n ; PB_release:iPB|pre1                   ; clk          ; clk         ; -0.500       ; -0.523     ; 0.634      ;
; 1.628 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[1]            ; clk          ; clk         ; -0.500       ; -0.523     ; 0.709      ;
; 1.628 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[2]            ; clk          ; clk         ; -0.500       ; -0.523     ; 0.709      ;
; 1.628 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[3]            ; clk          ; clk         ; -0.500       ; -0.523     ; 0.709      ;
; 1.628 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[5]            ; clk          ; clk         ; -0.500       ; -0.523     ; 0.709      ;
; 1.628 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[6]            ; clk          ; clk         ; -0.500       ; -0.523     ; 0.709      ;
; 1.628 ; rst_synch:iRST|rst_n ; UART_tx:iTX|tx_shft_reg[7]            ; clk          ; clk         ; -0.500       ; -0.523     ; 0.709      ;
+-------+----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+----------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                        ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                             ; -3.422   ; -0.074 ; -1.264   ; 1.373   ; -3.000              ;
;  Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; -0.472   ; -0.074 ; N/A      ; N/A     ; 0.241               ;
;  clk                                         ; -3.422   ; 0.086  ; -1.264   ; 1.373   ; -3.000              ;
; Design-wide TNS                              ; -108.036 ; -0.074 ; -19.664  ; 0.0     ; -66.718             ;
;  Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; -2.703   ; -0.074 ; N/A      ; N/A     ; 0.000               ;
;  clk                                         ; -105.333 ; 0.000  ; -19.664  ; 0.000   ; -66.718             ;
+----------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rider_off               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; auth                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RST_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PB                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 8        ; 0        ; 0        ; 0        ;
; clk                                         ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1        ; 0        ; 0        ; 0        ;
; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk                                         ; 81       ; 41       ; 0        ; 0        ;
; clk                                         ; clk                                         ; 1368     ; 0        ; 0        ; 1        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 8        ; 0        ; 0        ; 0        ;
; clk                                         ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; 1        ; 0        ; 0        ; 0        ;
; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; clk                                         ; 81       ; 41       ; 0        ; 0        ;
; clk                                         ; clk                                         ; 1368     ; 0        ; 0        ; 1        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 0        ; 17       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 0        ; 17       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                           ;
+---------------------------------------------+---------------------------------------------+------+-------------+
; Target                                      ; Clock                                       ; Type ; Status      ;
+---------------------------------------------+---------------------------------------------+------+-------------+
; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] ; Base ; Constrained ;
; clk                                         ; clk                                         ; Base ; Constrained ;
+---------------------------------------------+---------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; PB         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; auth       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rider_off  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; PB         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; auth       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rider_off  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Nov 07 10:59:09 2018
Info: Command: quartus_sta Auth_blk_DE0 -c Auth_blk_DE0
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'EX16.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.422
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.422            -105.333 clk 
    Info (332119):    -0.472              -2.703 Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] 
Info (332146): Worst-case hold slack is 0.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.113               0.000 Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] 
    Info (332119):     0.226               0.000 clk 
Info (332146): Worst-case recovery slack is -1.264
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.264             -19.664 clk 
Info (332146): Worst-case removal slack is 1.435
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.435               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -54.000 clk 
    Info (332119):     0.241               0.000 Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.974
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.974             -89.658 clk 
    Info (332119):    -0.333              -1.524 Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] 
Info (332146): Worst-case hold slack is 0.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.113               0.000 Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] 
    Info (332119):     0.167               0.000 clk 
Info (332146): Worst-case recovery slack is -1.098
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.098             -17.000 clk 
Info (332146): Worst-case removal slack is 1.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.373               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -54.000 clk 
    Info (332119):     0.343               0.000 Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.591
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.591             -40.256 clk 
    Info (332119):     0.139               0.000 Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] 
Info (332146): Worst-case hold slack is -0.074
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.074              -0.074 Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] 
    Info (332119):     0.086               0.000 clk 
Info (332146): Worst-case recovery slack is -0.933
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.933             -14.794 clk 
Info (332146): Worst-case removal slack is 1.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.423               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -66.718 clk 
    Info (332119):     0.241               0.000 Auth_blk:iDUT|UART_rcv:receiver|baud_cnt[0] 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5045 megabytes
    Info: Processing ended: Wed Nov 07 10:59:23 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:05


