Generated by Fabric Compiler ( version 2019.1-patch11 <build 44256> ) at Fri Nov 22 14:37:44 2019

Compile takes 0.421875 sec.
Top module top is elaborated successfully.
Timing Constraint:
-------------------------------------------------------
create_clock -period 20.000 -waveform {0.000 10.000} -name {sys_clk} [get_ports {sys_clk}]
create_clock -period 10.000 -waveform {0.000 5.000} -name {coms_pclk} [get_ports {cmos_pclk}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {pll_50_400|clkout3_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT3}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {pll_50_400|clkout4_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT4}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {pll_50_400|clkout1_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT1}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut:CLKDIVOUT}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[0]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf01_dut:CLKOUT}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[1]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[2]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[3]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf02_dut:CLKOUT}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[4]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:RCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[2]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK_DELAY}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[3]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:DQSI_DELAY}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[4]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[5]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[6]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[7]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[9]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[10]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[11]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[12]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:RCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[17]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:WCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[18]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[19]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[20]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[21]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[22]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[23]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[24]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[25]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[27]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:DQSI_DELAY}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:RCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK_DELAY}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[28]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[29]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[31]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[32]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[33]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[34]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[35]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[36]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[37]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:RCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[40]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:WCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[41]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[42]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[43]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[44]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[45]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[46]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[47]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[48]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[49]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[51]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[52]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:RCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[55]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:WCLK}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[56]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[57]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[58]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[59]}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_n:Q}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {video_pll|clkout0_inferred_clock} [get_pins {video_pll_m0/u_pll_e1:CLKOUT0}]
create_clock -period 1000.000 -waveform {0.000 500.000} -name {video_pll|clkout1_inferred_clock} [get_pins {video_pll_m0/u_pll_e1:CLKOUT1}]
set_clock_groups -name {Inferred_clkgroup_0} -asynchronous -group [get_clocks {pll_50_400|clkout3_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_1} -asynchronous -group [get_clocks {pll_50_400|clkout4_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_2} -asynchronous -group [get_clocks {pll_50_400|clkout1_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_3} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_4} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0]}]
set_clock_groups -name {Inferred_clkgroup_5} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_6} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1]}]
set_clock_groups -name {Inferred_clkgroup_7} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2]}]
set_clock_groups -name {Inferred_clkgroup_8} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3]}]
set_clock_groups -name {Inferred_clkgroup_9} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_10} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4]}]
set_clock_groups -name {Inferred_clkgroup_11} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_12} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2]}]
set_clock_groups -name {Inferred_clkgroup_13} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_14} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3]}]
set_clock_groups -name {Inferred_clkgroup_15} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_16} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4]}]
set_clock_groups -name {Inferred_clkgroup_17} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5]}]
set_clock_groups -name {Inferred_clkgroup_18} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6]}]
set_clock_groups -name {Inferred_clkgroup_19} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7]}]
set_clock_groups -name {Inferred_clkgroup_20} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9]}]
set_clock_groups -name {Inferred_clkgroup_21} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_22} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10]}]
set_clock_groups -name {Inferred_clkgroup_23} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11]}]
set_clock_groups -name {Inferred_clkgroup_24} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12]}]
set_clock_groups -name {Inferred_clkgroup_25} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_26} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17]}]
set_clock_groups -name {Inferred_clkgroup_27} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_28} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18]}]
set_clock_groups -name {Inferred_clkgroup_29} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19]}]
set_clock_groups -name {Inferred_clkgroup_30} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20]}]
set_clock_groups -name {Inferred_clkgroup_31} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21]}]
set_clock_groups -name {Inferred_clkgroup_32} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22]}]
set_clock_groups -name {Inferred_clkgroup_33} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23]}]
set_clock_groups -name {Inferred_clkgroup_34} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24]}]
set_clock_groups -name {Inferred_clkgroup_35} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25]}]
set_clock_groups -name {Inferred_clkgroup_36} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27]}]
set_clock_groups -name {Inferred_clkgroup_37} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_38} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_39} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_40} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28]}]
set_clock_groups -name {Inferred_clkgroup_41} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29]}]
set_clock_groups -name {Inferred_clkgroup_42} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31]}]
set_clock_groups -name {Inferred_clkgroup_43} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_44} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32]}]
set_clock_groups -name {Inferred_clkgroup_45} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33]}]
set_clock_groups -name {Inferred_clkgroup_46} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34]}]
set_clock_groups -name {Inferred_clkgroup_47} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35]}]
set_clock_groups -name {Inferred_clkgroup_48} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36]}]
set_clock_groups -name {Inferred_clkgroup_49} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37]}]
set_clock_groups -name {Inferred_clkgroup_50} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_51} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40]}]
set_clock_groups -name {Inferred_clkgroup_52} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_53} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41]}]
set_clock_groups -name {Inferred_clkgroup_54} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42]}]
set_clock_groups -name {Inferred_clkgroup_55} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43]}]
set_clock_groups -name {Inferred_clkgroup_56} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44]}]
set_clock_groups -name {Inferred_clkgroup_57} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45]}]
set_clock_groups -name {Inferred_clkgroup_58} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46]}]
set_clock_groups -name {Inferred_clkgroup_59} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47]}]
set_clock_groups -name {Inferred_clkgroup_60} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48]}]
set_clock_groups -name {Inferred_clkgroup_61} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49]}]
set_clock_groups -name {Inferred_clkgroup_62} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51]}]
set_clock_groups -name {Inferred_clkgroup_63} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52]}]
set_clock_groups -name {Inferred_clkgroup_64} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_65} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55]}]
set_clock_groups -name {Inferred_clkgroup_66} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_67} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56]}]
set_clock_groups -name {Inferred_clkgroup_68} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57]}]
set_clock_groups -name {Inferred_clkgroup_69} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58]}]
set_clock_groups -name {Inferred_clkgroup_70} -asynchronous -group [get_clocks {ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59]}]
set_clock_groups -name {Inferred_clkgroup_71} -asynchronous -group [get_clocks {ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_72} -asynchronous -group [get_clocks {video_pll|clkout0_inferred_clock}]
set_clock_groups -name {Inferred_clkgroup_73} -asynchronous -group [get_clocks {video_pll|clkout1_inferred_clock}]

Logical Constraint:
+------------------------------------------------------------------------------------------------------------------------+
| Object                                                                          | Attribute           | Value         
+------------------------------------------------------------------------------------------------------------------------+
| u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1                                          | PAP_LOC             | PLL_82_71     
| i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]          | PAP_IO_REGISTER     | TRUE          
| i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]          | PAP_IO_REGISTER     | TRUE          
| i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_rep1     | PAP_IO_REGISTER     | TRUE          
| i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_rep1     | PAP_IO_REGISTER     | TRUE          
+------------------------------------------------------------------------------------------------------------------------+

IO Constraint :
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                   | DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | BUS_KEEPER     | SLEW     | DRIVE     | PMOS_FINGER     | NMOS_FINGER     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | DIFF_DRV_STRENGTH     | IO_REGISTER     | VIRTUAL_IO     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| cmos_scl               | inout         | J14     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
| cmos_sda               | inout         | J15     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
| pad_dq_ch0[0]          | inout         | T8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[1]          | inout         | T6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[2]          | inout         | R6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[3]          | inout         | R9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[4]          | inout         | T9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[5]          | inout         | N4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[6]          | inout         | N5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[7]          | inout         | P6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[8]          | inout         | T4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[9]          | inout         | V9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[10]         | inout         | U9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[11]         | inout         | V7      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[12]         | inout         | U7      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[13]         | inout         | V6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[14]         | inout         | U6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dq_ch0[15]         | inout         | V5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_dqs_ch0[0]         | inout         | N6      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                
| pad_dqs_ch0[1]         | inout         | U8      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                
| pad_dqsn_ch0[0]        | inout         | N7      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                
| pad_dqsn_ch0[1]        | inout         | V8      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                
| cmos_xclk              | output        | H13     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                
| led                    | output        | U10     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                
| led_2                  | output        | V10     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                
| mpu_tx_pin             | output        | C10     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[0]        | output        | M4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[1]        | output        | M3      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[2]        | output        | P2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[3]        | output        | P1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[4]        | output        | L5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[5]        | output        | M5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[6]        | output        | N2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[7]        | output        | N1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[8]        | output        | K4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[9]        | output        | M1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[10]       | output        | M6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[11]       | output        | L1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[12]       | output        | K2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[13]       | output        | K1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[14]       | output        | J2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_addr_ch0[15]       | output        | J1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_ba_ch0[0]          | output        | U2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_ba_ch0[1]          | output        | U1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_ba_ch0[2]          | output        | T2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_casn_ch0           | output        | T1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_cke_ch0            | output        | L4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_csn_ch0            | output        | R1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_ddr_clk_w          | output        | U3      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_ddr_clkn_w         | output        | V3      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_dm_rdqs_ch0[0]     | output        | R8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_dm_rdqs_ch0[1]     | output        | U5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_loop_out           | output        | P8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_loop_out_h         | output        | U4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_odt_ch0            | output        | V2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_rasn_ch0           | output        | R2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_rstn_ch0           | output        | M2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| pad_wen_ch0            | output        | V1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                
| tmds_clk_n             | output        | A16     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                
| tmds_clk_p             | output        | B16     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                
| tmds_data_n[0]         | output        | A14     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                
| tmds_data_n[1]         | output        | A11     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                
| tmds_data_n[2]         | output        | A10     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                
| tmds_data_p[0]         | output        | B14     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                
| tmds_data_p[1]         | output        | B11     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                
| tmds_data_p[2]         | output        | B10     | 3.3       | LVTTL33        | NONE           | FAST     | 12        |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                
| tx_pin                 | output        | D15     | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                
| cmos_db[0]             | input         | E18     | 3.3       | LVCMOS33       | PULLUP         |          |           |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
| cmos_db[1]             | input         | D18     | 3.3       | LVCMOS33       | PULLUP         |          |           |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
| cmos_db[2]             | input         | F14     | 3.3       | LVCMOS33       | PULLUP         |          |           |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
| cmos_db[3]             | input         | F13     | 3.3       | LVCMOS33       | PULLUP         |          |           |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
| cmos_db[4]             | input         | E17     | 3.3       | LVCMOS33       | PULLUP         |          |           |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
| cmos_db[5]             | input         | D17     | 3.3       | LVCMOS33       | PULLUP         |          |           |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
| cmos_db[6]             | input         | G14     | 3.3       | LVCMOS33       | PULLUP         |          |           |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
| cmos_db[7]             | input         | G13     | 3.3       | LVCMOS33       | PULLUP         |          |           |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
| cmos_href              | input         | H14     | 3.3       | LVCMOS33       | PULLUP         |          |           |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
| cmos_pclk              | input         | J17     | 3.3       | LVCMOS33       | PULLUP         |          |           |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
| cmos_vsync             | input         | J18     | 3.3       | LVCMOS33       | PULLUP         |          |           |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
| key1                   | input         | V12     | 3.3       | LVCMOS33       | PULLUP         |          |           |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
| mpu_rx_pin             | input         | A12     | 3.3       | LVCMOS33       | PULLUP         |          |           |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
| pad_loop_in            | input         | P7      | 1.5       | SSTL15_I       | UNUSED         |          |           |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| pad_loop_in_h          | input         | V4      | 1.5       | SSTL15_I       | UNUSED         |          |           |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                
| rst_n                  | input         | U12     | 3.3       | LVCMOS33       | PULLUP         |          |           |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
| rx_pin                 | input         | D13     | 3.3       | LVCMOS33       | PULLUP         |          |           |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
| sys_clk                | input         | B5      | 3.3       | LVCMOS33       | PULLUP         |          |           |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Clock Signal:
+--------------------------------------------------------------------------------------------------------------------------------------+
| Port_Name     | Clk_Source_Inst     | Clk_Inst_Name                   | Net_Name           | Fanout     | Constraint_To_Clk_Pad     
+--------------------------------------------------------------------------------------------------------------------------------------+
| cmos_pclk     | cmos_pclk_ibuf      | cmos_8_16bit_m0/de_o            | cmos_pclk_c[0]     | 381        | No Need                   
| sys_clk       | sys_clk_ibuf        | i2c_config_m0/i2c_write_req     | sys_clk_c[0]       | 254        | No Need                   
+--------------------------------------------------------------------------------------------------------------------------------------+


Reset Signal:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                       | Rst_Source_Inst                                                                   | Fanout     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rst_n_c_i_0                                                                    | rst_n_c_i                                                                         | 903        
| new_frame                                                                      | gen_new_frame_sign/new_frame                                                      | 868        
| osd_display_angle/v_data_0_sqmuxa_Z                                            | osd_display_angle/v_data_0_sqmuxa                                                 | 16         
| osd_display_angle/osd_region_active_d1_i_0                                     | osd_display_angle/osd_region_active_d1_i                                          | 3          
| osd_display_angle/ram_addr_c113_Z                                              | osd_display_angle/ram_addr_c113                                                   | 98         
| osd_display_angle/pos_x [6]                                                    | osd_display_angle/timing_gen_xy_m0/x_cnt[6]                                       | 6          
| osd_display_angle/pos_x_i_0 [6]                                                | osd_display_angle/timing_gen_xy_m0/pos_x_i[6]                                     | 2          
| write_req                                                                      | cmos_write_req_gen_m0/write_req                                                   | 27         
| _$$_GND_$$_                                                                    | _$$_GND_$$_                                                                       | 6505       
| dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [2]                                | dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]                                    | 41         
| osd_display_angle/un1_pos_vs_Z                                                 | osd_display_angle/un1_pos_vs                                                      | 18         
| pixel_read/calculate_ddr3_addr/un1_rst_24_Z                                    | pixel_read/calculate_ddr3_addr/un1_rst_24                                         | 1          
| pixel_read/calculate_ddr3_addr/un1_rst_31_Z                                    | pixel_read/calculate_ddr3_addr/un1_rst_31                                         | 1          
| pixel_read/calculate_ddr3_addr/un1_rst_27_Z                                    | pixel_read/calculate_ddr3_addr/un1_rst_27                                         | 1          
| pixel_read/calculate_ddr3_addr/un1_rst_35_Z                                    | pixel_read/calculate_ddr3_addr/un1_rst_35                                         | 1          
| pixel_read/calculate_ddr3_addr/un1_rst_29_Z                                    | pixel_read/calculate_ddr3_addr/un1_rst_29                                         | 1          
| pixel_read/calculate_ddr3_addr/un1_rst_37_Z                                    | pixel_read/calculate_ddr3_addr/un1_rst_37                                         | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/srb_rst_dll                              | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/srb_rst_dll        | 2          
| i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd46                     | i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd46_i_i_o2                 | 40         
| i2c_config_m0/i2c_master_top_m0/byte_controller/i2c_al                         | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al                 | 5          
| pixel_to_block/linebuffer_Wapper_m0/lb1/t_write_h_pointer_0_sqmuxa_1_Z         | pixel_to_block/linebuffer_Wapper_m0/lb1/un1_wr_rst                                | 11         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/resetn_i_0       | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/resetn_i            | 15         
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/global_reset_i_0                         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset_i     | 63         
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_rst_dll             | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut                    | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_dqs_rst [0]         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut                    | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_dqs_rst [1]         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut                    | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_dqs_rst [2]         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut                    | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_dqs_rst [3]         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut                    | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_dqs_rst [4]         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut                    | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/srb_dqs_rstn                             | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/srb_dqs_rstn       | 3          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [3]         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[3].inv_dut        | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [4]         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[4].inv_dut        | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [5]         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[5].inv_dut        | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [6]         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[6].inv_dut        | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [7]         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[7].inv_dut        | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [10]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[10].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [11]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[11].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [12]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[12].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [27]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[27].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [28]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[28].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [29]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[29].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [32]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[32].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [33]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[33].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [34]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[34].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [35]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[35].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [36]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[36].inv_dut       | 2          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [2]         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[2].inv_dut        | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [9]         | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[9].inv_dut        | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [17]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[17].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [18]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[18].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [19]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[19].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [20]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[20].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [21]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[21].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [22]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[22].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [23]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[23].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [24]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[24].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [25]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[25].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [31]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[31].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [37]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[37].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [40]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[40].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [41]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[41].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [42]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[42].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [43]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[43].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [44]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[44].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [45]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[45].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [46]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[46].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [47]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[47].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [48]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[48].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [49]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[49].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [51]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[51].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [52]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[52].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [55]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[55].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [56]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[56].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [57]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[57].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [58]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[58].inv_dut       | 1          
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/buffer_iol_lrs [59]        | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/gtp_int_dut[59].inv_dut       | 1          
| frame_read_write_m0/read_fifo_aclr                                             | frame_read_write_m0/frame_fifo_read_m0/fifo_aclr                                  | 87         
| frame_read_write_m0/write_fifo_aclr                                            | frame_read_write_m0/frame_fifo_write_m0/fifo_aclr                                 | 100        
| frame_write_m0/write_fifo_aclr                                                 | frame_write_m0/frame_fifo_write_m0/fifo_aclr                                      | 82         
| i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_1681_Z     | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_1681          | 6          
| i2c_config_m0/nt_un1_cSCL8_3_i_0                                               | get_mpu_angle/un1_cSCL8_3_i                                                       | 20         
| pixel_to_block/linebuffer_Wapper_m0/lb1/d_read_h_pointer_0_0_sqmuxa_1_Z        | pixel_to_block/linebuffer_Wapper_m0/lb1/un1_rd_rst                                | 22         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn_i_0      | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn_i           | 10         
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                        | Driver                                                                                                      | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ui_clk_2[0]                                                                                     | u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1                                                                      | 986        
| ui_clk[0]                                                                                       | u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1                                                                      | 595        
| video_clk[0]                                                                                    | video_pll_m0/u_pll_e1                                                                                       | 416        
| pixel_read/last_addr_0_sqmuxa                                                                   | pixel_read/last_data_14_e[0]                                                                                | 302        
| angle_data_latch[4]                                                                             | u_aq_axi_master/angle_data_latch_0[4]                                                                       | 213        
| angle_data_latch[3]                                                                             | u_aq_axi_master/angle_data_latch_0[3]                                                                       | 208        
| angle_data_latch[1]                                                                             | u_aq_axi_master/angle_data_latch_Z[1]                                                                       | 204        
| angle_data_latch[2]                                                                             | u_aq_axi_master/angle_data_latch_0[2]                                                                       | 204        
| angle_data_latch[0]                                                                             | u_aq_axi_master/angle_data_latch_Z[0]                                                                       | 198        
| angle_data_latch[5]                                                                             | u_aq_axi_master/angle_data_latch_0[5]                                                                       | 188        
| angle_data_latch[6]                                                                             | u_aq_axi_master/angle_data_latch_0[6]                                                                       | 186        
| angle_data_latch[7]                                                                             | u_aq_axi_master/angle_data_latch_0[7]                                                                       | 155        
| u_ipsl_hmemc_top/pll_pclk                                                                       | u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1                                                                      | 111        
| angle_data_latch[10]                                                                            | u_aq_axi_master/angle_data_latch_0[10]                                                                      | 82         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [0]     | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]                  | 82         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [1]     | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]                  | 81         
| u_aq_axi_master.MUX_wr                                                                          | u_aq_axi_master/MUX_wr                                                                                      | 78         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [4]     | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[4]                  | 78         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [2]     | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[2]                  | 78         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [3]     | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[3]                  | 75         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [5]     | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[5]                  | 73         
| lut_index[0]                                                                                    | i2c_config_m0/lut_index_Z[0]                                                                                | 70         
| lut_index[2]                                                                                    | i2c_config_m0/lut_index_Z[2]                                                                                | 70         
| lut_index[1]                                                                                    | i2c_config_m0/lut_index_Z[1]                                                                                | 70         
| pixel_read/rd_fifo_ddr3_data [0]                                                                | pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K     | 68         
| lut_index[3]                                                                                    | i2c_config_m0/lut_index_Z[3]                                                                                | 68         
| pixel_to_block/linebuffer_Wapper_m0/lb1/d_rd_en [0]                                             | pixel_to_block/linebuffer_Wapper_m0/lb1/d_rd_en[0]                                                          | 67         
| dvi_encoder_m0/de_reg                                                                           | dvi_encoder_m0/encb/de_reg                                                                                  | 65         
| pixel_read/last_datace [0]                                                                      | pixel_read/last_datace[0]                                                                                   | 64         
| pixel_read/last_datace [64]                                                                     | pixel_read/last_datace[64]                                                                                  | 64         
| pixel_read/last_datace [128]                                                                    | pixel_read/last_datace[128]                                                                                 | 64         
| pixel_read/last_datace [192]                                                                    | pixel_read/last_datace[192]                                                                                 | 64         
| pixel_read/rd_fifo_ddr3_data [2]                                                                | pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K     | 61         
| pixel_read/rd_fifo_ddr3_data [1]                                                                | pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K     | 59         
| video_clk5x                                                                                     | video_pll_m0/u_pll_e1                                                                                       | 57         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_init_start_Z                 | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_init_start                               | 56         
| u_aq_axi_master/wr_state [2]                                                                    | u_aq_axi_master/wr_state[2]                                                                                 | 49         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite                        | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite              | 48         
| u_aq_axi_master/N_3562 [0]                                                                      | u_aq_axi_master/MUX_rd_0_sqmuxa_0_a4_0_a6                                                                   | 48         
| pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_G_1_0                                         | pixel_to_block/linebuffer_Wapper_m0/lb1/mem_array_wr.1.linebufn/mem_array_G_1                               | 48         
| u_aq_axi_master/rd_state [2]                                                                    | u_aq_axi_master/rd_state[2]                                                                                 | 47         
| lut_index[4]                                                                                    | i2c_config_m0/lut_index_Z[4]                                                                                | 46         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [6]     | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[6]                  | 45         
| frame_read_write_m0/frame_fifo_write_m0/state [1]                                               | frame_read_write_m0/frame_fifo_write_m0/state[1]                                                            | 45         
| lut_ov5640_rgb565_1280_960_m0/lut_data_1en0_3                                                   | lut_ov5640_rgb565_1280_960_m0/lut_data_1en0_3lto8                                                           | 43         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_psel                         | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/psel                    | 43         
| frame_write_m0/frame_fifo_write_m0/state [1]                                                    | frame_write_m0/frame_fifo_write_m0/state[1]                                                                 | 43         
| u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn_Z                         | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn                                       | 42         
| gen_raotation_addr/new_addr_valid_Z                                                             | gen_raotation_addr/new_addr_valid                                                                           | 37         
| rd_test_ready                                                                                   | rotating_aq_axi_master/rd_state[0]                                                                          | 34         
| u_aq_axi_master/WR_FIFO_RE_i_0                                                                  | u_aq_axi_master/WR_FIFO_RE_i                                                                                | 32         
| u_aq_axi_master/rd_fifo_cnte                                                                    | u_aq_axi_master/rd_fifo_cntlde_0                                                                            | 32         
| lut_sin_cos/cos_data_1en0_9lt10                                                                 | lut_sin_cos/cos_data_1en0_9lto9                                                                             | 31         
| lut_sin_cos/cos_data_1en0_5lt10                                                                 | lut_sin_cos/cos_data_1en0_5lt9                                                                              | 31         
| u_aq_axi_master/rd_first_data_0_sqmuxa_0_a2_0_o2_Z                                              | u_aq_axi_master/rd_first_data_0_sqmuxa_0_a2_0_o2                                                            | 31         
| lut_sin_cos/cos_data_1en0_3                                                                     | lut_sin_cos/cos_data_1en0_1lt10                                                                             | 30         
| rotating_aq_axi_master/rd_state_0_sqmuxa                                                        | rotating_aq_axi_master/rd_state_0_sqmuxa_0_a3                                                               | 30         
| pixel_read/rd_fifo_ddr3_data [3]                                                                | pixel_read/fifo_ddr3_addr/U_ipml_fifo_fifo_26i_26o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K     | 29         
| rotating_aq_axi_master/wr_state [2]                                                             | rotating_aq_axi_master/wr_state[2]                                                                          | 29         
| frame_read_write_m0/frame_fifo_write_m0/write_req_d2_Z                                          | frame_read_write_m0/frame_fifo_write_m0/write_req_d2                                                        | 29         
| osd_display_angle/ram_addr_c4e                                                                  | osd_display_angle/region_active_c4                                                                          | 29         
| rst_n_c                                                                                         | rst_n_ibuf                                                                                                  | 28         
| lut_ov5640_rgb565_1280_960_m0/lut_data_1en1_1                                                   | lut_ov5640_rgb565_1280_960_m0/lut_data_1en1_1lto8                                                           | 28         
| pixel_read/STATE_2_sqmuxa                                                                       | pixel_read/STATE_2_sqmuxa_0_a3_0_a3                                                                         | 28         
| rotating_aq_axi_master/wr_state [0]                                                             | rotating_aq_axi_master/wr_state[0]                                                                          | 28         
| lut_index[6]                                                                                    | i2c_config_m0/lut_index_Z[6]                                                                                | 27         
| frame_write_m0/frame_fifo_write_m0/write_req_d2_Z                                               | frame_write_m0/frame_fifo_write_m0/write_req_d2                                                             | 27         
| lut_index[5]                                                                                    | i2c_config_m0/lut_index_Z[5]                                                                                | 27         
| mpu_rd_rx_en                                                                                    | get_mpu_angle/fifo_rd_en                                                                                    | 27         
| lut_index[7]                                                                                    | i2c_config_m0/lut_index_Z[7]                                                                                | 27         
| lut_sin_cos/cos_data_1en1                                                                       | lut_sin_cos/cos_data_1en11lto10                                                                             | 26         
| lut_sin_cos/cos_data_1en0_12_Z                                                                  | lut_sin_cos/cos_data_1en0_12                                                                                | 25         
| angle_data_latch[8]                                                                             | u_aq_axi_master/angle_data_latch_0[8]                                                                       | 25         
| lut_index[8]                                                                                    | i2c_config_m0/lut_index_Z[8]                                                                                | 25         
| lut_sin_cos/cos_data_1en0_10_Z                                                                  | lut_sin_cos/cos_data_1en0_10                                                                                | 25         
| lut_sin_cos/cos_data_1en0_2_Z                                                                   | lut_sin_cos/cos_data_1en0_2                                                                                 | 25         
| rotating_axi_bready                                                                             | u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ddrc                                                               | 24         
| frame_read_write_m0/frame_fifo_read_m0/state [4]                                                | frame_read_write_m0/frame_fifo_read_m0/state[4]                                                             | 23         
| angle_data_latch[9]                                                                             | u_aq_axi_master/angle_data_latch_0[9]                                                                       | 23         
| gen_raotation_addr/new_addr_valid_d1_Z                                                          | gen_raotation_addr/new_addr_valid_d1                                                                        | 23         
| pixel_read/calculate_ddr3_addr/STATE_d [3]                                                      | pixel_read/calculate_ddr3_addr/STATE_ns_0_a3[2]                                                             | 22         
| i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_Z                         | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en                                       | 22         
| usart_rx_mpu/CS_RX [3]                                                                          | usart_rx_mpu/CS_RX[3]                                                                                       | 22         
| lut_index[9]                                                                                    | i2c_config_m0/lut_index_Z[9]                                                                                | 22         
| u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclk_01                                    | u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf01_dut                                          | 21         
| rotating_aq_axi_master/un1_M_AXI_AWLOCK_15_0_Z                                                  | rotating_aq_axi_master/un1_M_AXI_AWLOCK_15_0                                                                | 21         
| frame_read_write_m0/frame_fifo_read_m0/N_68                                                     | frame_read_write_m0/frame_fifo_read_m0/N_195_i_i_o6                                                         | 21         
| u_aq_axi_master/N_1345                                                                          | u_aq_axi_master/reg_WR_ADRS_9_sn_m1_0_o2                                                                    | 21         
| u_aq_axi_master/reg_WR_ADRS_0_sqmuxa                                                            | u_aq_axi_master/reg_WR_ADRS_9_sn_m2_0_a2                                                                    | 21         
| pixel_read/calculate_ddr3_addr/STATE_132_d                                                      | pixel_read/calculate_ddr3_addr/STATE_s2_0_a3                                                                | 20         
| gen_raotation_addr/dsp_join_kb_35 [10]                                                          | gen_raotation_addr/new_addr_x[10]                                                                           | 19         
| gen_raotation_addr/new_addr_valid16_Z                                                           | gen_raotation_addr/new_addr_valid16                                                                         | 19         
| frame_write_m0/frame_fifo_write_m0/N_91_i_0                                                     | frame_write_m0/frame_fifo_write_m0/N_91_i                                                                   | 19         
| gen_raotation_addr/dsp_join_kb_36 [10]                                                          | gen_raotation_addr/new_addr_y[10]                                                                           | 19         
| frame_read_write_m0/frame_fifo_write_m0/write_cnte                                              | frame_read_write_m0/frame_fifo_write_m0/write_cntlde_0                                                      | 19         
| cmos_href_c                                                                                     | cmos_href_ibuf                                                                                              | 18         
| cmos_8_16bit_m0/x_cnt [0]                                                                       | cmos_8_16bit_m0/x_cnt[0]                                                                                    | 18         
| usart_tx_rx/tx_ctrl_Z                                                                           | usart_tx_rx/tx_ctrl                                                                                         | 18         
| osd_display_angle/region_active_c6_Z                                                            | osd_display_angle/region_active_c6                                                                          | 17         
| osd_display_angle/region_active_c3_Z                                                            | osd_display_angle/region_active_c3                                                                          | 17         
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 1.578125 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 5        | 30            | 17                  
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 2721     | 26304         | 11                  
| LUT                   | 5048     | 17536         | 29                  
| Distributed RAM       | 4        | 1110          | 1                   
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 19       | 48            | 40                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 83       | 240           | 35                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 2        | 6             | 34                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 7        | 20            | 35                  
| HMEMC                 | 1        | 2             | 50                  
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                   
+-------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/top.vm           
|            | C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/synplify.scf     
|            | C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/synthesize/synplify.lcf     
| Output     | C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/device_map/top_map.adf      
|            | C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/device_map/top.dmr          
|            | C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/git/FPGA-based-image-rotation/my_video_v4.1/device_map/top_dmr.prt      
+-------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 232,591,360 bytes
Total CPU  time to dev_map completion : 7.141 sec
Total real time to dev_map completion : 9.000 sec
