/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        allregs_j.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x81960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x82960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x83960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x84960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x85960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x86960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x87960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x88960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x89960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8a960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8b960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8c960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8d960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8e960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8f960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_16r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x90960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_17r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x91960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_18r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x92960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_19r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x93960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_20r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x94960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_21r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x95960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_22r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x96960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_23r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x97960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_24r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x98960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_25r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x99960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_26r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9a960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_27r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9b960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_28r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9c960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_29r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9d960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_30r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9e960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_31r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9f960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_32r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa0960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_33r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa1960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_34r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa2960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_35r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa3960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_36r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa4960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_37r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa5960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_38r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa6960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_39r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa7960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_40r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa8960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_41r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa9960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_42r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaa960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_43r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xab960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_44r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xac960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_45r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xad960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_46r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xae960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_47r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaf960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_48r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb0960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_49r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb1960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_50r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb2960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_51r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb3960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_52r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb4960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_53r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb5960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_54r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb6960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_55r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb7960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_56r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb8960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_57r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb9960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_58r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xba960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_59r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbb960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_60r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbc960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_61r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbd960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_62r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbe960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASCFG_CHID_63r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbf960,
        0,
        0,
        2,
        soc_JBCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCASWINr */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80962,
        0,
        0,
        2,
        soc_JBCASWINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x81900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x82900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x83900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x84900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x85900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x86900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x87900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x88900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x89900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8a900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8b900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8c900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8d900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8e900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8f900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_16r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x90900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_17r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x91900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_18r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x92900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_19r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x93900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_20r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x94900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_21r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x95900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_22r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x96900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_23r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x97900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_24r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x98900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_25r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x99900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_26r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9a900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_27r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9b900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_28r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9c900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_29r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9d900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_30r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9e900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_31r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9f900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_32r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa0900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_33r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa1900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_34r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa2900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_35r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa3900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_36r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa4900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_37r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa5900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_38r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa6900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_39r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa7900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_40r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa8900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_41r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa9900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_42r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaa900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_43r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xab900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_44r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xac900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_45r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xad900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_46r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xae900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_47r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaf900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_48r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb0900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_49r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb1900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_50r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb2900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_51r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb3900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_52r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb4900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_53r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb5900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_54r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb6900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_55r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb7900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_56r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb8900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_57r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb9900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_58r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xba900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_59r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbb900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_60r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbc900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_61r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbd900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_62r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbe900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG1_CHID_63r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbf900,
        0,
        0,
        3,
        soc_JBCHCFG1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x81902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x82902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x83902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x84902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x85902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x86902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x87902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x88902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x89902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8a902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8b902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8c902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8d902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8e902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8f902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_16r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x90902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_17r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x91902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_18r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x92902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_19r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x93902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_20r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x94902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_21r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x95902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_22r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x96902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_23r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x97902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_24r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x98902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_25r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x99902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_26r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9a902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_27r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9b902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_28r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9c902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_29r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9d902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_30r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9e902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_31r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9f902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_32r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa0902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_33r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa1902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_34r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa2902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_35r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa3902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_36r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa4902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_37r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa5902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_38r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa6902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_39r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa7902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_40r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa8902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_41r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa9902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_42r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaa902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_43r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xab902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_44r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xac902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_45r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xad902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_46r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xae902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_47r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaf902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_48r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb0902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_49r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb1902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_50r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb2902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_51r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb3902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_52r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb4902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_53r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb5902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_54r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb6902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_55r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb7902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_56r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb8902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_57r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb9902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_58r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xba902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_59r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbb902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_60r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbc902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_61r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbd902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_62r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbe902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCHCFG2_CHID_63r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbf902,
        0,
        0,
        4,
        soc_JBCHCFG2_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8091e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8191e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8291e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8391e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8491e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8591e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8691e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8791e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8891e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8991e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8a91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8b91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8c91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8d91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8e91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8f91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_16r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9091e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_17r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9191e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_18r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9291e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_19r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9391e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_20r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9491e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_21r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9591e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_22r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9691e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_23r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9791e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_24r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9891e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_25r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9991e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_26r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9a91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_27r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9b91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_28r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9c91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_29r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9d91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_30r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9e91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_31r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9f91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_32r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa091e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_33r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa191e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_34r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa291e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_35r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa391e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_36r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa491e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_37r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa591e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_38r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa691e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_39r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa791e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_40r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa891e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_41r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa991e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_42r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaa91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_43r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xab91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_44r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xac91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_45r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xad91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_46r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xae91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_47r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaf91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_48r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb091e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_49r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb191e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_50r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb291e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_51r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb391e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_52r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb491e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_53r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb591e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_54r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb691e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_55r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb791e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_56r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb891e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_57r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb991e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_58r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xba91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_59r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbb91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_60r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbc91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_61r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbd91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_62r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbe91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBCSTAT_CHID_63r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbf91e,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_JBCSTAT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDEPC_TCID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80c40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDEPC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDEPC_TCID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x81c40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDEPC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDEPC_TCID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x82c40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDEPC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDEPC_TCID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x83c40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDEPC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDEPC_TCID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x84c40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDEPC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDEPC_TCID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x85c40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDEPC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDEPC_TCID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x86c40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDEPC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDEPC_TCID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x87c40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDEPC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDEPC_TCID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x88c40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDEPC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDEPC_TCID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x89c40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDEPC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDEPC_TCID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8ac40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDEPC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDEPC_TCID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8bc40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDEPC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDEPC_TCID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8cc40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDEPC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDEPC_TCID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8dc40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDEPC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDEPC_TCID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8ec40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDEPC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDEPC_TCID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8fc40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDEPC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x81914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x82914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x83914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x84914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x85914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x86914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x87914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x88914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x89914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8a914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8b914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8c914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8d914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8e914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8f914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_16r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x90914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_17r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x91914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_18r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x92914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_19r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x93914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_20r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x94914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_21r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x95914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_22r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x96914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_23r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x97914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_24r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x98914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_25r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x99914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_26r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9a914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_27r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9b914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_28r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9c914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_29r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9d914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_30r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9e914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_31r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9f914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_32r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa0914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_33r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa1914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_34r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa2914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_35r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa3914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_36r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa4914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_37r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa5914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_38r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa6914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_39r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa7914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_40r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa8914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_41r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa9914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_42r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaa914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_43r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xab914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_44r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xac914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_45r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xad914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_46r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xae914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_47r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaf914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_48r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb0914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_49r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb1914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_50r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb2914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_51r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb3914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_52r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb4914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_53r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb5914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_54r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb6914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_55r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb7914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_56r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb8914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_57r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb9914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_58r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xba914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_59r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbb914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_60r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbc914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_61r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbd914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_62r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbe914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX1_CHID_63r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbf914,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x81916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x82916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x83916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x84916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x85916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x86916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x87916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x88916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x89916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8a916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8b916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8c916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8d916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8e916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8f916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_16r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x90916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_17r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x91916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_18r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x92916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_19r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x93916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_20r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x94916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_21r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x95916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_22r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x96916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_23r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x97916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_24r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x98916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_25r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x99916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_26r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9a916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_27r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9b916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_28r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9c916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_29r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9d916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_30r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9e916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_31r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9f916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_32r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa0916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_33r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa1916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_34r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa2916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_35r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa3916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_36r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa4916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_37r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa5916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_38r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa6916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_39r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa7916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_40r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa8916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_41r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa9916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_42r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaa916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_43r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xab916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_44r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xac916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_45r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xad916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_46r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xae916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_47r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaf916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_48r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb0916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_49r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb1916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_50r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb2916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_51r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb3916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_52r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb4916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_53r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb5916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_54r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb6916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_55r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb7916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_56r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb8916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_57r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb9916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_58r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xba916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_59r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbb916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_60r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbc916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_61r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbd916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_62r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbe916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMAX2_CHID_63r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbf916,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x81910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x82910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x83910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x84910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x85910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x86910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x87910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x88910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x89910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8a910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8b910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8c910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8d910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8e910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8f910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_16r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x90910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_17r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x91910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_18r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x92910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_19r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x93910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_20r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x94910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_21r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x95910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_22r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x96910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_23r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x97910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_24r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x98910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_25r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x99910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_26r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9a910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_27r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9b910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_28r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9c910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_29r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9d910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_30r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9e910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_31r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9f910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_32r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa0910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_33r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa1910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_34r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa2910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_35r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa3910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_36r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa4910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_37r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa5910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_38r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa6910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_39r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa7910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_40r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa8910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_41r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa9910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_42r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaa910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_43r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xab910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_44r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xac910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_45r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xad910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_46r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xae910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_47r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaf910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_48r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb0910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_49r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb1910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_50r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb2910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_51r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb3910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_52r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb4910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_53r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb5910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_54r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb6910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_55r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb7910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_56r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb8910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_57r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb9910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_58r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xba910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_59r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbb910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_60r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbc910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_61r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbd910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_62r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbe910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN1_CHID_63r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbf910,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x81912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x82912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x83912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x84912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x85912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x86912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x87912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x88912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x89912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8a912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8b912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8c912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8d912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8e912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8f912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_16r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x90912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_17r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x91912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_18r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x92912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_19r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x93912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_20r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x94912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_21r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x95912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_22r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x96912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_23r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x97912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_24r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x98912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_25r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x99912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_26r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9a912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_27r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9b912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_28r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9c912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_29r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9d912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_30r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9e912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_31r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9f912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_32r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa0912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_33r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa1912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_34r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa2912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_35r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa3912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_36r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa4912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_37r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa5912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_38r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa6912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_39r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa7912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_40r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa8912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_41r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa9912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_42r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaa912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_43r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xab912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_44r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xac912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_45r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xad912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_46r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xae912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_47r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaf912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_48r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb0912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_49r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb1912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_50r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb2912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_51r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb3912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_52r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb4912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_53r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb5912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_54r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb6912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_55r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb7912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_56r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb8912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_57r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb9912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_58r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xba912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_59r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbb912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_60r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbc912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_61r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbd912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_62r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbe912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDMIN2_CHID_63r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbf912,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDMIN1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM1_TCID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80c44,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM1_TCID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x81c44,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM1_TCID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x82c44,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM1_TCID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x83c44,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM1_TCID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x84c44,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM1_TCID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x85c44,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM1_TCID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x86c44,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM1_TCID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x87c44,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM1_TCID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x88c44,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM1_TCID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x89c44,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM1_TCID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8ac44,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM1_TCID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8bc44,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM1_TCID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8cc44,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM1_TCID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8dc44,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM1_TCID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8ec44,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM1_TCID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8fc44,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM2_TCID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80c46,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM2_TCID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x81c46,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM2_TCID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x82c46,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM2_TCID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x83c46,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM2_TCID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x84c46,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM2_TCID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x85c46,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM2_TCID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x86c46,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM2_TCID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x87c46,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM2_TCID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x88c46,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM2_TCID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x89c46,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM2_TCID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8ac46,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM2_TCID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8bc46,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM2_TCID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8cc46,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM2_TCID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8dc46,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM2_TCID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8ec46,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBDSUM2_TCID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8fc46,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBDSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x81918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x82918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x83918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x84918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x85918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x86918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x87918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x88918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x89918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8a918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8b918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8c918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8d918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8e918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8f918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_16r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x90918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_17r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x91918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_18r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x92918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_19r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x93918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_20r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x94918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_21r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x95918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_22r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x96918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_23r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x97918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_24r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x98918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_25r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x99918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_26r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9a918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_27r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9b918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_28r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9c918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_29r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9d918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_30r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9e918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_31r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9f918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_32r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa0918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_33r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa1918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_34r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa2918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_35r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa3918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_36r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa4918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_37r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa5918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_38r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa6918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_39r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa7918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_40r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa8918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_41r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa9918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_42r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaa918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_43r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xab918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_44r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xac918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_45r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xad918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_46r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xae918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_47r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaf918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_48r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb0918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_49r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb1918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_50r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb2918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_51r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb3918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_52r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb4918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_53r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb5918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_54r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb6918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_55r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb7918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_56r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb8918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_57r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb9918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_58r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xba918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_59r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbb918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_60r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbc918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_61r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbd918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_62r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbe918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBMISSPC_CHID_63r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbf918,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBMISSPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8091c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8191c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8291c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8391c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8491c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8591c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8691c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8791c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8891c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8991c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8a91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8b91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8c91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8d91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8e91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8f91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_16r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9091c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_17r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9191c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_18r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9291c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_19r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9391c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_20r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9491c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_21r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9591c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_22r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9691c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_23r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9791c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_24r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9891c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_25r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9991c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_26r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9a91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_27r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9b91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_28r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9c91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_29r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9d91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_30r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9e91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_31r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9f91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_32r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa091c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_33r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa191c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_34r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa291c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_35r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa391c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_36r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa491c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_37r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa591c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_38r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa691c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_39r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa791c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_40r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa891c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_41r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa991c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_42r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaa91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_43r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xab91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_44r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xac91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_45r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xad91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_46r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xae91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_47r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaf91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_48r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb091c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_49r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb191c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_50r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb291c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_51r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb391c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_52r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb491c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_53r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb591c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_54r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb691c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_55r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb791c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_56r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb891c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_57r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb991c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_58r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xba91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_59r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbb91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_60r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbc91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_61r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbd91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_62r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbe91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBRSTRT_CHID_63r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbf91c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_JBRSTRT_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBSLPCFGr */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80922,
        0,
        0,
        3,
        soc_JBSLPCFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBSLPCMDr */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80920,
        0,
        0,
        6,
        soc_JBSLPCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_0r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8091a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_1r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8191a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_2r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8291a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_3r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8391a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_4r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8491a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_5r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8591a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_6r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8691a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_7r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8791a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_8r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8891a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_9r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8991a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_10r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8a91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_11r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8b91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_12r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8c91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_13r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8d91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_14r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8e91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_15r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x8f91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_16r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9091a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_17r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9191a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_18r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9291a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_19r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9391a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_20r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9491a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_21r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9591a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_22r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9691a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_23r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9791a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_24r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9891a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_25r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9991a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_26r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9a91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_27r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9b91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_28r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9c91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_29r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9d91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_30r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9e91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_31r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x9f91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_32r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa091a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_33r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa191a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_34r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa291a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_35r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa391a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_36r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa491a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_37r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa591a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_38r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa691a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_39r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa791a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_40r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa891a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_41r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xa991a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_42r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaa91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_43r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xab91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_44r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xac91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_45r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xad91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_46r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xae91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_47r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xaf91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_48r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb091a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_49r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb191a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_50r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb291a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_51r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb391a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_52r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb491a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_53r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb591a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_54r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb691a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_55r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb791a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_56r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb891a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_57r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xb991a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_58r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xba91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_59r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbb91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_60r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbc91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_61r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbd91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_62r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbe91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_JBUNDRPC_CHID_63r */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0xbf91a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_JBUNDRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_JTAG_M0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18130a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_JTAG_M0_IDM_IDM_RESET_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18130800,
        0,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_JTAG_M0_IDM_IDM_RESET_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18130804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

