# VGA
ğŸ–¥ï¸ VGA Signal Breakdown
Signals

RGB (Red, Green, Blue) â†’ Analog voltages control pixel colors.

HSYNC â†’ Marks the beginning of a new line.

VSYNC â†’ Marks the beginning of a new frame.

Timing (640Ã—480 @ 60 Hz)

Horizontal (per line):

Visible area â†’ 640 pixels

Front porch â†’ 16 pixels

Sync pulse â†’ 96 pixels

Back porch â†’ 48 pixels

Total = 800 pixels per line

Vertical (per frame):

Visible area â†’ 480 lines

Front porch â†’ 10 lines

Sync pulse â†’ 2 lines

Back porch â†’ 33 lines

Total = 525 lines per frame

Pixel Clock: 25.175 MHz

âš™ï¸ Project Structure

vga_ctrl (VGA Controller)

Generates HSYNC and VSYNC signals.

Maintains horizontal & vertical counters.

Indicates active video region (video_on).

rgb_block (RGB Generator)

Determines pixel colors based on inputs (e.g., SW[2:0]).

Ensures output only during active video region.

Displays black background outside active area.

vga_top (Top Module)

Connects all components.

Outputs: hsync, vsync, red, green, blue.

Can be tested on hardware (switches change screen color in real-time).

Test Bench

Verifies RGB outputs during blanking intervals.

Checks sync pulse widths, front porch, and back porch timings.

(Optional) Self-checking test bench for automation.

ğŸš€ How to Run

Simulation

Compile vga_ctrl, rgb_block, and vga_top.

Run the provided test bench to validate timing and color generation.

Hardware (FPGA Board)

Connect VGA output pins (hsync, vsync, RGB).

Load bitstream.

Use switches (SW[2:0]) to change display colors
