Running: E:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/TE/Winter/VLSI/finalProj2/testBench/testBench_tb3_isim_beh.exe -prj E:/TE/Winter/VLSI/finalProj2/testBench/testBench_tb3_beh.prj work.testBench_tb3 work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/mux2_1.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/inverter.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/zeroDetector.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/orD.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/mux4_1.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/Cond_inv_module.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/andN.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/Adder.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/statelogic.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/RegFile.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/outputlogic.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/mux_2_1_3.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/mux3_1.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/flop.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/ff_en_r.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/ff_en.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/aludec.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/alu.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/dataPath.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/controller.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/mips.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/memory.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/testBench.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj2/testBench/testBench_tb3.v" into library work
Analyzing Verilog file "E:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module statelogic
Compiling module outputlogic
Compiling module aludec
Compiling module controller
Compiling module mux_2_1_3
Compiling module ff_en
Compiling module ff_en_r
Compiling module flop
Compiling module mux2_1
Compiling module mux4_1
Compiling module mux3_1
Compiling module RegFile
Compiling module andN
Compiling module orD
Compiling module inverter
Compiling module Cond_inv_module
Compiling module Adder
Compiling module zeroDetector
Compiling module alu
Compiling module dataPath
Compiling module mips
Compiling module memory
Compiling module testBench
Compiling module testBench_tb3
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\testBench_tb3_isim_beh.exe.sim\libPortability.dll".
Compiled 25 Verilog Units
Built simulation executable E:/TE/Winter/VLSI/finalProj2/testBench/testBench_tb3_isim_beh.exe
Fuse Memory Usage: 26376 KB
Fuse CPU Usage: 531 ms
