Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Apr  2 11:34:37 2022
| Host         : DESKTOP-3PPTJFT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            3 |
|      6 |            1 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            9 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------------------------+------------------+------------------+----------------+
|    Clock Signal    |                 Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+----------------------------------------------+------------------+------------------+----------------+
|  clk_pin_IBUF_BUFG | FSM_sequential_state[1]_i_1_n_0              | U0/rst_clk_rx    |                2 |              4 |
|  clk_pin_IBUF_BUFG | U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt | U0/rst_clk_rx    |                1 |              4 |
|  clk_pin_IBUF_BUFG | led_pipeline_reg[3]_i_1_n_0                  |                  |                2 |              4 |
|  clk_pin_IBUF_BUFG |                                              |                  |                5 |              6 |
|  clk_pin_IBUF_BUFG | char_data[7]_i_1_n_0                         | U0/rst_clk_rx    |                2 |              8 |
|  clk_pin_IBUF_BUFG |                                              | U0/rst_clk_rx    |                9 |             21 |
+--------------------+----------------------------------------------+------------------+------------------+----------------+


