{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/tmp/da74f40516034b508c92c599fe9c6b32.lib ",
   "modules": {
      "\\mult": {
         "num_wires":         385,
         "num_wire_bits":     638,
         "num_pub_wires":     13,
         "num_pub_wire_bits": 82,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         456,
         "num_cells_by_type": {
            "$_ANDNOT_": 109,
            "$_AND_": 69,
            "$_DFF_PP0_": 64,
            "$_NAND_": 20,
            "$_NOR_": 23,
            "$_NOT_": 8,
            "$_ORNOT_": 17,
            "$_OR_": 28,
            "$_XNOR_": 42,
            "$_XOR_": 76
         }
      }
   },
      "design": {
         "num_wires":         385,
         "num_wire_bits":     638,
         "num_pub_wires":     13,
         "num_pub_wire_bits": 82,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         456,
         "num_cells_by_type": {
            "$_ANDNOT_": 109,
            "$_AND_": 69,
            "$_DFF_PP0_": 64,
            "$_NAND_": 20,
            "$_NOR_": 23,
            "$_NOT_": 8,
            "$_ORNOT_": 17,
            "$_OR_": 28,
            "$_XNOR_": 42,
            "$_XOR_": 76
         }
      }
}

