
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Project/u200/project_dna_pcie/AXI_DNA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xcu200-fsgd2104-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Common 17-1540] The version limit for your license is '2020.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12168 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 421.621 ; gain = 106.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_DNA_0_1' [C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/synth_1/.Xil/Vivado-3684-Laptop-Acer/realtime/design_1_AXI_DNA_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_DNA_0_1' (1#1) [C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/synth_1/.Xil/Vivado-3684-Laptop-Acer/realtime/design_1_AXI_DNA_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_ds_buf_0' [C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/synth_1/.Xil/Vivado-3684-Laptop-Acer/realtime/design_1_util_ds_buf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_ds_buf_0' (2#1) [C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/synth_1/.Xil/Vivado-3684-Laptop-Acer/realtime/design_1_util_ds_buf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_2' [C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/synth_1/.Xil/Vivado-3684-Laptop-Acer/realtime/design_1_xdma_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_2' (3#1) [C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/synth_1/.Xil/Vivado-3684-Laptop-Acer/realtime/design_1_xdma_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'xdma_0' of module 'design_1_xdma_0_2' requires 75 connections, but only 69 given [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/synth/design_1.v:148]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_axi_periph_1' [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/synth/design_1.v:302]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1STK3VH' [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/synth/design_1.v:862]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1STK3VH' (4#1) [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/synth/design_1.v:862]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_4M2UOV' [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/synth/design_1.v:1008]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_4M2UOV' (5#1) [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/synth/design_1.v:1008]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1Z0LLBY' [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/synth/design_1.v:1154]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/synth_1/.Xil/Vivado-3684-Laptop-Acer/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (6#1) [C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/synth_1/.Xil/Vivado-3684-Laptop-Acer/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/synth_1/.Xil/Vivado-3684-Laptop-Acer/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (7#1) [C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/synth_1/.Xil/Vivado-3684-Laptop-Acer/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1Z0LLBY' (8#1) [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/synth/design_1.v:1154]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/synth_1/.Xil/Vivado-3684-Laptop-Acer/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (9#1) [C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/synth_1/.Xil/Vivado-3684-Laptop-Acer/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_axi_periph_1' (10#1) [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/synth/design_1.v:302]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (11#1) [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (12#1) [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_1Z0LLBY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1Z0LLBY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_4M2UOV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_4M2UOV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_4M2UOV has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_4M2UOV has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1STK3VH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1STK3VH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1STK3VH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1STK3VH has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_xdma_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_xdma_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_xdma_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_xdma_0_axi_periph_1 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_xdma_0_axi_periph_1 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_xdma_0_axi_periph_1 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 477.289 ; gain = 162.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 477.289 ; gain = 162.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 477.289 ; gain = 162.402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/design_1_xdma_0_2/design_1_xdma_0_2_in_context.xdc] for cell 'design_1_i/xdma_0'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/design_1_xdma_0_2/design_1_xdma_0_2_in_context.xdc] for cell 'design_1_i/xdma_0'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0/design_1_util_ds_buf_0_in_context.xdc] for cell 'design_1_i/util_ds_buf'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0/design_1_util_ds_buf_0_in_context.xdc] for cell 'design_1_i/util_ds_buf'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_AXI_DNA_0_1/design_1_AXI_DNA_0_1/design_1_AXI_DNA_0_0_in_context.xdc] for cell 'design_1_i/AXI_DNA_0'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_AXI_DNA_0_1/design_1_AXI_DNA_0_1/design_1_AXI_DNA_0_0_in_context.xdc] for cell 'design_1_i/AXI_DNA_0'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/xdma_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/xdma_0_axi_periph/xbar'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc]
WARNING: [Vivado 12-584] No ports matched 'ref_clk'. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'ref_clk'. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'pcie_perstn_rst'. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'pcie_perstn_rst'. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'resetn'. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'resetn'. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:24]
Finished Parsing XDC File [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1483.078 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1483.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1483.078 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1483.078 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1483.078 ; gain = 1168.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu200-fsgd2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1483.078 ; gain = 1168.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x1_rxn. (constraint file  c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/design_1_xdma_0_2/design_1_xdma_0_2_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x1_rxn. (constraint file  c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/design_1_xdma_0_2/design_1_xdma_0_2_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x1_rxp. (constraint file  c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/design_1_xdma_0_2/design_1_xdma_0_2_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x1_rxp. (constraint file  c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/design_1_xdma_0_2/design_1_xdma_0_2_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x1_txn. (constraint file  c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/design_1_xdma_0_2/design_1_xdma_0_2_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x1_txn. (constraint file  c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/design_1_xdma_0_2/design_1_xdma_0_2_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x1_txp. (constraint file  c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/design_1_xdma_0_2/design_1_xdma_0_2_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x1_txp. (constraint file  c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/design_1_xdma_0_2/design_1_xdma_0_2_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_refclk_clk_n. (constraint file  c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0/design_1_util_ds_buf_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_refclk_clk_n. (constraint file  c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0/design_1_util_ds_buf_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_refclk_clk_p. (constraint file  c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0/design_1_util_ds_buf_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_refclk_clk_p. (constraint file  c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0/design_1_util_ds_buf_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_ds_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_DNA_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xdma_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xdma_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xdma_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1483.078 ; gain = 1168.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1483.078 ; gain = 1168.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_xdma_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_xdma_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_xdma_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_xdma_0_axi_periph_1 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_xdma_0_axi_periph_1 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_xdma_0_axi_periph_1 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1483.078 ; gain = 1168.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/xdma_0/axi_aclk' to pin 'design_1_i/xdma_0/bbstub_axi_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/util_ds_buf/IBUF_DS_ODIV2[0]' to pin '{design_1_i/util_ds_buf/bbstub_IBUF_DS_ODIV2[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/util_ds_buf/IBUF_OUT[0]' to pin '{design_1_i/util_ds_buf/bbstub_IBUF_OUT[0]/O}'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1903.996 ; gain = 1589.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1904.199 ; gain = 1589.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1913.945 ; gain = 1599.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1913.945 ; gain = 1599.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1913.945 ; gain = 1599.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1913.945 ; gain = 1599.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1913.945 ; gain = 1599.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1913.945 ; gain = 1599.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1913.945 ; gain = 1599.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |design_1_xbar_0        |         1|
|2     |design_1_auto_ds_1     |         1|
|3     |design_1_auto_pc_1     |         1|
|4     |design_1_AXI_DNA_0_1   |         1|
|5     |design_1_util_ds_buf_0 |         1|
|6     |design_1_xdma_0_2      |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |design_1_AXI_DNA_0_1   |     1|
|2     |design_1_auto_ds_1     |     1|
|3     |design_1_auto_pc_1     |     1|
|4     |design_1_util_ds_buf_0 |     1|
|5     |design_1_xbar_0        |     1|
|6     |design_1_xdma_0_2      |     1|
|7     |IBUF                   |     1|
+------+-----------------------+------+

Report Instance Areas: 
+------+----------------------+-----------------------------+------+
|      |Instance              |Module                       |Cells |
+------+----------------------+-----------------------------+------+
|1     |top                   |                             |  1238|
|2     |  design_1_i          |design_1                     |  1237|
|3     |    xdma_0_axi_periph |design_1_xdma_0_axi_periph_1 |   784|
|4     |      s01_couplers    |s01_couplers_imp_1Z0LLBY     |   527|
+------+----------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1913.945 ; gain = 1599.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1913.945 ; gain = 593.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1913.945 ; gain = 1599.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1993.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1993.285 ; gain = 1684.855
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1993.285 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 21:28:13 2021...
