[FW_VERSION]
; major has 8 bits in the flash 
MAJOR =  255
; minor has 8 bits in the flash 
MINOR =  255
; sub_minor has 3 bits in the flash 
SUB_MINOR = 0x0000
; build has 13 bits in the flash 
BUILD = 7253

[FW_TIMESTAMP]
HOUR =  15
MIN  = 19
SEC  = 23
DAY  = 26
MONTH =  1
YEAR  = 16






[FW_CODE]
0x0 = 0x0f802020
0x4 = 0x01400000
0x8 = 0x0f802020
0xc = 0x0d400000
0x10 = 0x0f802020
0x14 = 0x05ac0000
0x18 = 0x0f802020
0x1c = 0x45e40000
0x20 = 0x0f802020
0x24 = 0x0c980000
0x28 = 0x0f802020
0x2c = 0x0d300000
0x30 = 0x0f802020
0x34 = 0x0d340000
0x38 = 0x0f802020
0x3c = 0x468c0000
0x40 = 0x0f802020
0x44 = 0x0d380000
0x48 = 0x0f802020
0x4c = 0x0d3c0000
0x50 = 0x0f802020
0x54 = 0x06540000
0x58 = 0x0f802020
0x5c = 0x06f40000
0x60 = 0x0f802020
0x64 = 0x07940000
0x68 = 0x0f802020
0x6c = 0x08500000
0x70 = 0x0f802020
0x74 = 0x09480000
0x78 = 0x0f802020
0x7c = 0x094c0000
0x80 = 0x0f802020
0x84 = 0x09500000
0x88 = 0x0f802020
0x8c = 0x0b940000
0x90 = 0x0f802020
0x94 = 0x0b980000
0x98 = 0x0f802020
0x9c = 0x9b400000
0xa0 = 0x00000000
0xa4 = 0x00000000
0xa8 = 0x00000000
0xac = 0x00000000
0xb0 = 0x00000000
0xb4 = 0x00000000
0xb8 = 0x00000000
0xbc = 0x00000000
0xc0 = 0x00000000
0xc4 = 0x00000000
0xc8 = 0x00000000
0xcc = 0x00000000
0xd0 = 0x00000000
0xd4 = 0x00000000
0xd8 = 0x00000000
0xdc = 0x00000000
0xe0 = 0x00000000
0xe4 = 0x00000000
0xe8 = 0x00000000
0xec = 0x00000000
0xf0 = 0x00000000
0xf4 = 0x00000000
0xf8 = 0x00000000
0xfc = 0x00000000
0x100 = 0xb7c81cfc
0x104 = 0x0f802022
0x108 = 0x0eac0000
0x10c = 0x341f1404
0x110 = 0x07c02020
0x114 = 0xb7c81cfc
0x118 = 0x008070cf
0x11c = 0x0dde024c
0x120 = 0x78e00040
0x124 = 0x0f802022
0x128 = 0x0ed80000
0x12c = 0x341f1404
0x130 = 0x07c02020
0x134 = 0x00000000
0x138 = 0x00000000
0x13c = 0x00000000
0x140 = 0x00002069
0x144 = 0x0000214a
0x148 = 0x0000224a
0x14c = 0x0000234a
0x150 = 0x0000244a
0x154 = 0x0000254a
0x158 = 0x0000264a
0x15c = 0x0000274a
0x160 = 0x1000204a
0x164 = 0x1000214a
0x168 = 0x1000224a
0x16c = 0x1000234a
0x170 = 0x1000244a
0x174 = 0x1000254a
0x178 = 0x1000264a
0x17c = 0x1000274a
0x180 = 0x2000204a
0x184 = 0x2000214a
0x188 = 0x0000214a
0x18c = 0x0000204a
0x190 = 0x0f802022
0x194 = 0x69380000
0x198 = 0x3f80240a
0x19c = 0x7ffc0080
0x1a0 = 0x309c2c41
0x1a4 = 0x309c2c40
0x1a8 = 0x3f80220a
0x1ac = 0x00000080
0x1b0 = 0x3000234a
0x1b4 = 0x0f802022
0x1b8 = 0x0e340000
0x1bc = 0x00000005
0x1c0 = 0x00402069
0x1c4 = 0x7000264a
0x1c8 = 0x7000264a
0x1cc = 0x7000264a
0x1d0 = 0xffcf07f1
0x1d4 = 0xb6881cfc
0x1d8 = 0xb6481cfc
0x1dc = 0xb6081cfc
0x1e0 = 0xb5c81cfc
0x1e4 = 0xb5881cfc
0x1e8 = 0xb5481cfc
0x1ec = 0xb5081cfc
0x1f0 = 0xb4c81cfc
0x1f4 = 0xb4881cfc
0x1f8 = 0xb4481cfc
0x1fc = 0xb4081cfc
0x200 = 0xb3c81cfc
0x204 = 0xb3881cfc
0x208 = 0x1cfc7fe0
0x20c = 0x78e0b348
0x210 = 0x78e07ee0
0x214 = 0xdd38dc04
0x218 = 0x78e0f038
0x21c = 0xdd34dc04
0x220 = 0x78e0f036
0x224 = 0xdd30dc04
0x228 = 0x78e0f034
0x22c = 0xdd2cdc04
0x230 = 0x78e0f032
0x234 = 0xdd28dc04
0x238 = 0x78e0f030
0x23c = 0xdd24dc04
0x240 = 0x78e0f02e
0x244 = 0xdd20dc04
0x248 = 0x78e0f02c
0x24c = 0xdd1cdc04
0x250 = 0x78e0f02a
0x254 = 0xdd18dc04
0x258 = 0x78e0f028
0x25c = 0xdd14dc04
0x260 = 0x78e0f026
0x264 = 0xdd10dc04
0x268 = 0x78e0f024
0x26c = 0xdd0cdc04
0x270 = 0x78e0f022
0x274 = 0xdd08dc04
0x278 = 0x78e0f01f
0x27c = 0xdd04dc04
0x280 = 0x78e0f01c
0x284 = 0xf01cdc04
0x288 = 0x301a1434
0x28c = 0x30191430
0x290 = 0x3018142c
0x294 = 0x30171428
0x298 = 0x30161424
0x29c = 0x30151420
0x2a0 = 0x3014141c
0x2a4 = 0x30131418
0x2a8 = 0x30121414
0x2ac = 0x30111410
0x2b0 = 0x3010140c
0x2b4 = 0xc601c702
0x2b8 = 0x334d24b0
0x2bc = 0x331f24b0
0x2c0 = 0x78e07ee0
0x2c4 = 0x0280206a
0x2c8 = 0x01802045
0x2cc = 0x07c02021
0x2d0 = 0x00002029
0x2d4 = 0x0280206a
0x2d8 = 0x00802045
0x2dc = 0x07c02021
0x2e0 = 0x00002029
0x2e4 = 0x0280206a
0x2e8 = 0x01002045
0x2ec = 0x07c02021
0x2f0 = 0x00002029
0x2f4 = 0x78e078e0
0x2f8 = 0x78e078e0
0x2fc = 0x78e078e0
0x300 = 0xf080240a
0x304 = 0x00442005
0x308 = 0x07c120e0
0x30c = 0x80fe2444
0x310 = 0x00c42a41
0x314 = 0x00020084
0x318 = 0xf102242f
0x31c = 0x01012142
0x320 = 0x01032042
0x324 = 0x04a220e8
0x328 = 0x02041104
0x32c = 0x02051104
0x330 = 0x02061104
0x334 = 0x02071104
0x338 = 0x01081b04
0x33c = 0x01481b04
0x340 = 0x01881b04
0x344 = 0x01c81b04
0x348 = 0x0025002c
0x34c = 0x813e2244
0x350 = 0x0022003c
0x354 = 0x80fc2244
0x358 = 0x00c12140
0x35c = 0x07c120e0
0x360 = 0x00c32340
0x364 = 0x018020a8
0x368 = 0x02841101
0x36c = 0x010a1b01
0x370 = 0x07c02020
0x374 = 0x02041104
0x378 = 0x02051104
0x37c = 0x01081b04
0x380 = 0xffe107d4
0x384 = 0x01481b04
0x388 = 0x80fc2244
0x38c = 0x02041104
0x390 = 0xffef07c9
0x394 = 0x01081b04
0x398 = 0x00412142
0x39c = 0x00432042
0x3a0 = 0x018020a8
0x3a4 = 0x02841101
0x3a8 = 0x010a1b01
0x3ac = 0x07c02020
0x3b0 = 0x0020001d
0x3b4 = 0x1000204a
0x3b8 = 0x87c82941
0x3bc = 0x002221ce
0x3c0 = 0x87c32842
0x3c4 = 0x002220ce
0x3c8 = 0x10c82007
0x3cc = 0x8040220a
0x3d0 = 0x00210050
0x3d4 = 0xd8007108
0x3d8 = 0x2d2f6869
0x3dc = 0x25ca8041
0x3e0 = 0x2e2f00c4
0x3e4 = 0x26ca8081
0x3e8 = 0x260200c4
0x3ec = 0x23ca8143
0x3f0 = 0x23400024
0x3f4 = 0x2ac0007c
0x3f8 = 0x20a800c3
0x3fc = 0x210202c0
0x400 = 0x20cf8081
0x404 = 0x21c00f06
0x408 = 0x222f0085
0x40c = 0x202f0082
0x410 = 0x202f9202
0x414 = 0x20ce0003
0x418 = 0x7fe00025
0x41c = 0x002221ce
0x420 = 0x0f802020
0x424 = 0x04540000
0x428 = 0x81422253
0x42c = 0x224e7ce0
0x430 = 0x00168803
0x434 = 0x2900000c
0x438 = 0x290100cc
0x43c = 0x28010081
0x440 = 0x7fe00080
0x444 = 0x234e7885
0x448 = 0x29010003
0x44c = 0x7fe000c0
0x450 = 0x78e07922
0x454 = 0xf000260a
0x458 = 0x0fbf208a
0x45c = 0x006420ca
0x460 = 0x202f7fe0
0x464 = 0x7fe00003
0x468 = 0x0fff208a
0x46c = 0x00052105
0x470 = 0x80c0254b
0x474 = 0x00020118
0x478 = 0x00021000
0x47c = 0x00031100
0x480 = 0x1f80230a
0x484 = 0x01010101
0x488 = 0x12c3242f
0x48c = 0x02c62202
0x490 = 0x10852406
0x494 = 0x00e10a89
0x498 = 0x8140260b
0x49c = 0x00020100
0x4a0 = 0x02021004
0x4a4 = 0x02031104
0x4a8 = 0x02c62202
0x4ac = 0x10852406
0x4b0 = 0x00e10a6d
0x4b4 = 0x8140260b
0x4b8 = 0x000200e4
0x4bc = 0x02021004
0x4c0 = 0x02031104
0x4c4 = 0x02c62202
0x4c8 = 0x10852406
0x4cc = 0x00e10a51
0x4d0 = 0x8140260b
0x4d4 = 0x000200c8
0x4d8 = 0x02021004
0x4dc = 0x02031104
0x4e0 = 0x02c62202
0x4e4 = 0x10852406
0x4e8 = 0x00e10a35
0x4ec = 0x8140260b
0x4f0 = 0x000200ac
0x4f4 = 0x02021004
0x4f8 = 0x02031104
0x4fc = 0x02c62202
0x500 = 0x10852406
0x504 = 0x00e10a19
0x508 = 0x8140260b
0x50c = 0x00020090
0x510 = 0x02021004
0x514 = 0xffef0779
0x518 = 0x02031104
0x51c = 0x0087242f
0x520 = 0x00220034
0x524 = 0x00c7252f
0x528 = 0x01410c5d
0x52c = 0x02062a40
0x530 = 0x02072b40
0x534 = 0x0088242f
0x538 = 0x00c8252f
0x53c = 0x01410c49
0x540 = 0x01c10e0d
0x544 = 0x07c02021
0x548 = 0x00c02202
0x54c = 0x07c02021
0x550 = 0x01c02602
0x554 = 0x00821001
0x558 = 0x00831101
0x55c = 0x01410c29
0x560 = 0x00100c3d
0x564 = 0x00c10a41
0x568 = 0x00100b35
0x56c = 0x00821002
0x570 = 0x00831102
0x574 = 0x00841003
0x578 = 0x00851103
0x57c = 0x00c10a29
0x580 = 0x00100a1d
0x584 = 0x07c02021
0x588 = 0x01402402
0x58c = 0x04821001
0x590 = 0x04831101
0x594 = 0x00c10a11
0x598 = 0x80110af5
0x59c = 0x07c02021
0x5a0 = 0x0000204a
0x5a4 = 0x07c02021
0x5a8 = 0x00c02202
0x5ac = 0x1cfcc4e1
0x5b0 = 0x1cfcbec8
0x5b4 = 0xc0e1be48
0x5b8 = 0xc2e1c1e1
0x5bc = 0x1cfcc3e1
0x5c0 = 0x1cfcb108
0x5c4 = 0x1cfcb148
0x5c8 = 0x1cfcb188
0x5cc = 0x1cfcb1c8
0x5d0 = 0x1cfcb208
0x5d4 = 0x1cfcb248
0x5d8 = 0x1cfcb288
0x5dc = 0x1cfcb2c8
0x5e0 = 0x246abf08
0x5e4 = 0xc4e11080
0x5e8 = 0x10c0246a
0x5ec = 0xc0f1c4e1
0x5f0 = 0x0d4670eb
0x5f4 = 0x71cb0060
0x5f8 = 0x71cf70eb
0x5fc = 0x11a80000
0x600 = 0x00800a7a
0x604 = 0xc4c1c0d1
0x608 = 0x10c0246b
0x60c = 0x246bc4c1
0x610 = 0xc4c11080
0x614 = 0x1404749f
0x618 = 0x1404340b
0x61c = 0x1404340a
0x620 = 0x14043409
0x624 = 0x14043408
0x628 = 0x14043407
0x62c = 0x14043406
0x630 = 0x14043405
0x634 = 0xc3c13404
0x638 = 0xc1c1c2c1
0x63c = 0xc4c1c0c1
0x640 = 0x107e2c45
0x644 = 0x7e40260a
0x648 = 0x246bc4c1
0x64c = 0xc4c11480
0x650 = 0x87402020
0x654 = 0x1cfcc4e1
0x658 = 0x1cfcbec8
0x65c = 0xc0e1be48
0x660 = 0xc2e1c1e1
0x664 = 0x1cfcc3e1
0x668 = 0x1cfcb108
0x66c = 0x1cfcb148
0x670 = 0x1cfcb188
0x674 = 0x1cfcb1c8
0x678 = 0x1cfcb208
0x67c = 0x1cfcb248
0x680 = 0x1cfcb288
0x684 = 0x1cfcb2c8
0x688 = 0x246abf08
0x68c = 0xc4e11080
0x690 = 0x10c0246a
0x694 = 0xc0f1c4e1
0x698 = 0x02800fc2
0x69c = 0x008871cf
0x6a0 = 0xa1116fcc
0x6a4 = 0xc4c1c0d1
0x6a8 = 0x10c0246b
0x6ac = 0x246bc4c1
0x6b0 = 0xc4c11080
0x6b4 = 0x1404749f
0x6b8 = 0x1404340b
0x6bc = 0x1404340a
0x6c0 = 0x14043409
0x6c4 = 0x14043408
0x6c8 = 0x14043407
0x6cc = 0x14043406
0x6d0 = 0x14043405
0x6d4 = 0xc3c13404
0x6d8 = 0xc1c1c2c1
0x6dc = 0xc4c1c0c1
0x6e0 = 0x107e2c45
0x6e4 = 0x7e40260a
0x6e8 = 0x246bc4c1
0x6ec = 0xc4c11480
0x6f0 = 0x87402020
0x6f4 = 0x1cfcc4e1
0x6f8 = 0x1cfcbec8
0x6fc = 0xc0e1be48
0x700 = 0xc2e1c1e1
0x704 = 0x1cfcc3e1
0x708 = 0x1cfcb108
0x70c = 0x1cfcb148
0x710 = 0x1cfcb188
0x714 = 0x1cfcb1c8
0x718 = 0x1cfcb208
0x71c = 0x1cfcb248
0x720 = 0x1cfcb288
0x724 = 0x1cfcb2c8
0x728 = 0x246abf08
0x72c = 0xc4e11080
0x730 = 0x10c0246a
0x734 = 0xc0f1c4e1
0x738 = 0x02800f2e
0x73c = 0x008871cf
0x740 = 0xa1186fcc
0x744 = 0xc4c1c0d1
0x748 = 0x10c0246b
0x74c = 0x246bc4c1
0x750 = 0xc4c11080
0x754 = 0x1404749f
0x758 = 0x1404340b
0x75c = 0x1404340a
0x760 = 0x14043409
0x764 = 0x14043408
0x768 = 0x14043407
0x76c = 0x14043406
0x770 = 0x14043405
0x774 = 0xc3c13404
0x778 = 0xc1c1c2c1
0x77c = 0xc4c1c0c1
0x780 = 0x107e2c45
0x784 = 0x7e40260a
0x788 = 0x246bc4c1
0x78c = 0xc4c11480
0x790 = 0x87402020
0x794 = 0x1cfcc4e1
0x798 = 0x1cfcbec8
0x79c = 0xc0e1be48
0x7a0 = 0xc2e1c1e1
0x7a4 = 0x1cfcc3e1
0x7a8 = 0x1cfcb108
0x7ac = 0x1cfcb148
0x7b0 = 0x1cfcb188
0x7b4 = 0x1cfcb1c8
0x7b8 = 0x1cfcb208
0x7bc = 0x1cfcb248
0x7c0 = 0x1cfcb288
0x7c4 = 0x1cfcb2c8
0x7c8 = 0x246abf08
0x7cc = 0xc4e11080
0x7d0 = 0x10c0246a
0x7d4 = 0xc0f1c4e1
0x7d8 = 0xe001c807
0x7dc = 0x30181a07
0x7e0 = 0x01a00a1e
0x7e4 = 0x70cfd800
0x7e8 = 0x6ddc0088
0x7ec = 0x0f801850
0x7f0 = 0x80000000
0x7f4 = 0x0fff218a
0x7f8 = 0x008870cf
0x7fc = 0xa0365fd0
0x800 = 0xc4c1c0d1
0x804 = 0x10c0246b
0x808 = 0x246bc4c1
0x80c = 0xc4c11080
0x810 = 0x1404749f
0x814 = 0x1404340b
0x818 = 0x1404340a
0x81c = 0x14043409
0x820 = 0x14043408
0x824 = 0x14043407
0x828 = 0x14043406
0x82c = 0x14043405
0x830 = 0xc3c13404
0x834 = 0xc1c1c2c1
0x838 = 0xc4c1c0c1
0x83c = 0x107e2c45
0x840 = 0x7e40260a
0x844 = 0x246bc4c1
0x848 = 0xc4c11480
0x84c = 0x87402020
0x850 = 0x1cfcc4e1
0x854 = 0x1cfcbec8
0x858 = 0xc0e1be48
0x85c = 0xc2e1c1e1
0x860 = 0x1cfcc3e1
0x864 = 0x1cfcb108
0x868 = 0x1cfcb148
0x86c = 0x1cfcb188
0x870 = 0x1cfcb1c8
0x874 = 0x1cfcb208
0x878 = 0x1cfcb248
0x87c = 0x1cfcb288
0x880 = 0xc5e1b2c8
0x884 = 0xbf081cfc
0x888 = 0x1080246a
0x88c = 0x246ac4e1
0x890 = 0xc4e110c0
0x894 = 0x70cfc0f1
0x898 = 0x94200088
0x89c = 0xa0b480b5
0x8a0 = 0x109e0d2b
0x8a4 = 0xe001cc67
0x8a8 = 0x301c1a67
0x8ac = 0xe80fca0a
0x8b0 = 0x010072cf
0x8b4 = 0xd8000438
0x8b8 = 0x01e00fa6
0x8bc = 0x70eb7108
0x8c0 = 0x000071cf
0x8c4 = 0x0fb612ec
0x8c8 = 0x0d2d0040
0x8cc = 0xcc6411de
0x8d0 = 0x1a64e001
0x8d4 = 0xca04301c
0x8d8 = 0x72cfe80e
0x8dc = 0x04540100
0x8e0 = 0x0f7ed800
0x8e4 = 0x710801e0
0x8e8 = 0x71cf70eb
0x8ec = 0x12ee0000
0x8f0 = 0x00400f8a
0x8f4 = 0xc4c1c0d1
0x8f8 = 0x10c0246b
0x8fc = 0x246bc4c1
0x900 = 0xc4c11080
0x904 = 0xc5c1749f
0x908 = 0x340b1404
0x90c = 0x340a1404
0x910 = 0x34091404
0x914 = 0x34081404
0x918 = 0x34071404
0x91c = 0x34061404
0x920 = 0x34051404
0x924 = 0x34041404
0x928 = 0xc2c1c3c1
0x92c = 0xc0c1c1c1
0x930 = 0x2c45c4c1
0x934 = 0x260a107e
0x938 = 0xc4c17e40
0x93c = 0x1480246b
0x940 = 0x2020c4c1
0x944 = 0x78e08740
0x948 = 0x87402020
0x94c = 0x87402020
0x950 = 0x1cfcc4e1
0x954 = 0x1cfcbec8
0x958 = 0xc0e1be48
0x95c = 0xc2e1c1e1
0x960 = 0x1cfcc3e1
0x964 = 0x1cfcb108
0x968 = 0x1cfcb148
0x96c = 0x1cfcb188
0x970 = 0x1cfcb1c8
0x974 = 0x1cfcb208
0x978 = 0x1cfcb248
0x97c = 0x1cfcb288
0x980 = 0xc5e1b2c8
0x984 = 0xc7e1c6e1
0x988 = 0xb4081cfc
0x98c = 0xb4481cfc
0x990 = 0xbf081cfc
0x994 = 0x1080246a
0x998 = 0x246ac4e1
0x99c = 0xc4e110c0
0x9a0 = 0x0cd2c0f1
0x9a4 = 0xd8050060
0x9a8 = 0x0160086a
0x9ac = 0x703ade00
0x9b0 = 0x0160092e
0x9b4 = 0xe08071c9
0x9b8 = 0x138125ca
0x9bc = 0x0c8ef206
0x9c0 = 0xdd010420
0x9c4 = 0x03000f2a
0x9c8 = 0xdf01702a
0x9cc = 0x01600912
0x9d0 = 0xe80671e9
0x9d4 = 0x04200db2
0x9d8 = 0x75e9d800
0x9dc = 0x0902702a
0x9e0 = 0xd9020160
0x9e4 = 0x0da2e805
0x9e8 = 0xd8010420
0x9ec = 0x702add01
0x9f0 = 0x016008ee
0x9f4 = 0xe806d903
0x9f8 = 0x04200d8e
0x9fc = 0xdd01d802
0xa00 = 0x08de702a
0xa04 = 0xd9040160
0xa08 = 0x0deee805
0xa0c = 0xd8000420
0xa10 = 0x702add01
0xa14 = 0x016008ca
0xa18 = 0x08dbd905
0xa1c = 0x72cf0010
0xa20 = 0x021c0100
0xa24 = 0x0e3ad800
0xa28 = 0xd90201e0
0xa2c = 0x01200ee2
0xa30 = 0x200ad801
0xa34 = 0x00012f80
0xa38 = 0x085686a0
0xa3c = 0x75c90160
0xa40 = 0x72cf7308
0xa44 = 0x02440100
0xa48 = 0xd902d800
0xa4c = 0x02600932
0xa50 = 0x0400240a
0xa54 = 0x082ef009
0xa58 = 0x08360140
0xa5c = 0x76080160
0xa60 = 0xee097508
0xa64 = 0x2042ed8f
0xa68 = 0x208c2050
0xa6c = 0xf5f5afff
0xa70 = 0x72cff015
0xa74 = 0x02800100
0xa78 = 0x0de6d800
0xa7c = 0xd90201e0
0xa80 = 0x080ef00d
0xa84 = 0x72cf0140
0xa88 = 0x02c80100
0xa8c = 0xd8007308
0xa90 = 0x08eed902
0xa94 = 0x240a0260
0xa98 = 0xee290400
0xa9c = 0x72cfed1a
0xaa0 = 0x03040100
0xaa4 = 0x0dbad800
0xaa8 = 0xd90201e0
0xaac = 0x03000ef2
0xab0 = 0x010072cf
0xab4 = 0xd8000324
0xab8 = 0x01e00da6
0xabc = 0x0c02d901
0xac0 = 0x0d4e0440
0xac4 = 0x0e2a0300
0xac8 = 0x0ed60300
0xacc = 0xf00f0300
0xad0 = 0x010072cf
0xad4 = 0xd8000348
0xad8 = 0x01e00d86
0xadc = 0x70eb7108
0xae0 = 0x000071cf
0xae4 = 0x0d9611aa
0xae8 = 0x0e260040
0xaec = 0xd8000120
0xaf0 = 0x702add01
0xaf4 = 0x01200fea
0xaf8 = 0xe816d906
0xafc = 0xe814c811
0xb00 = 0x010072cf
0xb04 = 0xd8000388
0xb08 = 0x01e00d56
0xb0c = 0x0f76d902
0xb10 = 0xe8090100
0xb14 = 0x010072cf
0xb18 = 0xd80003ac
0xb1c = 0x01e00d42
0xb20 = 0xdd01d902
0xb24 = 0x20cae580
0xb28 = 0x21ca07c1
0xb2c = 0x00000f81
0xb30 = 0x0d4811ab
0xb34 = 0xc0d10041
0xb38 = 0x246bc4c1
0xb3c = 0xc4c110c0
0xb40 = 0x1080246b
0xb44 = 0x749fc4c1
0xb48 = 0x34111404
0xb4c = 0x34101404
0xb50 = 0xc6c1c7c1
0xb54 = 0x1404c5c1
0xb58 = 0x1404340b
0xb5c = 0x1404340a
0xb60 = 0x14043409
0xb64 = 0x14043408
0xb68 = 0x14043407
0xb6c = 0x14043406
0xb70 = 0x14043405
0xb74 = 0xc3c13404
0xb78 = 0xc1c1c2c1
0xb7c = 0xc4c1c0c1
0xb80 = 0x107e2c45
0xb84 = 0x7e40260a
0xb88 = 0x246bc4c1
0xb8c = 0xc4c11480
0xb90 = 0x87402020
0xb94 = 0x87402020
0xb98 = 0x1cfcc4e1
0xb9c = 0x1cfcbec8
0xba0 = 0xc0e1be48
0xba4 = 0xc2e1c1e1
0xba8 = 0x1cfcc3e1
0xbac = 0x1cfcb108
0xbb0 = 0x1cfcb148
0xbb4 = 0x1cfcb188
0xbb8 = 0x1cfcb1c8
0xbbc = 0x1cfcb208
0xbc0 = 0x1cfcb248
0xbc4 = 0x1cfcb288
0xbc8 = 0xc5e1b2c8
0xbcc = 0x1cfcc6e1
0xbd0 = 0x1cfcb408
0xbd4 = 0x246abf08
0xbd8 = 0xc4e11080
0xbdc = 0x10c0246a
0xbe0 = 0xc0f1c4e1
0xbe4 = 0x00600a8e
0xbe8 = 0x0e36d802
0xbec = 0xde000120
0xbf0 = 0x0f3a701a
0xbf4 = 0x71c90120
0xbf8 = 0xcc62e808
0xbfc = 0xe001de01
0xc00 = 0x01200f92
0xc04 = 0x301c1a62
0xc08 = 0xdd01700a
0xc0c = 0x01200f1e
0xc10 = 0xe80971a9
0xc14 = 0x76a9cc63
0xc18 = 0x0fe6e001
0xc1c = 0x1a630120
0xc20 = 0xee90301c
0xc24 = 0x010072cf
0xc28 = 0xd80003f4
0xc2c = 0x08ca7108
0xc30 = 0x730a0220
0xc34 = 0x71cf70eb
0xc38 = 0x130c0000
0xc3c = 0x00400c3e
0xc40 = 0xc4c1c0d1
0xc44 = 0x10c0246b
0xc48 = 0x246bc4c1
0xc4c = 0xc4c11080
0xc50 = 0x1404749f
0xc54 = 0xc6c13410
0xc58 = 0x1404c5c1
0xc5c = 0x1404340b
0xc60 = 0x1404340a
0xc64 = 0x14043409
0xc68 = 0x14043408
0xc6c = 0x14043407
0xc70 = 0x14043406
0xc74 = 0x14043405
0xc78 = 0xc3c13404
0xc7c = 0xc1c1c2c1
0xc80 = 0xc4c1c0c1
0xc84 = 0x107e2c45
0xc88 = 0x7e40260a
0xc8c = 0x246bc4c1
0xc90 = 0xc4c11480
0xc94 = 0x87402020
0xc98 = 0x1cfcc4e1
0xc9c = 0x1cfcbec8
0xca0 = 0xc0e1be48
0xca4 = 0xc2e1c1e1
0xca8 = 0x1cfcc3e1
0xcac = 0x1cfcb108
0xcb0 = 0x1cfcb148
0xcb4 = 0x1cfcb188
0xcb8 = 0x1cfcb1c8
0xcbc = 0x1cfcb208
0xcc0 = 0x1cfcb248
0xcc4 = 0x1cfcb288
0xcc8 = 0x1cfcb2c8
0xccc = 0x246abf08
0xcd0 = 0xc4e11080
0xcd4 = 0x10c0246a
0xcd8 = 0xc0f1c4e1
0xcdc = 0x0000093e
0xce0 = 0xc4c1c0d1
0xce4 = 0x10c0246b
0xce8 = 0x246bc4c1
0xcec = 0xc4c11080
0xcf0 = 0x1404749f
0xcf4 = 0x1404340b
0xcf8 = 0x1404340a
0xcfc = 0x14043409
0xd00 = 0x14043408
0xd04 = 0x14043407
0xd08 = 0x14043406
0xd0c = 0x14043405
0xd10 = 0xc3c13404
0xd14 = 0xc1c1c2c1
0xd18 = 0xc4c1c0c1
0xd1c = 0x107e2c45
0xd20 = 0x7e40260a
0xd24 = 0x246bc4c1
0xd28 = 0xc4c11480
0xd2c = 0x87402020
0xd30 = 0x87402020
0xd34 = 0x87402020
0xd38 = 0x87402020
0xd3c = 0x87402020
0xd40 = 0x1cfcc4e1
0xd44 = 0x1cfcbec8
0xd48 = 0xc0e1be48
0xd4c = 0xc2e1c1e1
0xd50 = 0x1cfcc3e1
0xd54 = 0x1cfcb108
0xd58 = 0x1cfcb148
0xd5c = 0x1cfcb188
0xd60 = 0x1cfcb1c8
0xd64 = 0x1cfcb208
0xd68 = 0x1cfcb248
0xd6c = 0x1cfcb288
0xd70 = 0x1cfcb2c8
0xd74 = 0x246abf08
0xd78 = 0xc4e11080
0xd7c = 0x10c0246a
0xd80 = 0xc0f1c4e1
0xd84 = 0x010072cf
0xd88 = 0xd8000198
0xd8c = 0x01e00ad2
0xd90 = 0x73eb7108
0xd94 = 0x010072cf
0xd98 = 0xd80001b8
0xd9c = 0x01e00f5a
0xda0 = 0x738b7108
0xda4 = 0x0740240a
0xda8 = 0x0780250a
0xdac = 0x010072cf
0xdb0 = 0xd80001e0
0xdb4 = 0x026009ea
0xdb8 = 0x70eb7108
0xdbc = 0x000071cf
0xdc0 = 0x0aba11a7
0xdc4 = 0xc0d10040
0xdc8 = 0x246bc4c1
0xdcc = 0xc4c110c0
0xdd0 = 0x1080246b
0xdd4 = 0x749fc4c1
0xdd8 = 0x340b1404
0xddc = 0x340a1404
0xde0 = 0x34091404
0xde4 = 0x34081404
0xde8 = 0x34071404
0xdec = 0x34061404
0xdf0 = 0x34051404
0xdf4 = 0x34041404
0xdf8 = 0xc2c1c3c1
0xdfc = 0xc0c1c1c1
0xe00 = 0x2c45c4c1
0xe04 = 0x260a107e
0xe08 = 0xc4c17e40
0xe0c = 0x1480246b
0xe10 = 0x2020c4c1
0xe14 = 0x78e08740
0xe18 = 0x71cfc0f1
0xe1c = 0x0b0c0088
0xe20 = 0xa1118112
0xe24 = 0x02c008c2
0xe28 = 0x08fce080
0xe2c = 0xc0d102c2
0xe30 = 0x78e07ee0
0xe34 = 0xc805c0f1
0xe38 = 0x70cfe813
0xe3c = 0x06fc0080
0xe40 = 0x008071cf
0xe44 = 0x08c608cc
0xe48 = 0x79020020
0xe4c = 0x000070cf
0xe50 = 0x71cf0000
0xe54 = 0x00000000
0xe58 = 0x002008b2
0xe5c = 0x70cf7902
0xe60 = 0x00000084
0xe64 = 0x008471cf
0xe68 = 0x08a223a4
0xe6c = 0x79020020
0xe70 = 0x008570cf
0xe74 = 0x71cf7000
0xe78 = 0x70380085
0xe7c = 0x0020088e
0xe80 = 0xd8007902
0xe84 = 0x00200916
0xe88 = 0x30021a00
0xe8c = 0x02c00cc2
0xe90 = 0x7ee0c0d1
0xe94 = 0x008071cf
0xe98 = 0x70cf0868
0xe9c = 0x01500080
0xea0 = 0x70cfa104
0xea4 = 0x01580080
0xea8 = 0xa1097fe0
0xeac = 0xc5e1c0f1
0xeb0 = 0x008071cf
0xeb4 = 0x81000144
0xeb8 = 0xd801e88e
0xebc = 0x71cfa100
0xec0 = 0x02f00080
0xec4 = 0xd80081a2
0xec8 = 0xed06a102
0xecc = 0x78408501
0xed0 = 0xedfe85a2
0xed4 = 0xff8f03a9
0xed8 = 0xc5e1c0f1
0xedc = 0x008071cf
0xee0 = 0x81a002f0
0xee4 = 0xa100d800
0xee8 = 0x8501ed05
0xeec = 0x85a27840
0xef0 = 0x038dedfd
0xef4 = 0x78e0ff8f
0xef8 = 0x8828c0f1
0xefc = 0x02a00aaa
0xf00 = 0xd800da00
0xf04 = 0x7ee0c0d1
0xf08 = 0x8040220a
0xf0c = 0xc5e1c0f1
0xf10 = 0x2053f241
0xf14 = 0xf40a807e
0xf18 = 0x807e2253
0xf1c = 0xba22f406
0xf20 = 0x02150a11
0xf24 = 0xf009d900
0xf28 = 0x02600f4a
0xf2c = 0xf033d900
0xf30 = 0xb9236a29
0xf34 = 0x0a5fbac2
0xf38 = 0x26330215
0xf3c = 0x00807082
0xf40 = 0x274006f4
0xf44 = 0x7d54730d
0xf48 = 0xdb007d20
0xf4c = 0xf01d7208
0xf50 = 0xf0197208
0xf54 = 0xf0157208
0xf58 = 0xf0117208
0xf5c = 0xf00d7208
0xf60 = 0xf0097208
0xf64 = 0xf0057208
0xf68 = 0x1a047208
0xf6c = 0x1a0400d0
0xf70 = 0x1a0400d0
0xf74 = 0x1a0400d0
0xf78 = 0x1a0400d0
0xf7c = 0x1a0400d0
0xf80 = 0x1a0400d0
0xf84 = 0xe18000d0
0xf88 = 0x00d01a04
0xf8c = 0x006921c2
0xf90 = 0x02edf62d
0xf94 = 0x78e0ff8f
0xf98 = 0x0f802020
0xf9c = 0x01140000
0xfa0 = 0x0a66c0f1
0xfa4 = 0x250aff8f
0xfa8 = 0x76089040
0xfac = 0x8501f207
0xfb0 = 0x8600e88a
0xfb4 = 0x8601e80d
0xfb8 = 0x70ebf00d
0xfbc = 0x006008be
0xfc0 = 0xf1f7d9d1
0xfc4 = 0x08b670eb
0xfc8 = 0xd9d20060
0xfcc = 0xa6a2f1f3
0xfd0 = 0xa500d800
0xfd4 = 0xa6a18600
0xfd8 = 0xa600e001
0xfdc = 0xffaf0299
0xfe0 = 0x78e0a5c1
0xfe4 = 0x0a22c0f1
0xfe8 = 0x250aff8f
0xfec = 0x76089040
0xff0 = 0x8501f208
0xff4 = 0x8600e88b
0xff8 = 0x8602e80e
0xffc = 0xf00da0a0
0x1000 = 0x087a70eb
0x1004 = 0xd9d30060
0x1008 = 0x70ebf1f5
0x100c = 0x0060086e
0x1010 = 0xf1f3d9d4
0x1014 = 0xd800a6a1
0x1018 = 0xa500a6a2
0x101c = 0xe0018600
0x1020 = 0x0255a600
0x1024 = 0xa5c1ffaf
0x1028 = 0x09d2c0f1
0x102c = 0x260aff8f
0x1030 = 0x77089040
0x1034 = 0xf21f723a
0x1038 = 0x20100945
0x103c = 0xe0808700
0x1040 = 0x78c0d801
0x1044 = 0xf007262f
0x1048 = 0x87a1f421
0x104c = 0x2000204a
0x1050 = 0x751af003
0x1054 = 0x85027508
0x1058 = 0x7a60722a
0x105c = 0x208c8622
0x1060 = 0xf4138fff
0x1064 = 0xe8f78500
0x1068 = 0x0f7e70e9
0x106c = 0x71c9ffef
0x1070 = 0x70ebf017
0x1074 = 0x00600806
0x1078 = 0xf1e0d9f2
0x107c = 0x0ffe70eb
0x1080 = 0xd9f30020
0x1084 = 0x0811f1dc
0x1088 = 0x70e92011
0x108c = 0xffef0f16
0x1090 = 0xf00771c9
0x1094 = 0x71c970e9
0x1098 = 0x0020080e
0x109c = 0x01c1720a
0x10a0 = 0x78e0ff8f
0x10a4 = 0x095ec0f1
0x10a8 = 0x250aff8f
0x10ac = 0x76089040
0x10b0 = 0xf2177748
0x10b4 = 0xe89a8501
0x10b8 = 0x8701ef1d
0x10bc = 0x10010e41
0x10c0 = 0xe8238600
0x10c4 = 0xa7a08700
0x10c8 = 0x8602a500
0x10cc = 0x10010f07
0x10d0 = 0x8600a6a2
0x10d4 = 0xa600e001
0x10d8 = 0xffaf0195
0x10dc = 0x70eba5c1
0x10e0 = 0x00200f9a
0x10e4 = 0xf1e8d9d5
0x10e8 = 0x0f9270eb
0x10ec = 0xd9d60020
0x10f0 = 0x70ebf1e4
0x10f4 = 0x00200f86
0x10f8 = 0xf1e1d9d7
0x10fc = 0x0f7e70eb
0x1100 = 0xd9d80020
0x1104 = 0x70ebf1de
0x1108 = 0x00200f72
0x110c = 0xf1dcd9d9
0x1110 = 0x08eac0f1
0x1114 = 0x7708ff8f
0x1118 = 0x721a713a
0x111c = 0x00200832
0x1120 = 0x0d1f7568
0x1124 = 0x760810f5
0x1128 = 0x1e10a6e3
0x112c = 0x1e141440
0x1130 = 0x70c91400
0x1134 = 0x02600f3a
0x1138 = 0x012571a9
0x113c = 0x70ebff8f
0x1140 = 0x0f3ad965
0x1144 = 0xb98c0020
0x1148 = 0x78e0f1f0
0x114c = 0x08bac0f1
0x1150 = 0x266aff8f
0x1154 = 0x26501280
0x1158 = 0x20291040
0x115c = 0x70cf0000
0x1160 = 0x08540080
0x1164 = 0x0020082a
0x1168 = 0x1f7f2686
0x116c = 0x206a7508
0x1170 = 0x7e050280
0x1174 = 0x03802029
0x1178 = 0x00fded04
0x117c = 0x70a9ffaf
0x1180 = 0xd96370eb
0x1184 = 0x00200ef6
0x1188 = 0xf1f9b98c
0x118c = 0x087ac0f1
0x1190 = 0x7608ff8f
0x1194 = 0xe8088001
0x1198 = 0x86238604
0x119c = 0x00010913
0x11a0 = 0xf0b8dd00
0x11a4 = 0x0ed670eb
0x11a8 = 0xd9e20020
0x11ac = 0x8601f1f6
0x11b0 = 0x200e86a0
0x11b4 = 0x09fe0340
0x11b8 = 0x8622ffaf
0x11bc = 0x72cfe915
0x11c0 = 0x13dc0100
0x11c4 = 0x7108d800
0x11c8 = 0x01e00d42
0x11cc = 0x73eb73c9
0x11d0 = 0x010072cf
0x11d4 = 0xd8001408
0x11d8 = 0x01e00d32
0x11dc = 0x70eb7108
0x11e0 = 0x00200e9a
0x11e4 = 0x8601d9e3
0x11e8 = 0x010e70b1
0x11ec = 0x8624000d
0x11f0 = 0x2a058642
0x11f4 = 0x7027007e
0x11f8 = 0x00fe7510
0x11fc = 0xed070006
0x1200 = 0xa6008500
0x1204 = 0xe0018603
0x1208 = 0x8620a603
0x120c = 0x001009f5
0x1210 = 0x200e8601
0x1214 = 0x099e0040
0x1218 = 0x8622ffaf
0x121c = 0x72cfe92d
0x1220 = 0x14280100
0x1224 = 0x7108d800
0x1228 = 0x01e00ce2
0x122c = 0x72cf73c9
0x1230 = 0x14540100
0x1234 = 0x7108d800
0x1238 = 0x01e00cd2
0x123c = 0x72cf8660
0x1240 = 0x14800100
0x1244 = 0x7108d800
0x1248 = 0x01e00cc2
0x124c = 0x72cf8661
0x1250 = 0x14a80100
0x1254 = 0x7108d800
0x1258 = 0x01e00cb2
0x125c = 0x73eb8662
0x1260 = 0x010072cf
0x1264 = 0xd8001408
0x1268 = 0x01e00ca2
0x126c = 0x70eb7108
0x1270 = 0x00200e0a
0x1274 = 0x8601d9e5
0x1278 = 0x0a158640
0x127c = 0x86240004
0x1280 = 0x2b058662
0x1284 = 0x7027007e
0x1288 = 0x00040a89
0x128c = 0x010072cf
0x1290 = 0xd80014d0
0x1294 = 0x0c767108
0x1298 = 0x73c901e0
0x129c = 0x010072cf
0x12a0 = 0xd80014fc
0x12a4 = 0x0c667108
0x12a8 = 0x866001e0
0x12ac = 0x010072cf
0x12b0 = 0xd8001528
0x12b4 = 0x0c567108
0x12b8 = 0x866101e0
0x12bc = 0x010072cf
0x12c0 = 0xd8001554
0x12c4 = 0x0c467108
0x12c8 = 0x866201e0
0x12cc = 0x010072cf
0x12d0 = 0xd8001580
0x12d4 = 0x0c367108
0x12d8 = 0x866401e0
0x12dc = 0x72cf73eb
0x12e0 = 0x14080100
0x12e4 = 0x0c26d800
0x12e8 = 0x710801e0
0x12ec = 0x0d8e70eb
0x12f0 = 0xd9e60020
0x12f4 = 0x70ebf00e
0x12f8 = 0x00200d82
0x12fc = 0xf181d9e4
0x1300 = 0x010072cf
0x1304 = 0xd80015ac
0x1308 = 0x0c02d901
0x130c = 0x73c901e0
0x1310 = 0xff6f0765
0x1314 = 0x78e070a9
0x1318 = 0x000822aa
0x131c = 0x00022210
0x1320 = 0x79457918
0x1324 = 0x000821ab
0x1328 = 0x78e07ee0
0x132c = 0x02a002e9
0x1330 = 0x78e07028
0x1334 = 0x0ed2c0f1
0x1338 = 0x7608ff4f
0x133c = 0x02e00a8a
0x1340 = 0x230a7528
0x1344 = 0xf2288000
0x1348 = 0x005e0b3d
0x134c = 0x02e00a6e
0x1350 = 0x7098d801
0x1354 = 0x010072cf
0x1358 = 0xd80000a0
0x135c = 0x01a00d02
0x1360 = 0x72cf7108
0x1364 = 0x00cc0100
0x1368 = 0x7108d800
0x136c = 0x02200812
0x1370 = 0x72cf73a9
0x1374 = 0x01140100
0x1378 = 0x7108d800
0x137c = 0x01e0097a
0x1380 = 0xf01173c9
0x1384 = 0x010072cf
0x1388 = 0xd8000148
0x138c = 0x01e0096a
0x1390 = 0xf0097108
0x1394 = 0x010072cf
0x1398 = 0xd8000174
0x139c = 0x01a00cc2
0x13a0 = 0x06d57108
0x13a4 = 0x78e0ff4f
0x13a8 = 0x24cae280
0x13ac = 0x20e8708d
0x13b0 = 0x8040022d
0x13b4 = 0x8042a140
0x13b8 = 0x6159a020
0x13bc = 0x78e07ee0
0x13c0 = 0x0e3ec0f1
0x13c4 = 0xc1a1ff4f
0x13c8 = 0x02a00b56
0x13cc = 0x701a7708
0x13d0 = 0x008075cf
0x13d4 = 0x7df50828
0x13d8 = 0xde008560
0x13dc = 0x010072cf
0x13e0 = 0x70c90c28
0x13e4 = 0xd9038360
0x13e8 = 0x02200846
0x13ec = 0x718b7798
0x13f0 = 0x00200ed6
0x13f4 = 0x700a8500
0x13f8 = 0x02a00a7e
0x13fc = 0x208cc100
0x1400 = 0x20ca8fff
0x1404 = 0xf2180381
0x1408 = 0x02600eee
0x140c = 0x80268500
0x1410 = 0xe9047508
0x1414 = 0x85077960
0x1418 = 0x0c5670a9
0x141c = 0x95300260
0x1420 = 0x010072cf
0x1424 = 0xc3000c58
0x1428 = 0xd903d800
0x142c = 0x02200802
0x1430 = 0xd8017798
0x1434 = 0xff6f0631
0x1438 = 0x78e0c0a1
0x143c = 0x0dc2c0f1
0x1440 = 0x7508ff4f
0x1444 = 0x9040260a
0x1448 = 0x7768721a
0x144c = 0x082ff212
0x1450 = 0xef1a2010
0x1454 = 0x1d08a5c1
0x1458 = 0xa5e41400
0x145c = 0xa503d800
0x1460 = 0x70a9a500
0x1464 = 0x0f4671c9
0x1468 = 0x72e9ffef
0x146c = 0xff4f05f9
0x1470 = 0x0c0a70eb
0x1474 = 0xd9df0020
0x1478 = 0x70ebf1eb
0x147c = 0x00200bfe
0x1480 = 0xf1e9d9e0
0x1484 = 0x0bf670eb
0x1488 = 0xd9e10020
0x148c = 0x78e0f1e4
0x1490 = 0x0a46c0f1
0x1494 = 0x081100c0
0x1498 = 0xc80a0051
0x149c = 0x1a0ab861
0x14a0 = 0xf0043018
0x14a4 = 0x0000080a
0x14a8 = 0x7ee0c0d1
0x14ac = 0x7fe0c80b
0x14b0 = 0x30181a0a
0x14b4 = 0x0d46c0f1
0x14b8 = 0x0982ff4f
0x14bc = 0x120a0140
0x14c0 = 0x081f3601
0x14c4 = 0xe1800051
0x14c8 = 0x72cff4a7
0x14cc = 0x16540100
0x14d0 = 0x0d16d80e
0x14d4 = 0xd90101a0
0x14d8 = 0xffcf0fd6
0x14dc = 0xe180f09d
0x14e0 = 0x0da2f49b
0x14e4 = 0x0d7200c0
0x14e8 = 0x703a00e0
0x14ec = 0x00e00d5a
0x14f0 = 0x70b8701a
0x14f4 = 0x010072cf
0x14f8 = 0xd80e1670
0x14fc = 0x732ad903
0x1500 = 0x02200e2e
0x1504 = 0x0400240a
0x1508 = 0x1280256a
0x150c = 0x11802546
0x1510 = 0x00002029
0x1514 = 0x00c009c2
0x1518 = 0x005108f1
0x151c = 0x8021c813
0x1520 = 0x009e0937
0x1524 = 0x08338000
0x1528 = 0x0ac601de
0x152c = 0xd8010160
0x1530 = 0x00c00d26
0x1534 = 0x00e00d12
0x1538 = 0x0986703a
0x153c = 0x701a00e0
0x1540 = 0x72cf70b8
0x1544 = 0x16c40100
0x1548 = 0xd903d80e
0x154c = 0x0de2732a
0x1550 = 0x240a0220
0x1554 = 0x0dee0400
0x1558 = 0x0e8600c0
0x155c = 0x76cf00c0
0x1560 = 0x08900080
0x1564 = 0x72cf8600
0x1568 = 0x17240100
0x156c = 0xa600e001
0x1570 = 0x0c76d80e
0x1574 = 0xd90301a0
0x1578 = 0x00c00cce
0x157c = 0x0151080b
0x1580 = 0xe0018601
0x1584 = 0x0cfea601
0x1588 = 0xe88500c0
0x158c = 0xe0018602
0x1590 = 0xc813a602
0x1594 = 0xb82d8000
0x1598 = 0x00200886
0x159c = 0x0cbab8c0
0x15a0 = 0x0ca600c0
0x15a4 = 0x703a00e0
0x15a8 = 0x00e00916
0x15ac = 0x70b8701a
0x15b0 = 0x010072cf
0x15b4 = 0xd80e1744
0x15b8 = 0x732ad903
0x15bc = 0x02200d72
0x15c0 = 0x0400240a
0x15c4 = 0x00c008fa
0x15c8 = 0x0cbae8a0
0x15cc = 0x083d00c0
0x15d0 = 0x0e560051
0x15d4 = 0xe89800c0
0x15d8 = 0x00c00c7e
0x15dc = 0x00e00c6a
0x15e0 = 0x08de703a
0x15e4 = 0x701a00e0
0x15e8 = 0x72cf70b8
0x15ec = 0x17a00100
0x15f0 = 0xd900d80e
0x15f4 = 0x0d3a732a
0x15f8 = 0x240a0220
0x15fc = 0x86040400
0x1600 = 0xa604e001
0x1604 = 0x00c00dea
0x1608 = 0x0280206a
0x160c = 0x1e7f2586
0x1610 = 0x20297d05
0x1614 = 0x04490340
0x1618 = 0x78e0ff4f
0x161c = 0x0beac0f1
0x1620 = 0xc825ff4f
0x1624 = 0xd800e081
0x1628 = 0x72cff221
0x162c = 0x15dc0100
0x1630 = 0x0b7ed80e
0x1634 = 0xd90301a0
0x1638 = 0x02a008e6
0x163c = 0x7608dd01
0x1640 = 0x02a00912
0x1644 = 0x33581a25
0x1648 = 0x0ad670a9
0x164c = 0x12130160
0x1650 = 0x08ce3601
0x1654 = 0x72cf0280
0x1658 = 0x15f80100
0x165c = 0x687478c2
0x1660 = 0x08f6d80e
0x1664 = 0xd90301e0
0x1668 = 0x040d70a9
0x166c = 0x78e0ff4f
0x1670 = 0x0b96c0f1
0x1674 = 0x7508ff4f
0x1678 = 0x8000c813
0x167c = 0x0882b82d
0x1680 = 0xb8c00020
0x1684 = 0x76cfe830
0x1688 = 0x08900080
0x168c = 0x72cf8603
0x1690 = 0x18080100
0x1694 = 0xe001d903
0x1698 = 0xd80ea603
0x169c = 0x01e00906
0x16a0 = 0x6d2973a9
0x16a4 = 0x0155093b
0x16a8 = 0x70412633
0x16ac = 0x05380080
0x16b0 = 0x72002740
0x16b4 = 0x78007834
0x16b8 = 0xdd01960b
0x16bc = 0xb60be001
0x16c0 = 0x960cf012
0x16c4 = 0xe001dd02
0x16c8 = 0xf00eb60c
0x16cc = 0xdd04960e
0x16d0 = 0xb60ee001
0x16d4 = 0x960df008
0x16d8 = 0xe001dd05
0x16dc = 0x960ab60d
0x16e0 = 0xb60ae001
0x16e4 = 0xffcf0dca
0x16e8 = 0x010072cf
0x16ec = 0xd80e1830
0x16f0 = 0x08b2d903
0x16f4 = 0x73a901e0
0x16f8 = 0xff4f037d
0x16fc = 0x0b0ac0f1
0x1700 = 0xc825ff4f
0x1704 = 0xd800e081
0x1708 = 0x256af42f
0x170c = 0x25461280
0x1710 = 0x20291180
0x1714 = 0x72cf0000
0x1718 = 0x16240100
0x171c = 0x0a92d80e
0x1720 = 0xd90301a0
0x1724 = 0x70c9de00
0x1728 = 0x016009f6
0x172c = 0x36011213
0x1730 = 0x8000c813
0x1734 = 0x33981a25
0x1738 = 0x009e081b
0x173c = 0x00200db2
0x1740 = 0x0c7670c9
0x1744 = 0x09120240
0x1748 = 0xc80c0360
0x174c = 0x00200da2
0x1750 = 0x206ad801
0x1754 = 0x25860280
0x1758 = 0x7d051e7f
0x175c = 0x03402029
0x1760 = 0x02400fca
0x1764 = 0x0311d801
0x1768 = 0x78e0ff4f
0x176c = 0x0a86c0f1
0x1770 = 0x230aff4f
0x1774 = 0xf24ba000
0x1778 = 0x20001324
0x177c = 0x0010089b
0x1780 = 0x20031308
0x1784 = 0x010072cf
0x1788 = 0xd8000d14
0x178c = 0x240ad903
0x1790 = 0x0ad604c0
0x1794 = 0x250a0220
0x1798 = 0x226a04c0
0x179c = 0x22502280
0x17a0 = 0x20292040
0x17a4 = 0xd8020000
0x17a8 = 0x77c9de00
0x17ac = 0x75cf701a
0x17b0 = 0x08280080
0x17b4 = 0x85007dd5
0x17b8 = 0x20011304
0x17bc = 0x00010921
0x17c0 = 0x00111004
0x17c4 = 0x02600b62
0x17c8 = 0x8500716a
0x17cc = 0xca108021
0x17d0 = 0x0e0ddf01
0x17d4 = 0x71321001
0x17d8 = 0x02420a90
0x17dc = 0x20402042
0x17e0 = 0x807508cd
0x17e4 = 0xef87e601
0x17e8 = 0x20001304
0x17ec = 0x02600b3a
0x17f0 = 0x216a716a
0x17f4 = 0x22440280
0x17f8 = 0x78252080
0x17fc = 0x00002029
0x1800 = 0x00200a62
0x1804 = 0x0249706a
0x1808 = 0x70ebff4f
0x180c = 0x086ed969
0x1810 = 0xb98c0020
0x1814 = 0x70ebf1b2
0x1818 = 0x0862d96a
0x181c = 0xb98c0020
0x1820 = 0x78e0f1b0
0x1824 = 0x72cfc0f1
0x1828 = 0x70000085
0x182c = 0xe2808247
0x1830 = 0x00020848
0x1834 = 0x7ee0c0d1
0x1838 = 0x09cac0f1
0x183c = 0xd800ff6f
0x1840 = 0x77cf768b
0x1844 = 0x7ffc0080
0x1848 = 0x010072cf
0x184c = 0xd9020660
0x1850 = 0x01a00d3e
0x1854 = 0xdd10738b
0x1858 = 0x13c50e1d
0x185c = 0x010072cf
0x1860 = 0xd8000680
0x1864 = 0x0d2ad902
0x1868 = 0x160401a0
0x186c = 0xbd611403
0x1870 = 0x90550de9
0x1874 = 0xff4f01f9
0x1878 = 0x0986c0f1
0x187c = 0x7508ff4f
0x1880 = 0x008876cf
0x1884 = 0x86070a3c
0x1888 = 0xe8b5711a
0x188c = 0xdead70cf
0x1890 = 0x0d6edead
0x1894 = 0x70cf0240
0x1898 = 0xdeaddead
0x189c = 0x02400d6e
0x18a0 = 0x008570cf
0x18a4 = 0x18207000
0x18a8 = 0xa0a90400
0x18ac = 0x14001e1c
0x18b0 = 0x1a0fa6a8
0x18b4 = 0x1a103418
0x18b8 = 0x1a0e3418
0x18bc = 0x240a3358
0x18c0 = 0x72cf07c0
0x18c4 = 0x068c0100
0x18c8 = 0x7108d800
0x18cc = 0x0f3673a9
0x18d0 = 0x250a01e0
0x18d4 = 0x738b0400
0x18d8 = 0x0740240a
0x18dc = 0x0780250a
0x18e0 = 0x010072cf
0x18e4 = 0xd80006d8
0x18e8 = 0x01e00f1a
0x18ec = 0x0f4e7108
0x18f0 = 0x0175ffcf
0x18f4 = 0x78e0ff4f
0x18f8 = 0x72cfc0f1
0x18fc = 0x19e80100
0x1900 = 0x091ed80f
0x1904 = 0xd90201a0
0x1908 = 0x008871cf
0x190c = 0x811d0a90
0x1910 = 0xa11db888
0x1914 = 0x007a70cf
0x1918 = 0x240a1200
0x191c = 0x78e07000
0x1920 = 0x010020a8
0x1924 = 0x78e078e0
0x1928 = 0x008871cf
0x192c = 0x811d0a90
0x1930 = 0xa11db8a8
0x1934 = 0x003d70cf
0x1938 = 0x240a0900
0x193c = 0x78e07000
0x1940 = 0x010020a8
0x1944 = 0x78e078e0
0x1948 = 0x008871cf
0x194c = 0x81020b0c
0x1950 = 0xa102b888
0x1954 = 0x007a70cf
0x1958 = 0x240a1200
0x195c = 0x78e07000
0x1960 = 0x010020a8
0x1964 = 0x78e078e0
0x1968 = 0x008871cf
0x196c = 0x113c0bd8
0x1970 = 0xb8a88000
0x1974 = 0x8000193c
0x1978 = 0x8000112c
0x197c = 0x192cb888
0x1980 = 0xc0d18000
0x1984 = 0x78e07ee0
0x1988 = 0x70cfd901
0x198c = 0x06fc0080
0x1990 = 0xa0387fe0
0x1994 = 0x086ec0f1
0x1998 = 0xd900ff6f
0x199c = 0x0260088a
0x19a0 = 0x080f228a
0x19a4 = 0x204f7508
0x19a8 = 0x72cf03cf
0x19ac = 0x25340100
0x19b0 = 0x08ded800
0x19b4 = 0xd90201a0
0x19b8 = 0x008076cf
0x19bc = 0x70c908b0
0x19c0 = 0x228ad900
0x19c4 = 0x0e32080f
0x19c8 = 0x73e90260
0x19cc = 0xd90070c9
0x19d0 = 0x080f228a
0x19d4 = 0x02600e22
0x19d8 = 0x009573a9
0x19dc = 0x78e0ff4f
0x19e0 = 0x72cfc0f1
0x19e4 = 0x29640100
0x19e8 = 0x08a6d800
0x19ec = 0xd90201a0
0x19f0 = 0x03000e6a
0x19f4 = 0x7ee0c0d1
0x19f8 = 0x080ec0f1
0x19fc = 0x7508ff4f
0x1a00 = 0x76288003
0x1a04 = 0x8501e81a
0x1a08 = 0x0380200e
0x1a0c = 0xff6f09a6
0x1a10 = 0xe9998522
0x1a14 = 0x0e398501
0x1a18 = 0x85241004
0x1a1c = 0x29058542
0x1a20 = 0x702700be
0x1a24 = 0x10050e29
0x1a28 = 0xa6008500
0x1a2c = 0xa5c08503
0x1a30 = 0x0045b861
0x1a34 = 0xa503ff6f
0x1a38 = 0x0e4270eb
0x1a3c = 0xd9e7ffef
0x1a40 = 0x70ebf1e3
0x1a44 = 0xffef0e36
0x1a48 = 0xf1e6d9e8
0x1a4c = 0x0e2e70eb
0x1a50 = 0xd9e9ffef
0x1a54 = 0x78e0f1ea
0x1a58 = 0x7fe0d900
0x1a5c = 0x78e0a029
0x1a60 = 0xc5e1c0f1
0x1a64 = 0xffef0ff6
0x1a68 = 0x256a7208
0x1a6c = 0x25501280
0x1a70 = 0x20291040
0x1a74 = 0x70cf0000
0x1a78 = 0x08540080
0x1a7c = 0xffef0f7e
0x1a80 = 0x206a7148
0x1a84 = 0x25860280
0x1a88 = 0x7d051f7f
0x1a8c = 0x03402029
0x1a90 = 0xff0f07ed
0x1a94 = 0x0240038d
0x1a98 = 0xc5e1c0f1
0x1a9c = 0x7528c1a4
0x1aa0 = 0xd800718b
0x1aa4 = 0x02600cd6
0x1aa8 = 0xc1017208
0x1aac = 0x097ec000
0x1ab0 = 0xda04ff6f
0x1ab4 = 0x02600c6a
0x1ab8 = 0x60b87d02
0x1abc = 0xff2f07c1
0x1ac0 = 0x78e0c0a4
0x1ac4 = 0xc5e1c0f1
0x1ac8 = 0x75288041
0x1acc = 0x20cae280
0x1ad0 = 0xf2080021
0x1ad4 = 0x81618024
0x1ad8 = 0x82227b60
0x1adc = 0xd801a500
0x1ae0 = 0xff0f079d
0x1ae4 = 0x0f0ec0f1
0x1ae8 = 0xc1a1ff0f
0x1aec = 0x713a705a
0x1af0 = 0x2000234a
0x1af4 = 0x756adf02
0x1af8 = 0x008076cf
0x1afc = 0x7eb50828
0x1b00 = 0x0fc6718b
0x1b04 = 0x8600ffef
0x1b08 = 0x701a86c0
0x1b0c = 0x80418604
0x1b10 = 0x7a6070c9
0x1b14 = 0xa603d900
0x1b18 = 0x2010082f
0x1b1c = 0x0b15c100
0x1b20 = 0x1a002011
0x1b24 = 0x19002040
0x1b28 = 0x234a2340
0x1b2c = 0xf00d2040
0x1b30 = 0x02600b46
0x1b34 = 0x20001200
0x1b38 = 0x0051080f
0x1b3c = 0x1a00c100
0x1b40 = 0x19002040
0x1b44 = 0xbf612340
0x1b48 = 0x90750fb1
0x1b4c = 0x706ae501
0x1b50 = 0xff2f06fd
0x1b54 = 0x78e0c0a1
0x1b58 = 0x0ea6c0f1
0x1b5c = 0x206aff0f
0x1b60 = 0x20502280
0x1b64 = 0x20292040
0x1b68 = 0xc82f0000
0x1b6c = 0x21cae080
0x1b70 = 0xf2250021
0x1b74 = 0x282fc82f
0x1b78 = 0x204e0001
0x1b7c = 0x0e45078e
0x1b80 = 0x6eb210d5
0x1b84 = 0x77cf7db4
0x1b88 = 0x08300080
0x1b8c = 0x02200f6a
0x1b90 = 0x710867b8
0x1b94 = 0xe08067a0
0x1b98 = 0x78c0d801
0x1b9c = 0xf007262f
0x1ba0 = 0xc82ff206
0x1ba4 = 0x03802010
0x1ba8 = 0x30181a2f
0x1bac = 0x0280226a
0x1bb0 = 0x20802044
0x1bb4 = 0x20297845
0x1bb8 = 0x06ad0000
0x1bbc = 0x7028ff2f
0x1bc0 = 0xd96470eb
0x1bc4 = 0xffef0cb6
0x1bc8 = 0xf1ddb98c
0x1bcc = 0xc822c0f1
0x1bd0 = 0xd800e81b
0x1bd4 = 0x30181a26
0x1bd8 = 0x010072cf
0x1bdc = 0xd80f19bc
0x1be0 = 0x01600e3e
0x1be4 = 0x71cfd902
0x1be8 = 0x25b00088
0x1bec = 0x20468104
0x1bf0 = 0xb8820180
0x1bf4 = 0x71cfa104
0x1bf8 = 0x2c780088
0x1bfc = 0x2046811d
0x1c00 = 0xb88302c0
0x1c04 = 0xc0d1a11d
0x1c08 = 0x78e07ee0
0x1c0c = 0x008871cf
0x1c10 = 0xda00aec4
0x1c14 = 0x00510809
0x1c18 = 0xf004a151
0x1c1c = 0xa111d801
0x1c20 = 0x78e07ee0
0x1c24 = 0xc5e1c0f1
0x1c28 = 0x72cf7508
0x1c2c = 0x3edc0100
0x1c30 = 0xd903d801
0x1c34 = 0x01a00e1a
0x1c38 = 0x71cf73a9
0x1c3c = 0xaf400088
0x1c40 = 0xe5818102
0x1c44 = 0x04a120cf
0x1c48 = 0x04a220d0
0x1c4c = 0x0631a102
0x1c50 = 0x78e0ff0f
0x1c54 = 0xc5e1c0f1
0x1c58 = 0x008875cf
0x1c5c = 0x081b9328
0x1c60 = 0x72cf0051
0x1c64 = 0x3e980100
0x1c68 = 0x0faed801
0x1c6c = 0xd9030160
0x1c70 = 0xb880850f
0x1c74 = 0x72cff00a
0x1c78 = 0x3ea80100
0x1c7c = 0x0f9ad801
0x1c80 = 0xd9030160
0x1c84 = 0xb8a0850f
0x1c88 = 0x05f5a50f
0x1c8c = 0x78e0ff0f
0x1c90 = 0xc5e1c0f1
0x1c94 = 0x20507508
0x1c98 = 0xf40c8000
0x1c9c = 0x008871cf
0x1ca0 = 0x810bafbc
0x1ca4 = 0xb8a2bd02
0x1ca8 = 0xa1ab7d05
0x1cac = 0xff0f05d1
0x1cb0 = 0x0bca70eb
0x1cb4 = 0xd9acffef
0x1cb8 = 0x78e0f1f2
0x1cbc = 0xc5e1c0f1
0x1cc0 = 0x20467508
0x1cc4 = 0xf40f8fc0
0x1cc8 = 0x008871cf
0x1ccc = 0x811daf40
0x1cd0 = 0x2004bd08
0x1cd4 = 0xffff0f80
0x1cd8 = 0x7d05c0ff
0x1cdc = 0x05a1a1bd
0x1ce0 = 0x70ebff0f
0x1ce4 = 0xffef0b96
0x1ce8 = 0xf1f0d9ac
0x1cec = 0xc5e1c0f1
0x1cf0 = 0x20507508
0x1cf4 = 0xf40b8000
0x1cf8 = 0x008871cf
0x1cfc = 0x810fadcc
0x1d00 = 0x7d05b8a0
0x1d04 = 0x0579a1af
0x1d08 = 0x70ebff0f
0x1d0c = 0xffef0b6e
0x1d10 = 0xf1f4d9ac
0x1d14 = 0x0caec0f1
0x1d18 = 0x71cf0000
0x1d1c = 0x93940088
0x1d20 = 0x00001188
0x1d24 = 0x00c02046
0x1d28 = 0x00001988
0x1d2c = 0x00001188
0x1d30 = 0x1988b884
0x1d34 = 0x11440000
0x1d38 = 0x20860600
0x1d3c = 0xb88a001f
0x1d40 = 0x00181944
0x1d44 = 0x7ee0c0d1
0x1d48 = 0x0cbec0f1
0x1d4c = 0x7508ff0f
0x1d50 = 0x008876cf
0x1d54 = 0x16449394
0x1d58 = 0x25461600
0x1d5c = 0x208693fe
0x1d60 = 0xb889001f
0x1d64 = 0x10181e44
0x1d68 = 0x10001688
0x1d6c = 0xb8a6b8a5
0x1d70 = 0x08012085
0x1d74 = 0x10001e88
0x1d78 = 0x1688f429
0x1d7c = 0xbd101000
0x1d80 = 0x0f802004
0x1d84 = 0xfffffff0
0x1d88 = 0x1e887d05
0x1d8c = 0x16881340
0x1d90 = 0x71cf1000
0x1d94 = 0xafbc0088
0x1d98 = 0x00c02045
0x1d9c = 0x10001e88
0x1da0 = 0x10001688
0x1da4 = 0x1e88b8a4
0x1da8 = 0x810c1000
0x1dac = 0x811e08ff
0x1db0 = 0x0801810c
0x1db4 = 0x1688015e
0x1db8 = 0xb8a51000
0x1dbc = 0x1e88b8a6
0x1dc0 = 0x0c1a1000
0x1dc4 = 0x04b10000
0x1dc8 = 0x70ebff0f
0x1dcc = 0xffef0aae
0x1dd0 = 0xf1d5d9ac
0x1dd4 = 0x0c26c0f1
0x1dd8 = 0x703aff0f
0x1ddc = 0x83c02046
0x1de0 = 0x721a7528
0x1de4 = 0x76cff42a
0x1de8 = 0xab880088
0x1dec = 0x160116ca
0x1df0 = 0x22402940
0x1df4 = 0x0f812104
0x1df8 = 0xe1ffffff
0x1dfc = 0x1eca7825
0x1e00 = 0x25461018
0x1e04 = 0xf41f93fe
0x1e08 = 0x160016f4
0x1e0c = 0x2086bd04
0x1e10 = 0x78a50c03
0x1e14 = 0x10181ef4
0x1e18 = 0xa3fe2046
0x1e1c = 0x16f4f418
0x1e20 = 0x28401600
0x1e24 = 0x20042201
0x1e28 = 0xffff0f80
0x1e2c = 0x7825f0ff
0x1e30 = 0x10181ef4
0x1e34 = 0xff0f0429
0x1e38 = 0x0a4270eb
0x1e3c = 0xd9acffef
0x1e40 = 0x70ebf1d3
0x1e44 = 0xffef0a36
0x1e48 = 0xf1e0d9ac
0x1e4c = 0x0a2e70eb
0x1e50 = 0xd9acffef
0x1e54 = 0x78e0f1e5
0x1e58 = 0x0baec0f1
0x1e5c = 0x75cfff0f
0x1e60 = 0x93a40088
0x1e64 = 0x005108ad
0x1e68 = 0x008876cf
0x1e6c = 0x160bb384
0x1e70 = 0x240a9600
0x1e74 = 0x00007f80
0x1e78 = 0x20044e20
0x1e7c = 0xfffd0f80
0x1e80 = 0xb88f0fff
0x1e84 = 0x90181e0b
0x1e88 = 0xb8a58514
0x1e8c = 0x2085b8a6
0x1e90 = 0xa5140801
0x1e94 = 0x20468514
0x1e98 = 0x204501c0
0x1e9c = 0xa51400c0
0x1ea0 = 0xb8a48514
0x1ea4 = 0x20a8a514
0x1ea8 = 0x161a0200
0x1eac = 0xb8e29600
0x1eb0 = 0x78e0f402
0x1eb4 = 0x009f081f
0x1eb8 = 0x010072cf
0x1ebc = 0xd8003e78
0x1ec0 = 0x01600d56
0x1ec4 = 0x70eb7108
0x1ec8 = 0x000071cf
0x1ecc = 0x09ae1321
0x1ed0 = 0x240affcf
0x1ed4 = 0x00007f80
0x1ed8 = 0x78e04e20
0x1edc = 0x01c020a8
0x1ee0 = 0x9600161a
0x1ee4 = 0xf403b8e3
0x1ee8 = 0x082178e0
0x1eec = 0x72cf00df
0x1ef0 = 0x3e780100
0x1ef4 = 0x0d22d800
0x1ef8 = 0x71080160
0x1efc = 0x71cf70eb
0x1f00 = 0x13220000
0x1f04 = 0xffcf0976
0x1f08 = 0xb8a58514
0x1f0c = 0xf006b8a6
0x1f10 = 0x20468514
0x1f14 = 0xb88201c0
0x1f18 = 0x035da514
0x1f1c = 0x78e0ff0f
0x1f20 = 0x008871cf
0x1f24 = 0x73cf949c
0x1f28 = 0xffff401f
0x1f2c = 0x0051081b
0x1f30 = 0x22048141
0x1f34 = 0x200500c0
0x1f38 = 0xbfe00f80
0x1f3c = 0xa1010000
0x1f40 = 0xb8858102
0x1f44 = 0x8101f006
0x1f48 = 0xa1017864
0x1f4c = 0xb8a58102
0x1f50 = 0x7ee0a102
0x1f54 = 0x71cfc0f1
0x1f58 = 0xb3840088
0x1f5c = 0x1108e081
0x1f60 = 0xf4228600
0x1f64 = 0x1908b881
0x1f68 = 0x240a8018
0x1f6c = 0x00067f80
0x1f70 = 0x78e01a80
0x1f74 = 0x01c020a8
0x1f78 = 0x8600111a
0x1f7c = 0xf403b8e1
0x1f80 = 0x082d78e0
0x1f84 = 0x72cf005f
0x1f88 = 0x3e780100
0x1f8c = 0x0c8ad800
0x1f90 = 0x71080160
0x1f94 = 0x71cf70eb
0x1f98 = 0x13240000
0x1f9c = 0xffcf08de
0x1fa0 = 0x7ee0c0d1
0x1fa4 = 0x1908b8a1
0x1fa8 = 0xf1fc8018
0x1fac = 0x78e0f1fa
0x1fb0 = 0x0a52c0f1
0x1fb4 = 0x7608ff0f
0x1fb8 = 0x7528e0c0
0x1fbc = 0x002a0046
0x1fc0 = 0x0d4f7748
0x1fc4 = 0x0d4b1193
0x1fc8 = 0xbd611052
0x1fcc = 0x70cf7daf
0x1fd0 = 0x02c80080
0x1fd4 = 0x034020f0
0x1fd8 = 0x008071cf
0x1fdc = 0x78d500fc
0x1fe0 = 0x61b9b97c
0x1fe4 = 0x00821134
0x1fe8 = 0x008871cf
0x1fec = 0x7915a208
0x1ff0 = 0xd80f8160
0x1ff4 = 0x7f587858
0x1ff8 = 0x7f657b06
0x1ffc = 0x0271a1e0
0x2000 = 0x70ebff0f
0x2004 = 0x0876d997
0x2008 = 0xb905ffef
0x200c = 0x70ebf1db
0x2010 = 0x000071cf
0x2014 = 0x086612e4
0x2018 = 0xf1d9ffcf
0x201c = 0x09e2c0f1
0x2020 = 0x721aff0f
0x2024 = 0x00220923
0x2028 = 0x79027768
0x202c = 0x69a1792f
0x2030 = 0x70c97608
0x2034 = 0x0f7e710a
0x2038 = 0x72e9ffef
0x203c = 0xe601bd61
0x2040 = 0x90750df3
0x2044 = 0x02217ecf
0x2048 = 0x78e0ff0f
0x204c = 0x09b6c0f1
0x2050 = 0x7608ff0f
0x2054 = 0x09337528
0x2058 = 0x774800b3
0x205c = 0xf65ce6c0
0x2060 = 0x008070cf
0x2064 = 0x60a900e0
0x2068 = 0x7dd5e501
0x206c = 0x008870cf
0x2070 = 0x78b5a208
0x2074 = 0xda0f8060
0x2078 = 0x7f387a38
0x207c = 0x7be57b46
0x2080 = 0x01eda060
0x2084 = 0x70ebff0f
0x2088 = 0x000071cf
0x208c = 0x0fee1307
0x2090 = 0xf1e6ff8f
0x2094 = 0x71cf70eb
0x2098 = 0x13080000
0x209c = 0xff8f0fde
0x20a0 = 0x78e0f1e0
0x20a4 = 0x095ec0f1
0x20a8 = 0x092fff0f
0x20ac = 0x77480022
0x20b0 = 0x792f7902
0x20b4 = 0x760869a1
0x20b8 = 0xd90070c9
0x20bc = 0xffef0f92
0x20c0 = 0x70c972e9
0x20c4 = 0x0f8ad901
0x20c8 = 0x72e9ffef
0x20cc = 0xe601bd61
0x20d0 = 0x90750de9
0x20d4 = 0x01997ecf
0x20d8 = 0x78e0ff0f
0x20dc = 0x092ac0f1
0x20e0 = 0x7508ff0f
0x20e4 = 0x80002050
0x20e8 = 0xf4127628
0x20ec = 0x9ffe2646
0x20f0 = 0x70cff413
0x20f4 = 0xa1b00088
0x20f8 = 0x7edb8035
0x20fc = 0x79a5b9a0
0x2100 = 0x0f812186
0x2104 = 0xa0d57e25
0x2108 = 0xff0f016d
0x210c = 0x0f6e70eb
0x2110 = 0xd9adffaf
0x2114 = 0x70ebf1ec
0x2118 = 0xffaf0f62
0x211c = 0xf1ebd9ae
0x2120 = 0x08e6c0f1
0x2124 = 0x76cfff0f
0x2128 = 0x949c0088
0x212c = 0x008875cf
0x2130 = 0x0855b384
0x2134 = 0x0b220051
0x2138 = 0xd801ffef
0x213c = 0x248a8601
0x2140 = 0xb8be7b04
0x2144 = 0x8602a601
0x2148 = 0xa602b8a0
0x214c = 0x96001508
0x2150 = 0x1d08b880
0x2154 = 0x20a89018
0x2158 = 0x151a0200
0x215c = 0xb8e09600
0x2160 = 0x78e0f402
0x2164 = 0x001f083d
0x2168 = 0x010072cf
0x216c = 0xd8003e78
0x2170 = 0x01600aa6
0x2174 = 0x70eb7108
0x2178 = 0x000071cf
0x217c = 0x0efe1323
0x2180 = 0xf010ff8f
0x2184 = 0x96001508
0x2188 = 0x1d08b8a0
0x218c = 0x86029018
0x2190 = 0xa602b880
0x2194 = 0xb89e8601
0x2198 = 0x0abea601
0x219c = 0xd800ffef
0x21a0 = 0xff0f00d5
0x21a4 = 0x0c06238a
0x21a8 = 0x008871cf
0x21ac = 0xe0800a90
0x21b0 = 0x228a811c
0x21b4 = 0x784403f9
0x21b8 = 0x00c220c5
0x21bc = 0x7ee0a11c
0x21c0 = 0x70cfd980
0x21c4 = 0x94200088
0x21c8 = 0x7ee0a038
0x21cc = 0x70cfd904
0x21d0 = 0x94200088
0x21d4 = 0x7ee0a038
0x21d8 = 0x70cfd980
0x21dc = 0x94200088
0x21e0 = 0xa039a034
0x21e4 = 0x78e07ee0
0x21e8 = 0x081ec0f1
0x21ec = 0xde04ff0f
0x21f0 = 0x008875cf
0x21f4 = 0xa5d49420
0x21f8 = 0x00400902
0x21fc = 0x0051080b
0x2200 = 0x0075a5d9
0x2204 = 0x70ebff0f
0x2208 = 0x000071cf
0x220c = 0x0e6e1417
0x2210 = 0xf1f8ff8f
0x2214 = 0x0feec0f1
0x2218 = 0xdae0feef
0x221c = 0x008873cf
0x2220 = 0x13f0ab88
0x2224 = 0x71cf0600
0x2228 = 0xaf400088
0x222c = 0x1bf0b8b8
0x2230 = 0x13f00018
0x2234 = 0x77cf0600
0x2238 = 0xf0ffffff
0x223c = 0x03c02046
0x2240 = 0x1bf0b883
0x2244 = 0x13f00018
0x2248 = 0x258a0600
0x224c = 0xb8a413fc
0x2250 = 0x00181bf0
0x2254 = 0x060013f0
0x2258 = 0x0f80250a
0x225c = 0x949c0088
0x2260 = 0x208578e4
0x2264 = 0x1bf00014
0x2268 = 0x13f10018
0x226c = 0x76cf0600
0x2270 = 0x0fffffff
0x2274 = 0x000c2085
0x2278 = 0x00181bf1
0x227c = 0x060013f7
0x2280 = 0x0f80260a
0x2284 = 0xfffffff0
0x2288 = 0x03c02046
0x228c = 0x03802045
0x2290 = 0x00181bf7
0x2294 = 0x060013f7
0x2298 = 0x0f80270a
0x229c = 0xfffff0ff
0x22a0 = 0x784578a4
0x22a4 = 0x00181bf7
0x22a8 = 0x060013fa
0x22ac = 0x03c42046
0x22b0 = 0x03802445
0x22b4 = 0x00181bfa
0x22b8 = 0x060013fa
0x22bc = 0x784578a4
0x22c0 = 0x00181bfa
0x22c4 = 0x20468115
0x22c8 = 0x244503c4
0x22cc = 0xa1150180
0x22d0 = 0x78a48115
0x22d4 = 0xa1157845
0x22d8 = 0x00001504
0x22dc = 0x0f842004
0x22e0 = 0x1ffffffe
0x22e4 = 0x0380244f
0x22e8 = 0xb890b88f
0x22ec = 0x00001d04
0x22f0 = 0x00001508
0x22f4 = 0x07842046
0x22f8 = 0x03822445
0x22fc = 0x00801d08
0x2300 = 0x060013ff
0x2304 = 0x0f80240a
0x2308 = 0xffffff0f
0x230c = 0x01c02046
0x2310 = 0x00181bff
0x2314 = 0x060013f9
0x2318 = 0x01c02046
0x231c = 0x00181bf9
0x2320 = 0x060013fc
0x2324 = 0x01c02046
0x2328 = 0x00181bfc
0x232c = 0x060013ff
0x2330 = 0x01c02046
0x2334 = 0x00181bff
0x2338 = 0x20468114
0x233c = 0xa11401c0
0x2340 = 0x20468117
0x2344 = 0xa11701c0
0x2348 = 0x060013c8
0x234c = 0x1bc8b8a1
0x2350 = 0x13fd0018
0x2354 = 0x78a40600
0x2358 = 0x08022085
0x235c = 0x00181bfd
0x2360 = 0x060213f7
0x2364 = 0xb80cd807
0x2368 = 0x7a057ac4
0x236c = 0x00981bf7
0x2370 = 0x060213fa
0x2374 = 0x78457ac4
0x2378 = 0x00181bfa
0x237c = 0x78c48115
0x2380 = 0xb88fb88d
0x2384 = 0x13f7a115
0x2388 = 0x78e40600
0x238c = 0x1bf7b888
0x2390 = 0x13fa0018
0x2394 = 0x78e40600
0x2398 = 0x1bfab888
0x239c = 0x81150018
0x23a0 = 0xb88878e4
0x23a4 = 0x13f7a115
0x23a8 = 0x20040600
0x23ac = 0xb8900180
0x23b0 = 0xb892b891
0x23b4 = 0x00181bf7
0x23b8 = 0x060013f7
0x23bc = 0x01002004
0x23c0 = 0xb895b894
0x23c4 = 0x1bf7b896
0x23c8 = 0x13f80018
0x23cc = 0x20460600
0x23d0 = 0xb88203c0
0x23d4 = 0x00181bf8
0x23d8 = 0x060013f8
0x23dc = 0xb88678a4
0x23e0 = 0x00181bf8
0x23e4 = 0x060013fa
0x23e8 = 0x01c02004
0x23ec = 0xb899b898
0x23f0 = 0x1bfab89a
0x23f4 = 0x13fa0018
0x23f8 = 0xb8db0600
0x23fc = 0xb89db89c
0x2400 = 0x1bfab89e
0x2404 = 0x13fb0018
0x2408 = 0x78e40600
0x240c = 0x1bfbb88a
0x2410 = 0x13fb0018
0x2414 = 0x78c40600
0x2418 = 0x1bfbb88e
0x241c = 0x81150018
0x2420 = 0x01802004
0x2424 = 0xb892b891
0x2428 = 0x8115a115
0x242c = 0x01002004
0x2430 = 0xb896b895
0x2434 = 0x8116a115
0x2438 = 0x03c02046
0x243c = 0xa116b882
0x2440 = 0x78a48116
0x2444 = 0xa116b886
0x2448 = 0x20048115
0x244c = 0xb89901c0
0x2450 = 0xa115b89a
0x2454 = 0xb8db8115
0x2458 = 0xb89eb89d
0x245c = 0x8116a115
0x2460 = 0xb88a78e4
0x2464 = 0x8116a116
0x2468 = 0xb88e78c4
0x246c = 0x13c6a116
0x2470 = 0x70cf0602
0x2474 = 0xe1ffffff
0x2478 = 0xba8a7a04
0x247c = 0x00981bc6
0x2480 = 0x060213c7
0x2484 = 0xba897a04
0x2488 = 0x00981bc7
0x248c = 0x060213ca
0x2490 = 0x20857844
0x2494 = 0x1bca0018
0x2498 = 0x13e10018
0x249c = 0x72cf0600
0x24a0 = 0xa38c0088
0x24a4 = 0x1be1b8a0
0x24a8 = 0x129e0018
0x24ac = 0xb8998600
0x24b0 = 0x80181a9e
0x24b4 = 0x060013ea
0x24b8 = 0x03c02046
0x24bc = 0x1beab883
0x24c0 = 0x13ea0018
0x24c4 = 0x78a40600
0x24c8 = 0x1beab887
0x24cc = 0x13ea0018
0x24d0 = 0x78e40600
0x24d4 = 0x1beab88b
0x24d8 = 0x13ea0018
0x24dc = 0x78c40600
0x24e0 = 0x1beab88f
0x24e4 = 0x13ea0018
0x24e8 = 0x20040600
0x24ec = 0xb8930180
0x24f0 = 0x00181bea
0x24f4 = 0x060013ea
0x24f8 = 0x01002004
0x24fc = 0x1beab897
0x2500 = 0x13ea0018
0x2504 = 0x20040600
0x2508 = 0xb89b01c0
0x250c = 0x00181bea
0x2510 = 0x060013ea
0x2514 = 0xb89fb8db
0x2518 = 0x00181bea
0x251c = 0x060013eb
0x2520 = 0x03c02046
0x2524 = 0x1bebb883
0x2528 = 0x13eb0018
0x252c = 0x78a40600
0x2530 = 0x1bebb887
0x2534 = 0x13eb0018
0x2538 = 0x78e40600
0x253c = 0x1bebb88b
0x2540 = 0x13eb0018
0x2544 = 0x78c40600
0x2548 = 0x1bebb88f
0x254c = 0x13eb0018
0x2550 = 0x2504060d
0x2554 = 0xb8931180
0x2558 = 0x00181beb
0x255c = 0x060d13eb
0x2560 = 0x11002504
0x2564 = 0x1bebb897
0x2568 = 0x13eb0018
0x256c = 0x2504060d
0x2570 = 0xb89b11c0
0x2574 = 0x00181beb
0x2578 = 0x060013eb
0x257c = 0x10f0258a
0x2580 = 0xb89fb8db
0x2584 = 0x00181beb
0x2588 = 0xd805811b
0x258c = 0x1508a11b
0x2590 = 0xd9fc0000
0x2594 = 0x1d08b88f
0x2598 = 0x13ee0000
0x259c = 0x78e40600
0x25a0 = 0x1beeb889
0x25a4 = 0x13a10018
0x25a8 = 0xb8820600
0x25ac = 0x00181ba1
0x25b0 = 0x060013a5
0x25b4 = 0x1ba5b882
0x25b8 = 0x13a20018
0x25bc = 0xb8a20600
0x25c0 = 0x00181ba2
0x25c4 = 0x060013a3
0x25c8 = 0x1ba3b8a2
0x25cc = 0x13a40018
0x25d0 = 0xb8a20600
0x25d4 = 0x00181ba4
0x25d8 = 0x060013b5
0x25dc = 0x1bb5b880
0x25e0 = 0x13b70018
0x25e4 = 0xb8800600
0x25e8 = 0x00181bb7
0x25ec = 0x060013b8
0x25f0 = 0x1bb8b880
0x25f4 = 0x13b50018
0x25f8 = 0x78a40600
0x25fc = 0x1bb57825
0x2600 = 0x13b70018
0x2604 = 0x78a40600
0x2608 = 0x1bb77825
0x260c = 0x13b80018
0x2610 = 0x78a40600
0x2614 = 0x1bb87825
0x2618 = 0x121d0018
0x261c = 0x20058600
0x2620 = 0x00000f80
0x2624 = 0x1a1df800
0x2628 = 0x129e8018
0x262c = 0x20058600
0x2630 = 0x00000f80
0x2634 = 0x1a9e1f80
0x2638 = 0x129e8018
0x263c = 0x20058600
0x2640 = 0x00070f80
0x2644 = 0x1a9ee000
0x2648 = 0x13a58018
0x264c = 0xb8880600
0x2650 = 0x00181ba5
0x2654 = 0x060013a5
0x2658 = 0x1ba5b889
0x265c = 0x13a10018
0x2660 = 0xb8880600
0x2664 = 0x00181ba1
0x2668 = 0x060013a1
0x266c = 0x1ba1b889
0x2670 = 0x13d20018
0x2674 = 0x70cf0601
0x2678 = 0x0000ffff
0x267c = 0xb9807904
0x2680 = 0x00581bd2
0x2684 = 0x060113d2
0x2688 = 0xb9907930
0x268c = 0x00581bd2
0x2690 = 0x060113d3
0x2694 = 0xb9807904
0x2698 = 0x00581bd3
0x269c = 0x060113d3
0x26a0 = 0xb9907930
0x26a4 = 0x00581bd3
0x26a8 = 0x060113d4
0x26ac = 0xb9907930
0x26b0 = 0x00581bd4
0x26b4 = 0x060113d4
0x26b8 = 0xb9807904
0x26bc = 0x00581bd4
0x26c0 = 0x060113d5
0x26c4 = 0xb9907930
0x26c8 = 0x00581bd5
0x26cc = 0x060113d5
0x26d0 = 0xb9807904
0x26d4 = 0x00581bd5
0x26d8 = 0x060113d6
0x26dc = 0xb9807904
0x26e0 = 0x00581bd6
0x26e4 = 0x060113d7
0x26e8 = 0xb9807904
0x26ec = 0x00581bd7
0x26f0 = 0x060113d7
0x26f4 = 0xb9907930
0x26f8 = 0x00581bd7
0x26fc = 0x060113d8
0x2700 = 0xb9807904
0x2704 = 0x00581bd8
0x2708 = 0x060113d8
0x270c = 0xb9907930
0x2710 = 0x00581bd8
0x2714 = 0x060113cb
0x2718 = 0xb9807904
0x271c = 0x00581bcb
0x2720 = 0x060113cb
0x2724 = 0xb9907930
0x2728 = 0x00581bcb
0x272c = 0x060113cc
0x2730 = 0xb9807904
0x2734 = 0x00581bcc
0x2738 = 0x060113cc
0x273c = 0xb9907930
0x2740 = 0x00581bcc
0x2744 = 0x060113cd
0x2748 = 0xb9907930
0x274c = 0x00581bcd
0x2750 = 0x060113cd
0x2754 = 0xb9807904
0x2758 = 0x00581bcd
0x275c = 0x060113ce
0x2760 = 0xb9907930
0x2764 = 0x00581bce
0x2768 = 0x060113ce
0x276c = 0xb9807904
0x2770 = 0x00581bce
0x2774 = 0x060113cf
0x2778 = 0xb9807904
0x277c = 0x00581bcf
0x2780 = 0x060113d0
0x2784 = 0xb9807904
0x2788 = 0x00581bd0
0x278c = 0x060113d0
0x2790 = 0xb9907930
0x2794 = 0x00581bd0
0x2798 = 0x060113d1
0x279c = 0xb9807904
0x27a0 = 0x00581bd1
0x27a4 = 0x060113d1
0x27a8 = 0xb9907930
0x27ac = 0x00581bd1
0x27b0 = 0x060113d9
0x27b4 = 0xb9807904
0x27b8 = 0x00581bd9
0x27bc = 0x060113d9
0x27c0 = 0xb9907930
0x27c4 = 0x00581bd9
0x27c8 = 0x060113da
0x27cc = 0xb9807904
0x27d0 = 0x00581bda
0x27d4 = 0x060113da
0x27d8 = 0xb9907930
0x27dc = 0x00581bda
0x27e0 = 0x060113db
0x27e4 = 0xb9907930
0x27e8 = 0x00581bdb
0x27ec = 0x060113db
0x27f0 = 0xb9807904
0x27f4 = 0x00581bdb
0x27f8 = 0x060113dc
0x27fc = 0xb9907930
0x2800 = 0x00581bdc
0x2804 = 0x060113dc
0x2808 = 0xb9807904
0x280c = 0x00581bdc
0x2810 = 0x060113dd
0x2814 = 0xb9807904
0x2818 = 0x00581bdd
0x281c = 0x060113de
0x2820 = 0xb9807904
0x2824 = 0x00581bde
0x2828 = 0x060113de
0x282c = 0xb9907930
0x2830 = 0x00581bde
0x2834 = 0x060113df
0x2838 = 0xb9807904
0x283c = 0x00581bdf
0x2840 = 0x060113df
0x2844 = 0xb9907930
0x2848 = 0x00581bdf
0x284c = 0x060113be
0x2850 = 0xb9807904
0x2854 = 0x00581bbe
0x2858 = 0x060113be
0x285c = 0xb9907930
0x2860 = 0x00581bbe
0x2864 = 0x060113bf
0x2868 = 0xb9807904
0x286c = 0x00581bbf
0x2870 = 0x060113bf
0x2874 = 0xb9907930
0x2878 = 0x00581bbf
0x287c = 0x060113c0
0x2880 = 0xb9807904
0x2884 = 0x00581bc0
0x2888 = 0x060113c0
0x288c = 0xb9907930
0x2890 = 0x00581bc0
0x2894 = 0x060113c1
0x2898 = 0xb9807904
0x289c = 0x00581bc1
0x28a0 = 0x060113ba
0x28a4 = 0xb9807904
0x28a8 = 0x00581bba
0x28ac = 0x060113ba
0x28b0 = 0xb9907930
0x28b4 = 0x00581bba
0x28b8 = 0x060113bb
0x28bc = 0xb9807904
0x28c0 = 0x00581bbb
0x28c4 = 0x060113bb
0x28c8 = 0xb9907930
0x28cc = 0x00581bbb
0x28d0 = 0x060113bc
0x28d4 = 0xb9807904
0x28d8 = 0x00581bbc
0x28dc = 0x060113bc
0x28e0 = 0xb9907930
0x28e4 = 0x00581bbc
0x28e8 = 0x060113bd
0x28ec = 0xb9807904
0x28f0 = 0x00581bbd
0x28f4 = 0x060113c2
0x28f8 = 0xb9807904
0x28fc = 0x00581bc2
0x2900 = 0x060113c2
0x2904 = 0xb9907930
0x2908 = 0x00581bc2
0x290c = 0x060113c3
0x2910 = 0xb9807904
0x2914 = 0x00581bc3
0x2918 = 0x060113c3
0x291c = 0xb9907930
0x2920 = 0x00581bc3
0x2924 = 0x060113c4
0x2928 = 0xb9807904
0x292c = 0x00581bc4
0x2930 = 0x060113c4
0x2934 = 0xb9907930
0x2938 = 0x00581bc4
0x293c = 0x060113c5
0x2940 = 0xb9807904
0x2944 = 0x00581bc5
0x2948 = 0x060113ab
0x294c = 0xb9807904
0x2950 = 0x00581bab
0x2954 = 0x060113ab
0x2958 = 0xb9907930
0x295c = 0x00581bab
0x2960 = 0x060113ac
0x2964 = 0xb9807904
0x2968 = 0x00581bac
0x296c = 0x060113ac
0x2970 = 0xb9907930
0x2974 = 0x00581bac
0x2978 = 0x060113ad
0x297c = 0xb9907930
0x2980 = 0x00581bad
0x2984 = 0x060113ad
0x2988 = 0xb9807904
0x298c = 0x00581bad
0x2990 = 0x060113ae
0x2994 = 0xb9907930
0x2998 = 0x00581bae
0x299c = 0x060113ae
0x29a0 = 0xb9807904
0x29a4 = 0x00581bae
0x29a8 = 0x060113af
0x29ac = 0xb9807904
0x29b0 = 0x00581baf
0x29b4 = 0x060113af
0x29b8 = 0xb9907930
0x29bc = 0x00581baf
0x29c0 = 0x060113a6
0x29c4 = 0xb9807904
0x29c8 = 0x00581ba6
0x29cc = 0x060113a6
0x29d0 = 0xb9907930
0x29d4 = 0x00581ba6
0x29d8 = 0x060113a7
0x29dc = 0xb9807904
0x29e0 = 0x00581ba7
0x29e4 = 0x060113a7
0x29e8 = 0xb9907930
0x29ec = 0x00581ba7
0x29f0 = 0x060113a8
0x29f4 = 0xb9907930
0x29f8 = 0x00581ba8
0x29fc = 0x060113a8
0x2a00 = 0xb9807904
0x2a04 = 0x00581ba8
0x2a08 = 0x060113a9
0x2a0c = 0xb9907930
0x2a10 = 0x00581ba9
0x2a14 = 0x060113a9
0x2a18 = 0xb9807904
0x2a1c = 0x00581ba9
0x2a20 = 0x060113aa
0x2a24 = 0xb9807904
0x2a28 = 0x00581baa
0x2a2c = 0x060113aa
0x2a30 = 0xb9907930
0x2a34 = 0x00581baa
0x2a38 = 0x060113b0
0x2a3c = 0xb9807904
0x2a40 = 0x00581bb0
0x2a44 = 0x060113b0
0x2a48 = 0xb9907930
0x2a4c = 0x00581bb0
0x2a50 = 0x060113b1
0x2a54 = 0xb9807904
0x2a58 = 0x00581bb1
0x2a5c = 0x060113b1
0x2a60 = 0xb9907930
0x2a64 = 0x00581bb1
0x2a68 = 0x060113b2
0x2a6c = 0xb9907930
0x2a70 = 0x00581bb2
0x2a74 = 0x060113b2
0x2a78 = 0xb9807904
0x2a7c = 0x00581bb2
0x2a80 = 0x060113b3
0x2a84 = 0xb9907930
0x2a88 = 0x00581bb3
0x2a8c = 0x060113b3
0x2a90 = 0xb9807904
0x2a94 = 0x00581bb3
0x2a98 = 0x060113b4
0x2a9c = 0xb8807824
0x2aa0 = 0x00181bb4
0x2aa4 = 0x060013b4
0x2aa8 = 0xb8907810
0x2aac = 0x00181bb4
0x2ab0 = 0xfe8f07bd
0x2ab4 = 0xc5e1c0f1
0x2ab8 = 0x01750819
0x2abc = 0x26337508
0x2ac0 = 0x0080734a
0x2ac4 = 0x274006e4
0x2ac8 = 0x20147300
0x2acc = 0x78000280
0x2ad0 = 0x71cf70eb
0x2ad4 = 0x12d70000
0x2ad8 = 0xff4f0da2
0x2adc = 0x72cf6d34
0x2ae0 = 0x0b880088
0x2ae4 = 0x79a5821a
0x2ae8 = 0x2086792f
0x2aec = 0x78250fc3
0x2af0 = 0x078da21a
0x2af4 = 0x78e0fe8f
0x2af8 = 0x008870cf
0x2afc = 0x800cafbc
0x2b00 = 0x7fe0b823
0x2b04 = 0x78e0b8c0
0x2b08 = 0xc5e1c0f1
0x2b0c = 0x008875cf
0x2b10 = 0x85370c04
0x2b14 = 0xb982e080
0x2b18 = 0x8513a537
0x2b1c = 0xb8a2f21a
0x2b20 = 0x248aa513
0x2b24 = 0x78e07a0f
0x2b28 = 0x018020a8
0x2b2c = 0xb8e28517
0x2b30 = 0x78e0f402
0x2b34 = 0x009f0851
0x2b38 = 0x010072cf
0x2b3c = 0xd8004640
0x2b40 = 0x0120097e
0x2b44 = 0x71cf7108
0x2b48 = 0x13290000
0x2b4c = 0xf01a70eb
0x2b50 = 0xa513b882
0x2b54 = 0x7a0f248a
0x2b58 = 0x20a878e0
0x2b5c = 0x851701c0
0x2b60 = 0xf403b8e2
0x2b64 = 0x082178e0
0x2b68 = 0x72cf009f
0x2b6c = 0x46400100
0x2b70 = 0x094ed800
0x2b74 = 0x71080120
0x2b78 = 0x71cf70eb
0x2b7c = 0x132a0000
0x2b80 = 0xff4f0cfa
0x2b84 = 0xb8828517
0x2b88 = 0x06f5a517
0x2b8c = 0x78e0fe8f
0x2b90 = 0x0e6ec0f1
0x2b94 = 0x75cffe8f
0x2b98 = 0x0bd80088
0x2b9c = 0x10011588
0x2ba0 = 0x1d88b983
0x2ba4 = 0x15b91040
0x2ba8 = 0x089d9601
0x2bac = 0x09910010
0x2bb0 = 0x15b9005f
0x2bb4 = 0x72cf9600
0x2bb8 = 0x46180100
0x2bbc = 0x1db9b881
0x2bc0 = 0xd8019018
0x2bc4 = 0x012008fa
0x2bc8 = 0x208ad903
0x2bcc = 0x15880a0f
0x2bd0 = 0x0f2a100f
0x2bd4 = 0x701affef
0x2bd8 = 0xbfe37608
0x2bdc = 0x906126cc
0x2be0 = 0x2042f405
0x2be4 = 0x08eb2040
0x2be8 = 0xbfe38055
0x2bec = 0x906126cc
0x2bf0 = 0x72cff40e
0x2bf4 = 0x46400100
0x2bf8 = 0x08c6d800
0x2bfc = 0x71080120
0x2c00 = 0x71cf70eb
0x2c04 = 0x132b0000
0x2c08 = 0xff4f0c72
0x2c0c = 0x20cae681
0x2c10 = 0x21ca07c2
0x2c14 = 0x00000f82
0x2c18 = 0x0c601418
0x2c1c = 0xf036ff42
0x2c20 = 0x010072cf
0x2c24 = 0xd8004640
0x2c28 = 0x01200896
0x2c2c = 0x70eb7108
0x2c30 = 0x000071cf
0x2c34 = 0x0c46132c
0x2c38 = 0xf028ff4f
0x2c3c = 0x010072cf
0x2c40 = 0xf0204660
0x2c44 = 0x005e0937
0x2c48 = 0x960015b9
0x2c4c = 0x010072cf
0x2c50 = 0xb8a146a8
0x2c54 = 0x90181db9
0x2c58 = 0x0866d801
0x2c5c = 0xd9030120
0x2c60 = 0x7a0f248a
0x2c64 = 0x20a878e0
0x2c68 = 0x15880200
0x2c6c = 0xb8e31000
0x2c70 = 0x78e0f402
0x2c74 = 0x00df0815
0x2c78 = 0x72cff1d4
0x2c7c = 0x46d00100
0x2c80 = 0x083ed801
0x2c84 = 0xd9030120
0x2c88 = 0x10001588
0x2c8c = 0x1d88b883
0x2c90 = 0x05d51000
0x2c94 = 0x78e0fe8f
0x2c98 = 0x008871cf
0x2c9c = 0x81130c04
0x2ca0 = 0xa113b8a1
0x2ca4 = 0xffef0665
0x2ca8 = 0x78e0d800
0x2cac = 0xffef06e5
0x2cb0 = 0x78e0d801
0x2cb4 = 0x008871cf
0x2cb8 = 0x81130c04
0x2cbc = 0xa113b881
0x2cc0 = 0xffef0649
0x2cc4 = 0x78e0d800
0x2cc8 = 0xc5e1c0f1
0x2ccc = 0x008875cf
0x2cd0 = 0x851e0bd8
0x2cd4 = 0x009e080d
0x2cd8 = 0xffef0e32
0x2cdc = 0xf009d801
0x2ce0 = 0x010072cf
0x2ce4 = 0xd801471c
0x2ce8 = 0x00e00fd6
0x2cec = 0x15b9d903
0x2cf0 = 0x080f9600
0x2cf4 = 0x0e9e005e
0x2cf8 = 0xd800ffef
0x2cfc = 0x72cff008
0x2d00 = 0x46d00100
0x2d04 = 0x0fbad801
0x2d08 = 0xd90300e0
0x2d0c = 0xfe8f0571
0x2d10 = 0xbb18dbbc
0x2d14 = 0x008871cf
0x2d18 = 0xe0800a90
0x2d1c = 0x72cf811b
0x2d20 = 0xffff43ff
0x2d24 = 0x20c57844
0x2d28 = 0xa11b00c2
0x2d2c = 0x78e07ee0
0x2d30 = 0x081ac0f1
0x2d34 = 0xd81f0020
0x2d38 = 0x00200812
0x2d3c = 0x080ed81c
0x2d40 = 0xd81b0020
0x2d44 = 0x7ee0c0d1
0x2d48 = 0x210fd900
0x2d4c = 0x70cf0001
0x2d50 = 0x1c000088
0x2d54 = 0xa036a031
0x2d58 = 0x78e07ee0
0x2d5c = 0xc5e1c0f1
0x2d60 = 0x01750819
0x2d64 = 0x26337508
0x2d68 = 0x0080734a
0x2d6c = 0x274006bc
0x2d70 = 0x20147300
0x2d74 = 0x78000280
0x2d78 = 0x71cf70eb
0x2d7c = 0x12dc0000
0x2d80 = 0xff4f0afa
0x2d84 = 0x79a56d34
0x2d88 = 0x12002d40
0x2d8c = 0x2d407825
0x2d90 = 0x79051301
0x2d94 = 0x14002d40
0x2d98 = 0x2d407825
0x2d9c = 0x79051501
0x2da0 = 0x16002d40
0x2da4 = 0xbd1c7825
0x2da8 = 0x72cf78a5
0x2dac = 0x0bd80088
0x2db0 = 0x790fa204
0x2db4 = 0xb8dba225
0x2db8 = 0x04c5a20d
0x2dbc = 0x78e0fe8f
0x2dc0 = 0xc6e1c5e1
0x2dc4 = 0x75cfdbf9
0x2dc8 = 0xffff003f
0x2dcc = 0x008871cf
0x2dd0 = 0x76cf0bd8
0x2dd4 = 0x0000ffc0
0x2dd8 = 0xfffc72cf
0x2ddc = 0xe0801bff
0x2de0 = 0xbb0a810f
0x2de4 = 0x7e04f209
0x2de8 = 0xa1af7dc5
0x2dec = 0x8000111c
0x2df0 = 0x78657844
0x2df4 = 0x78c4f006
0x2df8 = 0x111ca10f
0x2dfc = 0x78448000
0x2e00 = 0x8000191c
0x2e04 = 0x7fe0c6c1
0x2e08 = 0x78e0c5c1
0x2e0c = 0xc5e1c0f1
0x2e10 = 0x01750819
0x2e14 = 0x26337508
0x2e18 = 0x0080734a
0x2e1c = 0x274006ec
0x2e20 = 0x20147300
0x2e24 = 0x78000280
0x2e28 = 0x71cf70eb
0x2e2c = 0x12db0000
0x2e30 = 0xff4f0a4a
0x2e34 = 0x79a56d34
0x2e38 = 0x12002d40
0x2e3c = 0x2d407825
0x2e40 = 0x79051301
0x2e44 = 0x14002d40
0x2e48 = 0x2d407825
0x2e4c = 0x79051501
0x2e50 = 0x16002d40
0x2e54 = 0xbd1c7825
0x2e58 = 0x72cf78a5
0x2e5c = 0x60c80088
0x2e60 = 0xa20ea20d
0x2e64 = 0x04c12053
0x2e68 = 0xa210a22f
0x2e6c = 0xb8d7a211
0x2e70 = 0x040da212
0x2e74 = 0x78e0fe8f
0x2e78 = 0x008870cf
0x2e7c = 0x18686d60
0x2e80 = 0x3e000f80
0x2e84 = 0x18680000
0x2e88 = 0x3d000f80
0x2e8c = 0x7ee00007
0x2e90 = 0x008870cf
0x2e94 = 0x18686d60
0x2e98 = 0x3d000f80
0x2e9c = 0x7ee00200
0x2ea0 = 0x0bb6c0f1
0x2ea4 = 0xd9000000
0x2ea8 = 0x20cce091
0x2eac = 0x20ca84a2
0x2eb0 = 0xf4030042
0x2eb4 = 0x780fd801
0x2eb8 = 0x7ee0c0d1
0x2ebc = 0x008870cf
0x2ec0 = 0x8007b0b4
0x2ec4 = 0x0f802004
0x2ec8 = 0x00000080
0x2ecc = 0xd801e080
0x2ed0 = 0x78c07fe0
0x2ed4 = 0x0baec0f1
0x2ed8 = 0xe8050000
0x2edc = 0x0000081e
0x2ee0 = 0xd801e803
0x2ee4 = 0x0c7af007
0x2ee8 = 0x08120000
0x2eec = 0xe8fb0000
0x2ef0 = 0xc0d1d800
0x2ef4 = 0x78e07ee0
0x2ef8 = 0x0fc6c0f1
0x2efc = 0xe809ffcf
0x2f00 = 0x00000cbe
0x2f04 = 0xffcf0fba
0x2f08 = 0xd801e080
0x2f0c = 0xd800f402
0x2f10 = 0x7ee0c0d1
0x2f14 = 0x0af2c0f1
0x2f18 = 0x0bb2fe8f
0x2f1c = 0x75080020
0x2f20 = 0x008872cf
0x2f24 = 0x82c425b0
0x2f28 = 0xe89cd900
0x2f2c = 0x26d1bee2
0x2f30 = 0x20ca90e1
0x2f34 = 0xf2030041
0x2f38 = 0x780fd801
0x2f3c = 0x0060083e
0x2f40 = 0x265378a4
0x2f44 = 0x0f261000
0x2f48 = 0x78a40020
0x2f4c = 0xbec07edd
0x2f50 = 0x00200faa
0x2f54 = 0x13402604
0x2f58 = 0x00200972
0x2f5c = 0x13402604
0x2f60 = 0xfe8f0315
0x2f64 = 0x0a9ac0f1
0x2f68 = 0x0b62fe8f
0x2f6c = 0x75080020
0x2f70 = 0x9000270a
0x2f74 = 0x008871cf
0x2f78 = 0x81c425b0
0x2f7c = 0xf213d800
0x2f80 = 0x010072cf
0x2f84 = 0xd8013854
0x2f88 = 0x00e00c56
0x2f8c = 0x0eded903
0x2f90 = 0x70a90020
0x2f94 = 0x00200f66
0x2f98 = 0x0fe270a9
0x2f9c = 0x70a90020
0x2fa0 = 0xbee2f01d
0x2fa4 = 0x90e126d1
0x2fa8 = 0x006120ca
0x2fac = 0x0fce780f
0x2fb0 = 0x78a40020
0x2fb4 = 0x10002652
0x2fb8 = 0x0eb2b8c0
0x2fbc = 0x78a40020
0x2fc0 = 0x205278dd
0x2fc4 = 0x20530000
0x2fc8 = 0x0f320010
0x2fcc = 0x20040020
0x2fd0 = 0x08fa2340
0x2fd4 = 0x20040020
0x2fd8 = 0xe7802340
0x2fdc = 0x90a126d1
0x2fe0 = 0x90e126d1
0x2fe4 = 0x72cff405
0x2fe8 = 0x38740100
0x2fec = 0xe780f008
0x2ff0 = 0x902126d1
0x2ff4 = 0x72cff409
0x2ff8 = 0x389c0100
0x2ffc = 0x0be2d801
0x3000 = 0xd90300e0
0x3004 = 0xe780f009
0x3008 = 0x906126d1
0x300c = 0x72cff405
0x3010 = 0x38c40100
0x3014 = 0x0251f1f4
0x3018 = 0x78e0fe8f
0x301c = 0x008871cf
0x3020 = 0x810425b0
0x3024 = 0x8103b8e0
0x3028 = 0x026220cf
0x302c = 0x026120d0
0x3030 = 0x8103a103
0x3034 = 0xa103b8b5
0x3038 = 0x008871cf
0x303c = 0x8100b0b4
0x3040 = 0x0e012086
0x3044 = 0x7ee0a100
0x3048 = 0x008870cf
0x304c = 0x1818262c
0x3050 = 0x40000f80
0x3054 = 0x7ee00000
0x3058 = 0xc5e1c0f1
0x305c = 0xbd07dda5
0x3060 = 0x7f80240a
0x3064 = 0x52810000
0x3068 = 0x008871cf
0x306c = 0x20a8262c
0x3070 = 0x810601c0
0x3074 = 0x075e0807
0x3078 = 0x8166bd61
0x307c = 0x010072cf
0x3080 = 0xd80f3a98
0x3084 = 0xbb3dd903
0x3088 = 0x0db6bbc0
0x308c = 0x75980120
0x3090 = 0xd801e580
0x3094 = 0xfeaf01e9
0x3098 = 0x000c20c2
0x309c = 0x008871cf
0x30a0 = 0xa108262c
0x30a4 = 0x78e07ee0
0x30a8 = 0x008871cf
0x30ac = 0xa107262c
0x30b0 = 0x78e07ee0
0x30b4 = 0xb910b81f
0x30b8 = 0x7a057825
0x30bc = 0x008870cf
0x30c0 = 0xa047262c
0x30c4 = 0x78e07ee0
0x30c8 = 0x093ac0f1
0x30cc = 0x2050fe8f
0x30d0 = 0x7508800f
0x30d4 = 0x76cff412
0x30d8 = 0x0a900088
0x30dc = 0x2d40863a
0x30e0 = 0xb9be1780
0x30e4 = 0xa61a7825
0x30e8 = 0x861bef8d
0x30ec = 0xb8a6bd06
0x30f0 = 0xa61b78a5
0x30f4 = 0xfe8f0179
0x30f8 = 0x0f8270eb
0x30fc = 0xd9acff2f
0x3100 = 0x70ebf1eb
0x3104 = 0xff2f0f76
0x3108 = 0xf1f1d9ac
0x310c = 0x08f6c0f1
0x3110 = 0x09bafe8f
0x3114 = 0x75080020
0x3118 = 0x0d637708
0x311c = 0xd8501011
0x3120 = 0x7000240a
0x3124 = 0x20a878e0
0x3128 = 0x78e00140
0x312c = 0x72cf78e0
0x3130 = 0x8480001e
0x3134 = 0xffef0d6e
0x3138 = 0x094aba61
0x313c = 0x71080020
0x3140 = 0xe1807608
0x3144 = 0x906126cc
0x3148 = 0xeaf6f402
0x314c = 0x26cce180
0x3150 = 0xf40d9061
0x3154 = 0x008873cf
0x3158 = 0x836401d8
0x315c = 0x010072cf
0x3160 = 0xd8003910
0x3164 = 0x01200852
0x3168 = 0xee897108
0x316c = 0x010072cf
0x3170 = 0xd8013938
0x3174 = 0x00e00a6a
0x3178 = 0x25507108
0x317c = 0xef11100e
0x3180 = 0x71cfee8a
0x3184 = 0x25340088
0x3188 = 0xbd038108
0x318c = 0x7d05b8a3
0x3190 = 0xf033a1a8
0x3194 = 0x0ee670eb
0x3198 = 0xd9acff2f
0x319c = 0xed1df1f3
0x31a0 = 0x77cfee91
0x31a4 = 0x1fe00088
0x31a8 = 0x2d408712
0x31ac = 0xb8b314c1
0x31b0 = 0xa7127825
0x31b4 = 0x8711ee8c
0x31b8 = 0xb8b8bd18
0x31bc = 0xa7b17d05
0x31c0 = 0x70ebf01b
0x31c4 = 0xff2f0eb6
0x31c8 = 0xf1edd9ac
0x31cc = 0x0eae70eb
0x31d0 = 0xd9acff2f
0x31d4 = 0xee93f1f1
0x31d8 = 0x008877cf
0x31dc = 0x87311fe0
0x31e0 = 0x16002d40
0x31e4 = 0x7825b9b8
0x31e8 = 0xee8ea711
0x31ec = 0xbd138712
0x31f0 = 0x78a5b8b3
0x31f4 = 0x0079a712
0x31f8 = 0x70ebfe8f
0x31fc = 0xff2f0e7e
0x3200 = 0xf1ecd9ac
0x3204 = 0x0e7670eb
0x3208 = 0xd9acff2f
0x320c = 0x78e0f1f0
0x3210 = 0x008871cf
0x3214 = 0x8112262c
0x3218 = 0x7ee0a111
0x321c = 0x0feac0f1
0x3220 = 0xd80ffe6f
0x3224 = 0x008876cf
0x3228 = 0x86bd2f60
0x322c = 0x010072cf
0x3230 = 0xd9033ab8
0x3234 = 0x00e00f82
0x3238 = 0xa6bc73a9
0x323c = 0xfeaf0039
0x3240 = 0x78e070a9
0x3244 = 0x008870cf
0x3248 = 0x8003b0b4
0x324c = 0x7fe0b822
0x3250 = 0x78e0b8c3
0x3254 = 0x0876c0f1
0x3258 = 0x71cf0000
0x325c = 0x23cc0088
0x3260 = 0x1170e804
0x3264 = 0xf0040600
0x3268 = 0x8600113d
0x326c = 0xc0d1b8c4
0x3270 = 0x78e07ee0
0x3274 = 0x008870cf
0x3278 = 0x800425b0
0x327c = 0x78e07ee0
0x3280 = 0x008870cf
0x3284 = 0x80022b80
0x3288 = 0xb8c07fe0
0x328c = 0x008870cf
0x3290 = 0x8000262c
0x3294 = 0x7fe0b82b
0x3298 = 0x78e0b8c0
0x329c = 0x008870cf
0x32a0 = 0x181c262c
0x32a4 = 0x04000f80
0x32a8 = 0x05a10000
0x32ac = 0x78e0ffcf
0x32b0 = 0x008870cf
0x32b4 = 0x8009262c
0x32b8 = 0x78e07ee0
0x32bc = 0x008871cf
0x32c0 = 0xa109262c
0x32c4 = 0x78e07ee0
0x32c8 = 0x008870cf
0x32cc = 0x800325b0
0x32d0 = 0x2052b823
0x32d4 = 0x7fe00000
0x32d8 = 0x78e0b8c0
0x32dc = 0xda00e186
0x32e0 = 0x002d0034
0x32e4 = 0x008d20ca
0x32e8 = 0x70412633
0x32ec = 0x06b40080
0x32f0 = 0x72022740
0x32f4 = 0x7a007a34
0x32f8 = 0xf00db82b
0x32fc = 0xf00bb82d
0x3300 = 0xf009b82e
0x3304 = 0xf007b823
0x3308 = 0xf005b832
0x330c = 0xf003b825
0x3310 = 0xb8c0b824
0x3314 = 0x78e07ee0
0x3318 = 0x008871cf
0x331c = 0x81121fe0
0x3320 = 0xa112b892
0x3324 = 0x78e07ee0
0x3328 = 0xe906da00
0x332c = 0x0050090d
0x3330 = 0xf0067048
0x3334 = 0xf003b82e
0x3338 = 0xb8c0b833
0x333c = 0x78e07ee0
0x3340 = 0x008870cf
0x3344 = 0x18042fdc
0x3348 = 0x00000f80
0x334c = 0x72cf4000
0x3350 = 0x39600100
0x3354 = 0x0089d801
0x3358 = 0xd90300e0
0x335c = 0x70cfc0f1
0x3360 = 0x33c40088
0x3364 = 0x86011006
0x3368 = 0x8f981803
0x336c = 0x40000000
0x3370 = 0x8f981808
0x3374 = 0x40000000
0x3378 = 0x039e0913
0x337c = 0x010072cf
0x3380 = 0xd8013a74
0x3384 = 0x00e0085a
0x3388 = 0xc0d1d903
0x338c = 0x78e07ee0
0x3390 = 0x0b2ec0f1
0x3394 = 0xe808ffcf
0x3398 = 0x010072cf
0x339c = 0xd8013984
0x33a0 = 0xf007d903
0x33a4 = 0x010072cf
0x33a8 = 0xd80139c0
0x33ac = 0x0832d900
0x33b0 = 0x0f9200c0
0x33b4 = 0xc0d1ffcf
0x33b8 = 0x78e07ee0
0x33bc = 0x008870cf
0x33c0 = 0x18702f60
0x33c4 = 0x00080f80
0x33c8 = 0x7ee00000
0x33cc = 0x008870cf
0x33d0 = 0x18042fdc
0x33d4 = 0x00080f80
0x33d8 = 0x7ee00000
0x33dc = 0x008870cf
0x33e0 = 0x18082fdc
0x33e4 = 0x00080f80
0x33e8 = 0x7ee00000
0x33ec = 0x008870cf
0x33f0 = 0x18782f60
0x33f4 = 0x00080f80
0x33f8 = 0x7ee00000
0x33fc = 0x0ac2c0f1
0x3400 = 0xe806ffcf
0x3404 = 0x010072cf
0x3408 = 0xf00539fc
0x340c = 0x010072cf
0x3410 = 0xd8013a38
0x3414 = 0x00a00fca
0x3418 = 0x0fb6d903
0x341c = 0xc0d1ffcf
0x3420 = 0x78e07ee0
0x3424 = 0x008870cf
0x3428 = 0x801d2f60
0x342c = 0x7fe0b833
0x3430 = 0x78e0b8c0
0x3434 = 0x0dcac0f1
0x3438 = 0x0e92fe4f
0x343c = 0xc1a2ffef
0x3440 = 0xe836dd00
0x3444 = 0x31102440
0x3448 = 0x000070cf
0x344c = 0x71a90b44
0x3450 = 0x73a9da01
0x3454 = 0x254a7598
0x3458 = 0x08560040
0x345c = 0x260a0320
0x3460 = 0xd90f0400
0x3464 = 0x0d82700a
0x3468 = 0x72a901a0
0x346c = 0x70cfc540
0x3470 = 0x0b440000
0x3474 = 0xdb01c101
0x3478 = 0x75b87598
0x347c = 0x0040264a
0x3480 = 0x032009c6
0x3484 = 0x0040274a
0x3488 = 0x72cfc301
0x348c = 0x3ca40100
0x3490 = 0xd90270a9
0x3494 = 0x008e2b41
0x3498 = 0x018f2b41
0x349c = 0x2653bbc1
0x34a0 = 0x081e10c4
0x34a4 = 0x27530160
0x34a8 = 0xf0091045
0x34ac = 0x010072cf
0x34b0 = 0xd8013d14
0x34b4 = 0x00a00f2a
0x34b8 = 0x05ad71a9
0x34bc = 0xc0a2fe6f
0x34c0 = 0x081ec0f1
0x34c4 = 0x088e0000
0x34c8 = 0x083e0000
0x34cc = 0x09660000
0x34d0 = 0x0b4e0000
0x34d4 = 0xc0d1ffcf
0x34d8 = 0x78e07ee0
0x34dc = 0x008871cf
0x34e0 = 0x810f0c04
0x34e4 = 0xa10fb8a0
0x34e8 = 0xb89f8114
0x34ec = 0x8114a114
0x34f0 = 0x0f802004
0x34f4 = 0xffff8000
0x34f8 = 0xa114b890
0x34fc = 0xb8de8114
0x3500 = 0x7ee0a114
0x3504 = 0x008871cf
0x3508 = 0x112ab384
0x350c = 0xb8a38600
0x3510 = 0x8018192a
0x3514 = 0x8600114b
0x3518 = 0x194bb8a2
0x351c = 0x71cf8018
0x3520 = 0x23cc0088
0x3524 = 0x8600110d
0x3528 = 0x190db8bc
0x352c = 0x11628018
0x3530 = 0xb8b20600
0x3534 = 0x00181962
0x3538 = 0x86001116
0x353c = 0x1916b8bb
0x3540 = 0x11658018
0x3544 = 0xb8a30600
0x3548 = 0x00181965
0x354c = 0x78e07ee0
0x3550 = 0x72cfc0f1
0x3554 = 0x38ec0100
0x3558 = 0x0e86d801
0x355c = 0xd90200a0
0x3560 = 0xffcf0d6a
0x3564 = 0x008871cf
0x3568 = 0xe080b384
0x356c = 0x8600114d
0x3570 = 0x036120cf
0x3574 = 0x052120cf
0x3578 = 0x042220cf
0x357c = 0x05e220cf
0x3580 = 0x8018194d
0x3584 = 0x86001137
0x3588 = 0x1937b8a0
0x358c = 0x112a8018
0x3590 = 0xb8a08600
0x3594 = 0x8018192a
0x3598 = 0x8600114b
0x359c = 0x194bb8a0
0x35a0 = 0x71cf8018
0x35a4 = 0x21d00088
0x35a8 = 0xb891811c
0x35ac = 0xc0d1a11c
0x35b0 = 0x78e07ee0
0x35b4 = 0xc5e1c0f1
0x35b8 = 0x01750819
0x35bc = 0x26337508
0x35c0 = 0x0080734a
0x35c4 = 0x274006ac
0x35c8 = 0x20147300
0x35cc = 0x78000280
0x35d0 = 0x71cf70eb
0x35d4 = 0x12d80000
0x35d8 = 0xff0f0aa2
0x35dc = 0x79a56d34
0x35e0 = 0x12002d40
0x35e4 = 0x2d407825
0x35e8 = 0x79051301
0x35ec = 0x14002d40
0x35f0 = 0x2d407825
0x35f4 = 0x79051501
0x35f8 = 0x16002d40
0x35fc = 0xbd1c7825
0x3600 = 0x200478a5
0x3604 = 0xffff0f81
0x3608 = 0x72cf0000
0x360c = 0x2f600088
0x3610 = 0xa202a221
0x3614 = 0xa2237910
0x3618 = 0x05c12053
0x361c = 0xa225a224
0x3620 = 0xa227a226
0x3624 = 0x780fa208
0x3628 = 0x0455a209
0x362c = 0x78e0fe4f
0x3630 = 0x008871cf
0x3634 = 0x810a2f60
0x3638 = 0xa10ab8bd
0x363c = 0xb8be810a
0x3640 = 0x7ee0a10a
0x3644 = 0x70cfd910
0x3648 = 0x262c0088
0x364c = 0x7ee0a036
0x3650 = 0x70cfd920
0x3654 = 0x262c0088
0x3658 = 0x7ee0a031
0x365c = 0x70cfd920
0x3660 = 0x262c0088
0x3664 = 0x7ee0a036
0x3668 = 0x0b9ac0f1
0x366c = 0x2050fe4f
0x3670 = 0x7508800f
0x3674 = 0x76cff419
0x3678 = 0x0a900088
0x367c = 0x2d408639
0x3680 = 0xb9a81200
0x3684 = 0xa6197825
0x3688 = 0x861aef94
0x368c = 0x14c12d40
0x3690 = 0x7825b8b3
0x3694 = 0xef93a61a
0x3698 = 0xbd04861b
0x369c = 0x78a5b8a4
0x36a0 = 0x03cda61b
0x36a4 = 0x70ebfe4f
0x36a8 = 0xff2f09d2
0x36ac = 0xf1e5d9ac
0x36b0 = 0x09ca70eb
0x36b4 = 0xd9acff2f
0x36b8 = 0x70ebf1e9
0x36bc = 0xff2f09be
0x36c0 = 0xf1ecd9ac
0x36c4 = 0x008872cf
0x36c8 = 0x71cf0a90
0x36cc = 0x21d00088
0x36d0 = 0x821ee080
0x36d4 = 0xb88bf209
0x36d8 = 0x821da21e
0x36dc = 0x8115a21d
0x36e0 = 0x01802046
0x36e4 = 0xb8abf008
0x36e8 = 0x821da21e
0x36ec = 0x8115a21d
0x36f0 = 0x01802045
0x36f4 = 0x7ee0a115
0x36f8 = 0x0b0ac0f1
0x36fc = 0x2050fe4f
0x3700 = 0x7508800f
0x3704 = 0x76cff412
0x3708 = 0x0a900088
0x370c = 0x2d40863a
0x3710 = 0xb9b91640
0x3714 = 0xa61a7825
0x3718 = 0x861bef8d
0x371c = 0xb8a5bd05
0x3720 = 0xa61b78a5
0x3724 = 0xfe4f0349
0x3728 = 0x095270eb
0x372c = 0xd9acff2f
0x3730 = 0x70ebf1eb
0x3734 = 0xff2f0946
0x3738 = 0xf1f1d9ac
0x373c = 0x0fff218a
0x3740 = 0x008870cf
0x3744 = 0x180633c4
0x3748 = 0x18038058
0x374c = 0x7ee08058
0x3750 = 0xc5e1c0f1
0x3754 = 0x09ba7508
0x3758 = 0xd801ffef
0x375c = 0x210fd900
0x3760 = 0x70cf0341
0x3764 = 0x26a80088
0x3768 = 0x236fa022
0x376c = 0x09a2003f
0x3770 = 0xd800ffef
0x3774 = 0xfe4f0309
0x3778 = 0x008871cf
0x377c = 0xe0800a90
0x3780 = 0xf20a811b
0x3784 = 0xa11bb889
0x3788 = 0xb88a811b
0x378c = 0x811ba11b
0x3790 = 0xf009b88b
0x3794 = 0xa11bb8a9
0x3798 = 0xb8aa811b
0x379c = 0x811ba11b
0x37a0 = 0xa11bb8ab
0x37a4 = 0x78e07ee0
0x37a8 = 0xfffc72cf
0x37ac = 0x71cf0000
0x37b0 = 0x0bd80088
0x37b4 = 0x111ce080
0x37b8 = 0xb8d18000
0x37bc = 0x7845f20e
0x37c0 = 0x8000191c
0x37c4 = 0x80001120
0x37c8 = 0x0fc02045
0x37cc = 0x80001920
0x37d0 = 0x20458114
0x37d4 = 0xf00d03c0
0x37d8 = 0x8000191c
0x37dc = 0x80001120
0x37e0 = 0x0fc02046
0x37e4 = 0x80001920
0x37e8 = 0x20468114
0x37ec = 0xa11403c0
0x37f0 = 0x78e07ee0
0x37f4 = 0x0a12c0f1
0x37f8 = 0xde00fe4f
0x37fc = 0x1300f01d
0x3800 = 0x15040004
0x3804 = 0x0c171005
0x3808 = 0x72cf0141
0x380c = 0x36b80100
0x3810 = 0x0dd6d801
0x3814 = 0x710800e0
0x3818 = 0x72cff008
0x381c = 0x37000100
0x3820 = 0x0c3ad801
0x3824 = 0xd9030120
0x3828 = 0x85218500
0x382c = 0x268ce601
0x3830 = 0xa0209a0f
0x3834 = 0x75cff74c
0x3838 = 0x08cc0080
0x383c = 0x85607dd6
0x3840 = 0x8f810bbf
0x3844 = 0x0e0d0e0d
0x3848 = 0xfe4f022d
0x384c = 0x71cf70eb
0x3850 = 0x133f0000
0x3854 = 0xff0f0826
0x3858 = 0x78e0f1ef
0x385c = 0x008871cf
0x3860 = 0xe0800c04
0x3864 = 0xf20a811d
0x3868 = 0xa11db8a3
0x386c = 0xb8a4811d
0x3870 = 0x811da11d
0x3874 = 0xf009b8a5
0x3878 = 0xa11db883
0x387c = 0xb884811d
0x3880 = 0x811da11d
0x3884 = 0xa11db885
0x3888 = 0x78e07ee0
0x388c = 0xc5e1c0f1
0x3890 = 0x01750819
0x3894 = 0x26337508
0x3898 = 0x0080734a
0x389c = 0x274006a4
0x38a0 = 0x20147300
0x38a4 = 0x78000280
0x38a8 = 0x71cf70eb
0x38ac = 0x12da0000
0x38b0 = 0xfecf0fca
0x38b4 = 0x79a56d34
0x38b8 = 0x12002d40
0x38bc = 0x2d407825
0x38c0 = 0x79051301
0x38c4 = 0x14002d40
0x38c8 = 0x2d407825
0x38cc = 0x79051501
0x38d0 = 0x16002d40
0x38d4 = 0xbd1c7825
0x38d8 = 0x71cf78a5
0x38dc = 0x0c040088
0x38e0 = 0xb8dba100
0x38e4 = 0x0199a101
0x38e8 = 0x78e0fe4f
0x38ec = 0x090ec0f1
0x38f0 = 0x2050fe4f
0x38f4 = 0x7608800d
0x38f8 = 0x0da5f44d
0x38fc = 0x0dab1011
0x3900 = 0x70cf1011
0x3904 = 0x0c040088
0x3908 = 0x7adb803d
0x390c = 0x79c5b9a0
0x3910 = 0x7a25b9a1
0x3914 = 0xbaa26e32
0x3918 = 0xa03d7945
0x391c = 0x7203248a
0x3920 = 0x048020a8
0x3924 = 0x2153803e
0x3928 = 0x7f3d000d
0x392c = 0x2753b922
0x3930 = 0x21531010
0x3934 = 0x76b10011
0x3938 = 0x940126cc
0x393c = 0x944126cc
0x3940 = 0x78e0f202
0x3944 = 0x26cc76b1
0x3948 = 0x26cc9401
0x394c = 0xf20f9441
0x3950 = 0x010072cf
0x3954 = 0xd8003554
0x3958 = 0x00a00a4e
0x395c = 0x70eb7108
0x3960 = 0x000071cf
0x3964 = 0x0f161334
0x3968 = 0x76b1fecf
0x396c = 0x944126cc
0x3970 = 0x940126cc
0x3974 = 0x72cff20d
0x3978 = 0x36640100
0x397c = 0xd900d801
0x3980 = 0x240a73a9
0x3984 = 0x0ad60400
0x3988 = 0x250a0120
0x398c = 0x00d10440
0x3990 = 0x70ebfe4f
0x3994 = 0xfeef0ee6
0x3998 = 0xf1b1d9af
0x399c = 0x0ede70eb
0x39a0 = 0xd9b0feef
0x39a4 = 0x70ebf1ad
0x39a8 = 0xfeef0ed2
0x39ac = 0xf1abd9b1
0x39b0 = 0xfffc72cf
0x39b4 = 0x71cf0000
0x39b8 = 0x0bd80088
0x39bc = 0x1130e080
0x39c0 = 0xf2108000
0x39c4 = 0x0fc02045
0x39c8 = 0x80001930
0x39cc = 0x8000112c
0x39d0 = 0x7845b8d1
0x39d4 = 0x8000192c
0x39d8 = 0x20458115
0x39dc = 0xf00e03c0
0x39e0 = 0x0fc02046
0x39e4 = 0x80001930
0x39e8 = 0x8000112c
0x39ec = 0x192cb8d1
0x39f0 = 0x81158000
0x39f4 = 0x03c02046
0x39f8 = 0x7ee0a115
0x39fc = 0xc5e1c0f1
0x3a00 = 0x20507508
0x3a04 = 0xf40b8000
0x3a08 = 0x008871cf
0x3a0c = 0x810d2fdc
0x3a10 = 0x7d05b8a0
0x3a14 = 0x0069a1ad
0x3a18 = 0x70ebfe4f
0x3a1c = 0xfeef0e5e
0x3a20 = 0xf1f4d9ac
0x3a24 = 0xc5e1c0f1
0x3a28 = 0x20507508
0x3a2c = 0xf40b8000
0x3a30 = 0x008871cf
0x3a34 = 0x810c3fd8
0x3a38 = 0x7d05b8a0
0x3a3c = 0x0041a1ac
0x3a40 = 0x70ebfe4f
0x3a44 = 0xfeef0e36
0x3a48 = 0xf1f4d9ac
0x3a4c = 0x0fbac0f1
0x3a50 = 0xd903fe2f
0x3a54 = 0x72cf7508
0x3a58 = 0x34a80100
0x3a5c = 0x0f0ed801
0x3a60 = 0x73a900a0
0x3a64 = 0x10510d25
0x3a68 = 0x008871cf
0x3a6c = 0x811c3150
0x3a70 = 0x0fc02046
0x3a74 = 0x08402045
0x3a78 = 0x811da11c
0x3a7c = 0x0fc02046
0x3a80 = 0x08402045
0x3a84 = 0xf030a11d
0x3a88 = 0x2046ca05
0x3a8c = 0xf42e8fc0
0x3a90 = 0x008876cf
0x3a94 = 0x861c3150
0x3a98 = 0x0fc12046
0x3a9c = 0x7825ca05
0x3aa0 = 0xca07a61c
0x3aa4 = 0x8fc02046
0x3aa8 = 0x861df425
0x3aac = 0x0fc12046
0x3ab0 = 0x7825ca07
0x3ab4 = 0xca06a61d
0x3ab8 = 0x8fc02046
0x3abc = 0x863cf420
0x3ac0 = 0xffff75cf
0x3ac4 = 0xca06f03f
0x3ac8 = 0xb80679a4
0x3acc = 0xa61c7825
0x3ad0 = 0x2046ca08
0x3ad4 = 0xf4198fc0
0x3ad8 = 0xca08863d
0x3adc = 0xb80679a4
0x3ae0 = 0xa61d7825
0x3ae4 = 0xfe0f0791
0x3ae8 = 0x0d9270eb
0x3aec = 0xd9acfeef
0x3af0 = 0x70ebf1d0
0x3af4 = 0xfeef0d86
0x3af8 = 0xf1d9d9ac
0x3afc = 0x0d7e70eb
0x3b00 = 0xd9acfeef
0x3b04 = 0x70ebf1dd
0x3b08 = 0xfeef0d72
0x3b0c = 0xf1e6d9ac
0x3b10 = 0x008871cf
0x3b14 = 0x73089394
0x3b18 = 0x0051085d
0x3b1c = 0x00001188
0x3b20 = 0x1988b8a3
0x3b24 = 0x11700000
0x3b28 = 0xb88b8600
0x3b2c = 0x1970b890
0x3b30 = 0x81008018
0x3b34 = 0xa100b880
0x3b38 = 0x06001143
0x3b3c = 0x08072086
0x3b40 = 0x00032085
0x3b44 = 0x00181943
0x3b48 = 0x06001143
0x3b4c = 0x0f802004
0x3b50 = 0xe1ffffff
0x3b54 = 0xb88bb88a
0x3b58 = 0x1943b88c
0x3b5c = 0x11430018
0x3b60 = 0x20040600
0x3b64 = 0xffe10f80
0x3b68 = 0xb893ffff
0x3b6c = 0x1943b894
0x3b70 = 0xf0100018
0x3b74 = 0x86001170
0x3b78 = 0xb8b0b8ab
0x3b7c = 0x80181970
0x3b80 = 0xb8a08100
0x3b84 = 0x1188a100
0x3b88 = 0xb8830000
0x3b8c = 0x00001988
0x3b90 = 0x010072cf
0x3b94 = 0xd8014288
0x3b98 = 0x00a0074d
0x3b9c = 0x78e0d903
0x3ba0 = 0x780f7328
0x3ba4 = 0x00f1d90c
0x3ba8 = 0xda000020
0x3bac = 0xd901c0f1
0x3bb0 = 0x08e6da00
0x3bb4 = 0x73480020
0x3bb8 = 0x010072cf
0x3bbc = 0xd801439c
0x3bc0 = 0x00a008c6
0x3bc4 = 0xc0d1d903
0x3bc8 = 0x78e07ee0
0x3bcc = 0x0921c0f1
0x3bd0 = 0xd9080051
0x3bd4 = 0x08c2da00
0x3bd8 = 0x73480020
0x3bdc = 0x010072cf
0x3be0 = 0xd80143b0
0x3be4 = 0x00a008a2
0x3be8 = 0xf01ed903
0x3bec = 0x010072cf
0x3bf0 = 0xd80143d0
0x3bf4 = 0x00a00892
0x3bf8 = 0x71cfd903
0x3bfc = 0x90bc0088
0x3c00 = 0xb8a48117
0x3c04 = 0xd87da117
0x3c08 = 0x240ab807
0x3c0c = 0x78e07000
0x3c10 = 0x010020a8
0x3c14 = 0x78e078e0
0x3c18 = 0x008871cf
0x3c1c = 0x811790bc
0x3c20 = 0xa117b884
0x3c24 = 0x7ee0c0d1
0x3c28 = 0x7228c0f1
0x3c2c = 0x086ad904
0x3c30 = 0xdb000020
0x3c34 = 0x008870cf
0x3c38 = 0x800790bc
0x3c3c = 0x7ee0c0d1
0x3c40 = 0x0dbec0f1
0x3c44 = 0x7508fe0f
0x3c48 = 0xffef0f5a
0x3c4c = 0x208a721a
0x3c50 = 0x240a0005
0x3c54 = 0x78e07000
0x3c58 = 0x010020a8
0x3c5c = 0x78e078e0
0x3c60 = 0x0fca78af
0x3c64 = 0x218affef
0x3c68 = 0x7108040f
0x3c6c = 0x0fef2186
0x3c70 = 0xd901e180
0x3c74 = 0x262f79c0
0x3c78 = 0x790ff047
0x3c7c = 0x20401800
0x3c80 = 0x20d1d900
0x3c84 = 0x20ca8222
0x3c88 = 0x20ca0041
0x3c8c = 0x05d90062
0x3c90 = 0x780ffe2f
0x3c94 = 0x0d6ac0f1
0x3c98 = 0x7708fe0f
0x3c9c = 0x76487528
0x3ca0 = 0x04330879
0x3ca4 = 0x0d83731a
0x3ca8 = 0x0e8b1413
0x3cac = 0x00007384
0x3cb0 = 0xbdc37fff
0x3cb4 = 0xbfc36d54
0x3cb8 = 0x008871cf
0x3cbc = 0x810590bc
0x3cc0 = 0xba107ae5
0x3cc4 = 0x0f802004
0x3cc8 = 0xffff8000
0x3ccc = 0xa1057845
0x3cd0 = 0xa1c68106
0x3cd4 = 0x191c8107
0x3cd8 = 0x81040400
0x3cdc = 0x7f80240a
0x3ce0 = 0x0d400003
0x3ce4 = 0xa104b89e
0x3ce8 = 0x018020a8
0x3cec = 0xb8fd8104
0x3cf0 = 0x78e0f202
0x3cf4 = 0x08218104
0x3cf8 = 0x72cf075e
0x3cfc = 0x42a80100
0x3d00 = 0x0f86d800
0x3d04 = 0x71080060
0x3d08 = 0x71cf70eb
0x3d0c = 0x133d0000
0x3d10 = 0xfecf0b6a
0x3d14 = 0xfe0f0551
0x3d18 = 0x71cf70eb
0x3d1c = 0x11350000
0x3d20 = 0xfecf0b5a
0x3d24 = 0x70ebf1c1
0x3d28 = 0x0b52d945
0x3d2c = 0xb906feef
0x3d30 = 0x70ebf1bd
0x3d34 = 0x000071cf
0x3d38 = 0x0b421141
0x3d3c = 0xf1bbfecf
0x3d40 = 0x0cbac0f1
0x3d44 = 0x703afe0f
0x3d48 = 0x71d77528
0x3d4c = 0x7fff0000
0x3d50 = 0xf714721a
0x3d54 = 0x010072cf
0x3d58 = 0xd80142c8
0x3d5c = 0x73a9d903
0x3d60 = 0x00e009e6
0x3d64 = 0x0400240a
0x3d68 = 0xd900702a
0x3d6c = 0x0f2a72a9
0x3d70 = 0x730affef
0x3d74 = 0xfe0f04e9
0x3d78 = 0x71cf70eb
0x3d7c = 0x11420000
0x3d80 = 0xfecf0afa
0x3d84 = 0x78e0f1e8
0x3d88 = 0x0c7ac0f1
0x3d8c = 0xbac0fe2f
0x3d90 = 0x1cfc7708
0x3d94 = 0xc500b04c
0x3d98 = 0x044e2a40
0x3d9c = 0xbdb1bdb0
0x3da0 = 0x72cfbd90
0x3da4 = 0x44340100
0x3da8 = 0xd902d800
0x3dac = 0x00a00d3a
0x3db0 = 0x13832505
0x3db4 = 0xd90c78ef
0x3db8 = 0x0ededa00
0x3dbc = 0x2505ffef
0x3dc0 = 0x04ad1383
0x3dc4 = 0xc0a1fe2f
0x3dc8 = 0x0c3ec0f1
0x3dcc = 0x7508fe0f
0x3dd0 = 0x08267628
0x3dd4 = 0x70280020
0x3dd8 = 0x70cfd900
0x3ddc = 0x0b880088
0x3de0 = 0x0381210f
0x3de4 = 0x10510d09
0x3de8 = 0xf003a022
0x3dec = 0x0489a020
0x3df0 = 0x78e0fe0f
0x3df4 = 0x0823c0f1
0x3df8 = 0x73080734
0x3dfc = 0x010072cf
0x3e00 = 0xd8004444
0x3e04 = 0x00a00d2e
0x3e08 = 0x70eb7108
0x3e0c = 0x000071cf
0x3e10 = 0x0a6a1312
0x3e14 = 0xc0d1fecf
0x3e18 = 0x78e07ee0
0x3e1c = 0x73cfc5e1
0x3e20 = 0x02540088
0x3e24 = 0xdaff83af
0x3e28 = 0x79187a18
0x3e2c = 0x79a57d46
0x3e30 = 0x7fe0a32f
0x3e34 = 0x78e0c5c1
0x3e38 = 0x008770cf
0x3e3c = 0x800effe8
0x3e40 = 0xb8c07fe0
0x3e44 = 0x008870cf
0x3e48 = 0x80120b0c
0x3e4c = 0x78e07ee0
0x3e50 = 0x008870cf
0x3e54 = 0x80120b0c
0x3e58 = 0x80002042
0x3e5c = 0x20ca7fe0
0x3e60 = 0x78e00062
0x3e64 = 0xc5e1c0f1
0x3e68 = 0x0d7a7508
0x3e6c = 0xd9040120
0x3e70 = 0xb806d87d
0x3e74 = 0x7000240a
0x3e78 = 0x20a878e0
0x3e7c = 0x78e00140
0x3e80 = 0x72cf78e0
0x3e84 = 0x2cbc0100
0x3e88 = 0xd903d801
0x3e8c = 0x00a009fa
0x3e90 = 0x03ed73a9
0x3e94 = 0x78e0fe0f
0x3e98 = 0x0fcec0f1
0x3e9c = 0xd800ffef
0x3ea0 = 0xffef0fc6
0x3ea4 = 0x72cfd801
0x3ea8 = 0x2cec0100
0x3eac = 0x0c1ad800
0x3eb0 = 0xd9020060
0x3eb4 = 0x7ee0c0d1
0x3eb8 = 0xe809c0f1
0x3ebc = 0x71cf70eb
0x3ec0 = 0x131a0000
0x3ec4 = 0xfecf09b6
0x3ec8 = 0x0fd2f003
0x3ecc = 0xc0d1ffcf
0x3ed0 = 0x78e07ee0
0x3ed4 = 0xe810c0f1
0x3ed8 = 0xfeef0dba
0x3edc = 0xd803d800
0x3ee0 = 0x0ef6d902
0x3ee4 = 0xda00feef
0x3ee8 = 0xff4f0faa
0x3eec = 0x010072cf
0x3ef0 = 0xf0073070
0x3ef4 = 0xff4f0f86
0x3ef8 = 0x010072cf
0x3efc = 0xd8013084
0x3f00 = 0x00600c36
0x3f04 = 0xc0d1d903
0x3f08 = 0x78e07ee0
0x3f0c = 0x72cfc0f1
0x3f10 = 0x2fa00100
0x3f14 = 0x0bead801
0x3f18 = 0xd9030060
0x3f1c = 0xff2f0a06
0x3f20 = 0x0daad801
0x3f24 = 0xd814ff6f
0x3f28 = 0xff2f082e
0x3f2c = 0xc0d1d800
0x3f30 = 0x78e07ee0
0x3f34 = 0x72cfc0f1
0x3f38 = 0x2f680100
0x3f3c = 0x0bc2d801
0x3f40 = 0xd9030060
0x3f44 = 0xff0f0a8a
0x3f48 = 0xff6f0d82
0x3f4c = 0x0cc2d814
0x3f50 = 0xd800feef
0x3f54 = 0xfeef0f06
0x3f58 = 0xc0d1d800
0x3f5c = 0x78e07ee0
0x3f60 = 0x72cfc0f1
0x3f64 = 0x2fd80100
0x3f68 = 0x0b96d801
0x3f6c = 0xd9030060
0x3f70 = 0xff2f09b2
0x3f74 = 0x0d56d801
0x3f78 = 0xd814ff6f
0x3f7c = 0x7ee0c0d1
0x3f80 = 0x72cfc0f1
0x3f84 = 0x2f840100
0x3f88 = 0x0b76d801
0x3f8c = 0xd9030060
0x3f90 = 0xfeef0fc6
0x3f94 = 0x0d06d801
0x3f98 = 0x098aff4f
0x3f9c = 0xd800ff2f
0x3fa0 = 0x7ee0c0d1
0x3fa4 = 0x72cfc0f1
0x3fa8 = 0x2f4c0100
0x3fac = 0x0b52d801
0x3fb0 = 0xd9030060
0x3fb4 = 0xfeef0ea6
0x3fb8 = 0x0c56d801
0x3fbc = 0xd801feef
0x3fc0 = 0xff0f0a2a
0x3fc4 = 0xff4f0cea
0x3fc8 = 0x7ee0c0d1
0x3fcc = 0x72cfc0f1
0x3fd0 = 0x2fbc0100
0x3fd4 = 0x0b2ad801
0x3fd8 = 0xd9030060
0x3fdc = 0xff4f0cda
0x3fe0 = 0xff2f0942
0x3fe4 = 0xc0d1d800
0x3fe8 = 0x78e07ee0
0x3fec = 0xc5e1c0f1
0x3ff0 = 0x9000250a
0x3ff4 = 0x0a62f40c
0x3ff8 = 0x72cfff8f
0x3ffc = 0x33600100
0x4000 = 0xd80e7098
0x4004 = 0x0d8ad903
0x4008 = 0x73a900a0
0x400c = 0x0abeed91
0x4010 = 0xe88fff8f
0x4014 = 0xffaf08fa
0x4018 = 0x0a3ed801
0x401c = 0x72cfff8f
0x4020 = 0x339c0100
0x4024 = 0xd80e7308
0x4028 = 0x00a008f6
0x402c = 0xd803d903
0x4030 = 0xffef0dee
0x4034 = 0xd80471a9
0x4038 = 0xffef0de6
0x403c = 0xed8971a9
0x4040 = 0xff8f0a8a
0x4044 = 0x08c8e080
0x4048 = 0x20caffa1
0x404c = 0x02310021
0x4050 = 0x78e0fe0f
0x4054 = 0x09b2c0f1
0x4058 = 0x7608fe0f
0x405c = 0x75288100
0x4060 = 0x0cb0b8e0
0x4064 = 0x20caff62
0x4068 = 0x85000382
0x406c = 0x0ea8b8e1
0x4070 = 0x20caff62
0x4074 = 0x85000382
0x4078 = 0x0f30b8e2
0x407c = 0x20caffa2
0x4080 = 0x85000382
0x4084 = 0x0d3cb8e3
0x4088 = 0x20caff62
0x408c = 0x85000382
0x4090 = 0x0914b8e4
0x4094 = 0x20caff22
0x4098 = 0x01dd0382
0x409c = 0x78e0fe0f
0x40a0 = 0x0966c0f1
0x40a4 = 0x7608fe0f
0x40a8 = 0x72cf7528
0x40ac = 0x33dc0100
0x40b0 = 0x0abed80e
0x40b4 = 0xd9030060
0x40b8 = 0xee178500
0x40bc = 0x0aa8b8e0
0x40c0 = 0x20ca0022
0x40c4 = 0x85000062
0x40c8 = 0x005e080d
0x40cc = 0x09ba6d24
0x40d0 = 0xd8040020
0x40d4 = 0x08438500
0x40d8 = 0x254000de
0x40dc = 0x0f7a1201
0x40e0 = 0xd801ffef
0x40e4 = 0x0811f019
0x40e8 = 0x254000de
0x40ec = 0x0f6a1201
0x40f0 = 0xd800ffef
0x40f4 = 0xb8e08500
0x40f8 = 0x00220a6c
0x40fc = 0x850078c0
0x4100 = 0x0eecb8e2
0x4104 = 0x78c0ffe2
0x4108 = 0x080f8500
0x410c = 0x6d24005e
0x4110 = 0x00200976
0x4114 = 0x0161d800
0x4118 = 0x78e0fe0f
0x411c = 0x08e6c0f1
0x4120 = 0x7508fe0f
0x4124 = 0x01200dfa
0x4128 = 0x77087628
0x412c = 0x010072cf
0x4130 = 0xd80e33fc
0x4134 = 0x0fead903
0x4138 = 0x73a90060
0x413c = 0x0dbb8600
0x4140 = 0xb8e01010
0x4144 = 0xffe20a68
0x4148 = 0x860078c0
0x414c = 0x78c0b8e1
0x4150 = 0xffe20a7c
0x4154 = 0x006221ca
0x4158 = 0xb8e28600
0x415c = 0xffe20d08
0x4160 = 0x860078c0
0x4164 = 0x0a4cb8e3
0x4168 = 0x20ca0022
0x416c = 0x86000062
0x4170 = 0x0bf0b8e4
0x4174 = 0x20ca0022
0x4178 = 0x86000062
0x417c = 0x0bb0b8e5
0x4180 = 0x20ca0022
0x4184 = 0x86000062
0x4188 = 0x0adcb8e6
0x418c = 0x20ca0022
0x4190 = 0x86000062
0x4194 = 0x01de080d
0x4198 = 0x0f0a6e24
0x419c = 0xd801ffef
0x41a0 = 0xb9e88620
0x41a4 = 0x032229c1
0x41a8 = 0x006220ca
0x41ac = 0x00220ae8
0x41b0 = 0x002221d3
0x41b4 = 0xb8e98600
0x41b8 = 0x00220a4c
0x41bc = 0x006220ca
0x41c0 = 0xb8ea8600
0x41c4 = 0x00220a70
0x41c8 = 0x006220ca
0x41cc = 0x089f8600
0x41d0 = 0x087602de
0x41d4 = 0x0897ff8f
0x41d8 = 0x0b120151
0x41dc = 0xd8010020
0x41e0 = 0xff8f0866
0x41e4 = 0x0151080b
0x41e8 = 0xffcf0c6a
0x41ec = 0x0afee87a
0x41f0 = 0xd8000020
0x41f4 = 0xb8eaf03b
0x41f8 = 0x00220a3c
0x41fc = 0x860078c0
0x4200 = 0x0a04b8e9
0x4204 = 0x78c00022
0x4208 = 0x080f8600
0x420c = 0x6e2401de
0x4210 = 0xffef0e92
0x4214 = 0x8620d800
0x4218 = 0x29c1b9e8
0x421c = 0x78c00322
0x4220 = 0x00220a74
0x4224 = 0x002221d3
0x4228 = 0xb8e68600
0x422c = 0x00220a38
0x4230 = 0x860078c0
0x4234 = 0x0af8b8e5
0x4238 = 0x78c00022
0x423c = 0xb8e48600
0x4240 = 0x00220b20
0x4244 = 0x860078c0
0x4248 = 0x0968b8e3
0x424c = 0x78c00022
0x4250 = 0xb8e28600
0x4254 = 0xffe20c10
0x4258 = 0x006220ca
0x425c = 0xb8e18600
0x4260 = 0x096c78c0
0x4264 = 0x21caffe2
0x4268 = 0x0cb60002
0x426c = 0x72cf0100
0x4270 = 0x34440100
0x4274 = 0x687478e2
0x4278 = 0x0ea6d80e
0x427c = 0xd9030060
0x4280 = 0xfdcf07ed
0x4284 = 0x0f82c0f1
0x4288 = 0x7508fdcf
0x428c = 0x01750819
0x4290 = 0x26337628
0x4294 = 0x0080734a
0x4298 = 0x27400540
0x429c = 0x20147300
0x42a0 = 0x78000280
0x42a4 = 0x71cf70eb
0x42a8 = 0x12dd0000
0x42ac = 0xfe8f0dce
0x42b0 = 0xb8e08600
0x42b4 = 0xff620aa8
0x42b8 = 0x034220ca
0x42bc = 0xb8e18600
0x42c0 = 0xffa20af4
0x42c4 = 0x034220ca
0x42c8 = 0xb8e28600
0x42cc = 0xffa20dc0
0x42d0 = 0x034220ca
0x42d4 = 0xb8e38600
0x42d8 = 0xff620b34
0x42dc = 0x034220ca
0x42e0 = 0xb8e48600
0x42e4 = 0xff220fd0
0x42e8 = 0x034220ca
0x42ec = 0xfdcf0789
0x42f0 = 0xe826c0f1
0x42f4 = 0x010072cf
0x42f8 = 0xd80e3150
0x42fc = 0x00600872
0x4300 = 0xca02d903
0x4304 = 0xd800e080
0x4308 = 0x000121ca
0x430c = 0x1201f204
0x4310 = 0xd8013081
0x4314 = 0xfecf0dca
0x4318 = 0xe080ca03
0x431c = 0x20cad801
0x4320 = 0x0f2e0021
0x4324 = 0x0b6eff8f
0x4328 = 0x0b52ff4f
0x432c = 0x0efaff4f
0x4330 = 0xd801ffaf
0x4334 = 0xffaf0eca
0x4338 = 0xf013d801
0x433c = 0x010072cf
0x4340 = 0xd80e3174
0x4344 = 0x0060082a
0x4348 = 0x0eded903
0x434c = 0xd800ffaf
0x4350 = 0xffaf0eae
0x4354 = 0x0b3ed800
0x4358 = 0x0b22ff4f
0x435c = 0xc0d1ff4f
0x4360 = 0x78e07ee0
0x4364 = 0xe812c0f1
0x4368 = 0xffaf0d26
0x436c = 0x0e46d804
0x4370 = 0xd801ffaf
0x4374 = 0xffaf0c36
0x4378 = 0x0ce6d801
0x437c = 0xd801ffaf
0x4380 = 0xffaf0d6e
0x4384 = 0xf013d800
0x4388 = 0xffaf0d66
0x438c = 0x0cd2d801
0x4390 = 0xd800ffaf
0x4394 = 0xffaf0c16
0x4398 = 0x0e1ad800
0x439c = 0xd800ffaf
0x43a0 = 0xffaf0cee
0x43a4 = 0x0c52d800
0x43a8 = 0xc0d1ff8f
0x43ac = 0x78e07ee0
0x43b0 = 0x0823c0f1
0x43b4 = 0x72cf0051
0x43b8 = 0x31980100
0x43bc = 0x0fb2d80e
0x43c0 = 0xd9030020
0x43c4 = 0xffef0f2e
0x43c8 = 0x0926d800
0x43cc = 0xd801feef
0x43d0 = 0x72cff017
0x43d4 = 0x31b80100
0x43d8 = 0x0f96d80e
0x43dc = 0xd9030020
0x43e0 = 0xfeef090e
0x43e4 = 0x71cfd800
0x43e8 = 0xa1b00088
0x43ec = 0x20058115
0x43f0 = 0x00070f80
0x43f4 = 0xa115e000
0x43f8 = 0xffef0efa
0x43fc = 0xc0d1d801
0x4400 = 0x78e07ee0
0x4404 = 0x081bc0f1
0x4408 = 0x72cf0051
0x440c = 0x32b40100
0x4410 = 0x0f5ed80e
0x4414 = 0xd9030020
0x4418 = 0xffcf0b6a
0x441c = 0x0af2f00a
0x4420 = 0x72cfffcf
0x4424 = 0x32d00100
0x4428 = 0x0f46d80e
0x442c = 0xd9030020
0x4430 = 0x7ee0c0d1
0x4434 = 0x081bc0f1
0x4438 = 0x72cf0051
0x443c = 0x32ec0100
0x4440 = 0x0f2ed80e
0x4444 = 0xd9030020
0x4448 = 0xffcf0b86
0x444c = 0x0b16f00a
0x4450 = 0x72cfffcf
0x4454 = 0x33080100
0x4458 = 0x0f16d80e
0x445c = 0xd9030020
0x4460 = 0x7ee0c0d1
0x4464 = 0x0819c0f1
0x4468 = 0x72cf0051
0x446c = 0x324c0100
0x4470 = 0x0efed80e
0x4474 = 0xd9030020
0x4478 = 0xf00ad801
0x447c = 0x010072cf
0x4480 = 0xd80e3264
0x4484 = 0x00200eea
0x4488 = 0xd800d903
0x448c = 0xfecf0a96
0x4490 = 0x7ee0c0d1
0x4494 = 0xc5e1c0f1
0x4498 = 0x08297528
0x449c = 0xe5800051
0x44a0 = 0x0a2220ca
0x44a4 = 0x01220af8
0x44a8 = 0x006221ca
0x44ac = 0x010072cf
0x44b0 = 0xd80e327c
0x44b4 = 0x00200eba
0x44b8 = 0x0a7ed903
0x44bc = 0xf013ffcf
0x44c0 = 0x010072cf
0x44c4 = 0xd80e3298
0x44c8 = 0x00200ea6
0x44cc = 0x0adad903
0x44d0 = 0xe580ffcf
0x44d4 = 0x0f8220ca
0x44d8 = 0x00a50000
0x44dc = 0x01220ac0
0x44e0 = 0x059d79c0
0x44e4 = 0x78e0fdcf
0x44e8 = 0x081dc0f1
0x44ec = 0x72cf0051
0x44f0 = 0x33240100
0x44f4 = 0x0e7ad80e
0x44f8 = 0xd9030020
0x44fc = 0xfeaf0f2a
0x4500 = 0xf014d801
0x4504 = 0x010072cf
0x4508 = 0xd80e3344
0x450c = 0x00200e62
0x4510 = 0x0f16d903
0x4514 = 0xd800feaf
0x4518 = 0x78e078e0
0x451c = 0x78e078e0
0x4520 = 0x78e078e0
0x4524 = 0x78e078e0
0x4528 = 0x7ee0c0d1
0x452c = 0x081bc0f1
0x4530 = 0x72cf0051
0x4534 = 0x32100100
0x4538 = 0x0e36d80e
0x453c = 0xd9030020
0x4540 = 0xfe8f0fd6
0x4544 = 0x72cff00b
0x4548 = 0x32200100
0x454c = 0x0e22d80e
0x4550 = 0xd9030020
0x4554 = 0xfeaf0ff6
0x4558 = 0xc0d1d801
0x455c = 0x78e07ee0
0x4560 = 0x0819c0f1
0x4564 = 0x72cf0051
0x4568 = 0x322c0100
0x456c = 0x0e02d80e
0x4570 = 0xd9030020
0x4574 = 0xf00ad800
0x4578 = 0x010072cf
0x457c = 0xd80e323c
0x4580 = 0x00200dee
0x4584 = 0xd801d903
0x4588 = 0xff8f0d8a
0x458c = 0x7ee0c0d1
0x4590 = 0x72cfc0f1
0x4594 = 0x16400100
0x4598 = 0x0c4ed800
0x459c = 0xd9020020
0x45a0 = 0x008070cf
0x45a4 = 0x0f0a0258
0x45a8 = 0x1a13fe6f
0x45ac = 0xc0d13018
0x45b0 = 0x78e07ee0
0x45b4 = 0x0079a020
0x45b8 = 0x70280120
0x45bc = 0xc5e1c0f1
0x45c0 = 0x00e00dea
0x45c4 = 0x85047508
0x45c8 = 0x70a98041
0x45cc = 0xd9007a60
0x45d0 = 0xfdef04ad
0x45d4 = 0x78e0a503
0x45d8 = 0x78e07ee0
0x45dc = 0x00802941
0x45e0 = 0xb8c07fe0
0x45e4 = 0x1cfcc4e1
0x45e8 = 0x1cfcbec8
0x45ec = 0xc0e1be48
0x45f0 = 0xc2e1c1e1
0x45f4 = 0x1cfcc3e1
0x45f8 = 0x1cfcb108
0x45fc = 0x1cfcb148
0x4600 = 0x1cfcb188
0x4604 = 0x1cfcb1c8
0x4608 = 0x1cfcb208
0x460c = 0x1cfcb248
0x4610 = 0x1cfcb288
0x4614 = 0x1cfcb2c8
0x4618 = 0x246abf08
0x461c = 0xc4e11080
0x4620 = 0x10c0246a
0x4624 = 0xc0f1c4e1
0x4628 = 0x008070cf
0x462c = 0x802301a0
0x4630 = 0x0e628001
0x4634 = 0x212bfe6f
0x4638 = 0xc0d10000
0x463c = 0x246bc4c1
0x4640 = 0xc4c110c0
0x4644 = 0x1080246b
0x4648 = 0x749fc4c1
0x464c = 0x340b1404
0x4650 = 0x340a1404
0x4654 = 0x34091404
0x4658 = 0x34081404
0x465c = 0x34071404
0x4660 = 0x34061404
0x4664 = 0x34051404
0x4668 = 0x34041404
0x466c = 0xc2c1c3c1
0x4670 = 0xc0c1c1c1
0x4674 = 0x2c45c4c1
0x4678 = 0x260a107e
0x467c = 0xc4c17e40
0x4680 = 0x1480246b
0x4684 = 0x2020c4c1
0x4688 = 0x78e08740
0x468c = 0x1cfcc4e1
0x4690 = 0x1cfcbec8
0x4694 = 0xc0e1be48
0x4698 = 0xc2e1c1e1
0x469c = 0x1cfcc3e1
0x46a0 = 0x1cfcb108
0x46a4 = 0x1cfcb148
0x46a8 = 0x1cfcb188
0x46ac = 0x1cfcb1c8
0x46b0 = 0x1cfcb208
0x46b4 = 0x1cfcb248
0x46b8 = 0x1cfcb288
0x46bc = 0x1cfcb2c8
0x46c0 = 0x246abf08
0x46c4 = 0xc4e11080
0x46c8 = 0x10c0246a
0x46cc = 0xc0f1c4e1
0x46d0 = 0x010072cf
0x46d4 = 0xd800046c
0x46d8 = 0x00200986
0x46dc = 0x70eb7108
0x46e0 = 0x000071cf
0x46e4 = 0x099611ad
0x46e8 = 0x71cffe8f
0x46ec = 0x01b00080
0x46f0 = 0x81438101
0x46f4 = 0x0000222b
0x46f8 = 0x262b8100
0x46fc = 0x00007000
0x4700 = 0xc0d10000
0x4704 = 0x246bc4c1
0x4708 = 0xc4c110c0
0x470c = 0x1080246b
0x4710 = 0x749fc4c1
0x4714 = 0x340b1404
0x4718 = 0x340a1404
0x471c = 0x34091404
0x4720 = 0x34081404
0x4724 = 0x34071404
0x4728 = 0x34061404
0x472c = 0x34051404
0x4730 = 0x34041404
0x4734 = 0xc2c1c3c1
0x4738 = 0xc0c1c1c1
0x473c = 0x2c45c4c1
0x4740 = 0x260a107e
0x4744 = 0xc4c17e40
0x4748 = 0x1480246b
0x474c = 0x2020c4c1
0x4750 = 0x78e08780
0x4754 = 0x008070cf
0x4758 = 0x800006fc
0x475c = 0xd801e082
0x4760 = 0x78c07fe0
0x4764 = 0x008770cf
0x4768 = 0x800cffe8
0x476c = 0xb8c07fe0
0x4770 = 0x008770cf
0x4774 = 0x800cffe8
0x4778 = 0xb83f7fe0
0x477c = 0x008772cf
0x4780 = 0x820dffe8
0x4784 = 0xb8e0d900
0x4788 = 0x006220ca
0x478c = 0xb880f404
0x4790 = 0x7028a20d
0x4794 = 0x78e07ee0
0x4798 = 0x008070cf
0x479c = 0x900b0738
0x47a0 = 0xd801e082
0x47a4 = 0x78c07fe0
0x47a8 = 0x008070cf
0x47ac = 0x900b0738
0x47b0 = 0xd801e081
0x47b4 = 0x78c07fe0
0x47b8 = 0x008070cf
0x47bc = 0x900b0738
0x47c0 = 0x80002042
0x47c4 = 0x20ca7fe0
0x47c8 = 0x78e00062
0x47cc = 0x70cfc0f1
0x47d0 = 0x06fc0080
0x47d4 = 0xd900800b
0x47d8 = 0x0fe2e884
0x47dc = 0xe884ffcf
0x47e0 = 0xf0037028
0x47e4 = 0x780fd801
0x47e8 = 0x7ee0c0d1
0x47ec = 0x0a1ac0f1
0x47f0 = 0x0f2efdcf
0x47f4 = 0xdd0000e0
0x47f8 = 0x72cf7308
0x47fc = 0x0c8c0100
0x4800 = 0x0e7270a9
0x4804 = 0xd9030020
0x4808 = 0xf006de02
0x480c = 0xfe6f0bb6
0x4810 = 0xe80f70a9
0x4814 = 0x008070cf
0x4818 = 0x20f00828
0x481c = 0x80000340
0x4820 = 0x80002042
0x4824 = 0x006220ca
0x4828 = 0xf007262f
0x482c = 0xbe61f5f0
0x4830 = 0x90750ee5
0x4834 = 0x0a36e501
0x4838 = 0x0ee600c0
0x483c = 0x72cf00c0
0x4840 = 0x0cb80100
0x4844 = 0xd8007308
0x4848 = 0x00200e2a
0x484c = 0x0229d903
0x4850 = 0x78e0fdcf
0x4854 = 0x00e00581
0x4858 = 0x78e0d801
0x485c = 0x75cfc5e1
0x4860 = 0x00000084
0x4864 = 0x630b6d64
0x4868 = 0x004e0b27
0x486c = 0xb918b814
0x4870 = 0xbad37905
0x4874 = 0xb99d7945
0x4878 = 0xb99f8500
0x487c = 0x008472cf
0x4880 = 0x20530014
0x4884 = 0x7a750243
0x4888 = 0xa220e001
0x488c = 0x7fe0a500
0x4890 = 0x78e0c5c1
0x4894 = 0x73cfc5e1
0x4898 = 0x00000084
0x489c = 0x650d6ba4
0x48a0 = 0x104e0d27
0x48a4 = 0xb918b814
0x48a8 = 0xbad37905
0x48ac = 0xb99d7945
0x48b0 = 0xb99f8300
0x48b4 = 0x008472cf
0x48b8 = 0x20530014
0x48bc = 0x7ab5024d
0x48c0 = 0xa220e001
0x48c4 = 0x7fe0a300
0x48c8 = 0x78e0c5c1
0x48cc = 0x73cfc5e1
0x48d0 = 0x00000084
0x48d4 = 0x650d6ba4
0x48d8 = 0x104e0d27
0x48dc = 0xb918b814
0x48e0 = 0xbad37905
0x48e4 = 0xb99d7945
0x48e8 = 0xb99f8300
0x48ec = 0x008472cf
0x48f0 = 0x20530014
0x48f4 = 0x7ab5024d
0x48f8 = 0xa220e001
0x48fc = 0x7fe0a300
0x4900 = 0x78e0c5c1
0x4904 = 0x73cfc5e1
0x4908 = 0x00000084
0x490c = 0x650d6ba4
0x4910 = 0x104e0d27
0x4914 = 0xb918b814
0x4918 = 0xbad37905
0x491c = 0xb99d7945
0x4920 = 0xb99f8300
0x4924 = 0x008472cf
0x4928 = 0x20530014
0x492c = 0x7ab5024d
0x4930 = 0xa220e001
0x4934 = 0x7fe0a300
0x4938 = 0x78e0c5c1
0x493c = 0x73cfc5e1
0x4940 = 0x00000084
0x4944 = 0x650d6ba4
0x4948 = 0x104e0d27
0x494c = 0xb918b814
0x4950 = 0xbad37905
0x4954 = 0xb99d7945
0x4958 = 0xb99f8300
0x495c = 0x008472cf
0x4960 = 0x20530014
0x4964 = 0x7ab5024d
0x4968 = 0xa220e001
0x496c = 0x7fe0a300
0x4970 = 0x78e0c5c1
0x4974 = 0x75cfc5e1
0x4978 = 0x00000084
0x497c = 0x630b6d64
0x4980 = 0x004e0b27
0x4984 = 0xb918b814
0x4988 = 0xbad37905
0x498c = 0xb99d7945
0x4990 = 0xb99f8500
0x4994 = 0x008472cf
0x4998 = 0x20530014
0x499c = 0x7a750243
0x49a0 = 0xa220e001
0x49a4 = 0x7fe0a500
0x49a8 = 0x78e0c5c1
0x49ac = 0x73cfc5e1
0x49b0 = 0x00000084
0x49b4 = 0x650d6ba4
0x49b8 = 0x104e0d27
0x49bc = 0xb918b814
0x49c0 = 0xbad37905
0x49c4 = 0xb99d7945
0x49c8 = 0xb99f8300
0x49cc = 0x008472cf
0x49d0 = 0x20530014
0x49d4 = 0x7ab5024d
0x49d8 = 0xa220e001
0x49dc = 0x7fe0a300
0x49e0 = 0x78e0c5c1
0x49e4 = 0x75cfc5e1
0x49e8 = 0x00000084
0x49ec = 0x630b6d64
0x49f0 = 0x004e0b27
0x49f4 = 0xb918b814
0x49f8 = 0xbad37905
0x49fc = 0xb99d7945
0x4a00 = 0xb99f8500
0x4a04 = 0x008472cf
0x4a08 = 0x20530014
0x4a0c = 0x7a750243
0x4a10 = 0xa220e001
0x4a14 = 0x7fe0a500
0x4a18 = 0x78e0c5c1
0x4a1c = 0x73cfc5e1
0x4a20 = 0x00000084
0x4a24 = 0x650d6ba4
0x4a28 = 0x104e0d27
0x4a2c = 0xb918b814
0x4a30 = 0xbad37905
0x4a34 = 0xb99d7945
0x4a38 = 0xb99f8300
0x4a3c = 0x008472cf
0x4a40 = 0x20530014
0x4a44 = 0x7ab5024d
0x4a48 = 0xa220e001
0x4a4c = 0x7fe0a300
0x4a50 = 0x78e0c5c1
0x4a54 = 0x75cfc5e1
0x4a58 = 0x00000084
0x4a5c = 0x630b6d64
0x4a60 = 0x004e0b27
0x4a64 = 0xb918b814
0x4a68 = 0xbad37905
0x4a6c = 0xb99d7945
0x4a70 = 0xb99f8500
0x4a74 = 0x008472cf
0x4a78 = 0x20530014
0x4a7c = 0x7a750243
0x4a80 = 0xa220e001
0x4a84 = 0x7fe0a500
0x4a88 = 0x78e0c5c1
0x4a8c = 0x73cfc5e1
0x4a90 = 0x00000084
0x4a94 = 0x650d6ba4
0x4a98 = 0x104e0d27
0x4a9c = 0xb918b814
0x4aa0 = 0xbad37905
0x4aa4 = 0xb99d7945
0x4aa8 = 0xb99f8300
0x4aac = 0x008472cf
0x4ab0 = 0x20530014
0x4ab4 = 0x7ab5024d
0x4ab8 = 0xa220e001
0x4abc = 0x7fe0a300
0x4ac0 = 0x78e0c5c1
0x4ac4 = 0x73cfc5e1
0x4ac8 = 0x00000084
0x4acc = 0x650d6ba4
0x4ad0 = 0x104e0d27
0x4ad4 = 0xb918b814
0x4ad8 = 0xbad37905
0x4adc = 0xb99d7945
0x4ae0 = 0xb99f8300
0x4ae4 = 0x008472cf
0x4ae8 = 0x20530014
0x4aec = 0x7ab5024d
0x4af0 = 0xa220e001
0x4af4 = 0x7fe0a300
0x4af8 = 0x78e0c5c1
0x4afc = 0x75cfc5e1
0x4b00 = 0x00000084
0x4b04 = 0x630b6d64
0x4b08 = 0x004e0b27
0x4b0c = 0xb918b814
0x4b10 = 0xbad37905
0x4b14 = 0xb99d7945
0x4b18 = 0xb99f8500
0x4b1c = 0x008472cf
0x4b20 = 0x20530014
0x4b24 = 0x7a750243
0x4b28 = 0xa220e001
0x4b2c = 0x7fe0a500
0x4b30 = 0x78e0c5c1
0x4b34 = 0x73cfc5e1
0x4b38 = 0x00000084
0x4b3c = 0x650d6ba4
0x4b40 = 0x104e0d27
0x4b44 = 0xb918b814
0x4b48 = 0xbad37905
0x4b4c = 0xb99d7945
0x4b50 = 0xb99f8300
0x4b54 = 0x008472cf
0x4b58 = 0x20530014
0x4b5c = 0x7ab5024d
0x4b60 = 0xa220e001
0x4b64 = 0x7fe0a300
0x4b68 = 0x78e0c5c1
0x4b6c = 0x75cfc5e1
0x4b70 = 0x00000084
0x4b74 = 0x630b6d64
0x4b78 = 0x004e0b27
0x4b7c = 0xb918b814
0x4b80 = 0xbad37905
0x4b84 = 0xb99d7945
0x4b88 = 0xb99f8500
0x4b8c = 0x008472cf
0x4b90 = 0x20530014
0x4b94 = 0x7a750243
0x4b98 = 0xa220e001
0x4b9c = 0x7fe0a500
0x4ba0 = 0x78e0c5c1
0x4ba4 = 0x73cfc5e1
0x4ba8 = 0x00000084
0x4bac = 0x650d6ba4
0x4bb0 = 0x104e0d27
0x4bb4 = 0xb918b814
0x4bb8 = 0xbad37905
0x4bbc = 0xb99d7945
0x4bc0 = 0xb99f8300
0x4bc4 = 0x008472cf
0x4bc8 = 0x20530014
0x4bcc = 0x7ab5024d
0x4bd0 = 0xa220e001
0x4bd4 = 0x7fe0a300
0x4bd8 = 0x78e0c5c1
0x4bdc = 0x73cfc5e1
0x4be0 = 0x00000084
0x4be4 = 0x650d6ba4
0x4be8 = 0x104e0d27
0x4bec = 0xb918b814
0x4bf0 = 0xbad37905
0x4bf4 = 0xb99d7945
0x4bf8 = 0xb99f8300
0x4bfc = 0x008472cf
0x4c00 = 0x20530014
0x4c04 = 0x7ab5024d
0x4c08 = 0xa220e001
0x4c0c = 0x7fe0a300
0x4c10 = 0x78e0c5c1
0x4c14 = 0x73cfc5e1
0x4c18 = 0x00000084
0x4c1c = 0x650d6ba4
0x4c20 = 0x104e0d27
0x4c24 = 0xb918b814
0x4c28 = 0xbad37905
0x4c2c = 0xb99d7945
0x4c30 = 0xb99f8300
0x4c34 = 0x008472cf
0x4c38 = 0x20530014
0x4c3c = 0x7ab5024d
0x4c40 = 0xa220e001
0x4c44 = 0x7fe0a300
0x4c48 = 0x78e0c5c1
0x4c4c = 0x73cfc5e1
0x4c50 = 0x00000084
0x4c54 = 0x650d6ba4
0x4c58 = 0x104e0d27
0x4c5c = 0xb918b814
0x4c60 = 0xbad37905
0x4c64 = 0xb99d7945
0x4c68 = 0xb99f8300
0x4c6c = 0x008472cf
0x4c70 = 0x20530014
0x4c74 = 0x7ab5024d
0x4c78 = 0xa220e001
0x4c7c = 0x7fe0a300
0x4c80 = 0x78e0c5c1
0x4c84 = 0x73cfc5e1
0x4c88 = 0x00000084
0x4c8c = 0x650d6ba4
0x4c90 = 0x104e0d27
0x4c94 = 0xb918b814
0x4c98 = 0xbad37905
0x4c9c = 0xb99d7945
0x4ca0 = 0xb99f8300
0x4ca4 = 0x008472cf
0x4ca8 = 0x20530014
0x4cac = 0x7ab5024d
0x4cb0 = 0xa220e001
0x4cb4 = 0x7fe0a300
0x4cb8 = 0x78e0c5c1
0x4cbc = 0x75cfc5e1
0x4cc0 = 0x00000084
0x4cc4 = 0x630b6d64
0x4cc8 = 0x004e0b27
0x4ccc = 0xb918b814
0x4cd0 = 0xbad37905
0x4cd4 = 0xb99d7945
0x4cd8 = 0xb99f8500
0x4cdc = 0x008472cf
0x4ce0 = 0x20530014
0x4ce4 = 0x7a750243
0x4ce8 = 0xa220e001
0x4cec = 0x7fe0a500
0x4cf0 = 0x78e0c5c1
0x4cf4 = 0x0d0ec0f1
0x4cf8 = 0x7298fdaf
0x4cfc = 0x008476cf
0x4d00 = 0x6e440000
0x4d04 = 0x0a37620a
0x4d08 = 0x8640004e
0x4d0c = 0x008475cf
0x4d10 = 0x6ae10014
0x4d14 = 0x2515bfc9
0x4d18 = 0xa76013cf
0x4d1c = 0xb918b814
0x4d20 = 0xb89a7825
0x4d24 = 0x04c12453
0x4d28 = 0xb89d7825
0x4d2c = 0x2253b89f
0x4d30 = 0x7d350241
0x4d34 = 0xe202a500
0x4d38 = 0x0535a640
0x4d3c = 0x78e0fd8f
0x4d40 = 0x0cc2c0f1
0x4d44 = 0x7298fdaf
0x4d48 = 0x008476cf
0x4d4c = 0x6e440000
0x4d50 = 0x0a37620a
0x4d54 = 0x8640004e
0x4d58 = 0x008475cf
0x4d5c = 0x6ae10014
0x4d60 = 0x2515bfc9
0x4d64 = 0xa76013cf
0x4d68 = 0xb918b814
0x4d6c = 0xb89a7825
0x4d70 = 0x04c12453
0x4d74 = 0xb89d7825
0x4d78 = 0x2253b89f
0x4d7c = 0x7d350241
0x4d80 = 0xe202a500
0x4d84 = 0x04e9a640
0x4d88 = 0x78e0fd8f
0x4d8c = 0x0c76c0f1
0x4d90 = 0x7298fdaf
0x4d94 = 0x008476cf
0x4d98 = 0x6e440000
0x4d9c = 0x0a37620a
0x4da0 = 0x8640004e
0x4da4 = 0x008475cf
0x4da8 = 0x6ae10014
0x4dac = 0x2515bfc9
0x4db0 = 0xa76013cf
0x4db4 = 0xb918b814
0x4db8 = 0xb89a7825
0x4dbc = 0x04c12453
0x4dc0 = 0xb89d7825
0x4dc4 = 0x2253b89f
0x4dc8 = 0x7d350241
0x4dcc = 0xe202a500
0x4dd0 = 0x049da640
0x4dd4 = 0x78e0fd8f
0x4dd8 = 0x0c2ac0f1
0x4ddc = 0x7298fdaf
0x4de0 = 0x008476cf
0x4de4 = 0x6e440000
0x4de8 = 0x0a37620a
0x4dec = 0x8640004e
0x4df0 = 0x008475cf
0x4df4 = 0x6ae10014
0x4df8 = 0x2515bfc9
0x4dfc = 0xa76013cf
0x4e00 = 0xb918b814
0x4e04 = 0xb89a7825
0x4e08 = 0x04c12453
0x4e0c = 0xb89d7825
0x4e10 = 0x2253b89f
0x4e14 = 0x7d350241
0x4e18 = 0xe202a500
0x4e1c = 0x0451a640
0x4e20 = 0x78e0fd8f
0x4e24 = 0x0bdec0f1
0x4e28 = 0x7298fdaf
0x4e2c = 0x008476cf
0x4e30 = 0x6e440000
0x4e34 = 0x0a37620a
0x4e38 = 0x8640004e
0x4e3c = 0x008475cf
0x4e40 = 0x6ae10014
0x4e44 = 0x2515bfc9
0x4e48 = 0xa76013cf
0x4e4c = 0xb918b814
0x4e50 = 0xb89a7825
0x4e54 = 0x04c12453
0x4e58 = 0xb89d7825
0x4e5c = 0x2253b89f
0x4e60 = 0x7d350241
0x4e64 = 0xe202a500
0x4e68 = 0x0405a640
0x4e6c = 0x78e0fd8f
0x4e70 = 0x0b92c0f1
0x4e74 = 0x7298fdaf
0x4e78 = 0x008476cf
0x4e7c = 0x6e440000
0x4e80 = 0x0a37620a
0x4e84 = 0x8640004e
0x4e88 = 0x008475cf
0x4e8c = 0x6ae10014
0x4e90 = 0x2515bfc9
0x4e94 = 0xa76013cf
0x4e98 = 0xb918b814
0x4e9c = 0xb89a7825
0x4ea0 = 0x04c12453
0x4ea4 = 0xb89d7825
0x4ea8 = 0x2253b89f
0x4eac = 0x7d350241
0x4eb0 = 0xe202a500
0x4eb4 = 0x03b9a640
0x4eb8 = 0x78e0fd8f
0x4ebc = 0x0b46c0f1
0x4ec0 = 0x7298fdaf
0x4ec4 = 0x008476cf
0x4ec8 = 0x6e440000
0x4ecc = 0x0a37620a
0x4ed0 = 0x8640004e
0x4ed4 = 0x008475cf
0x4ed8 = 0x6ae10014
0x4edc = 0x2515bfc9
0x4ee0 = 0xa76013cf
0x4ee4 = 0xb918b814
0x4ee8 = 0xb89a7825
0x4eec = 0x04c12453
0x4ef0 = 0xb89d7825
0x4ef4 = 0x2253b89f
0x4ef8 = 0x7d350241
0x4efc = 0xe202a500
0x4f00 = 0x036da640
0x4f04 = 0x78e0fd8f
0x4f08 = 0x0afac0f1
0x4f0c = 0x7298fdaf
0x4f10 = 0x008476cf
0x4f14 = 0x6e440000
0x4f18 = 0x0a37620a
0x4f1c = 0x8640004e
0x4f20 = 0x008475cf
0x4f24 = 0x6ae10014
0x4f28 = 0x2515bfc9
0x4f2c = 0xa76013cf
0x4f30 = 0xb918b814
0x4f34 = 0xb89a7825
0x4f38 = 0x04c12453
0x4f3c = 0xb89d7825
0x4f40 = 0x2253b89f
0x4f44 = 0x7d350241
0x4f48 = 0xe202a500
0x4f4c = 0x0321a640
0x4f50 = 0x78e0fd8f
0x4f54 = 0x0aaec0f1
0x4f58 = 0x7298fdaf
0x4f5c = 0x008476cf
0x4f60 = 0x6e440000
0x4f64 = 0x0a37620a
0x4f68 = 0x8640004e
0x4f6c = 0x008475cf
0x4f70 = 0x6ae10014
0x4f74 = 0x2515bfc9
0x4f78 = 0xa76013cf
0x4f7c = 0xb918b814
0x4f80 = 0xb89a7825
0x4f84 = 0x04c12453
0x4f88 = 0xb89d7825
0x4f8c = 0x2253b89f
0x4f90 = 0x7d350241
0x4f94 = 0xe202a500
0x4f98 = 0x02d5a640
0x4f9c = 0x78e0fd8f
0x4fa0 = 0x0a62c0f1
0x4fa4 = 0x7298fdaf
0x4fa8 = 0x008476cf
0x4fac = 0x6e440000
0x4fb0 = 0x0a37620a
0x4fb4 = 0x8640004e
0x4fb8 = 0x008475cf
0x4fbc = 0x6ae10014
0x4fc0 = 0x2515bfc9
0x4fc4 = 0xa76013cf
0x4fc8 = 0xb918b814
0x4fcc = 0xb89a7825
0x4fd0 = 0x04c12453
0x4fd4 = 0xb89d7825
0x4fd8 = 0x2253b89f
0x4fdc = 0x7d350241
0x4fe0 = 0xe202a500
0x4fe4 = 0x0289a640
0x4fe8 = 0x78e0fd8f
0x4fec = 0x0a16c0f1
0x4ff0 = 0x7298fdaf
0x4ff4 = 0x008476cf
0x4ff8 = 0x6e440000
0x4ffc = 0x0a37620a
0x5000 = 0x8640004e
0x5004 = 0x008475cf
0x5008 = 0x6ae10014
0x500c = 0x2515bfc9
0x5010 = 0xa76013cf
0x5014 = 0xb918b814
0x5018 = 0xb89a7825
0x501c = 0x04c12453
0x5020 = 0xb89d7825
0x5024 = 0x2253b89f
0x5028 = 0x7d350241
0x502c = 0xe202a500
0x5030 = 0x023da640
0x5034 = 0x78e0fd8f
0x5038 = 0x09cac0f1
0x503c = 0x7298fdaf
0x5040 = 0x008476cf
0x5044 = 0x6e440000
0x5048 = 0x0a37620a
0x504c = 0x8640004e
0x5050 = 0x008475cf
0x5054 = 0x6ae10014
0x5058 = 0x2515bfc9
0x505c = 0xa76013cf
0x5060 = 0xb918b814
0x5064 = 0xb89a7825
0x5068 = 0x04c12453
0x506c = 0xb89d7825
0x5070 = 0x2253b89f
0x5074 = 0x7d350241
0x5078 = 0xe202a500
0x507c = 0x01f1a640
0x5080 = 0x78e0fd8f
0x5084 = 0x097ec0f1
0x5088 = 0x7298fdaf
0x508c = 0x008475cf
0x5090 = 0x6d440000
0x5094 = 0x0a37620a
0x5098 = 0x8540004e
0x509c = 0x008477cf
0x50a0 = 0x6ac10014
0x50a4 = 0x2715bec9
0x50a8 = 0xa660138e
0x50ac = 0xb918b814
0x50b0 = 0xb99a7905
0x50b4 = 0x04c02453
0x50b8 = 0xb89d7825
0x50bc = 0x2253b89f
0x50c0 = 0x7f350241
0x50c4 = 0xe202a700
0x50c8 = 0x01a5a540
0x50cc = 0x78e0fd8f
0x50d0 = 0x0932c0f1
0x50d4 = 0x7298fdaf
0x50d8 = 0x008476cf
0x50dc = 0x6e440000
0x50e0 = 0x0a37620a
0x50e4 = 0x8640004e
0x50e8 = 0x008475cf
0x50ec = 0x6ae10014
0x50f0 = 0x2515bfc9
0x50f4 = 0xa76013cf
0x50f8 = 0xb918b814
0x50fc = 0xb89a7825
0x5100 = 0x04c12453
0x5104 = 0xb89d7825
0x5108 = 0x2253b89f
0x510c = 0x7d350241
0x5110 = 0xe202a500
0x5114 = 0x0159a640
0x5118 = 0x78e0fd8f
0x511c = 0x08e6c0f1
0x5120 = 0x7298fdaf
0x5124 = 0x008476cf
0x5128 = 0x6e440000
0x512c = 0x0a37620a
0x5130 = 0x8640004e
0x5134 = 0x008475cf
0x5138 = 0x6ae10014
0x513c = 0x2515bfc9
0x5140 = 0xa76013cf
0x5144 = 0xb918b814
0x5148 = 0xb89a7825
0x514c = 0x04c12453
0x5150 = 0xb89d7825
0x5154 = 0x2253b89f
0x5158 = 0x7d350241
0x515c = 0xe202a500
0x5160 = 0x010da640
0x5164 = 0x78e0fd8f
0x5168 = 0x089ac0f1
0x516c = 0x7298fdaf
0x5170 = 0x008476cf
0x5174 = 0x6e440000
0x5178 = 0x0a37620a
0x517c = 0x8640004e
0x5180 = 0x008475cf
0x5184 = 0x6ae10014
0x5188 = 0x2515bfc9
0x518c = 0xa76013cf
0x5190 = 0xb918b814
0x5194 = 0xb89a7825
0x5198 = 0x04c12453
0x519c = 0xb89d7825
0x51a0 = 0x2253b89f
0x51a4 = 0x7d350241
0x51a8 = 0xe202a500
0x51ac = 0x00c1a640
0x51b0 = 0x78e0fd8f
0x51b4 = 0x084ec0f1
0x51b8 = 0x7298fdaf
0x51bc = 0x008476cf
0x51c0 = 0x6e440000
0x51c4 = 0x0a37620a
0x51c8 = 0x8640004e
0x51cc = 0x008475cf
0x51d0 = 0x6ae10014
0x51d4 = 0x2515bfc9
0x51d8 = 0xa76013cf
0x51dc = 0xb918b814
0x51e0 = 0xb89a7825
0x51e4 = 0x04c12453
0x51e8 = 0xb89d7825
0x51ec = 0x2253b89f
0x51f0 = 0x7d350241
0x51f4 = 0xe202a500
0x51f8 = 0x0075a640
0x51fc = 0x78e0fd8f
0x5200 = 0x0802c0f1
0x5204 = 0x7298fdaf
0x5208 = 0x008476cf
0x520c = 0x6e440000
0x5210 = 0x0a37620a
0x5214 = 0x8640004e
0x5218 = 0x008475cf
0x521c = 0x6ae10014
0x5220 = 0x2515bfc9
0x5224 = 0xa76013cf
0x5228 = 0xb918b814
0x522c = 0xb89a7825
0x5230 = 0x04c12453
0x5234 = 0xb89d7825
0x5238 = 0x2253b89f
0x523c = 0x7d350241
0x5240 = 0xe202a500
0x5244 = 0x0029a640
0x5248 = 0x78e0fd8f
0x524c = 0x0fb6c0f1
0x5250 = 0x7298fd6f
0x5254 = 0x008476cf
0x5258 = 0x6e440000
0x525c = 0x0a37620a
0x5260 = 0x8640004e
0x5264 = 0x008475cf
0x5268 = 0x6ae10014
0x526c = 0x2515bfc9
0x5270 = 0xa76013cf
0x5274 = 0xb918b814
0x5278 = 0xb89a7825
0x527c = 0x04c12453
0x5280 = 0xb89d7825
0x5284 = 0x2253b89f
0x5288 = 0x7d350241
0x528c = 0xe202a500
0x5290 = 0x07dda640
0x5294 = 0x78e0fd4f
0x5298 = 0x0f6ac0f1
0x529c = 0x7298fd6f
0x52a0 = 0x008476cf
0x52a4 = 0x6e440000
0x52a8 = 0x0a37620a
0x52ac = 0x8640004e
0x52b0 = 0x008475cf
0x52b4 = 0x6ae10014
0x52b8 = 0x2515bfc9
0x52bc = 0xa76013cf
0x52c0 = 0xb918b814
0x52c4 = 0xb89a7825
0x52c8 = 0x04c12453
0x52cc = 0xb89d7825
0x52d0 = 0x2253b89f
0x52d4 = 0x7d350241
0x52d8 = 0xe202a500
0x52dc = 0x0791a640
0x52e0 = 0x78e0fd4f
0x52e4 = 0x0f1ec0f1
0x52e8 = 0x7298fd6f
0x52ec = 0x008475cf
0x52f0 = 0x6d440000
0x52f4 = 0x0a37620a
0x52f8 = 0x8540004e
0x52fc = 0x008477cf
0x5300 = 0x6ac10014
0x5304 = 0x2715bec9
0x5308 = 0xa660138e
0x530c = 0xb918b814
0x5310 = 0xb99a7905
0x5314 = 0x04c02453
0x5318 = 0xb89d7825
0x531c = 0x2253b89f
0x5320 = 0x7f350241
0x5324 = 0xe202a700
0x5328 = 0x0745a540
0x532c = 0x78e0fd4f
0x5330 = 0x0ed2c0f1
0x5334 = 0x7298fd6f
0x5338 = 0x008475cf
0x533c = 0x6d440000
0x5340 = 0x0a37620a
0x5344 = 0x8540004e
0x5348 = 0x008477cf
0x534c = 0x6ac10014
0x5350 = 0x2715bec9
0x5354 = 0xa660138e
0x5358 = 0xb918b814
0x535c = 0xb99a7905
0x5360 = 0x04c02453
0x5364 = 0xb89d7825
0x5368 = 0x2253b89f
0x536c = 0x7f350241
0x5370 = 0xe202a700
0x5374 = 0x06f9a540
0x5378 = 0x78e0fd4f
0x537c = 0x0e86c0f1
0x5380 = 0x72b8fd6f
0x5384 = 0x008475cf
0x5388 = 0x6d440000
0x538c = 0x0a43620a
0x5390 = 0x8540004e
0x5394 = 0x008476cf
0x5398 = 0x6ae20014
0x539c = 0x2615bfc9
0x53a0 = 0x1f0013cf
0x53a4 = 0x6ae11100
0x53a8 = 0x2615bfc9
0x53ac = 0xa76013cf
0x53b0 = 0xb918b814
0x53b4 = 0xb89b7825
0x53b8 = 0x04c12553
0x53bc = 0xb89d7825
0x53c0 = 0x2253b89f
0x53c4 = 0x7e350241
0x53c8 = 0xe203a600
0x53cc = 0x06a1a540
0x53d0 = 0x78e0fd4f
0x53d4 = 0x0e2ec0f1
0x53d8 = 0x72b8fd6f
0x53dc = 0x008475cf
0x53e0 = 0x6d440000
0x53e4 = 0x0a43620a
0x53e8 = 0x8540004e
0x53ec = 0x008476cf
0x53f0 = 0x6ae20014
0x53f4 = 0x2615bfc9
0x53f8 = 0x1f0013cf
0x53fc = 0x6ae11100
0x5400 = 0x2615bfc9
0x5404 = 0xa76013cf
0x5408 = 0xb918b814
0x540c = 0xb89b7825
0x5410 = 0x04c12553
0x5414 = 0xb89d7825
0x5418 = 0x2253b89f
0x541c = 0x7e350241
0x5420 = 0xe203a600
0x5424 = 0x0649a540
0x5428 = 0x78e0fd4f
0x542c = 0x0dd6c0f1
0x5430 = 0x72b8fd6f
0x5434 = 0x008475cf
0x5438 = 0x6d440000
0x543c = 0x0a43620a
0x5440 = 0x8540004e
0x5444 = 0x008476cf
0x5448 = 0x6ae20014
0x544c = 0x2615bfc9
0x5450 = 0x1f0013cf
0x5454 = 0x6ae11100
0x5458 = 0x2615bfc9
0x545c = 0xa76013cf
0x5460 = 0xb918b814
0x5464 = 0xb89b7825
0x5468 = 0x04c12553
0x546c = 0xb89d7825
0x5470 = 0x2253b89f
0x5474 = 0x7e350241
0x5478 = 0xe203a600
0x547c = 0x05f1a540
0x5480 = 0x78e0fd4f
0x5484 = 0x0d7ec0f1
0x5488 = 0x72b8fd6f
0x548c = 0x008475cf
0x5490 = 0x6d440000
0x5494 = 0x0a43620a
0x5498 = 0x8540004e
0x549c = 0x008476cf
0x54a0 = 0x6ae20014
0x54a4 = 0x2615bfc9
0x54a8 = 0x1f0013cf
0x54ac = 0x6ae11100
0x54b0 = 0x2615bfc9
0x54b4 = 0xa76013cf
0x54b8 = 0xb918b814
0x54bc = 0xb89b7825
0x54c0 = 0x04c12553
0x54c4 = 0xb89d7825
0x54c8 = 0x2253b89f
0x54cc = 0x7e350241
0x54d0 = 0xe203a600
0x54d4 = 0x0599a540
0x54d8 = 0x78e0fd4f
0x54dc = 0x0d26c0f1
0x54e0 = 0x72b8fd6f
0x54e4 = 0x008475cf
0x54e8 = 0x6d440000
0x54ec = 0x0a43620a
0x54f0 = 0x8540004e
0x54f4 = 0x008476cf
0x54f8 = 0x6ae20014
0x54fc = 0x2615bfc9
0x5500 = 0x1f0013cf
0x5504 = 0x6ae11100
0x5508 = 0x2615bfc9
0x550c = 0xa76013cf
0x5510 = 0xb918b814
0x5514 = 0xb89b7825
0x5518 = 0x04c12553
0x551c = 0xb89d7825
0x5520 = 0x2253b89f
0x5524 = 0x7e350241
0x5528 = 0xe203a600
0x552c = 0x0541a540
0x5530 = 0x78e0fd4f
0x5534 = 0x0ccec0f1
0x5538 = 0x72b8fd6f
0x553c = 0x008475cf
0x5540 = 0x6d440000
0x5544 = 0x0a43620a
0x5548 = 0x8540004e
0x554c = 0x008476cf
0x5550 = 0x6ae20014
0x5554 = 0x2615bfc9
0x5558 = 0x1f0013cf
0x555c = 0x6ae11100
0x5560 = 0x2615bfc9
0x5564 = 0xa76013cf
0x5568 = 0xb918b814
0x556c = 0xb89b7825
0x5570 = 0x04c12553
0x5574 = 0xb89d7825
0x5578 = 0x2253b89f
0x557c = 0x7e350241
0x5580 = 0xe203a600
0x5584 = 0x04e9a540
0x5588 = 0x78e0fd4f
0x558c = 0x0c76c0f1
0x5590 = 0x72b8fd6f
0x5594 = 0x008475cf
0x5598 = 0x6d440000
0x559c = 0x0a43620a
0x55a0 = 0x8540004e
0x55a4 = 0x008476cf
0x55a8 = 0x6ae20014
0x55ac = 0x2615bfc9
0x55b0 = 0x1f0013cf
0x55b4 = 0x6ae11100
0x55b8 = 0x2615bfc9
0x55bc = 0xa76013cf
0x55c0 = 0xb918b814
0x55c4 = 0xb89b7825
0x55c8 = 0x04c12553
0x55cc = 0xb89d7825
0x55d0 = 0x2253b89f
0x55d4 = 0x7e350241
0x55d8 = 0xe203a600
0x55dc = 0x0491a540
0x55e0 = 0x78e0fd4f
0x55e4 = 0x0c1ec0f1
0x55e8 = 0x72b8fd6f
0x55ec = 0x008475cf
0x55f0 = 0x6d440000
0x55f4 = 0x0a43620a
0x55f8 = 0x8540004e
0x55fc = 0x008476cf
0x5600 = 0x6ae20014
0x5604 = 0x2615bfc9
0x5608 = 0x1f0013cf
0x560c = 0x6ae11100
0x5610 = 0x2615bfc9
0x5614 = 0xa76013cf
0x5618 = 0xb918b814
0x561c = 0xb89b7825
0x5620 = 0x04c12553
0x5624 = 0xb89d7825
0x5628 = 0x2253b89f
0x562c = 0x7e350241
0x5630 = 0xe203a600
0x5634 = 0x0439a540
0x5638 = 0x78e0fd4f
0x563c = 0x0bc6c0f1
0x5640 = 0x72b8fd6f
0x5644 = 0x008475cf
0x5648 = 0x6d440000
0x564c = 0x0a43620a
0x5650 = 0x8540004e
0x5654 = 0x008476cf
0x5658 = 0x6ae20014
0x565c = 0x2615bfc9
0x5660 = 0x1f0013cf
0x5664 = 0x6ae11100
0x5668 = 0x2615bfc9
0x566c = 0xa76013cf
0x5670 = 0xb918b814
0x5674 = 0xb89b7825
0x5678 = 0x04c12553
0x567c = 0xb89d7825
0x5680 = 0x2253b89f
0x5684 = 0x7e350241
0x5688 = 0xe203a600
0x568c = 0x03e1a540
0x5690 = 0x78e0fd4f
0x5694 = 0x0b6ec0f1
0x5698 = 0x72b8fd6f
0x569c = 0x008475cf
0x56a0 = 0x6d440000
0x56a4 = 0x0a43620a
0x56a8 = 0x8540004e
0x56ac = 0x008476cf
0x56b0 = 0x6ae20014
0x56b4 = 0x2615bfc9
0x56b8 = 0x1f0013cf
0x56bc = 0x6ae11100
0x56c0 = 0x2615bfc9
0x56c4 = 0xa76013cf
0x56c8 = 0xb918b814
0x56cc = 0xb89b7825
0x56d0 = 0x04c12553
0x56d4 = 0xb89d7825
0x56d8 = 0x2253b89f
0x56dc = 0x7e350241
0x56e0 = 0xe203a600
0x56e4 = 0x0389a540
0x56e8 = 0x78e0fd4f
0x56ec = 0x0b16c0f1
0x56f0 = 0x72b8fd6f
0x56f4 = 0x008475cf
0x56f8 = 0x6d440000
0x56fc = 0x0a43620a
0x5700 = 0x8540004e
0x5704 = 0x008476cf
0x5708 = 0x6ae20014
0x570c = 0x2615bfc9
0x5710 = 0x1f0013cf
0x5714 = 0x6ae11100
0x5718 = 0x2615bfc9
0x571c = 0xa76013cf
0x5720 = 0xb918b814
0x5724 = 0xb89b7825
0x5728 = 0x04c12553
0x572c = 0xb89d7825
0x5730 = 0x2253b89f
0x5734 = 0x7e350241
0x5738 = 0xe203a600
0x573c = 0x0331a540
0x5740 = 0x78e0fd4f
0x5744 = 0x0abec0f1
0x5748 = 0x72b8fd6f
0x574c = 0x008475cf
0x5750 = 0x6d440000
0x5754 = 0x0a43620a
0x5758 = 0x8540004e
0x575c = 0x008476cf
0x5760 = 0x6ae20014
0x5764 = 0x2615bfc9
0x5768 = 0x1f0013cf
0x576c = 0x6ae11100
0x5770 = 0x2615bfc9
0x5774 = 0xa76013cf
0x5778 = 0xb918b814
0x577c = 0xb89b7825
0x5780 = 0x04c12553
0x5784 = 0xb89d7825
0x5788 = 0x2253b89f
0x578c = 0x7e350241
0x5790 = 0xe203a600
0x5794 = 0x02d9a540
0x5798 = 0x78e0fd4f
0x579c = 0x0a66c0f1
0x57a0 = 0x72d8fd6f
0x57a4 = 0x008475cf
0x57a8 = 0x6d440000
0x57ac = 0x0a51620a
0x57b0 = 0x8540004e
0x57b4 = 0x008476cf
0x57b8 = 0x6ae30014
0x57bc = 0x2615bfc9
0x57c0 = 0x1f0013cf
0x57c4 = 0x6ae21140
0x57c8 = 0x2615bfc9
0x57cc = 0x1f0013cf
0x57d0 = 0x6ae11100
0x57d4 = 0x2615bfc9
0x57d8 = 0xa76013cf
0x57dc = 0xb918b814
0x57e0 = 0xb89a7825
0x57e4 = 0x2653b89b
0x57e8 = 0x782504c1
0x57ec = 0xb89fb89d
0x57f0 = 0x02412253
0x57f4 = 0xa6007e35
0x57f8 = 0xa540e204
0x57fc = 0xfd4f0271
0x5800 = 0x0a02c0f1
0x5804 = 0x70f8fd6f
0x5808 = 0x75cf72d8
0x580c = 0x00000084
0x5810 = 0x62086d44
0x5814 = 0x73197788
0x5818 = 0x085176a8
0x581c = 0x8500004e
0x5820 = 0x008472cf
0x5824 = 0x68630014
0x5828 = 0x2215bbc9
0x582c = 0xa3c000c3
0x5830 = 0xbbc96862
0x5834 = 0x00c32215
0x5838 = 0x6861a3e0
0x583c = 0x2215bbc9
0x5840 = 0x1b0000c3
0x5844 = 0x2f400200
0x5848 = 0xb9180503
0x584c = 0xbb9a7b25
0x5850 = 0x2653bb9b
0x5854 = 0x7b2504c1
0x5858 = 0xbb9fbb9d
0x585c = 0x02412053
0x5860 = 0xa2607a35
0x5864 = 0xa500e004
0x5868 = 0xfd4f0205
0x586c = 0x0996c0f1
0x5870 = 0x72d8fd6f
0x5874 = 0x008475cf
0x5878 = 0x6d440000
0x587c = 0x0a51620a
0x5880 = 0x8540004e
0x5884 = 0x008476cf
0x5888 = 0x6ae30014
0x588c = 0x2615bfc9
0x5890 = 0x1f0013cf
0x5894 = 0x6ae21140
0x5898 = 0x2615bfc9
0x589c = 0x1f0013cf
0x58a0 = 0x6ae11100
0x58a4 = 0x2615bfc9
0x58a8 = 0xa76013cf
0x58ac = 0xb918b814
0x58b0 = 0xb89a7825
0x58b4 = 0x2653b89b
0x58b8 = 0x782504c1
0x58bc = 0xb89fb89d
0x58c0 = 0x02412253
0x58c4 = 0xa6007e35
0x58c8 = 0xa540e204
0x58cc = 0xfd4f01a1
0x58d0 = 0x0932c0f1
0x58d4 = 0x72d8fd6f
0x58d8 = 0x008475cf
0x58dc = 0x6d440000
0x58e0 = 0x0a51620a
0x58e4 = 0x8540004e
0x58e8 = 0x008476cf
0x58ec = 0x6ae30014
0x58f0 = 0x2615bfc9
0x58f4 = 0x1f0013cf
0x58f8 = 0x6ae21140
0x58fc = 0x2615bfc9
0x5900 = 0x1f0013cf
0x5904 = 0x6ae11100
0x5908 = 0x2615bfc9
0x590c = 0xa76013cf
0x5910 = 0xb918b814
0x5914 = 0xb89a7825
0x5918 = 0x2653b89b
0x591c = 0x782504c1
0x5920 = 0xb89fb89d
0x5924 = 0x02412253
0x5928 = 0xa6007e35
0x592c = 0xa540e204
0x5930 = 0xfd4f013d
0x5934 = 0x08cec0f1
0x5938 = 0x72d8fd6f
0x593c = 0x008475cf
0x5940 = 0x6d440000
0x5944 = 0x0a51620a
0x5948 = 0x8540004e
0x594c = 0x008476cf
0x5950 = 0x6ae30014
0x5954 = 0x2615bfc9
0x5958 = 0x1f0013cf
0x595c = 0x6ae21140
0x5960 = 0x2615bfc9
0x5964 = 0x1f0013cf
0x5968 = 0x6ae11100
0x596c = 0x2615bfc9
0x5970 = 0xa76013cf
0x5974 = 0xb918b814
0x5978 = 0xb89a7825
0x597c = 0x2653b89b
0x5980 = 0x782504c1
0x5984 = 0xb89fb89d
0x5988 = 0x02412253
0x598c = 0xa6007e35
0x5990 = 0xa540e204
0x5994 = 0xfd4f00d9
0x5998 = 0x086ac0f1
0x599c = 0x72d8fd6f
0x59a0 = 0x73cf73f8
0x59a4 = 0x00000084
0x59a8 = 0x620a6b44
0x59ac = 0x0a5177a8
0x59b0 = 0x8340004e
0x59b4 = 0x008476cf
0x59b8 = 0x6aa30014
0x59bc = 0x2615bdc9
0x59c0 = 0xa5e0134d
0x59c4 = 0xbdc96aa2
0x59c8 = 0x134d2615
0x59cc = 0x11001d00
0x59d0 = 0xbdc96aa1
0x59d4 = 0x134d2615
0x59d8 = 0x11c01d00
0x59dc = 0xb918b814
0x59e0 = 0xb99a7905
0x59e4 = 0x2653b99b
0x59e8 = 0x782504c0
0x59ec = 0xb89fb89d
0x59f0 = 0x02412253
0x59f4 = 0xa6007e35
0x59f8 = 0xa340e204
0x59fc = 0xfd4f0071
0x5a00 = 0x0802c0f1
0x5a04 = 0x72d8fd6f
0x5a08 = 0x008475cf
0x5a0c = 0x6d440000
0x5a10 = 0x0a51620a
0x5a14 = 0x8540004e
0x5a18 = 0x008476cf
0x5a1c = 0x6ae30014
0x5a20 = 0x2615bfc9
0x5a24 = 0x1f0013cf
0x5a28 = 0x6ae21140
0x5a2c = 0x2615bfc9
0x5a30 = 0x1f0013cf
0x5a34 = 0x6ae11100
0x5a38 = 0x2615bfc9
0x5a3c = 0xa76013cf
0x5a40 = 0xb918b814
0x5a44 = 0xb89a7825
0x5a48 = 0x2653b89b
0x5a4c = 0x782504c1
0x5a50 = 0xb89fb89d
0x5a54 = 0x02412253
0x5a58 = 0xa6007e35
0x5a5c = 0xa540e204
0x5a60 = 0xfd4f000d
0x5a64 = 0x0f9ec0f1
0x5a68 = 0x72d8fd2f
0x5a6c = 0x008475cf
0x5a70 = 0x6d440000
0x5a74 = 0x0a51620a
0x5a78 = 0x8540004e
0x5a7c = 0x008476cf
0x5a80 = 0x6ae30014
0x5a84 = 0x2615bfc9
0x5a88 = 0x1f0013cf
0x5a8c = 0x6ae21140
0x5a90 = 0x2615bfc9
0x5a94 = 0x1f0013cf
0x5a98 = 0x6ae11100
0x5a9c = 0x2615bfc9
0x5aa0 = 0xa76013cf
0x5aa4 = 0xb918b814
0x5aa8 = 0xb89a7825
0x5aac = 0x2653b89b
0x5ab0 = 0x782504c1
0x5ab4 = 0xb89fb89d
0x5ab8 = 0x02412253
0x5abc = 0xa6007e35
0x5ac0 = 0xa540e204
0x5ac4 = 0xfd0f07a9
0x5ac8 = 0x0f3ac0f1
0x5acc = 0x72d8fd2f
0x5ad0 = 0x008475cf
0x5ad4 = 0x6d440000
0x5ad8 = 0x0a51620a
0x5adc = 0x8540004e
0x5ae0 = 0x008476cf
0x5ae4 = 0x6ae30014
0x5ae8 = 0x2615bfc9
0x5aec = 0x1f0013cf
0x5af0 = 0x6ae21140
0x5af4 = 0x2615bfc9
0x5af8 = 0x1f0013cf
0x5afc = 0x6ae11100
0x5b00 = 0x2615bfc9
0x5b04 = 0xa76013cf
0x5b08 = 0xb918b814
0x5b0c = 0xb89a7825
0x5b10 = 0x2653b89b
0x5b14 = 0x782504c1
0x5b18 = 0xb89fb89d
0x5b1c = 0x02412253
0x5b20 = 0xa6007e35
0x5b24 = 0xa540e204
0x5b28 = 0xfd0f0745
0x5b2c = 0x0ed6c0f1
0x5b30 = 0x72d8fd2f
0x5b34 = 0x008475cf
0x5b38 = 0x6d440000
0x5b3c = 0x0a51620a
0x5b40 = 0x8540004e
0x5b44 = 0x008476cf
0x5b48 = 0x6ae30014
0x5b4c = 0x2615bfc9
0x5b50 = 0x1f0013cf
0x5b54 = 0x6ae21140
0x5b58 = 0x2615bfc9
0x5b5c = 0x1f0013cf
0x5b60 = 0x6ae11100
0x5b64 = 0x2615bfc9
0x5b68 = 0xa76013cf
0x5b6c = 0xb918b814
0x5b70 = 0xb89a7825
0x5b74 = 0x2653b89b
0x5b78 = 0x782504c1
0x5b7c = 0xb89fb89d
0x5b80 = 0x02412253
0x5b84 = 0xa6007e35
0x5b88 = 0xa540e204
0x5b8c = 0xfd0f06e1
0x5b90 = 0x0e72c0f1
0x5b94 = 0x72d8fd2f
0x5b98 = 0x008475cf
0x5b9c = 0x6d440000
0x5ba0 = 0x0a51620a
0x5ba4 = 0x8540004e
0x5ba8 = 0x008476cf
0x5bac = 0x6ae30014
0x5bb0 = 0x2615bfc9
0x5bb4 = 0x1f0013cf
0x5bb8 = 0x6ae21140
0x5bbc = 0x2615bfc9
0x5bc0 = 0x1f0013cf
0x5bc4 = 0x6ae11100
0x5bc8 = 0x2615bfc9
0x5bcc = 0xa76013cf
0x5bd0 = 0xb918b814
0x5bd4 = 0xb89a7825
0x5bd8 = 0x2653b89b
0x5bdc = 0x782504c1
0x5be0 = 0xb89fb89d
0x5be4 = 0x02412253
0x5be8 = 0xa6007e35
0x5bec = 0xa540e204
0x5bf0 = 0xfd0f067d
0x5bf4 = 0x0e0ec0f1
0x5bf8 = 0x72d8fd2f
0x5bfc = 0x008475cf
0x5c00 = 0x6d440000
0x5c04 = 0x0a51620a
0x5c08 = 0x8540004e
0x5c0c = 0x008476cf
0x5c10 = 0x6ae30014
0x5c14 = 0x2615bfc9
0x5c18 = 0x1f0013cf
0x5c1c = 0x6ae21140
0x5c20 = 0x2615bfc9
0x5c24 = 0x1f0013cf
0x5c28 = 0x6ae11100
0x5c2c = 0x2615bfc9
0x5c30 = 0xa76013cf
0x5c34 = 0xb918b814
0x5c38 = 0xb89a7825
0x5c3c = 0x2653b89b
0x5c40 = 0x782504c1
0x5c44 = 0xb89fb89d
0x5c48 = 0x02412253
0x5c4c = 0xa6007e35
0x5c50 = 0xa540e204
0x5c54 = 0xfd0f0619
0x5c58 = 0x0daac0f1
0x5c5c = 0x72d8fd2f
0x5c60 = 0x008475cf
0x5c64 = 0x6d440000
0x5c68 = 0x0a51620a
0x5c6c = 0x8540004e
0x5c70 = 0x008476cf
0x5c74 = 0x6ae30014
0x5c78 = 0x2615bfc9
0x5c7c = 0x1f0013cf
0x5c80 = 0x6ae21140
0x5c84 = 0x2615bfc9
0x5c88 = 0x1f0013cf
0x5c8c = 0x6ae11100
0x5c90 = 0x2615bfc9
0x5c94 = 0xa76013cf
0x5c98 = 0xb918b814
0x5c9c = 0xb89a7825
0x5ca0 = 0x2653b89b
0x5ca4 = 0x782504c1
0x5ca8 = 0xb89fb89d
0x5cac = 0x02412253
0x5cb0 = 0xa6007e35
0x5cb4 = 0xa540e204
0x5cb8 = 0xfd0f05b5
0x5cbc = 0x0d46c0f1
0x5cc0 = 0x72d8fd2f
0x5cc4 = 0x008475cf
0x5cc8 = 0x6d440000
0x5ccc = 0x0a51620a
0x5cd0 = 0x8540004e
0x5cd4 = 0x008476cf
0x5cd8 = 0x6ae30014
0x5cdc = 0x2615bfc9
0x5ce0 = 0x1f0013cf
0x5ce4 = 0x6ae21140
0x5ce8 = 0x2615bfc9
0x5cec = 0x1f0013cf
0x5cf0 = 0x6ae11100
0x5cf4 = 0x2615bfc9
0x5cf8 = 0xa76013cf
0x5cfc = 0xb918b814
0x5d00 = 0xb89a7825
0x5d04 = 0x2653b89b
0x5d08 = 0x782504c1
0x5d0c = 0xb89fb89d
0x5d10 = 0x02412253
0x5d14 = 0xa6007e35
0x5d18 = 0xa540e204
0x5d1c = 0xfd0f0551
0x5d20 = 0x0ce2c0f1
0x5d24 = 0x72d8fd2f
0x5d28 = 0x73cf73f8
0x5d2c = 0x00000084
0x5d30 = 0x620a6b44
0x5d34 = 0x0a5177a8
0x5d38 = 0x8340004e
0x5d3c = 0x008476cf
0x5d40 = 0x6aa30014
0x5d44 = 0x2615bdc9
0x5d48 = 0xa5e0134d
0x5d4c = 0xbdc96aa2
0x5d50 = 0x134d2615
0x5d54 = 0x11001d00
0x5d58 = 0xbdc96aa1
0x5d5c = 0x134d2615
0x5d60 = 0x11c01d00
0x5d64 = 0xb918b814
0x5d68 = 0xb99a7905
0x5d6c = 0x2653b99b
0x5d70 = 0x782504c0
0x5d74 = 0xb89fb89d
0x5d78 = 0x02412253
0x5d7c = 0xa6007e35
0x5d80 = 0xa340e204
0x5d84 = 0xfd0f04e9
0x5d88 = 0xc5e1c0f1
0x5d8c = 0x0a0f228a
0x5d90 = 0x75cfd97b
0x5d94 = 0x6fcc0088
0x5d98 = 0x1f801d3c
0x5d9c = 0x8000003d
0x5da0 = 0x7a4f248a
0x5da4 = 0x20a8b90f
0x5da8 = 0x850f0280
0x5dac = 0x079e080b
0x5db0 = 0x0809850f
0x5db4 = 0xba6107df
0x5db8 = 0xc815ea94
0x5dbc = 0x7a4f248a
0x5dc0 = 0x1a15e001
0x5dc4 = 0x208a3018
0x5dc8 = 0xa52f0a0f
0x5dcc = 0x024020a8
0x5dd0 = 0x090d852f
0x5dd4 = 0x852f079e
0x5dd8 = 0x07df0907
0x5ddc = 0xe828b861
0x5de0 = 0x1f801d3c
0x5de4 = 0x4000002a
0x5de8 = 0x7f80240a
0x5dec = 0x27110000
0x5df0 = 0x000071cf
0x5df4 = 0x20a82710
0x5df8 = 0x850f01c0
0x5dfc = 0x07df0807
0x5e00 = 0xe91db961
0x5e04 = 0x1f801d3c
0x5e08 = 0x2000001a
0x5e0c = 0x7f80240a
0x5e10 = 0x27110000
0x5e14 = 0x000070cf
0x5e18 = 0x20a82710
0x5e1c = 0x852f01c0
0x5e20 = 0x079f0907
0x5e24 = 0xe812b861
0x5e28 = 0xfd0f0455
0x5e2c = 0x71cf70eb
0x5e30 = 0x11870000
0x5e34 = 0xfdcf0a46
0x5e38 = 0x70ebf1d4
0x5e3c = 0x000071cf
0x5e40 = 0x0a3a1188
0x5e44 = 0xf1e0fdcf
0x5e48 = 0x71cf70eb
0x5e4c = 0x11890000
0x5e50 = 0xfdcf0a2a
0x5e54 = 0x78e0f1ea
0x5e58 = 0x008870cf
0x5e5c = 0x80126fcc
0x5e60 = 0x78e07ee0
0x5e64 = 0x008870cf
0x5e68 = 0x80196fcc
0x5e6c = 0x78e07ee0
0x5e70 = 0x792fc5e1
0x5e74 = 0x02032940
0x5e78 = 0x2b407b25
0x5e7c = 0x79650401
0x5e80 = 0x02340a25
0x5e84 = 0xf0057308
0x5e88 = 0x00521b01
0x5e8c = 0x2353ba61
0x5e90 = 0xf5fc807e
0x5e94 = 0x008d2a41
0x5e98 = 0x2542bac1
0x5e9c = 0x1b04904d
0x5ea0 = 0xf5fd0050
0x5ea4 = 0x24cae280
0x5ea8 = 0x78e07082
0x5eac = 0x016220e8
0x5eb0 = 0x00521b01
0x5eb4 = 0x7fe078e0
0x5eb8 = 0x78e0c5c1
0x5ebc = 0xc5e1c0f1
0x5ec0 = 0x010072cf
0x5ec4 = 0xd8002964
0x5ec8 = 0xff6f0bc6
0x5ecc = 0x098ed902
0x5ed0 = 0x75cf0100
0x5ed4 = 0x08b00080
0x5ed8 = 0x70a98d20
0x5edc = 0x73cfda4d
0x5ee0 = 0x44444444
0x5ee4 = 0x00600912
0x5ee8 = 0x70a9ba05
0x5eec = 0x000072cf
0x5ef0 = 0x73cf09a4
0x5ef4 = 0x00004444
0x5ef8 = 0x006008fe
0x5efc = 0x03818d20
0x5f00 = 0x78e0fd0f
0x5f04 = 0xd800c0f1
0x5f08 = 0x30181a2b
0x5f0c = 0x010072cf
0x5f10 = 0xd80f2480
0x5f14 = 0xff6f0b0a
0x5f18 = 0x71cfd902
0x5f1c = 0x27240088
0x5f20 = 0xb8808112
0x5f24 = 0xc0d1a112
0x5f28 = 0x78e07ee0
0x5f2c = 0x0adac0f1
0x5f30 = 0x248afd2f
0x5f34 = 0x75cf7a0f
0x5f38 = 0x262c0088
0x5f3c = 0x024020a8
0x5f40 = 0x780f8502
0x5f44 = 0x20cce083
0x5f48 = 0xf2038022
0x5f4c = 0xe08378e0
0x5f50 = 0x802220cc
0x5f54 = 0x73cff20c
0x5f58 = 0x01d80088
0x5f5c = 0x72cf8364
0x5f60 = 0x21480100
0x5f64 = 0x088ad800
0x5f68 = 0x7108ffaf
0x5f6c = 0x248a8502
0x5f70 = 0xb89e7a0f
0x5f74 = 0x20a8a502
0x5f78 = 0x85020200
0x5f7c = 0xe081780f
0x5f80 = 0x78e0f202
0x5f84 = 0x0050081b
0x5f88 = 0x008873cf
0x5f8c = 0x836401d8
0x5f90 = 0x010072cf
0x5f94 = 0xd8002148
0x5f98 = 0xffaf0856
0x5f9c = 0x85c57108
0x5fa0 = 0x248a8503
0x5fa4 = 0x20047a0f
0x5fa8 = 0x80000f80
0x5fac = 0xb895ffff
0x5fb0 = 0x20a8a503
0x5fb4 = 0x850202c0
0x5fb8 = 0xa502b89e
0x5fbc = 0x780f8502
0x5fc0 = 0xf403e081
0x5fc4 = 0x081d78e0
0x5fc8 = 0x73cf0051
0x5fcc = 0x01d80088
0x5fd0 = 0x72cf8364
0x5fd4 = 0x21480100
0x5fd8 = 0x0816d800
0x5fdc = 0x7108ffaf
0x5fe0 = 0x7a0f248a
0x5fe4 = 0x024020a8
0x5fe8 = 0x202f8502
0x5fec = 0x20cc8007
0x5ff0 = 0xf20380e2
0x5ff4 = 0xe08078e0
0x5ff8 = 0x80e220cc
0x5ffc = 0x73cff20c
0x6000 = 0x01d80088
0x6004 = 0x72cf8364
0x6008 = 0x21480100
0x600c = 0x0fe2d800
0x6010 = 0x7108ff6f
0x6014 = 0xfd2f0261
0x6018 = 0x78e070c9
0x601c = 0x00000005
0x6020 = 0xc1a1c0f1
0x6024 = 0xd978708b
0x6028 = 0x0040098e
0x602c = 0x09c6d918
0x6030 = 0xc1000040
0x6034 = 0x000070cf
0x6038 = 0x08369002
0x603c = 0xb98e0060
0x6040 = 0x09eed802
0x6044 = 0xb88c0020
0x6048 = 0x70cf70b8
0x604c = 0x11020000
0x6050 = 0x000009de
0x6054 = 0x010072cf
0x6058 = 0x70982170
0x605c = 0xd902d801
0x6060 = 0xffaf0c7e
0x6064 = 0xc0a173a8
0x6068 = 0x7ee0c0d1
0x606c = 0xc5e1c0f1
0x6070 = 0x256a7098
0x6074 = 0x25501280
0x6078 = 0x20291040
0x607c = 0xc82f0000
0x6080 = 0x1f7f2586
0x6084 = 0x0040200f
0x6088 = 0x30181a2f
0x608c = 0x7934b902
0x6090 = 0x0f802100
0x6094 = 0x08300080
0x6098 = 0xfd6f0f4e
0x609c = 0x206a7188
0x60a0 = 0x7d050280
0x60a4 = 0x03402029
0x60a8 = 0xfd0f01d5
0x60ac = 0x093ec0f1
0x60b0 = 0x70bafd0f
0x60b4 = 0x727a719a
0x60b8 = 0x7688735a
0x60bc = 0x2140200a
0x60c0 = 0x14740e49
0x60c4 = 0x2180210a
0x60c8 = 0x1280256a
0x60cc = 0x10402550
0x60d0 = 0x00002029
0x60d4 = 0x00200e4a
0x60d8 = 0x2600be24
0x60dc = 0xd8011005
0x60e0 = 0x728a71aa
0x60e4 = 0x240a736a
0x60e8 = 0x260a0480
0x60ec = 0x082a0400
0x60f0 = 0x270a0020
0x60f4 = 0x216a0440
0x60f8 = 0x25860280
0x60fc = 0x7d251f7f
0x6100 = 0x03402029
0x6104 = 0xfd0f0139
0x6108 = 0xd96870eb
0x610c = 0xfdaf0f6e
0x6110 = 0xf1dcb98c
0x6114 = 0x08d6c0f1
0x6118 = 0x70bafd0f
0x611c = 0x727a719a
0x6120 = 0x210a735a
0x6124 = 0x200a2100
0x6128 = 0x75c82140
0x612c = 0xfdaf0822
0x6130 = 0x760877e8
0x6134 = 0x726a718a
0x6138 = 0x00200b52
0x613c = 0x70c9734a
0x6140 = 0x72a9710a
0x6144 = 0x0b1273e9
0x6148 = 0x240a0020
0x614c = 0x75cf0440
0x6150 = 0x08280080
0x6154 = 0x154d2515
0x6158 = 0x72cf8500
0x615c = 0x66740000
0x6160 = 0x0eca80e1
0x6164 = 0x71c9fd6f
0x6168 = 0x80018500
0x616c = 0x10000f0b
0x6170 = 0x000008fa
0x6174 = 0x0daae812
0x6178 = 0x160c0000
0x617c = 0x73081005
0x6180 = 0x010072cf
0x6184 = 0xd8000bf0
0x6188 = 0x08ded903
0x618c = 0x240affef
0x6190 = 0x00ad0400
0x6194 = 0x70c9fd2f
0x6198 = 0xd96770eb
0x619c = 0xfdaf0ede
0x61a0 = 0xf1ebb98c
0x61a4 = 0x085ec0f1
0x61a8 = 0xdb00fd2f
0x61ac = 0x008076cf
0x61b0 = 0x7e3502f0
0x61b4 = 0x80a08620
0x61b8 = 0x81e0e90d
0x61bc = 0x0f0dea04
0x61c0 = 0xf0091344
0x61c4 = 0x13c50d0f
0x61c8 = 0xef0781e2
0x61cc = 0x71e97328
0x61d0 = 0x7728f1f5
0x61d4 = 0xa0e27168
0x61d8 = 0xa600e983
0x61dc = 0xa102f002
0x61e0 = 0xfd0f008d
0x61e4 = 0xd800c0f1
0x61e8 = 0x30181a2c
0x61ec = 0x010072cf
0x61f0 = 0xd80f24a0
0x61f4 = 0xff6f082a
0x61f8 = 0xc81bd902
0x61fc = 0x0c80e080
0x6200 = 0xc81a0142
0x6204 = 0x0cdee808
0x6208 = 0xd8000160
0x620c = 0x01400eca
0x6210 = 0x01400ed6
0x6214 = 0x008871cf
0x6218 = 0x81192d70
0x621c = 0xa119b89f
0x6220 = 0x7ee0c0d1
0x6224 = 0x0205782f
0x6228 = 0x7148feef
0x622c = 0x0fdac0f1
0x6230 = 0x75cffccf
0x6234 = 0x262c0088
0x6238 = 0x76cf8523
0x623c = 0xffff8000
0x6240 = 0xa523b99f
0x6244 = 0x8503a505
0x6248 = 0xb89078c4
0x624c = 0x0ce2a503
0x6250 = 0x8503ffcf
0x6254 = 0xa503b8de
0x6258 = 0x78c48503
0x625c = 0xa503b893
0x6260 = 0xffcf0cce
0x6264 = 0xfd0f0011
0x6268 = 0x0f9ec0f1
0x626c = 0xc1a2fccf
0x6270 = 0x0876708b
0x6274 = 0xc181fdef
0x6278 = 0x9000250a
0x627c = 0x0c7ef232
0x6280 = 0xc0000020
0x6284 = 0x00200c5e
0x6288 = 0x0c96d801
0x628c = 0xc1000000
0x6290 = 0x00640833
0x6294 = 0x26027608
0x6298 = 0x082b1040
0x629c = 0x0baa0295
0x62a0 = 0x0c46fecf
0x62a4 = 0xc3000000
0x62a8 = 0x30041404
0x62ac = 0x72cfe88b
0x62b0 = 0x0b5c0100
0x62b4 = 0xd901d800
0x62b8 = 0xffaf0fae
0x62bc = 0x0c3276b8
0x62c0 = 0xc3000000
0x62c4 = 0x30041404
0x62c8 = 0x010072cf
0x62cc = 0x1a2e0bc0
0x62d0 = 0xd80030d8
0x62d4 = 0x31021a10
0x62d8 = 0xffaf0956
0x62dc = 0xf008d903
0x62e0 = 0x00200c02
0x62e4 = 0xd802d800
0x62e8 = 0x30021a10
0x62ec = 0x078970a9
0x62f0 = 0xc0a2fcef
0x62f4 = 0x8040c5e1
0x62f8 = 0xd8017108
0x62fc = 0x78c0e280
0x6300 = 0xf007262f
0x6304 = 0xf40ed800
0x6308 = 0x81018162
0x630c = 0x0809dd00
0x6310 = 0xa1a200c1
0x6314 = 0xba618060
0x6318 = 0xa161a140
0x631c = 0xa0a1a0a0
0x6320 = 0xc5c17fe0
0x6324 = 0x0edec0f1
0x6328 = 0x250afccf
0x632c = 0x77089040
0x6330 = 0x8501f211
0x6334 = 0x10010f29
0x6338 = 0xe8178700
0x633c = 0x0d358701
0x6340 = 0x87021001
0x6344 = 0x10010d09
0x6348 = 0xa702d800
0x634c = 0xa7018500
0x6350 = 0x70ebf01f
0x6354 = 0xfdaf0d26
0x6358 = 0xf1edd9da
0x635c = 0x0d1e70eb
0x6360 = 0xd9dbfdaf
0x6364 = 0x70ebf1ea
0x6368 = 0xfdaf0d12
0x636c = 0xf1e8d9dc
0x6370 = 0x80c0e807
0x6374 = 0x13800d0b
0x6378 = 0x70c9ee04
0x637c = 0x7608f1fb
0x6380 = 0x8500ee0f
0x6384 = 0x8702a600
0x6388 = 0x10010d07
0x638c = 0xd800a7c2
0x6390 = 0xa501a500
0x6394 = 0xb8618700
0x6398 = 0xfcef06d5
0x639c = 0x70eba700
0x63a0 = 0xfdaf0cda
0x63a4 = 0xf1efd9dd
0x63a8 = 0xa021d900
0x63ac = 0x7fe0a022
0x63b0 = 0x78e0a020
0x63b4 = 0x0c1ac0f1
0x63b8 = 0xe88bff0f
0x63bc = 0x010072cf
0x63c0 = 0xd80029b0
0x63c4 = 0xff2f0eca
0x63c8 = 0xc0d1d901
0x63cc = 0x0bde7ee0
0x63d0 = 0xe805ff0f
0x63d4 = 0xffcf0aea
0x63d8 = 0x0e0af1f9
0x63dc = 0xf1f7fd8f
0x63e0 = 0x0e1ec0f1
0x63e4 = 0x701afccf
0x63e8 = 0x08467528
0x63ec = 0x70280020
0x63f0 = 0x008070cf
0x63f4 = 0x20f00268
0x63f8 = 0x0d25034d
0x63fc = 0x72cf121f
0x6400 = 0x2e9c0100
0x6404 = 0x7108d800
0x6408 = 0xff6f0cca
0x640c = 0x11032553
0x6410 = 0x71cf70eb
0x6414 = 0x140f0000
0x6418 = 0xfd8f0c62
0x641c = 0x09ae700a
0x6420 = 0x2553feef
0x6424 = 0x06411101
0x6428 = 0x78e0fccf
0x642c = 0x0823c0f1
0x6430 = 0x73080234
0x6434 = 0x010072cf
0x6438 = 0xd8002e4c
0x643c = 0xff6f0c96
0x6440 = 0x70eb7108
0x6444 = 0x000071cf
0x6448 = 0x0c321410
0x644c = 0xc0d1fd8f
0x6450 = 0x78e07ee0
0x6454 = 0xa022c5e1
0x6458 = 0xa067a046
0x645c = 0xa029d901
0x6460 = 0x01041820
0x6464 = 0xc5c17fe0
0x6468 = 0x1a0e7fe0
0x646c = 0x78e03002
0x6470 = 0x1a0f7fe0
0x6474 = 0x78e03002
0x6478 = 0x70cf7108
0x647c = 0x00d40080
0x6480 = 0xfcef0681
0x6484 = 0x78e0da06
0x6488 = 0xa044a023
0x648c = 0xd900a065
0x6490 = 0xa0207fe0
0x6494 = 0x00200a6e
0x6498 = 0xdd02de00
0x649c = 0x008070cf
0x64a0 = 0x091e0828
0x64a4 = 0x20f0ff2f
0x64a8 = 0xbd610380
0x64ac = 0x90750df1
0x64b0 = 0x0eaae601
0x64b4 = 0x7608fd8f
0x64b8 = 0x0a66f026
0x64bc = 0x86a30020
0x64c0 = 0x86047708
0x64c4 = 0x86257d60
0x64c8 = 0x00000a56
0x64cc = 0xb80478e2
0x64d0 = 0x008071cf
0x64d4 = 0x812000dc
0x64d8 = 0x09217811
0x64dc = 0x0ed60005
0x64e0 = 0x218afcef
0x64e4 = 0x70980a0f
0x64e8 = 0x010072cf
0x64ec = 0xd8000b2c
0x64f0 = 0x0f3ed901
0x64f4 = 0x73a9ff6f
0x64f8 = 0xfdaf0d6a
0x64fc = 0x0e5e70c9
0x6500 = 0x7608fd8f
0x6504 = 0x0fb2eedb
0x6508 = 0x216afd4f
0x650c = 0x21500280
0x6510 = 0x20290040
0x6514 = 0xc82f0000
0x6518 = 0x206ae889
0x651c = 0x20450280
0x6520 = 0x20290180
0x6524 = 0x216f0000
0x6528 = 0x206a003f
0x652c = 0x21860280
0x6530 = 0x78250f7f
0x6534 = 0x00002029
0x6538 = 0x78e0f1bd
0x653c = 0xc5e1c0f1
0x6540 = 0x010072cf
0x6544 = 0xd8000a1c
0x6548 = 0xff2f0bf6
0x654c = 0xc821d902
0x6550 = 0x3601122d
0x6554 = 0x0f8d2004
0x6558 = 0xff000000
0x655c = 0x0f822004
0x6560 = 0x000000ff
0x6564 = 0x00021944
0x6568 = 0xbd287b0f
0x656c = 0x1945ba30
0x6570 = 0x19460342
0x6574 = 0x20040082
0x6578 = 0xff000f80
0x657c = 0xb8380000
0x6580 = 0x30851280
0x6584 = 0x00021947
0x6588 = 0x008070cf
0x658c = 0x194007dc
0x6590 = 0x80270140
0x6594 = 0xd864b9ec
0x6598 = 0x05e120ca
0x659c = 0x301c1a66
0x65a0 = 0x208ab9ec
0x65a4 = 0x20ca0717
0x65a8 = 0x00000f81
0x65ac = 0x1a650320
0x65b0 = 0x72cf301c
0x65b4 = 0x0a300100
0x65b8 = 0xd903d800
0x65bc = 0xffaf0b7a
0x65c0 = 0x72cf7598
0x65c4 = 0x0a500100
0x65c8 = 0x0b76d800
0x65cc = 0xd902ff2f
0x65d0 = 0xfccf04ad
0x65d4 = 0xc5e1c0f1
0x65d8 = 0x20507508
0x65dc = 0xf40b8000
0x65e0 = 0x008871cf
0x65e4 = 0x810e0b88
0x65e8 = 0x7d05b8a0
0x65ec = 0x0491a1ae
0x65f0 = 0x70ebfccf
0x65f4 = 0xfdaf0a86
0x65f8 = 0xf1f4d9ac
0x65fc = 0x008071cf
0x6600 = 0x7fe006fc
0x6604 = 0x78e0a102
0x6608 = 0x008071cf
0x660c = 0x7fe006fc
0x6610 = 0x78e0a103
0x6614 = 0x008871cf
0x6618 = 0xa11d01d8
0x661c = 0x78e07ee0
0x6620 = 0x008870cf
0x6624 = 0x80000254
0x6628 = 0x78e07ee0
0x662c = 0x008871cf
0x6630 = 0x199b03dc
0x6634 = 0xd8658018
0x6638 = 0x8018199f
0x663c = 0x003f236f
0x6640 = 0x00200009
0x6644 = 0x78e0d801
0x6648 = 0x008871cf
0x664c = 0xda040b0c
0x6650 = 0xa151e804
0x6654 = 0xf003a156
0x6658 = 0x7ee0a155
0x665c = 0x71cfc0f1
0x6660 = 0x01d80088
0x6664 = 0xd865a10c
0x6668 = 0x236fa113
0x666c = 0xc0d1003f
0x6670 = 0x78e07ee0
0x6674 = 0x80012102
0x6678 = 0x71d7f207
0x667c = 0x00008000
0x6680 = 0x0fff208a
0x6684 = 0xd801f782
0x6688 = 0x78e07ee0
0x668c = 0x0b76c0f1
0x6690 = 0x7098fcef
0x6694 = 0x75c768b4
0x6698 = 0x01a00080
0x669c = 0x76288501
0x66a0 = 0x7000262b
0x66a4 = 0x00000000
0x66a8 = 0xe3838502
0x66ac = 0x0000222b
0x66b0 = 0x112127ca
0x66b4 = 0xe380f20d
0x66b8 = 0xf20bdf02
0x66bc = 0xe382df03
0x66c0 = 0x79c0d901
0x66c4 = 0x00802c40
0x66c8 = 0xfd6f0c52
0x66cc = 0xa5e3e003
0x66d0 = 0x272b8501
0x66d4 = 0x85001000
0x66d8 = 0xfcef0395
0x66dc = 0x1000262b
0x66e0 = 0xffcf0769
0x66e4 = 0x06f97108
0x66e8 = 0xce30feef
0x66ec = 0x70cfd904
0x66f0 = 0x0b0c0088
0x66f4 = 0x7ee0a033
0x66f8 = 0x04357108
0x66fc = 0xce30fd6f
0x6700 = 0xce30c0f1
0x6704 = 0x0eb2d9a5
0x6708 = 0xb904feef
0x670c = 0x0000081e
0x6710 = 0xffef0f4e
0x6714 = 0xc0d1d801
0x6718 = 0x78e07ee0
0x671c = 0xfdaf0379
0x6720 = 0x78e0ce30
0x6724 = 0xff0f00c9
0x6728 = 0xd801c0f1
0x672c = 0x72cfd900
0x6730 = 0x8a4001f7
0x6734 = 0xffef0f5a
0x6738 = 0xd8007328
0x673c = 0x72cfd900
0x6740 = 0x0ce40000
0x6744 = 0xffef0f4a
0x6748 = 0xc0d1db01
0x674c = 0x78e07ee0
0x6750 = 0xd801c0f1
0x6754 = 0x72cfd900
0x6758 = 0x8a4001f7
0x675c = 0xffef0f32
0x6760 = 0xd8007328
0x6764 = 0x72cfd900
0x6768 = 0x0ce40000
0x676c = 0xffef0f22
0x6770 = 0xc0d17328
0x6774 = 0x78e07ee0
0x6778 = 0x70cfea07
0x677c = 0x6e580088
0x6780 = 0x08fb8017
0x6784 = 0x72cf87de
0x6788 = 0x6e580088
0x678c = 0xa1618279
0x6790 = 0xa1008218
0x6794 = 0x0bf38219
0x6798 = 0x7ee08001
0x679c = 0x0a6ac0f1
0x67a0 = 0xc1a2fccf
0x67a4 = 0x76cf7d1d
0x67a8 = 0x6ba80088
0x67ac = 0xbd10e501
0x67b0 = 0xe9187d05
0x67b4 = 0xd800718b
0x67b8 = 0xffef0fc2
0x67bc = 0x1e6c7208
0x67c0 = 0xc0001358
0x67c4 = 0x10181e86
0x67c8 = 0x1e87c001
0x67cc = 0x1e881018
0x67d0 = 0x0d001f98
0x67d4 = 0x1e880006
0x67d8 = 0x0d0a1f98
0x67dc = 0xf0041e53
0x67e0 = 0x13581e6c
0x67e4 = 0xfcef0291
0x67e8 = 0x78e0c0a2
0x67ec = 0x008002f1
0x67f0 = 0xffcf04a5
0x67f4 = 0x0a12c0f1
0x67f8 = 0x72b8fcef
0x67fc = 0xde0080a3
0x6800 = 0x25cae18f
0x6804 = 0xe5801381
0x6808 = 0x24cada01
0x680c = 0xf20e0081
0x6810 = 0x10500d21
0x6814 = 0x10900d11
0x6818 = 0xd95370eb
0x681c = 0xfdaf085e
0x6820 = 0xf00db98c
0x6824 = 0x30841209
0x6828 = 0x0020081a
0x682c = 0xf00772a8
0x6830 = 0x30841209
0x6834 = 0x00200892
0x6838 = 0x023d72a8
0x683c = 0x78e0fccf
0x6840 = 0x09bac0f1
0x6844 = 0x703afccf
0x6848 = 0x250a711a
0x684c = 0x76489100
0x6850 = 0xf20b7768
0x6854 = 0x710a702a
0x6858 = 0x086272c9
0x685c = 0x73e90020
0x6860 = 0x0df5bd61
0x6864 = 0x01f99055
0x6868 = 0x78e0fccf
0x686c = 0x0996c0f1
0x6870 = 0x7728fccf
0x6874 = 0x008876cf
0x6878 = 0x8623262c
0x687c = 0x800075cf
0x6880 = 0xb99fffff
0x6884 = 0xa605a623
0x6888 = 0x78a48603
0x688c = 0xa603b890
0x6890 = 0xff8f0e9e
0x6894 = 0xb89f8603
0x6898 = 0xa6e5a603
0x689c = 0x78a48603
0x68a0 = 0xa603b891
0x68a4 = 0xff8f0e8a
0x68a8 = 0x78a48603
0x68ac = 0xa603b892
0x68b0 = 0xff8f0e7e
0x68b4 = 0xfccf01b9
0x68b8 = 0x7148782f
0x68bc = 0xfeaf0485
0x68c0 = 0x78e07268
0x68c4 = 0x0932c0f1
0x68c8 = 0x705afccf
0x68cc = 0x7648713a
0x68d0 = 0x7788731a
0x68d4 = 0xf003dd00
0x68d8 = 0x704a7508
0x68dc = 0x72c9712a
0x68e0 = 0xffef0fda
0x68e4 = 0x704a730a
0x68e8 = 0x093e712a
0x68ec = 0x72c9ffef
0x68f0 = 0x6d0170b8
0x68f4 = 0x03c50809
0x68f8 = 0xa14108e1
0x68fc = 0x60b8c816
0x6900 = 0x30181a16
0x6904 = 0x2140082f
0x6908 = 0x1a17c818
0x690c = 0x72cf3398
0x6910 = 0x24e00100
0x6914 = 0xe00173c9
0x6918 = 0x30181a18
0x691c = 0x7108d800
0x6920 = 0xffaf0ad6
0x6924 = 0x0400240a
0x6928 = 0xd94470eb
0x692c = 0xfd6f0efa
0x6930 = 0x0125b98c
0x6934 = 0x78e0fccf
0x6938 = 0x70801600
0x693c = 0x014c0080
0x6940 = 0x80402042
0x6944 = 0x0001006c
0x6948 = 0x0ec120aa
0x694c = 0x0f812004
0x6950 = 0x00ff0000
0x6954 = 0x807e2142
0x6958 = 0x00010028
0x695c = 0x813e2142
0x6960 = 0x00010020
0x6964 = 0x00402069
0x6968 = 0x7000264a
0x696c = 0x7000264a
0x6970 = 0x7000264a
0x6974 = 0x7000264a
0x6978 = 0x7000264a
0x697c = 0x7000264a
0x6980 = 0x0f4120aa
0x6984 = 0x0f812004
0x6988 = 0x00ff0000
0x698c = 0x803e2142
0x6990 = 0x00020020
0x6994 = 0x00402069
0x6998 = 0x7000264a
0x699c = 0x7000264a
0x69a0 = 0x7000264a
0x69a4 = 0x7000264a
0x69a8 = 0x7000264a
0x69ac = 0x7000264a
0x69b0 = 0x07c02020
0x69b4 = 0x1000224a
0x69b8 = 0x0020006d
0x69bc = 0x1180234a
0x69c0 = 0x1340224a
0x69c4 = 0x00200061
0x69c8 = 0x1040234a
0x69cc = 0x13c0224a
0x69d0 = 0x00200055
0x69d4 = 0x1400234a
0x69d8 = 0x1680224a
0x69dc = 0x00200049
0x69e0 = 0x1100234a
0x69e4 = 0x1080224a
0x69e8 = 0x0020003d
0x69ec = 0x10c0234a
0x69f0 = 0x11c0224a
0x69f4 = 0x00200031
0x69f8 = 0x1180234a
0x69fc = 0x70287fe0
0x6a00 = 0xc1e1c0e1
0x6a04 = 0x0fff208a
0x6a08 = 0x02c02013
0x6a0c = 0x28007904
0x6a10 = 0x29000280
0x6a14 = 0x24060281
0x6a18 = 0x7c25100c
0x6a1c = 0x7fe0c1c1
0x6a20 = 0x78e0c0c1
0x6a24 = 0xc0f1c4e1
0x6a28 = 0xffef0fda
0x6a2c = 0xa0808080
0x6a30 = 0x341f1404
0x6a34 = 0xc4c17fe0
0x6a38 = 0xc5e1c0f1
0x6a3c = 0x008875cf
0x6a40 = 0x70a90a3c
0x6a44 = 0xfd2f0cc6
0x6a48 = 0x1d7cd980
0x6a4c = 0xbaba1f80
0x6a50 = 0xd802baba
0x6a54 = 0xd800a501
0x6a58 = 0x0025a503
0x6a5c = 0xb505fcef
0x6a60 = 0x0fa6c0f1
0x6a64 = 0x258afc8f
0x6a68 = 0x76a91a0f
0x6a6c = 0x70cff018
0x6a70 = 0x9c400000
0x6a74 = 0x7000240a
0x6a78 = 0x20a878e0
0x6a7c = 0x78e00140
0x6a80 = 0x72cf78e0
0x6a84 = 0x04980100
0x6a88 = 0x1243264e
0x6a8c = 0x0ab6d800
0x6a90 = 0xd902ff2f
0x6a94 = 0x0d25bd61
0x6a98 = 0xbe611074
0x6a9c = 0x008871cf
0x6aa0 = 0x810101d8
0x6aa4 = 0x0f800823
0x6aa8 = 0xfffd03ff
0x6aac = 0x08c38101
0x6ab0 = 0x03c08f81
0x6ab4 = 0xf0097ffd
0x6ab8 = 0x010072cf
0x6abc = 0xd80004bc
0x6ac0 = 0xfeef0dd6
0x6ac4 = 0x73cf7108
0x6ac8 = 0x00d40080
0x6acc = 0x75cfd900
0x6ad0 = 0x0a3c0088
0x6ad4 = 0x7180244a
0x6ad8 = 0x14022540
0x6adc = 0x018020a8
0x6ae0 = 0x623c6328
0x6ae4 = 0xac00e101
0x6ae8 = 0x15802540
0x6aec = 0x15c12540
0x6af0 = 0x16022540
0x6af4 = 0x006008e2
0x6af8 = 0x16832540
0x6afc = 0xe8098500
0x6b00 = 0x010072cf
0x6b04 = 0xd80004d8
0x6b08 = 0xfeef0d8e
0x6b0c = 0xd8017108
0x6b10 = 0xfcaf0765
0x6b14 = 0x78e0a500
0x6b18 = 0xca0bc0f1
0x6b1c = 0x3081120c
0x6b20 = 0x37021269
0x6b24 = 0x0060086a
0x6b28 = 0x37031268
0x6b2c = 0xd913d817
0x6b30 = 0xdb1ada0f
0x6b34 = 0x0040244a
0x6b38 = 0x00200ffa
0x6b3c = 0x0400254a
0x6b40 = 0x0060088a
0x6b44 = 0xc0d1d801
0x6b48 = 0x78e07ee0
0x6b4c = 0xc5e1c0f1
0x6b50 = 0x70cfffba
0x6b54 = 0x07600080
0x6b58 = 0x00600936
0x6b5c = 0x0982dd00
0x6b60 = 0xd8060000
0x6b64 = 0xfd2f0fb6
0x6b68 = 0x72cf71a9
0x6b6c = 0x051c0100
0x6b70 = 0x0d2670a9
0x6b74 = 0xd902feef
0x6b78 = 0x010072cf
0x6b7c = 0x70a90530
0x6b80 = 0xfeef0d16
0x6b84 = 0x72cfd902
0x6b88 = 0x05600100
0x6b8c = 0x0d0a70a9
0x6b90 = 0xd902feef
0x6b94 = 0x0815c806
0x6b98 = 0x11110f81
0x6b9c = 0x1a061111
0x6ba0 = 0x22223f98
0x6ba4 = 0xf00f2222
0x6ba8 = 0x010072cf
0x6bac = 0x70a90574
0x6bb0 = 0xfeef0ce6
0x6bb4 = 0x70ebd902
0x6bb8 = 0x000071cf
0x6bbc = 0x0cbe11b1
0x6bc0 = 0x0dfafd4f
0x6bc4 = 0x0a3a0000
0x6bc8 = 0xd801ffef
0x6bcc = 0xffcf0c22
0x6bd0 = 0xfecf0b86
0x6bd4 = 0x72cfe808
0x6bd8 = 0x05980100
0x6bdc = 0x0cbad800
0x6be0 = 0xd902feef
0x6be4 = 0x00400f3a
0x6be8 = 0xfe4f0b56
0x6bec = 0xfecf0b92
0x6bf0 = 0x0a60e080
0x6bf4 = 0x0a6afe42
0x6bf8 = 0xc811fe4f
0x6bfc = 0x0a48e080
0x6c00 = 0x751cfe42
0x6c04 = 0x010072cf
0x6c08 = 0xd80005b8
0x6c0c = 0xfeef0c8a
0x6c10 = 0x0dfed902
0x6c14 = 0x72cf00c0
0x6c18 = 0x05d00100
0x6c1c = 0x0c7ad800
0x6c20 = 0xd902feef
0x6c24 = 0xfcaf0ea2
0x6c28 = 0x72cfd902
0x6c2c = 0x05e40100
0x6c30 = 0xfeef0c66
0x6c34 = 0x0c2ad800
0x6c38 = 0x09520080
0x6c3c = 0x72cfff8f
0x6c40 = 0x05f80100
0x6c44 = 0x0c52d800
0x6c48 = 0xd902feef
0x6c4c = 0x00000996
0x6c50 = 0xe080c819
0x6c54 = 0xfd420d34
0x6c58 = 0x010072cf
0x6c5c = 0xd800060c
0x6c60 = 0xfeef0c36
0x6c64 = 0x0bf2d902
0x6c68 = 0x72cffecf
0x6c6c = 0x061c0100
0x6c70 = 0x0c26d800
0x6c74 = 0xd902feef
0x6c78 = 0xfe0f08ba
0x6c7c = 0x000370cf
0x6c80 = 0x0912ffff
0x6c84 = 0x751c0020
0x6c88 = 0x72cfffa4
0x6c8c = 0x062c0100
0x6c90 = 0x0c06d800
0x6c94 = 0xd902feef
0x6c98 = 0xfd8f0d7e
0x6c9c = 0x010072cf
0x6ca0 = 0xd800063c
0x6ca4 = 0xfeef0bf2
0x6ca8 = 0x0932d902
0x6cac = 0x08e6fecf
0x6cb0 = 0xff6cfecf
0x6cb4 = 0xffef094a
0x6cb8 = 0x0952d804
0x6cbc = 0xd800ffef
0x6cc0 = 0xffcf087e
0x6cc4 = 0x010072cf
0x6cc8 = 0xd800064c
0x6ccc = 0xfeef0bca
0x6cd0 = 0x0b22d902
0x6cd4 = 0x05a9ffcf
0x6cd8 = 0x78e0fc8f
0x6cdc = 0x0d2ac0f1
0x6ce0 = 0xd800fcaf
0x6ce4 = 0x008475cf
0x6ce8 = 0xa5000000
0x6cec = 0x008070cf
0x6cf0 = 0x80000160
0x6cf4 = 0xe8186dc4
0x6cf8 = 0x7400244a
0x6cfc = 0x20a8d900
0x6d00 = 0xd80701c0
0x6d04 = 0xac00663c
0x6d08 = 0x2540e101
0x6d0c = 0xd9001500
0x6d10 = 0xfd2f09fa
0x6d14 = 0x71a9b98c
0x6d18 = 0x008770cf
0x6d1c = 0xa027ffe8
0x6d20 = 0xfc8f0555
0x6d24 = 0x0b5670eb
0x6d28 = 0xd9f8fd6f
0x6d2c = 0x78e0f1e6
0x6d30 = 0xc5e1c0f1
0x6d34 = 0xd8007508
0x6d38 = 0x206bb898
0x6d3c = 0x85000140
0x6d40 = 0x00950847
0x6d44 = 0x85438524
0x6d48 = 0x7a25b904
0x6d4c = 0x85008525
0x6d50 = 0x7a25b906
0x6d54 = 0x85618526
0x6d58 = 0x7a25b907
0x6d5c = 0x78148527
0x6d60 = 0x7945b908
0x6d64 = 0x22807208
0x6d68 = 0x232b0808
0x6d6c = 0x85620080
0x6d70 = 0x22807208
0x6d74 = 0x232b0848
0x6d78 = 0x20800080
0x6d7c = 0x05010888
0x6d80 = 0x212bfcaf
0x6d84 = 0x70eb0000
0x6d88 = 0xfd6f0af2
0x6d8c = 0xf1dcd9f6
0x6d90 = 0xd901c0f1
0x6d94 = 0xb0481ce0
0x6d98 = 0xda00c147
0x6d9c = 0xc246c245
0x6da0 = 0xc143d902
0x6da4 = 0xc144d903
0x6da8 = 0xc042c241
0x6dac = 0xffe1708b
0x6db0 = 0xc0d1c0a8
0x6db4 = 0x78e07ee0
0x6db8 = 0x20807814
0x6dbc = 0x7fe00808
0x6dc0 = 0x0000202a
0x6dc4 = 0x0140206a
0x6dc8 = 0x7fe0b823
0x6dcc = 0x78e0780f
0x6dd0 = 0xb9aa8020
0x6dd4 = 0xb9b2b9ab
0x6dd8 = 0x7fe0b98b
0x6ddc = 0x78e0a020
0x6de0 = 0x72cfc0f1
0x6de4 = 0x07100100
0x6de8 = 0x0ae6d800
0x6dec = 0xd902feef
0x6df0 = 0xfe8f09b6
0x6df4 = 0x010072cf
0x6df8 = 0xd8000720
0x6dfc = 0xfeef0ad2
0x6e00 = 0xc0d1d902
0x6e04 = 0x78e07ee0
0x6e08 = 0x0bf6c0f1
0x6e0c = 0x0cbefc8f
0x6e10 = 0xc1a6fe2f
0x6e14 = 0xfe2f0c62
0x6e18 = 0x781d7508
0x6e1c = 0x2005b8c0
0x6e20 = 0xde00837e
0x6e24 = 0x2440f220
0x6e28 = 0xd8403110
0x6e2c = 0xda0171c9
0x6e30 = 0x769873c9
0x6e34 = 0x0e7a72b8
0x6e38 = 0x260a0120
0x6e3c = 0x700a0400
0x6e40 = 0x0b9a71c9
0x6e44 = 0x72c9ffef
0x6e48 = 0xd840c640
0x6e4c = 0xdb01c101
0x6e50 = 0x76b87698
0x6e54 = 0x0040264a
0x6e58 = 0x01200fee
0x6e5c = 0x0040274a
0x6e60 = 0xfe0f0dd6
0x6e64 = 0xc7ff77cf
0x6e68 = 0x2440ffff
0x6e6c = 0xed9e3406
0x6e70 = 0x010072cf
0x6e74 = 0xd8000730
0x6e78 = 0xfeef0a56
0x6e7c = 0x208ad902
0x6e80 = 0xd900031c
0x6e84 = 0xdb00da00
0x6e88 = 0x0000244a
0x6e8c = 0x01200e22
0x6e90 = 0x0040254a
0x6e94 = 0xc640c104
0x6e98 = 0x031c208a
0x6e9c = 0x79e4da00
0x6ea0 = 0xc144b99d
0x6ea4 = 0xf01cdb00
0x6ea8 = 0x010072cf
0x6eac = 0xd8000764
0x6eb0 = 0xfeef0a1e
0x6eb4 = 0x208ad902
0x6eb8 = 0xd900031c
0x6ebc = 0xdb00da01
0x6ec0 = 0x0000244a
0x6ec4 = 0x01200dea
0x6ec8 = 0xc10472b8
0x6ecc = 0x208ac640
0x6ed0 = 0xda00031c
0x6ed4 = 0xb99d79e4
0x6ed8 = 0xdb01c144
0x6edc = 0x0000244a
0x6ee0 = 0x0100250a
0x6ee4 = 0x0040264a
0x6ee8 = 0x01200f5e
0x6eec = 0x0180270a
0x6ef0 = 0x72cfed9f
0x6ef4 = 0x07980100
0x6ef8 = 0x09d6d800
0x6efc = 0xd902feef
0x6f00 = 0x2440c645
0x6f04 = 0xd87c3510
0x6f08 = 0xda00d900
0x6f0c = 0x244adb00
0x6f10 = 0x254a0000
0x6f14 = 0x0d9a0040
0x6f18 = 0x260a0120
0x6f1c = 0x700a0400
0x6f20 = 0xc105ffac
0x6f24 = 0xd87cc640
0x6f28 = 0xdb00da00
0x6f2c = 0x72cff01e
0x6f30 = 0x07c40100
0x6f34 = 0x099ad800
0x6f38 = 0xd902feef
0x6f3c = 0x2440c645
0x6f40 = 0xd87c3510
0x6f44 = 0xda01d900
0x6f48 = 0x244adb00
0x6f4c = 0x254a0000
0x6f50 = 0x0d5e0040
0x6f54 = 0x260a0120
0x6f58 = 0x700a0400
0x6f5c = 0xc105ff9d
0x6f60 = 0xd87cc640
0x6f64 = 0xdb01da00
0x6f68 = 0x0000244a
0x6f6c = 0x0100250a
0x6f70 = 0x0040264a
0x6f74 = 0x01200ed2
0x6f78 = 0x0180270a
0x6f7c = 0x32062440
0x6f80 = 0x72cfed9d
0x6f84 = 0x07f00100
0x6f88 = 0x0946d800
0x6f8c = 0xd902feef
0x6f90 = 0x021c208a
0x6f94 = 0xda00d900
0x6f98 = 0x244adb00
0x6f9c = 0x0d120000
0x6fa0 = 0x254a0120
0x6fa4 = 0xc1020040
0x6fa8 = 0x208ac640
0x6fac = 0xda00021c
0x6fb0 = 0xb99db9d7
0x6fb4 = 0xdb00c142
0x6fb8 = 0x72cff01c
0x6fbc = 0x082c0100
0x6fc0 = 0x090ed800
0x6fc4 = 0xd902feef
0x6fc8 = 0x021c208a
0x6fcc = 0xda01d900
0x6fd0 = 0x244adb00
0x6fd4 = 0x0cda0000
0x6fd8 = 0x254a0120
0x6fdc = 0xc1020040
0x6fe0 = 0x208ac640
0x6fe4 = 0xda00021c
0x6fe8 = 0xb99db9d7
0x6fec = 0xdb01c142
0x6ff0 = 0x0000244a
0x6ff4 = 0x0100250a
0x6ff8 = 0x0040264a
0x6ffc = 0x01200e4a
0x7000 = 0x0180270a
0x7004 = 0xfcaf0261
0x7008 = 0x78e0c0a6
0x700c = 0xffcf05fd
0x7010 = 0x09dec0f1
0x7014 = 0x71f8fcaf
0x7018 = 0x7708c1a1
0x701c = 0x737a723a
0x7020 = 0x220a7588
0x7024 = 0x200a2140
0x7028 = 0x72cf1180
0x702c = 0x08680100
0x7030 = 0x70c9de00
0x7034 = 0x73e9d903
0x7038 = 0x0440240a
0x703c = 0xff6f0832
0x7040 = 0x04c0250a
0x7044 = 0x010072cf
0x7048 = 0x70c908ac
0x704c = 0x73a9d903
0x7050 = 0x0480240a
0x7054 = 0xff6f081a
0x7058 = 0x0200250a
0x705c = 0x10412042
0x7060 = 0x202f7fef
0x7064 = 0x212f21c7
0x7068 = 0x242f2447
0x706c = 0xd80124c7
0x7070 = 0x70a9c040
0x7074 = 0x730a72e9
0x7078 = 0x0440240a
0x707c = 0x0500250a
0x7080 = 0x0040264a
0x7084 = 0x01200cee
0x7088 = 0x0180270a
0x708c = 0x72cfe88f
0x7090 = 0x08e40100
0x7094 = 0x71c970c9
0x7098 = 0xfeef0d42
0x709c = 0x70eb736a
0x70a0 = 0x000071cf
0x70a4 = 0x0fd611a2
0x70a8 = 0xc640fd0f
0x70ac = 0x714a70a9
0x70b0 = 0x730a72e9
0x70b4 = 0x0440240a
0x70b8 = 0x0500250a
0x70bc = 0x0040264a
0x70c0 = 0x01200cb2
0x70c4 = 0x0180270a
0x70c8 = 0x72cfe88f
0x70cc = 0x08e40100
0x70d0 = 0x7108d800
0x70d4 = 0xfeef0d06
0x70d8 = 0x70eb736a
0x70dc = 0x000071cf
0x70e0 = 0x0f9a11a3
0x70e4 = 0x0161fd0f
0x70e8 = 0xc0a1fcaf
0x70ec = 0x098ac0f1
0x70f0 = 0xc5e1fe2f
0x70f4 = 0x72cf7508
0x70f8 = 0x09040100
0x70fc = 0x0fd2d800
0x7100 = 0xd903feaf
0x7104 = 0x0895c812
0x7108 = 0x09c20010
0x710c = 0xe080fe0f
0x7110 = 0x906125d1
0x7114 = 0x21ca78c0
0x7118 = 0x22ca0062
0x711c = 0x23ca0002
0x7120 = 0x24ca0002
0x7124 = 0x26ca0422
0x7128 = 0x00200f82
0x712c = 0x0ee40000
0x7130 = 0x25caffe2
0x7134 = 0x0d350122
0x7138 = 0xd800109e
0x713c = 0xda017108
0x7140 = 0x244a7308
0x7144 = 0x260a0400
0x7148 = 0x00800f80
0x714c = 0x254a0000
0x7150 = 0xffb00200
0x7154 = 0x7108d800
0x7158 = 0x7308da01
0x715c = 0x0500244a
0x7160 = 0x268a72b8
0x7164 = 0xffab0004
0x7168 = 0x10de0d31
0x716c = 0x7108d800
0x7170 = 0x7348da01
0x7174 = 0x0400244a
0x7178 = 0x0f80260a
0x717c = 0x00000080
0x7180 = 0xffa470b8
0x7184 = 0x7108d800
0x7188 = 0x7348da01
0x718c = 0x0500244a
0x7190 = 0x268a72b8
0x7194 = 0xff9f0004
0x7198 = 0xfc8f00e5
0x719c = 0x72cfc0f1
0x71a0 = 0x09240100
0x71a4 = 0x0f2ad800
0x71a8 = 0xd902feaf
0x71ac = 0xfe0f08f2
0x71b0 = 0xffcf0453
0x71b4 = 0xff4f0669
0x71b8 = 0xd800c0f1
0x71bc = 0x008071cf
0x71c0 = 0xb10a0738
0x71c4 = 0x008870cf
0x71c8 = 0x800a0b0c
0x71cc = 0x0f800829
0x71d0 = 0x072f0632
0x71d4 = 0x0f800825
0x71d8 = 0x072f1632
0x71dc = 0x0f800821
0x71e0 = 0x072f2632
0x71e4 = 0x010072cf
0x71e8 = 0xd800093c
0x71ec = 0xfeaf0f1a
0x71f0 = 0xf0087108
0x71f4 = 0xf005d803
0x71f8 = 0xf003d804
0x71fc = 0xb10ad805
0x7200 = 0x7ee0c0d1
0x7204 = 0x0ffec0f1
0x7208 = 0x204afc6f
0x720c = 0x270a1000
0x7210 = 0x76088040
0x7214 = 0x75e8f28c
0x7218 = 0xe18b6d29
0x721c = 0x002d00e4
0x7220 = 0x2633df02
0x7224 = 0x00807041
0x7228 = 0x27400300
0x722c = 0x78347280
0x7230 = 0x72cf7800
0x7234 = 0x095c0100
0x7238 = 0x71e9d800
0x723c = 0xfeef0bea
0x7240 = 0xdd018e60
0x7244 = 0x1601f06a
0x7248 = 0x72cf1084
0x724c = 0x09680100
0x7250 = 0x71e9d800
0x7254 = 0xff2f0982
0x7258 = 0x75e98e60
0x725c = 0x8e60f05e
0x7260 = 0x1601dd03
0x7264 = 0x72cf1084
0x7268 = 0x09780100
0x726c = 0x10851602
0x7270 = 0x72cff045
0x7274 = 0x098c0100
0x7278 = 0x71e9d800
0x727c = 0xfeef0baa
0x7280 = 0xdd048660
0x7284 = 0x1604f04a
0x7288 = 0xdd051084
0x728c = 0x010072cf
0x7290 = 0xd8000998
0x7294 = 0x094271e9
0x7298 = 0x8660ff2f
0x729c = 0x8660f03e
0x72a0 = 0x1604dd06
0x72a4 = 0x72cf1084
0x72a8 = 0x09a80100
0x72ac = 0x10851605
0x72b0 = 0x8660f025
0x72b4 = 0x1604dd07
0x72b8 = 0x72cf1104
0x72bc = 0x09bc0100
0x72c0 = 0x10851606
0x72c4 = 0xdd08f01b
0x72c8 = 0x010072cf
0x72cc = 0x160409d0
0x72d0 = 0xf1e11004
0x72d4 = 0xdd098660
0x72d8 = 0x10041604
0x72dc = 0x010072cf
0x72e0 = 0x160809e0
0x72e4 = 0xf00b1085
0x72e8 = 0xdd0a9660
0x72ec = 0x10041604
0x72f0 = 0x010072cf
0x72f4 = 0x160809f4
0x72f8 = 0xd8001105
0x72fc = 0xf00c71e9
0x7300 = 0x72cf8660
0x7304 = 0x0a080100
0x7308 = 0x10041604
0x730c = 0x1608d800
0x7310 = 0xd9021005
0x7314 = 0xff0f0dbe
0x7318 = 0x13540d15
0x731c = 0x13002040
0x7320 = 0x70f07019
0x7324 = 0x06f4bd6c
0x7328 = 0xe60cffe5
0x732c = 0xfc4f0741
0x7330 = 0x0ed6c0f1
0x7334 = 0x7079fc6f
0x7338 = 0x75487159
0x733c = 0x210a7668
0x7340 = 0x200a1100
0x7344 = 0x72cf1140
0x7348 = 0x0a600100
0x734c = 0x0e4ed800
0x7350 = 0xd902ff2f
0x7354 = 0x010072cf
0x7358 = 0xd8000a78
0x735c = 0x73a9d902
0x7360 = 0x0280240a
0x7364 = 0xff2f0e36
0x7368 = 0x02c0250a
0x736c = 0x008870cf
0x7370 = 0xa0a50a00
0x7374 = 0x02801818
0x7378 = 0x02c0181c
0x737c = 0x1824a0c8
0x7380 = 0x06f50240
0x7384 = 0x1828fc6f
0x7388 = 0x78e00200
0x738c = 0x0e7ac0f1
0x7390 = 0x7139fc6f
0x7394 = 0x76487508
0x7398 = 0x72cf7319
0x739c = 0x0a940100
0x73a0 = 0xd902d800
0x73a4 = 0x240a73a9
0x73a8 = 0x0df20240
0x73ac = 0x250aff2f
0x73b0 = 0x70cf0200
0x73b4 = 0x0a000088
0x73b8 = 0x1830a0ab
0x73bc = 0xa0cd0240
0x73c0 = 0xfc6f06b5
0x73c4 = 0x02001838
0x73c8 = 0x008871cf
0x73cc = 0x7fe00a00
0x73d0 = 0x78e0a104
0x73d4 = 0xeb07c5e1
0x73d8 = 0x008875cf
0x73dc = 0x85ae0a00
0x73e0 = 0xea07b3a0
0x73e4 = 0x008873cf
0x73e8 = 0x836d0a00
0x73ec = 0xe907b260
0x73f0 = 0x008872cf
0x73f4 = 0x824c0a00
0x73f8 = 0xe807a940
0x73fc = 0x008871cf
0x7400 = 0x812b0a00
0x7404 = 0x7fe0a820
0x7408 = 0x78e0c5c1
0x740c = 0xc1a2c0f1
0x7410 = 0x2440708b
0x7414 = 0x24403041
0x7418 = 0xc3813082
0x741c = 0x1404ffee
0x7420 = 0x71cf3105
0x7424 = 0x0a000088
0x7428 = 0x31001402
0x742c = 0x0140190c
0x7430 = 0x30841401
0x7434 = 0xc320a102
0x7438 = 0x01001904
0x743c = 0x010072cf
0x7440 = 0xa1600aac
0x7444 = 0x0d56d800
0x7448 = 0xd902ff2f
0x744c = 0xc0d1c0a2
0x7450 = 0x78e07ee0
0x7454 = 0x70686159
0x7458 = 0xfc6f06a9
0x745c = 0x78e07288
0x7460 = 0xc5e1c0f1
0x7464 = 0x704870d8
0x7468 = 0xdd0073b8
0x746c = 0xe501f003
0x7470 = 0x610be001
0x7474 = 0x2540ebfd
0x7478 = 0x242f1044
0x747c = 0x70c80107
0x7480 = 0xfff573a8
0x7484 = 0xfc6f05f9
0x7488 = 0x78e078b0
0x748c = 0x0d76c0f1
0x7490 = 0xda09fc6f
0x7494 = 0x7508c1a3
0x7498 = 0xa0e0df01
0x749c = 0xb0d3de00
0x74a0 = 0x008071cf
0x74a4 = 0x0e5e030c
0x74a8 = 0x708bfc6f
0x74ac = 0x2540718b
0x74b0 = 0x70a91a03
0x74b4 = 0xffeb72c9
0x74b8 = 0x7810e001
0x74bc = 0x10041d68
0x74c0 = 0xa5dca5db
0x74c4 = 0xa5fea5fd
0x74c8 = 0x1d80a5ff
0x74cc = 0x1d8413c0
0x74d0 = 0x0aa213c0
0x74d4 = 0x1d88feaf
0x74d8 = 0x1d8c1380
0x74dc = 0xd8041000
0x74e0 = 0x10021d90
0x74e4 = 0x1d91d843
0x74e8 = 0x15981002
0x74ec = 0x71c91000
0x74f0 = 0x0bc02046
0x74f4 = 0x0f802004
0x74f8 = 0xe03fffff
0x74fc = 0x10001d98
0x7500 = 0x14c02556
0x7504 = 0xffaf0cbe
0x7508 = 0x13801d94
0x750c = 0xff8f0cc2
0x7510 = 0x13841d9c
0x7514 = 0x1d9ed864
0x7518 = 0x1da01004
0x751c = 0x1da21384
0x7520 = 0x1da41004
0x7524 = 0x1da61384
0x7528 = 0x1da81384
0x752c = 0x1daa1004
0x7530 = 0x1dac1384
0x7534 = 0x1dae1384
0x7538 = 0x1db01004
0x753c = 0x1db21384
0x7540 = 0x1db41384
0x7544 = 0x1db61384
0x7548 = 0x1db81004
0x754c = 0x1dba1384
0x7550 = 0x1dbc1004
0x7554 = 0x1dbe1004
0x7558 = 0x1dc01384
0x755c = 0x1dc21384
0x7560 = 0x1dc41004
0x7564 = 0x05091384
0x7568 = 0xc0a3fc6f
0x756c = 0x7028c0f1
0x7570 = 0xfc6f0efe
0x7574 = 0xe0807148
0x7578 = 0x78c0d801
0x757c = 0x7ee0c0d1
0x7580 = 0x0100244a
0x7584 = 0x78e0f168
0x7588 = 0x0c62c0f1
0x758c = 0x2482fc4f
0x7590 = 0x76083808
0x7594 = 0x721a713a
0x7598 = 0x008075cf
0x759c = 0x8504030c
0x75a0 = 0x8523728b
0x75a4 = 0x70c9c041
0x75a8 = 0x712ac140
0x75ac = 0xe080fff0
0x75b0 = 0x038220ca
0x75b4 = 0x044221ca
0x75b8 = 0x040222ca
0x75bc = 0xffe20fc4
0x75c0 = 0x038223ca
0x75c4 = 0x705ad800
0x75c8 = 0x8505b613
0x75cc = 0xc042c282
0x75d0 = 0x712a70c9
0x75d4 = 0xe80affe6
0x75d8 = 0x1a032640
0x75dc = 0x712a70c9
0x75e0 = 0xffa0720a
0x75e4 = 0x10041e68
0x75e8 = 0x11041626
0x75ec = 0x010072cf
0x75f0 = 0x16680acc
0x75f4 = 0xd8001105
0x75f8 = 0x0c0ad903
0x75fc = 0x8660ff2f
0x7600 = 0x70e9c783
0x7604 = 0x16012540
0x7608 = 0xfc6f0cfa
0x760c = 0x70c9da0c
0x7610 = 0x72e9712a
0x7614 = 0xe81bffd6
0x7618 = 0x16c32655
0x761c = 0x712a70c9
0x7620 = 0xffd8720a
0x7624 = 0xdf01861b
0x7628 = 0x092ee80c
0x762c = 0xe88afe8f
0x7630 = 0xa61dd802
0x7634 = 0xa61ed810
0x7638 = 0xa61fd820
0x763c = 0xf007a6fc
0x7640 = 0xa6fea6fd
0x7644 = 0x1e70a6ff
0x7648 = 0x16781480
0x764c = 0x72cf1004
0x7650 = 0x0afc0100
0x7654 = 0x1005167c
0x7658 = 0xd903d800
0x765c = 0xff2f0ba6
0x7660 = 0xc786867d
0x7664 = 0x254070e9
0x7668 = 0x0c9a1901
0x766c = 0xda0cfc6f
0x7670 = 0x712a70c9
0x7674 = 0xffbe72e9
0x7678 = 0x2656e807
0x767c = 0x70c91403
0x7680 = 0x720a712a
0x7684 = 0xc789ffbf
0x7688 = 0x254070e9
0x768c = 0x0c761c01
0x7690 = 0xda10fc6f
0x7694 = 0x712a70c9
0x7698 = 0xffb572e9
0x769c = 0x2655e807
0x76a0 = 0x70c91843
0x76a4 = 0x720a712a
0x76a8 = 0xc78dffb6
0x76ac = 0x255670e9
0x76b0 = 0x0c521201
0x76b4 = 0xda0ffc6f
0x76b8 = 0x712a70c9
0x76bc = 0xffac72e9
0x76c0 = 0x2655e807
0x76c4 = 0x70c91943
0x76c8 = 0x720a712a
0x76cc = 0xc791ffad
0x76d0 = 0x255670e9
0x76d4 = 0x0c2e1281
0x76d8 = 0xda0efc6f
0x76dc = 0x712a70c9
0x76e0 = 0xffa372e9
0x76e4 = 0x2656e807
0x76e8 = 0x70c91443
0x76ec = 0x720a712a
0x76f0 = 0xc795ffa4
0x76f4 = 0x255670e9
0x76f8 = 0x0c0a1301
0x76fc = 0xda0efc6f
0x7700 = 0x712a70c9
0x7704 = 0xff9a72e9
0x7708 = 0x2656e807
0x770c = 0x70c914c3
0x7710 = 0x720a712a
0x7714 = 0xc099ff9b
0x7718 = 0x2556709a
0x771c = 0x0be61381
0x7720 = 0xda0ffc6f
0x7724 = 0x70bac09d
0x7728 = 0x14012556
0x772c = 0xfc6f0bd6
0x7730 = 0x2455da10
0x7734 = 0x224037d2
0x7738 = 0x25562200
0x773c = 0x0bc61481
0x7740 = 0xda14fc6f
0x7744 = 0x27002240
0x7748 = 0x1a412555
0x774c = 0xfc6f0bb6
0x7750 = 0x2240da15
0x7754 = 0x25552d00
0x7758 = 0x0baa1bc1
0x775c = 0xda16fc6f
0x7760 = 0x24c02255
0x7764 = 0x1d412555
0x7768 = 0xfc6f0b9a
0x776c = 0x2256da1a
0x7770 = 0x25562340
0x7774 = 0x0b8e1781
0x7778 = 0xda15fc6f
0x777c = 0x37d32456
0x7780 = 0x008077cf
0x7784 = 0x23400508
0x7788 = 0x27582100
0x778c = 0x0b761f41
0x7790 = 0xda16fc6f
0x7794 = 0x2580758b
0x7798 = 0x25591f07
0x779c = 0x27581740
0x77a0 = 0x0b621dc1
0x77a4 = 0xda1afc6f
0x77a8 = 0x1cc02558
0x77ac = 0x16012759
0x77b0 = 0xfc6f0b52
0x77b4 = 0x2558da16
0x77b8 = 0x27591b40
0x77bc = 0x0b461541
0x77c0 = 0xda17fc6f
0x77c4 = 0x19c02558
0x77c8 = 0x14812759
0x77cc = 0xfc6f0b36
0x77d0 = 0x2559da1b
0x77d4 = 0x27581400
0x77d8 = 0x0b2a1741
0x77dc = 0xda14fc6f
0x77e0 = 0x16c02558
0x77e4 = 0x13012759
0x77e8 = 0xfc6f0b1a
0x77ec = 0x2558da15
0x77f0 = 0x27591540
0x77f4 = 0x0b0e1241
0x77f8 = 0xda19fc6f
0x77fc = 0x1e002542
0x7800 = 0x1b012742
0x7804 = 0xfc6f0afe
0x7808 = 0x2542da0d
0x780c = 0x27421a00
0x7810 = 0x0af21701
0x7814 = 0xda0efc6f
0x7818 = 0x16002542
0x781c = 0x13012742
0x7820 = 0xfc6f0ae2
0x7824 = 0x6d0cda12
0x7828 = 0x12012740
0x782c = 0xfc6f0ad6
0x7830 = 0x2540da0b
0x7834 = 0x27401200
0x7838 = 0x0aca1501
0x783c = 0xda0cfc6f
0x7840 = 0x15002540
0x7844 = 0x18012740
0x7848 = 0xfc6f0aba
0x784c = 0x70c9da10
0x7850 = 0x728a712a
0x7854 = 0xe808ff46
0x7858 = 0x19c32655
0x785c = 0x712a70c9
0x7860 = 0xff48720a
0x7864 = 0x712a70c9
0x7868 = 0xff4172aa
0x786c = 0x23cae080
0x7870 = 0xdc9e0382
0x7874 = 0x030223c0
0x7878 = 0x038220ca
0x787c = 0x044221ca
0x7880 = 0xffe20d00
0x7884 = 0x040222ca
0x7888 = 0x712a70c9
0x788c = 0x22022240
0x7890 = 0xe808ff37
0x7894 = 0x15032656
0x7898 = 0x712a70c9
0x789c = 0xff39720a
0x78a0 = 0x712a70c9
0x78a4 = 0x27022240
0x78a8 = 0xe080ff31
0x78ac = 0x038223ca
0x78b0 = 0x23c0dca2
0x78b4 = 0x20ca0302
0x78b8 = 0x21ca0382
0x78bc = 0x0cc40442
0x78c0 = 0x22caffe2
0x78c4 = 0x70c90402
0x78c8 = 0x2240712a
0x78cc = 0xff282d02
0x78d0 = 0x2655e807
0x78d4 = 0x70c91a43
0x78d8 = 0x720a712a
0x78dc = 0x70c9ff29
0x78e0 = 0x2255712a
0x78e4 = 0xff2224c2
0x78e8 = 0x23cae080
0x78ec = 0xdca60382
0x78f0 = 0x030223c0
0x78f4 = 0x038220ca
0x78f8 = 0x044221ca
0x78fc = 0xffe20c84
0x7900 = 0x040222ca
0x7904 = 0x712a70c9
0x7908 = 0x23422256
0x790c = 0xe808ff18
0x7910 = 0x15432656
0x7914 = 0x712a70c9
0x7918 = 0xff1a720a
0x791c = 0x712a70c9
0x7920 = 0x21022340
0x7924 = 0xe080ff12
0x7928 = 0x038223ca
0x792c = 0x23c0dcaa
0x7930 = 0x20ca0302
0x7934 = 0x21ca0382
0x7938 = 0x0c480442
0x793c = 0x22caffe2
0x7940 = 0x70c90402
0x7944 = 0x2559712a
0x7948 = 0xff091742
0x794c = 0x2655e807
0x7950 = 0x70c91ac3
0x7954 = 0x720a712a
0x7958 = 0x70c9ff0a
0x795c = 0x2558712a
0x7960 = 0xff031cc2
0x7964 = 0x23cae080
0x7968 = 0xdcae0382
0x796c = 0x030223c0
0x7970 = 0x038220ca
0x7974 = 0x044221ca
0x7978 = 0xffe20c08
0x797c = 0x040222ca
0x7980 = 0x712a70c9
0x7984 = 0x1b422558
0x7988 = 0xe808fef9
0x798c = 0x15832656
0x7990 = 0x712a70c9
0x7994 = 0xfefb720a
0x7998 = 0x712a70c9
0x799c = 0x19c22558
0x79a0 = 0xe080fef3
0x79a4 = 0x038223ca
0x79a8 = 0x23c0dcb2
0x79ac = 0x20ca0302
0x79b0 = 0x21ca0382
0x79b4 = 0x0bcc0442
0x79b8 = 0x22caffe2
0x79bc = 0x70c90402
0x79c0 = 0x2559712a
0x79c4 = 0xfeea1402
0x79c8 = 0x2655e807
0x79cc = 0x70c91b43
0x79d0 = 0x720a712a
0x79d4 = 0x70c9feeb
0x79d8 = 0x2558712a
0x79dc = 0xfee416c2
0x79e0 = 0x23cae080
0x79e4 = 0xdcb60382
0x79e8 = 0x030223c0
0x79ec = 0x038220ca
0x79f0 = 0x044221ca
0x79f4 = 0xffe20b8c
0x79f8 = 0x040222ca
0x79fc = 0x712a70c9
0x7a00 = 0x15422558
0x7a04 = 0xe808feda
0x7a08 = 0x15c32656
0x7a0c = 0x712a70c9
0x7a10 = 0xfedc720a
0x7a14 = 0x712a70c9
0x7a18 = 0x1e022542
0x7a1c = 0xe080fed4
0x7a20 = 0x038223ca
0x7a24 = 0x23c0dcba
0x7a28 = 0x20ca0302
0x7a2c = 0x21ca0382
0x7a30 = 0x0b500442
0x7a34 = 0x22caffe2
0x7a38 = 0x70c90402
0x7a3c = 0x2542712a
0x7a40 = 0xfecb1a02
0x7a44 = 0x2655e807
0x7a48 = 0x70c91bc3
0x7a4c = 0x720a712a
0x7a50 = 0x70c9fecc
0x7a54 = 0x2542712a
0x7a58 = 0xfec51602
0x7a5c = 0x23cae080
0x7a60 = 0xdcbe0382
0x7a64 = 0x030223c0
0x7a68 = 0x038220ca
0x7a6c = 0x044221ca
0x7a70 = 0xffe20b10
0x7a74 = 0x040222ca
0x7a78 = 0x712a70c9
0x7a7c = 0xfebc6d4c
0x7a80 = 0x2656e807
0x7a84 = 0x70c91603
0x7a88 = 0x720a712a
0x7a8c = 0x70c9febd
0x7a90 = 0x2540712a
0x7a94 = 0xfeb61202
0x7a98 = 0x23cae080
0x7a9c = 0xdcc20382
0x7aa0 = 0x030223c0
0x7aa4 = 0x038220ca
0x7aa8 = 0x044221ca
0x7aac = 0xffe20ad4
0x7ab0 = 0x040222ca
0x7ab4 = 0x712a70c9
0x7ab8 = 0x15022540
0x7abc = 0xe808feac
0x7ac0 = 0x1c432655
0x7ac4 = 0x712a70c9
0x7ac8 = 0xfeae720a
0x7acc = 0xfc2f0771
0x7ad0 = 0x38082480
0x7ad4 = 0xffef0181
0x7ad8 = 0x0200244a
0x7adc = 0x0f2ac0f1
0x7ae0 = 0xd94bfc2f
0x7ae4 = 0x008476cf
0x7ae8 = 0x70c91014
0x7aec = 0xfcaf0c1e
0x7af0 = 0x75cfb906
0x7af4 = 0x08280080
0x7af8 = 0x1b002540
0x7afc = 0xda2871c9
0x7b00 = 0xfcef093e
0x7b04 = 0x2556db78
0x7b08 = 0xa5011200
0x7b0c = 0x15402555
0x7b10 = 0xd802a500
0x7b14 = 0xfc2f0761
0x7b18 = 0x30021a10
0x7b1c = 0x0ee6c0f1
0x7b20 = 0xd802fc2f
0x7b24 = 0xff6f0ada
0x7b28 = 0x0c3edd00
0x7b2c = 0xe806fe4f
0x7b30 = 0x010072cf
0x7b34 = 0xf0050d80
0x7b38 = 0x010072cf
0x7b3c = 0x70a90d9c
0x7b40 = 0xfe6f0e36
0x7b44 = 0x0ac6d902
0x7b48 = 0xd808ff6f
0x7b4c = 0x008476cf
0x7b50 = 0xd80022d4
0x7b54 = 0x0d36d95c
0x7b58 = 0x264000e0
0x7b5c = 0xe8881f02
0x7b60 = 0x010072cf
0x7b64 = 0xd8000db8
0x7b68 = 0xf0ba7108
0x7b6c = 0x72cf86fa
0x7b70 = 0x0dd80100
0x7b74 = 0xd903d800
0x7b78 = 0xfeaf0b46
0x7b7c = 0x70e973e9
0x7b80 = 0x0d0ad93c
0x7b84 = 0x72c900e0
0x7b88 = 0x72cfe889
0x7b8c = 0x0e000100
0x7b90 = 0x0de6d800
0x7b94 = 0x7108fe6f
0x7b98 = 0x1604f014
0x7b9c = 0x72cf1104
0x7ba0 = 0x0e280100
0x7ba4 = 0x11051602
0x7ba8 = 0xd903d800
0x7bac = 0xfeef0f1e
0x7bb0 = 0x08ca9663
0x7bb4 = 0x6e02ff6f
0x7bb8 = 0x008070cf
0x7bbc = 0xb0b30760
0x7bc0 = 0x010072cf
0x7bc4 = 0xd8000e44
0x7bc8 = 0x0af6d902
0x7bcc = 0x9676feaf
0x7bd0 = 0xe3bf9676
0x7bd4 = 0x72cff6cc
0x7bd8 = 0x0e600100
0x7bdc = 0xd901d800
0x7be0 = 0xfeef08a6
0x7be4 = 0x0fc0244a
0x7be8 = 0xdb00b6b6
0x7bec = 0xfd2f08d2
0x7bf0 = 0x72cf7068
0x7bf4 = 0x0e940100
0x7bf8 = 0xd902d800
0x7bfc = 0xfeaf0ac2
0x7c00 = 0x967a967a
0x7c04 = 0x02120b19
0x7c08 = 0x010072cf
0x7c0c = 0xd8000ebc
0x7c10 = 0x0876d901
0x7c14 = 0x244afeef
0x7c18 = 0xf00501c0
0x7c1c = 0xff6f0856
0x7c20 = 0x72cf786f
0x7c24 = 0x0ef00100
0x7c28 = 0xd902d800
0x7c2c = 0xfeaf0a92
0x7c30 = 0x967b967b
0x7c34 = 0x04120b19
0x7c38 = 0x010072cf
0x7c3c = 0xd8000f18
0x7c40 = 0x0846d901
0x7c44 = 0x244afeef
0x7c48 = 0xf01003c0
0x7c4c = 0x00530b17
0x7c50 = 0x010072cf
0x7c54 = 0xd8000f50
0x7c58 = 0x082ed901
0x7c5c = 0x7198feef
0x7c60 = 0x080af004
0x7c64 = 0x786fff6f
0x7c68 = 0x010072cf
0x7c6c = 0xd8000f88
0x7c70 = 0x0a4ed902
0x7c74 = 0x967cfeaf
0x7c78 = 0x0b1b967c
0x7c7c = 0x72cf0412
0x7c80 = 0x0fa80100
0x7c84 = 0xd901d800
0x7c88 = 0xfeaf0ffe
0x7c8c = 0x03c0244a
0x7c90 = 0x7b6ff007
0x7c94 = 0xd93fd800
0x7c98 = 0xfd2f0b86
0x7c9c = 0x72cfda01
0x7ca0 = 0x0fd80100
0x7ca4 = 0xd902d800
0x7ca8 = 0xfeaf0a16
0x7cac = 0x967d967d
0x7cb0 = 0x04120b19
0x7cb4 = 0x010072cf
0x7cb8 = 0xd8001000
0x7cbc = 0x0fcad901
0x7cc0 = 0x244afeaf
0x7cc4 = 0xf00703c0
0x7cc8 = 0xd8007a6f
0x7ccc = 0xfd2f0bda
0x7cd0 = 0x72cfd93f
0x7cd4 = 0x10380100
0x7cd8 = 0xd902d800
0x7cdc = 0xfe4f0c9a
0x7ce0 = 0xfc0f058d
0x7ce4 = 0x0d12c0f1
0x7ce8 = 0xd903fc2f
0x7cec = 0x7608c1a4
0x7cf0 = 0x010072cf
0x7cf4 = 0xd800104c
0x7cf8 = 0xfeaf09c6
0x7cfc = 0x228a73c9
0x7d00 = 0x0e172fff
0x7d04 = 0x72cf1481
0x7d08 = 0x10800100
0x7d0c = 0x0c6ad800
0x7d10 = 0xd902fe6f
0x7d14 = 0x6e0af069
0x7d18 = 0x0b72728b
0x7d1c = 0xd90200e0
0x7d20 = 0x72cfe889
0x7d24 = 0x10cc0100
0x7d28 = 0x0c4ed800
0x7d2c = 0x7108fe6f
0x7d30 = 0x1400f05b
0x7d34 = 0xb8683100
0x7d38 = 0xfc2f0e7a
0x7d3c = 0x7508d90c
0x7d40 = 0x010072cf
0x7d44 = 0xd80010f8
0x7d48 = 0x0976d903
0x7d4c = 0x73a9feaf
0x7d50 = 0x10540d97
0x7d54 = 0x70c9c281
0x7d58 = 0x00e00b32
0x7d5c = 0x753ad90c
0x7d60 = 0x0010088d
0x7d64 = 0xe60cc001
0x7d68 = 0x082bc103
0x7d6c = 0xc0020481
0x7d70 = 0x21cc7052
0x7d74 = 0xf40f8481
0x7d78 = 0x010072cf
0x7d7c = 0xd800111c
0x7d80 = 0xfe6f0bf6
0x7d84 = 0x70ebd903
0x7d88 = 0x000071cf
0x7d8c = 0x0aee1193
0x7d90 = 0xc501fccf
0x7d94 = 0x2553db00
0x7d98 = 0x68331040
0x7d9c = 0xc0037d02
0x7da0 = 0x230f6949
0x7da4 = 0x6be90083
0x7da8 = 0x7be57838
0x7dac = 0x228c7b05
0x7db0 = 0xc7028fff
0x7db4 = 0x00c220ca
0x7db8 = 0x85207f38
0x7dbc = 0x00102104
0x7dc0 = 0xfe6f09a6
0x7dc4 = 0xe80a7f06
0x7dc8 = 0x1f840d17
0x7dcc = 0x00000088
0x7dd0 = 0x1f850d0f
0x7dd4 = 0xa0000088
0x7dd8 = 0x14002705
0x7ddc = 0x2142a500
0x7de0 = 0x0d75204d
0x7de4 = 0x04719055
0x7de8 = 0xc0a4fc2f
0x7dec = 0x010072cf
0x7df0 = 0xf19c114c
0x7df4 = 0x0c06c0f1
0x7df8 = 0xd910fc2f
0x7dfc = 0x7508c1a5
0x7e00 = 0x0a8a728b
0x7e04 = 0x800000e0
0x7e08 = 0x711ad900
0x7e0c = 0x72cfe889
0x7e10 = 0x11780100
0x7e14 = 0xfe6f0b62
0x7e18 = 0x700a700a
0x7e1c = 0x8500f04e
0x7e20 = 0x010072cf
0x7e24 = 0xd90211ac
0x7e28 = 0xa500e010
0x7e2c = 0x30041404
0x7e30 = 0x0e56700a
0x7e34 = 0xc300feaf
0x7e38 = 0x010072cf
0x7e3c = 0x140c11dc
0x7e40 = 0x700a3004
0x7e44 = 0x0e42d902
0x7e48 = 0xc302feaf
0x7e4c = 0x0859c002
0x7e50 = 0xc7000855
0x7e54 = 0x34001c10
0x7e58 = 0xf004d800
0x7e5c = 0x20402140
0x7e60 = 0xc001703a
0x7e64 = 0x20050953
0x7e68 = 0xf008de00
0x7e6c = 0xa560e304
0x7e70 = 0xe601c004
0x7e74 = 0x10101f04
0x7e78 = 0x0ee5c002
0x7e7c = 0xc0039005
0x7e80 = 0x038e0831
0x7e84 = 0xc2848500
0x7e88 = 0x00e00a02
0x7e8c = 0x8560d904
0x7e90 = 0x72cfe8ee
0x7e94 = 0x12100100
0x7e98 = 0x0826d800
0x7e9c = 0x7108feaf
0x7ea0 = 0xf00cd800
0x7ea4 = 0xd9f170eb
0x7ea8 = 0xfcef09d2
0x7eac = 0xf1d3b98c
0x7eb0 = 0x34001c10
0x7eb4 = 0xd801f1de
0x7eb8 = 0xfc2f03a5
0x7ebc = 0x78e0c0a5
0x7ec0 = 0x0ffac0f1
0x7ec4 = 0xd800fdef
0x7ec8 = 0x010072cf
0x7ecc = 0xd8001254
0x7ed0 = 0x0feed902
0x7ed4 = 0x121efe6f
0x7ed8 = 0x0e3e3603
0x7edc = 0xc81efccf
0x7ee0 = 0xfcef0e6a
0x7ee4 = 0x0ff2b861
0x7ee8 = 0xd801fdef
0x7eec = 0xfdef0fea
0x7ef0 = 0x72cfd800
0x7ef4 = 0x128c0100
0x7ef8 = 0x0a7ed800
0x7efc = 0xd902fe6f
0x7f00 = 0xfdef0c12
0x7f04 = 0x72cfd801
0x7f08 = 0x12a40100
0x7f0c = 0x0a6ad800
0x7f10 = 0xd902fe6f
0x7f14 = 0x008070cf
0x7f18 = 0x0a6208b0
0x7f1c = 0x0f4a0080
0x7f20 = 0xd800fdef
0x7f24 = 0x7ee0c0d1
0x7f28 = 0x0adec0f1
0x7f2c = 0xd800fc2f
0x7f30 = 0x72cfc1a4
0x7f34 = 0x12bc0100
0x7f38 = 0xfe6f0a3e
0x7f3c = 0x082ad902
0x7f40 = 0xe88afe4f
0x7f44 = 0xff2f0ec6
0x7f48 = 0x70cfd809
0x7f4c = 0x22d40084
0x7f50 = 0xff65801c
0x7f54 = 0xfe4f0812
0x7f58 = 0x001108d1
0x7f5c = 0xff2f0eae
0x7f60 = 0x75cfd80a
0x7f64 = 0x22d40084
0x7f68 = 0xff5f851d
0x7f6c = 0xff2f0e9e
0x7f70 = 0x0e9ad80b
0x7f74 = 0xd80cff2f
0x7f78 = 0x10031590
0x7f7c = 0x010072cf
0x7f80 = 0xc34012d4
0x7f84 = 0x0f3ad800
0x7f88 = 0xd902fe6f
0x7f8c = 0x208cc000
0x7f90 = 0xf40a8fff
0x7f94 = 0x010072cf
0x7f98 = 0xd8001310
0x7f9c = 0xfe6f09da
0x7fa0 = 0xf044d902
0x7fa4 = 0x08e6c281
0x7fa8 = 0xd90c00e0
0x7fac = 0x9000250a
0x7fb0 = 0x72cff409
0x7fb4 = 0x13280100
0x7fb8 = 0x09bed800
0x7fbc = 0x7108fe6f
0x7fc0 = 0xc000f034
0x7fc4 = 0xe00cc301
0x7fc8 = 0xeb8ac040
0x7fcc = 0x010072cf
0x7fd0 = 0xd8001358
0x7fd4 = 0xfe6f09a2
0x7fd8 = 0xf028d901
0x7fdc = 0x30041408
0x7fe0 = 0x010072cf
0x7fe4 = 0x140c1384
0x7fe8 = 0xd8003005
0x7fec = 0xfeef0ade
0x7ff0 = 0xc001d902
0x7ff4 = 0x0f81083d
0x7ff8 = 0xcafebaba
0x7ffc = 0x0841c002
0x8000 = 0xde000051
0x8004 = 0x72cff00d
0x8008 = 0x13c80100
0x800c = 0xd902d800
0x8010 = 0xfe6f0eae
0x8014 = 0x708b73c9
0x8018 = 0x7508ff77
0x801c = 0xc003e601
0x8020 = 0x10050e07
0x8024 = 0xed12edf1
0x8028 = 0x024dffa6
0x802c = 0xc0a4fc2f
0x8030 = 0xd9f270eb
0x8034 = 0xfcef0846
0x8038 = 0xf1e2b98c
0x803c = 0xd9f370eb
0x8040 = 0xfcef083a
0x8044 = 0xf1dfb98c
0x8048 = 0xd9f470eb
0x804c = 0xfcef082e
0x8050 = 0xf1ecb98c
0x8054 = 0x78e07ee0
0x8058 = 0x78e07ee0
0x805c = 0x097ec0f1
0x8060 = 0xdb01fc2f
0x8064 = 0x008870cf
0x8068 = 0x18297ba0
0x806c = 0x71cf80d8
0x8070 = 0x73a40088
0x8074 = 0x0f9819a8
0x8078 = 0x00000008
0x807c = 0x1cdcda04
0x8080 = 0x182ab088
0x8084 = 0x19a98098
0x8088 = 0x00300f98
0x808c = 0xda070000
0x8090 = 0x182bc241
0x8094 = 0x19aa8098
0x8098 = 0x00640f98
0x809c = 0xda020000
0x80a0 = 0x8098182c
0x80a4 = 0x0f9819ab
0x80a8 = 0x00000088
0x80ac = 0xc242da05
0x80b0 = 0x8098182d
0x80b4 = 0x0f9819ac
0x80b8 = 0x000000b0
0x80bc = 0x182eda08
0x80c0 = 0x19ad8098
0x80c4 = 0x00e40f98
0x80c8 = 0xda030000
0x80cc = 0x8098182f
0x80d0 = 0x0f9819ae
0x80d4 = 0x00000108
0x80d8 = 0x1830da06
0x80dc = 0x19af8098
0x80e0 = 0x01300f98
0x80e4 = 0xdd090000
0x80e8 = 0x83581831
0x80ec = 0x0f9819b0
0x80f0 = 0x00000164
0x80f4 = 0x1832de0a
0x80f8 = 0x19b18398
0x80fc = 0x01840f98
0x8100 = 0xdf0b0000
0x8104 = 0x83d81833
0x8108 = 0x0f9819b2
0x810c = 0x000001a4
0x8110 = 0x3300214a
0x8114 = 0x86581834
0x8118 = 0x0f9819b3
0x811c = 0x000001c4
0x8120 = 0x3340204a
0x8124 = 0x86181835
0x8128 = 0x0f9819b4
0x812c = 0x000001e4
0x8130 = 0x2380274a
0x8134 = 0x85d81836
0x8138 = 0x0f9819b5
0x813c = 0x00000204
0x8140 = 0x23c0264a
0x8144 = 0x85981837
0x8148 = 0x0f9819b6
0x814c = 0x00000224
0x8150 = 0x2400254a
0x8154 = 0x85581838
0x8158 = 0x0f9819b7
0x815c = 0x00000248
0x8160 = 0x2440244a
0x8164 = 0x85181839
0x8168 = 0x0f9819b8
0x816c = 0x00000268
0x8170 = 0x2480234a
0x8174 = 0x84d8183a
0x8178 = 0x0f9819b9
0x817c = 0x00000288
0x8180 = 0x8f98183b
0x8184 = 0x00130002
0x8188 = 0x0f9819ba
0x818c = 0x020002a4
0x8190 = 0x2500224a
0x8194 = 0x8498183c
0x8198 = 0x0f9819bb
0x819c = 0x000002c4
0x81a0 = 0x2540214a
0x81a4 = 0x8458183d
0x81a8 = 0x0f9819bc
0x81ac = 0x000002e4
0x81b0 = 0x2580204a
0x81b4 = 0x8418183e
0x81b8 = 0x0f9819bd
0x81bc = 0x00000304
0x81c0 = 0x15c0234a
0x81c4 = 0x82d8183f
0x81c8 = 0x0f9819be
0x81cc = 0x00000324
0x81d0 = 0x1600224a
0x81d4 = 0x82981840
0x81d8 = 0x0f9819bf
0x81dc = 0x00000344
0x81e0 = 0x0640264a
0x81e4 = 0x81981841
0x81e8 = 0x0f9819c0
0x81ec = 0x00000364
0x81f0 = 0x0680254a
0x81f4 = 0x81581842
0x81f8 = 0x0f9819c1
0x81fc = 0x00000384
0x8200 = 0x06c0244a
0x8204 = 0x81181843
0x8208 = 0x0f9819c2
0x820c = 0x000003a4
0x8210 = 0x0700274a
0x8214 = 0x81d81844
0x8218 = 0x0f9819c3
0x821c = 0x000003c4
0x8220 = 0x1740204a
0x8224 = 0x82181845
0x8228 = 0x0f9819c4
0x822c = 0x000003e4
0x8230 = 0x1780214a
0x8234 = 0x32401c20
0x8238 = 0x82581846
0x823c = 0x0f9819c5
0x8240 = 0x00000404
0x8244 = 0x17c0214a
0x8248 = 0x32401c0c
0x824c = 0x82581847
0x8250 = 0x0f9819c6
0x8254 = 0x00000424
0x8258 = 0x8f981848
0x825c = 0x18200001
0x8260 = 0x0f9819c7
0x8264 = 0x00020448
0x8268 = 0x1840214a
0x826c = 0x32401c10
0x8270 = 0x82581849
0x8274 = 0x0f9819c8
0x8278 = 0x00000464
0x827c = 0x1880214a
0x8280 = 0x32401c14
0x8284 = 0x8258184a
0x8288 = 0x0f9819c9
0x828c = 0x00000484
0x8290 = 0x18c0214a
0x8294 = 0x32401c18
0x8298 = 0x8258184b
0x829c = 0x0f9819ca
0x82a0 = 0x000004a4
0x82a4 = 0x1900214a
0x82a8 = 0x32401c1c
0x82ac = 0x8258184c
0x82b0 = 0x0f9819cb
0x82b4 = 0x000004c4
0x82b8 = 0x184dda25
0x82bc = 0x19cc8098
0x82c0 = 0x04e40f98
0x82c4 = 0xda260000
0x82c8 = 0x8098184e
0x82cc = 0x0f9819cd
0x82d0 = 0x00000504
0x82d4 = 0x184fda27
0x82d8 = 0x19ce8098
0x82dc = 0x05240f98
0x82e0 = 0x18500000
0x82e4 = 0x00028f98
0x82e8 = 0x19cf0028
0x82ec = 0x05440f98
0x82f0 = 0x18511200
0x82f4 = 0x00028f98
0x82f8 = 0x19d00029
0x82fc = 0x05640f98
0x8300 = 0x18522200
0x8304 = 0x00028f98
0x8308 = 0x19d1002a
0x830c = 0x05840f98
0x8310 = 0x18533200
0x8314 = 0x00028f98
0x8318 = 0x19d2002b
0x831c = 0x05a40f98
0x8320 = 0xa1684200
0x8324 = 0x8f981968
0x8328 = 0x00000004
0x832c = 0x30091400
0x8330 = 0x1924d813
0x8334 = 0x19690240
0x8338 = 0x00248f98
0x833c = 0x14080000
0x8340 = 0x19283009
0x8344 = 0x196a0240
0x8348 = 0x00448f98
0x834c = 0x14040000
0x8350 = 0x192c3009
0x8354 = 0x196b0240
0x8358 = 0x00648f98
0x835c = 0xa1ac0000
0x8360 = 0x8f98196c
0x8364 = 0x00000084
0x8368 = 0x196da1cd
0x836c = 0x00a48f98
0x8370 = 0xa1ee0000
0x8374 = 0x8f98196e
0x8378 = 0x000000c4
0x837c = 0x0640193c
0x8380 = 0x8f98196f
0x8384 = 0x000000e4
0x8388 = 0x06001940
0x838c = 0x8f981970
0x8390 = 0x00000104
0x8394 = 0x05c01944
0x8398 = 0x8f981971
0x839c = 0x00000124
0x83a0 = 0x05801948
0x83a4 = 0x8f981972
0x83a8 = 0x00000144
0x83ac = 0x0540194c
0x83b0 = 0x8f981973
0x83b4 = 0x00000164
0x83b8 = 0x05001950
0x83bc = 0x8f981974
0x83c0 = 0x00000184
0x83c4 = 0x04c01954
0x83c8 = 0x8f981975
0x83cc = 0x000001a4
0x83d0 = 0x1976a116
0x83d4 = 0x01c48f98
0x83d8 = 0x195c0000
0x83dc = 0x19770480
0x83e0 = 0x01e48f98
0x83e4 = 0x19600000
0x83e8 = 0x19780440
0x83ec = 0x02048f98
0x83f0 = 0x19640000
0x83f4 = 0x19790400
0x83f8 = 0x02248f98
0x83fc = 0x19680000
0x8400 = 0x197a02c0
0x8404 = 0x02448f98
0x8408 = 0x196c0000
0x840c = 0x197b0280
0x8410 = 0x02648f98
0x8414 = 0x19700000
0x8418 = 0x197c0180
0x841c = 0x02848f98
0x8420 = 0x19740000
0x8424 = 0x197d0140
0x8428 = 0x02a48f98
0x842c = 0x19780000
0x8430 = 0x197e0100
0x8434 = 0x02c48f98
0x8438 = 0x197c0000
0x843c = 0x197f01c0
0x8440 = 0x02e48f98
0x8444 = 0x19800000
0x8448 = 0x19800200
0x844c = 0x03048f98
0x8450 = 0xc0080000
0x8454 = 0x00001984
0x8458 = 0x8f981981
0x845c = 0x00000324
0x8460 = 0x1988c003
0x8464 = 0x19820000
0x8468 = 0x03448f98
0x846c = 0xd8200000
0x8470 = 0x0000198c
0x8474 = 0x8f981983
0x8478 = 0x00000364
0x847c = 0x1990c004
0x8480 = 0x19840000
0x8484 = 0x03848f98
0x8488 = 0xc0050000
0x848c = 0x00001994
0x8490 = 0x8f981985
0x8494 = 0x000003a4
0x8498 = 0x1998c006
0x849c = 0x19860000
0x84a0 = 0x03c48f98
0x84a4 = 0xc0070000
0x84a8 = 0x0000199c
0x84ac = 0x8f981987
0x84b0 = 0x000003e4
0x84b4 = 0x19a0d82a
0x84b8 = 0x19880000
0x84bc = 0x04048f98
0x84c0 = 0xd82b0000
0x84c4 = 0x000019a4
0x84c8 = 0x8f981989
0x84cc = 0x00000424
0x84d0 = 0x19a8d82c
0x84d4 = 0x198a0000
0x84d8 = 0x04448f98
0x84dc = 0xd82d0000
0x84e0 = 0x000019ac
0x84e4 = 0x8f98198b
0x84e8 = 0x00000464
0x84ec = 0x19b0d82e
0x84f0 = 0x198c0000
0x84f4 = 0x04848f98
0x84f8 = 0xd82f0000
0x84fc = 0x000019b4
0x8500 = 0x8f98198d
0x8504 = 0x000004a4
0x8508 = 0x19b8d830
0x850c = 0x198e0000
0x8510 = 0x04c48f98
0x8514 = 0xd8320000
0x8518 = 0x000019bc
0x851c = 0x8f98198f
0x8520 = 0x000004e4
0x8524 = 0x19c0d833
0x8528 = 0x19900000
0x852c = 0x05048f98
0x8530 = 0xd8340000
0x8534 = 0x000019c4
0x8538 = 0x8f981991
0x853c = 0x0000052c
0x8540 = 0x19c8d836
0x8544 = 0x19920000
0x8548 = 0x05648f98
0x854c = 0xd8370000
0x8550 = 0x000019cc
0x8554 = 0x8f981993
0x8558 = 0x00000584
0x855c = 0x19d0d839
0x8560 = 0x19940000
0x8564 = 0x05a48f98
0x8568 = 0xd83a0000
0x856c = 0x000019d4
0x8570 = 0x8f981995
0x8574 = 0x000005c4
0x8578 = 0x19d8d83b
0x857c = 0x19960000
0x8580 = 0x05ec8f98
0x8584 = 0xd83d0000
0x8588 = 0x000019dc
0x858c = 0x8f981997
0x8590 = 0x00000624
0x8594 = 0x19e0d83e
0x8598 = 0x19980000
0x859c = 0x06448f98
0x85a0 = 0xd8400000
0x85a4 = 0x000019e4
0x85a8 = 0x8f981999
0x85ac = 0x00000664
0x85b0 = 0x19e8d841
0x85b4 = 0x199a0000
0x85b8 = 0x06848f98
0x85bc = 0xd8420000
0x85c0 = 0x000019ec
0x85c4 = 0x8f98199b
0x85c8 = 0x000006a4
0x85cc = 0x19f0d845
0x85d0 = 0x199c0000
0x85d4 = 0x06c48f98
0x85d8 = 0x04450000
0x85dc = 0xc0a9fbef
0x85e0 = 0x008871cf
0x85e4 = 0x810325b0
0x85e8 = 0xa103b88b
0x85ec = 0x008871cf
0x85f0 = 0x81062914
0x85f4 = 0xa106b883
0x85f8 = 0xb8838103
0x85fc = 0x7ee0a103
0x8600 = 0x09cf218a
0x8604 = 0x008870cf
0x8608 = 0xa0242cf4
0x860c = 0x008870cf
0x8610 = 0x1860262c
0x8614 = 0x00000f80
0x8618 = 0x18741000
0x861c = 0x00000f80
0x8620 = 0x7ee01000
0x8624 = 0x72cfc5e1
0x8628 = 0x262c0088
0x862c = 0x791882ac
0x8630 = 0x10832544
0x8634 = 0x25107b7d
0x8638 = 0x2105100d
0x863c = 0xb8a00340
0x8640 = 0xa26c7b05
0x8644 = 0xc5c17fe0
0x8648 = 0xffe6c0f1
0x864c = 0xe809c81c
0x8650 = 0x008870cf
0x8654 = 0x1858262c
0x8658 = 0x00000f80
0x865c = 0xc80d0800
0x8660 = 0x0fa0e080
0x8664 = 0xd80fffc2
0x8668 = 0xffefd901
0x866c = 0x010072cf
0x8670 = 0xd80f1860
0x8674 = 0xfe2f0baa
0x8678 = 0xc0d1d902
0x867c = 0x78e07ee0
0x8680 = 0x1a0dd800
0x8684 = 0x71cf3002
0x8688 = 0x262c0088
0x868c = 0x0f801944
0x8690 = 0x60080000
0x8694 = 0x0f801958
0x8698 = 0x20000000
0x869c = 0x0f801958
0x86a0 = 0x40000000
0x86a4 = 0xa116d808
0x86a8 = 0x78e07ee0
0x86ac = 0xc5e1c0f1
0x86b0 = 0xdd00c82a
0x86b4 = 0x08bae805
0x86b8 = 0x1a2afc8f
0x86bc = 0x70cf3358
0x86c0 = 0x90880000
0x86c4 = 0x36041223
0x86c8 = 0x7228d900
0x86cc = 0x71b8db01
0x86d0 = 0xfeef09de
0x86d4 = 0x03a971d8
0x86d8 = 0x1a2afbef
0x86dc = 0x78e03018
0x86e0 = 0x72cfc0f1
0x86e4 = 0x18840100
0x86e8 = 0x0b36d80f
0x86ec = 0xd902fe2f
0x86f0 = 0x71cfc814
0x86f4 = 0x2a0c0088
0x86f8 = 0xd801a11b
0x86fc = 0xf1bfa11a
0x8700 = 0x0afec0f1
0x8704 = 0x260afbcf
0x8708 = 0x75289000
0x870c = 0xf265721a
0x8710 = 0x33981a29
0x8714 = 0x33581a27
0x8718 = 0x34181a28
0x871c = 0x010072cf
0x8720 = 0xd80f189c
0x8724 = 0x73a9d902
0x8728 = 0xfe6f0db6
0x872c = 0x0400240a
0x8730 = 0xffacde00
0x8734 = 0x008875cf
0x8738 = 0x15a423cc
0x873c = 0x72cf1603
0x8740 = 0x18d80100
0x8744 = 0xd902d80f
0x8748 = 0x08a67b7d
0x874c = 0xbbc0fe6f
0x8750 = 0x160015a4
0x8754 = 0x005f081f
0x8758 = 0x010072cf
0x875c = 0xd80f1910
0x8760 = 0xfe2f0abe
0x8764 = 0x70eb71c9
0x8768 = 0x000071cf
0x876c = 0x090e12c1
0x8770 = 0xffc4fc8f
0x8774 = 0x1600157c
0x8778 = 0x1d7cb885
0x877c = 0x151b1018
0x8780 = 0xd80e9600
0x8784 = 0x90181d1b
0x8788 = 0xd901d80f
0x878c = 0x72cfffa6
0x8790 = 0x193c0100
0x8794 = 0x0a8ad80f
0x8798 = 0xd900fe2f
0x879c = 0xb805d87d
0x87a0 = 0x7000240a
0x87a4 = 0x20a878e0
0x87a8 = 0x78e00140
0x87ac = 0x157c78e0
0x87b0 = 0x72cf1600
0x87b4 = 0x19680100
0x87b8 = 0x1d7cb8a5
0x87bc = 0x151b1018
0x87c0 = 0x1d1b9600
0x87c4 = 0xd80f9398
0x87c8 = 0xfe2f0a56
0x87cc = 0xffb8d902
0x87d0 = 0x0295ffc4
0x87d4 = 0x70ebfbcf
0x87d8 = 0x08a2d95c
0x87dc = 0xb98cfcaf
0x87e0 = 0x78e0f198
0x87e4 = 0x008870cf
0x87e8 = 0x1854262c
0x87ec = 0x00040f80
0x87f0 = 0x7ee00000
0x87f4 = 0xc5e1c0f1
0x87f8 = 0x010072cf
0x87fc = 0xd80f19a4
0x8800 = 0x0a1edd02
0x8804 = 0x71a9fe2f
0x8808 = 0x008870cf
0x880c = 0xa0ba2a0c
0x8810 = 0xfbcf026d
0x8814 = 0x008871cf
0x8818 = 0x1954262c
0x881c = 0x00000f80
0x8820 = 0x19542000
0x8824 = 0x00000f80
0x8828 = 0xd8084000
0x882c = 0x7ee0a115
0x8830 = 0x008870cf
0x8834 = 0x1870262c
0x8838 = 0x00000f80
0x883c = 0x7ee01000
0x8840 = 0x70cfd908
0x8844 = 0x262c0088
0x8848 = 0x7ee0a03c
0x884c = 0x0008218a
0x8850 = 0x008870cf
0x8854 = 0xa03c262c
0x8858 = 0x78e07ee0
0x885c = 0x70cfd901
0x8860 = 0x262c0088
0x8864 = 0x7ee0a03c
0x8868 = 0x099ec0f1
0x886c = 0xd903fbef
0x8870 = 0x72cf7508
0x8874 = 0x1a000100
0x8878 = 0x0f76d80f
0x887c = 0x73a9fe2f
0x8880 = 0x0d79de00
0x8884 = 0xc82a1010
0x8888 = 0x0ee6e805
0x888c = 0x1a2afc4f
0x8890 = 0xffd53398
0x8894 = 0x0b3affd8
0x8898 = 0xd80ffc8f
0x889c = 0xff62d900
0x88a0 = 0x008871cf
0x88a4 = 0x810a262c
0x88a8 = 0xa10ab89f
0x88ac = 0xb8c4810a
0x88b0 = 0x07510817
0x88b4 = 0x041f208a
0x88b8 = 0x7000240a
0x88bc = 0x20a878e0
0x88c0 = 0x78e00140
0x88c4 = 0x71cf78e0
0x88c8 = 0x262c0088
0x88cc = 0xb89f810a
0x88d0 = 0x810aa10a
0x88d4 = 0x081bb8c4
0x88d8 = 0x810a0751
0x88dc = 0x0f802004
0x88e0 = 0xe0ffffff
0x88e4 = 0xa10ab889
0x88e8 = 0xb89e810a
0x88ec = 0xffcaa10a
0x88f0 = 0xfd6f0e62
0x88f4 = 0xf059d803
0x88f8 = 0xe809c81c
0x88fc = 0x008870cf
0x8900 = 0x1854262c
0x8904 = 0x00000f80
0x8908 = 0xc82c1000
0x890c = 0x0e62e805
0x8910 = 0x1a2cfc4f
0x8914 = 0xffc73398
0x8918 = 0xffcdffca
0x891c = 0x70cfffd0
0x8920 = 0x23cc0088
0x8924 = 0x8601101b
0x8928 = 0x181bd90e
0x892c = 0x10a18058
0x8930 = 0x18a18602
0x8934 = 0x70cf8058
0x8938 = 0x9c400000
0x893c = 0x7000240a
0x8940 = 0x20a878e0
0x8944 = 0x78e00140
0x8948 = 0xd80f78e0
0x894c = 0xff36d900
0x8950 = 0xd901d80f
0x8954 = 0xd80fff34
0x8958 = 0xff33d900
0x895c = 0x008870cf
0x8960 = 0x101b23cc
0x8964 = 0x181b8601
0x8968 = 0x10a18398
0x896c = 0x18a18601
0x8970 = 0x71cf8398
0x8974 = 0x0a900088
0x8978 = 0xb8a8811d
0x897c = 0x70cfa11d
0x8980 = 0x2b800088
0x8984 = 0x08238002
0x8988 = 0x72cf001e
0x898c = 0x1a2c0100
0x8990 = 0x088ed80f
0x8994 = 0xd900fe2f
0x8998 = 0xfc4f0f62
0x899c = 0x70ebd962
0x89a0 = 0xfc6f0eda
0x89a4 = 0x72cfb98c
0x89a8 = 0x1a540100
0x89ac = 0xd902d80f
0x89b0 = 0xfe2f0e3e
0x89b4 = 0x00c173a9
0x89b8 = 0x78e0fbcf
0x89bc = 0x7308c0f1
0x89c0 = 0x0051081b
0x89c4 = 0x010072cf
0x89c8 = 0xd80f1a7c
0x89cc = 0xfe2f0e22
0x89d0 = 0x0d82d902
0x89d4 = 0xd804fd6f
0x89d8 = 0x72cff00e
0x89dc = 0x1aa40100
0x89e0 = 0x083ed80f
0x89e4 = 0xd902fe2f
0x89e8 = 0x008871cf
0x89ec = 0x811d0a90
0x89f0 = 0xa11db888
0x89f4 = 0xffcf0487
0x89f8 = 0x008870cf
0x89fc = 0x800425b0
0x8a00 = 0x080bd900
0x8a04 = 0x1a22005e
0x8a08 = 0x7ee03058
0x8a0c = 0x0ff6c0f1
0x8a10 = 0xd80ffbaf
0x8a14 = 0x008875cf
0x8a18 = 0x157d23cc
0x8a1c = 0x72cf160f
0x8a20 = 0x1ad80100
0x8a24 = 0xfdef0ffa
0x8a28 = 0x76cfd903
0x8a2c = 0x03dc0088
0x8a30 = 0x96001609
0x8a34 = 0x063270d7
0x8a38 = 0x20cc072f
0x8a3c = 0x16328f82
0x8a40 = 0x0eb4072f
0x8a44 = 0xd8010001
0x8a48 = 0x90181e8a
0x8a4c = 0x082bc81f
0x8a50 = 0x72cf0051
0x8a54 = 0x1af40100
0x8a58 = 0x0fc6d80f
0x8a5c = 0xd902fdef
0x8a60 = 0x1600157d
0x8a64 = 0x0f802004
0x8a68 = 0xfffff801
0x8a6c = 0xb892b891
0x8a70 = 0x1d7db897
0x8a74 = 0x1d101018
0x8a78 = 0x00009f98
0x8a7c = 0x15177fff
0x8a80 = 0x72cf9600
0x8a84 = 0x1b340100
0x8a88 = 0xb8a5b8b5
0x8a8c = 0xb885b8a6
0x8a90 = 0xb895b886
0x8a94 = 0x90181d17
0x8a98 = 0x0f86d80f
0x8a9c = 0xd902fdef
0x8aa0 = 0xfd4f087a
0x8aa4 = 0xfd4f0a1e
0x8aa8 = 0x101f0f19
0x8aac = 0x010072cf
0x8ab0 = 0xd80f1b50
0x8ab4 = 0xfdef0f6a
0x8ab8 = 0x0c0ed902
0x8abc = 0xd801fd6f
0x8ac0 = 0x010072cf
0x8ac4 = 0xd80f1b6c
0x8ac8 = 0xfdef0f56
0x8acc = 0x0c9ad902
0x8ad0 = 0xd801fd2f
0x8ad4 = 0xd900d80d
0x8ad8 = 0xd80efed3
0x8adc = 0xfed2d900
0x8ae0 = 0x70c9de0a
0x8ae4 = 0xfed0d901
0x8ae8 = 0x9602151d
0x8aec = 0x70cfd925
0x8af0 = 0x80ffffff
0x8af4 = 0x7a04b908
0x8af8 = 0x1d1d7a25
0x8afc = 0x151f9098
0x8b00 = 0x7a049602
0x8b04 = 0x1d1f7a25
0x8b08 = 0x15219098
0x8b0c = 0x7a049602
0x8b10 = 0x1d217a25
0x8b14 = 0x15a39098
0x8b18 = 0x7a049602
0x8b1c = 0x1da37a25
0x8b20 = 0x15a59098
0x8b24 = 0x7a049602
0x8b28 = 0x1da57a25
0x8b2c = 0x85459098
0x8b30 = 0x7a257a04
0x8b34 = 0x8547a545
0x8b38 = 0x79057844
0x8b3c = 0x70cfa527
0x8b40 = 0x2b800088
0x8b44 = 0xa0c58025
0x8b48 = 0xa0c88028
0x8b4c = 0xa0cb802b
0x8b50 = 0xa0ce802e
0x8b54 = 0xa0c48024
0x8b58 = 0xa0c78027
0x8b5c = 0xa0ca802a
0x8b60 = 0xa0cd802d
0x8b64 = 0x96001516
0x8b68 = 0x1d16b886
0x8b6c = 0x159c9018
0x8b70 = 0xb8869600
0x8b74 = 0x90181d9c
0x8b78 = 0x900015f8
0x8b7c = 0x1df8b886
0x8b80 = 0x15a09000
0x8b84 = 0x20859600
0x8b88 = 0x1da0000c
0x8b8c = 0x85029018
0x8b90 = 0x000c2085
0x8b94 = 0xd80ba502
0x8b98 = 0xfea3d900
0x8b9c = 0x06d1ff97
0x8ba0 = 0x78e0fb8f
0x8ba4 = 0x72cfc0f1
0x8ba8 = 0x1b8c0100
0x8bac = 0x0e72d80f
0x8bb0 = 0xd902fdef
0x8bb4 = 0x008871cf
0x8bb8 = 0x810127a0
0x8bbc = 0xa101b8a0
0x8bc0 = 0xffcf02bb
0x8bc4 = 0x0e32c0f1
0x8bc8 = 0xda00fbaf
0x8bcc = 0x008876cf
0x8bd0 = 0x861d2e68
0x8bd4 = 0x780fd908
0x8bd8 = 0x723a705a
0x8bdc = 0x086d711a
0x8be0 = 0x2146001e
0x8be4 = 0xf40ea1cd
0x8be8 = 0x2940861c
0x8bec = 0x20862101
0x8bf0 = 0x78250c01
0x8bf4 = 0x861ca61c
0x8bf8 = 0x20110913
0x8bfc = 0xf008b8a8
0x8c00 = 0x0c7a70eb
0x8c04 = 0xd9acfc6f
0x8c08 = 0xb888f1f0
0x8c0c = 0xe580a61c
0x8c10 = 0x861cf482
0x8c14 = 0x2046df10
0x8c18 = 0x200501c0
0x8c1c = 0xa61c0440
0x8c20 = 0x72cfdd00
0x8c24 = 0x1bac0100
0x8c28 = 0x008870cf
0x8c2c = 0x20f02ed8
0x8c30 = 0xd80f0345
0x8c34 = 0x73a9d902
0x8c38 = 0xfe6f0f5a
0x8c3c = 0x0440240a
0x8c40 = 0x0fe3bf61
0x8c44 = 0xe5019075
0x8c48 = 0x0481202f
0x8c4c = 0x20412042
0x8c50 = 0x0989780f
0x8c54 = 0x21408075
0x8c58 = 0x86692042
0x8c5c = 0x010072cf
0x8c60 = 0xd80f1bd0
0x8c64 = 0xfe2f0b8a
0x8c68 = 0x8667d902
0x8c6c = 0x010072cf
0x8c70 = 0xd80f1c04
0x8c74 = 0xfe2f0b7a
0x8c78 = 0x8668d902
0x8c7c = 0x010072cf
0x8c80 = 0xd80f1c50
0x8c84 = 0xfe2f0b6a
0x8c88 = 0x75cfd902
0x8c8c = 0x22c80088
0x8c90 = 0x72cf857b
0x8c94 = 0x1c7c0100
0x8c98 = 0x0b56d80f
0x8c9c = 0xd902fe2f
0x8ca0 = 0x72cf857c
0x8ca4 = 0x1cc80100
0x8ca8 = 0x0b46d80f
0x8cac = 0xd902fe2f
0x8cb0 = 0x72cf857d
0x8cb4 = 0x1d140100
0x8cb8 = 0x0b36d80f
0x8cbc = 0xd902fe2f
0x8cc0 = 0x72cf857e
0x8cc4 = 0x1d600100
0x8cc8 = 0x0b26d80f
0x8ccc = 0xd902fe2f
0x8cd0 = 0x72cf8562
0x8cd4 = 0x1dac0100
0x8cd8 = 0x0b16d80f
0x8cdc = 0xd902fe2f
0x8ce0 = 0x72cf8563
0x8ce4 = 0x1df80100
0x8ce8 = 0x0b06d80f
0x8cec = 0xd902fe2f
0x8cf0 = 0x72cf8564
0x8cf4 = 0x1e440100
0x8cf8 = 0x0af6d80f
0x8cfc = 0xd902fe2f
0x8d00 = 0x72cf8565
0x8d04 = 0x1e900100
0x8d08 = 0x0ae6d80f
0x8d0c = 0xd902fe2f
0x8d10 = 0xfb8f0545
0x8d14 = 0x0b6670eb
0x8d18 = 0xd9acfc6f
0x8d1c = 0x78e0f17b
0x8d20 = 0xc5e1c0f1
0x8d24 = 0x010072cf
0x8d28 = 0xd80f1edc
0x8d2c = 0xfdef0cf2
0x8d30 = 0xdb00d902
0x8d34 = 0x008872cf
0x8d38 = 0x1afa23cc
0x8d3c = 0x70cf00d8
0x8d40 = 0x07dc0080
0x8d44 = 0x71cf80a7
0x8d48 = 0x27a00088
0x8d4c = 0x131e0d1d
0x8d50 = 0x00d81ae9
0x8d54 = 0x00d81aea
0x8d58 = 0x0010208a
0x8d5c = 0x00181ae8
0x8d60 = 0x1aeed840
0x8d64 = 0xf0090018
0x8d68 = 0x1af6d818
0x8d6c = 0x1ae90018
0x8d70 = 0x00160f98
0x8d74 = 0x0d0f0004
0x8d78 = 0x1ae912de
0x8d7c = 0x0bb80f98
0x8d80 = 0x1af70000
0x8d84 = 0x00160f98
0x8d88 = 0xdb090002
0x8d8c = 0x00d81afc
0x8d90 = 0x00d81afe
0x8d94 = 0xa10bd80b
0x8d98 = 0x04e5a16d
0x8d9c = 0x78e0fb8f
0x8da0 = 0x72cfc0f1
0x8da4 = 0x1ef80100
0x8da8 = 0x0c76d80f
0x8dac = 0xd902fdef
0x8db0 = 0x008871cf
0x8db4 = 0x810127a0
0x8db8 = 0xa101d881
0x8dbc = 0xffcf00bf
0x8dc0 = 0xc5e1c0f1
0x8dc4 = 0xfff7ffd7
0x8dc8 = 0xe807c82b
0x8dcc = 0xfc4f09a2
0x8dd0 = 0x1a2bd800
0x8dd4 = 0x70cf3018
0x8dd8 = 0x07dc0080
0x8ddc = 0xb8e88007
0x8de0 = 0x1f8225ca
0x8de4 = 0xc3500000
0x8de8 = 0x1f8125ca
0x8dec = 0x4240000f
0x8df0 = 0x000070cf
0x8df4 = 0xd9005f04
0x8df8 = 0x73287228
0x8dfc = 0x71b87598
0x8e00 = 0xfeaf0aae
0x8e04 = 0x047971d8
0x8e08 = 0x1a2bfbaf
0x8e0c = 0x78e03018
0x8e10 = 0x72cfc0f1
0x8e14 = 0x1f180100
0x8e18 = 0x0c06d80f
0x8e1c = 0xd902fdef
0x8e20 = 0x008871cf
0x8e24 = 0x81122724
0x8e28 = 0xa112b8a0
0x8e2c = 0xffcf004f
0x8e30 = 0xc82bc0f1
0x8e34 = 0x093ae806
0x8e38 = 0xd800fc4f
0x8e3c = 0x30181a2b
0x8e40 = 0x003bfff4
0x8e44 = 0x78e0ffcf
0x8e48 = 0xc5e1c0f1
0x8e4c = 0xdd00c82c
0x8e50 = 0x091ee805
0x8e54 = 0x1a2cfc4f
0x8e58 = 0x70cf3358
0x8e5c = 0x61e40000
0x8e60 = 0x3604121d
0x8e64 = 0x7228d900
0x8e68 = 0x71b87328
0x8e6c = 0xfeaf0a42
0x8e70 = 0x040d71d8
0x8e74 = 0x1a2cfbaf
0x8e78 = 0x78e03018
0x8e7c = 0x70cfd908
0x8e80 = 0x262c0088
0x8e84 = 0xa03da038
0x8e88 = 0x78e07ee0
0x8e8c = 0xc5e1c0f1
0x8e90 = 0xe001c808
0x8e94 = 0x30181a08
0x8e98 = 0x70cffe6a
0x8e9c = 0x2e680088
0x8ea0 = 0x72cf80bd
0x8ea4 = 0x1fd80100
0x8ea8 = 0xd902d80f
0x8eac = 0x09427daf
0x8eb0 = 0x73a9fe2f
0x8eb4 = 0xc809ed13
0x8eb8 = 0x1a09e001
0x8ebc = 0xff423018
0x8ec0 = 0xd9e570eb
0x8ec4 = 0xfc6f0962
0x8ec8 = 0x72cfb98c
0x8ecc = 0x20200100
0x8ed0 = 0x0b4ed80f
0x8ed4 = 0xd902fdef
0x8ed8 = 0xffe9f002
0x8edc = 0xfb8f03a1
0x8ee0 = 0x0b1ec0f1
0x8ee4 = 0xd902fbaf
0x8ee8 = 0x72cf7608
0x8eec = 0x203c0100
0x8ef0 = 0x08fed80f
0x8ef4 = 0x73c9fe2f
0x8ef8 = 0x008875cf
0x8efc = 0x15832bc8
0x8f00 = 0x2650160f
0x8f04 = 0x70e99010
0x8f08 = 0x01812086
0x8f0c = 0x10181d83
0x8f10 = 0x16001583
0x8f14 = 0x1d83b89f
0x8f18 = 0xf4221018
0x8f1c = 0x16001590
0x8f20 = 0xb8aebe0e
0x8f24 = 0x1d9078c5
0x8f28 = 0x083f1018
0x8f2c = 0x15952011
0x8f30 = 0xb8ae1600
0x8f34 = 0x1d9578c5
0x8f38 = 0x08391018
0x8f3c = 0x15a92011
0x8f40 = 0xb8ae1600
0x8f44 = 0x1da97e05
0x8f48 = 0x1d831398
0x8f4c = 0x158313d8
0x8f50 = 0xb89f1600
0x8f54 = 0x10181d83
0x8f58 = 0xfb8f030d
0x8f5c = 0x091e70eb
0x8f60 = 0xd9acfc6f
0x8f64 = 0x70ebf1dc
0x8f68 = 0xfc6f0912
0x8f6c = 0xf1e1d9ac
0x8f70 = 0x090a70eb
0x8f74 = 0xd9acfc6f
0x8f78 = 0x78e0f1e3
0x8f7c = 0xf1b2d801
0x8f80 = 0xf1b0d800
0x8f84 = 0x120dc0f1
0x8f88 = 0x210f3081
0x8f8c = 0x7b2f0001
0x8f90 = 0x30421a0d
0x8f94 = 0x081fe80b
0x8f98 = 0x08530050
0x8f9c = 0x70eb0090
0x8fa0 = 0x08dad96b
0x8fa4 = 0xb98cfc6f
0x8fa8 = 0x72cff00c
0x8fac = 0x20780100
0x8fb0 = 0x72cff004
0x8fb4 = 0x20a80100
0x8fb8 = 0x0836d80f
0x8fbc = 0xd902fe2f
0x8fc0 = 0x3083120d
0x8fc4 = 0x01d10b23
0x8fc8 = 0x010072cf
0x8fcc = 0xd80f20d8
0x8fd0 = 0xfe2f081e
0x8fd4 = 0x70cfd902
0x8fd8 = 0x90340000
0x8fdc = 0x7228d900
0x8fe0 = 0xfc2f0932
0x8fe4 = 0x0697db02
0x8fe8 = 0x72cfff8f
0x8fec = 0x20d80100
0x8ff0 = 0x78e0f1e4
0x8ff4 = 0x7108c0f1
0x8ff8 = 0xe908fdfb
0x8ffc = 0xd96c70eb
0x9000 = 0xfc6f087a
0x9004 = 0xf009b98c
0x9008 = 0x010072cf
0x900c = 0xd80f210c
0x9010 = 0xfdef0a0e
0x9014 = 0x0667d902
0x9018 = 0x78e0ff8f
0x901c = 0x008870cf
0x9020 = 0x1844262c
0x9024 = 0x00040f80
0x9028 = 0x18580000
0x902c = 0x00040f80
0x9030 = 0x7ee00000
0x9034 = 0x1227c0f1
0x9038 = 0x72cf3604
0x903c = 0x21bc0100
0x9040 = 0x36051228
0x9044 = 0xd903d80f
0x9048 = 0xfe6f0b4a
0x904c = 0x3083120d
0x9050 = 0xe807c82a
0x9054 = 0xfc0f0f1a
0x9058 = 0x1a2ad800
0x905c = 0xfff03018
0x9060 = 0x72cffded
0x9064 = 0x22140100
0x9068 = 0x09b6d80f
0x906c = 0xd902fdef
0x9070 = 0xfd2f0ee2
0x9074 = 0x1229d802
0x9078 = 0xc8273603
0x907c = 0x36011228
0x9080 = 0xda017b60
0x9084 = 0xff8f05f7
0x9088 = 0xc5e1c0f1
0x908c = 0x1a2add00
0x9090 = 0xfde13358
0x9094 = 0x3083120d
0x9098 = 0x009f0b27
0x909c = 0x010072cf
0x90a0 = 0xd80f23b4
0x90a4 = 0xfdef0f4a
0x90a8 = 0x122971a9
0x90ac = 0xc8273603
0x90b0 = 0x36011228
0x90b4 = 0x72a97b60
0x90b8 = 0x33581a29
0x90bc = 0x72cff009
0x90c0 = 0x24140100
0x90c4 = 0x0f2ad80f
0x90c8 = 0xd902fdef
0x90cc = 0x01b1ffda
0x90d0 = 0x78e0fb8f
0x90d4 = 0x0008218a
0x90d8 = 0x008870cf
0x90dc = 0xa038262c
0x90e0 = 0x7ee0a03d
0x90e4 = 0x70cfd901
0x90e8 = 0x262c0088
0x90ec = 0xa03da038
0x90f0 = 0x78e07ee0
0x90f4 = 0x0912c0f1
0x90f8 = 0x76cffb8f
0x90fc = 0x2f600088
0x9100 = 0x2004860b
0x9104 = 0x007f8fbe
0x9108 = 0xdd000000
0x910c = 0x72cff433
0x9110 = 0x24bc0100
0x9114 = 0x0942d80f
0x9118 = 0xd902fdef
0x911c = 0x008871cf
0x9120 = 0x11300bd8
0x9124 = 0x72cf8000
0x9128 = 0x25b00088
0x912c = 0x1930b88b
0x9130 = 0x11348000
0x9134 = 0xb88d8000
0x9138 = 0x80001934
0x913c = 0x8340192c
0x9140 = 0x2005860b
0x9144 = 0x7f7f0f80
0x9148 = 0xa60b0000
0x914c = 0x2004860c
0x9150 = 0xc0c00f80
0x9154 = 0x2005c0ff
0x9158 = 0x23180f80
0x915c = 0xa60c1800
0x9160 = 0xb8a08203
0x9164 = 0x1934a203
0x9168 = 0x19308340
0x916c = 0x192c8340
0x9170 = 0x01058340
0x9174 = 0x78e0fb8f
0x9178 = 0x0886c0f1
0x917c = 0x081afb8f
0x9180 = 0x7608fc6f
0x9184 = 0x70c9dd00
0x9188 = 0x089e71a9
0x918c = 0x228afeaf
0x9190 = 0x701a0a10
0x9194 = 0x71a970c9
0x9198 = 0xfeaf088e
0x919c = 0x0a10228a
0x91a0 = 0x72cf70f8
0x91a4 = 0x256c0100
0x91a8 = 0xdf0270a9
0x91ac = 0x73a971e9
0x91b0 = 0x0400240a
0x91b4 = 0xfe6f0a42
0x91b8 = 0x01c0250a
0x91bc = 0x20402040
0x91c0 = 0x01c10817
0x91c4 = 0x72cfaea0
0x91c8 = 0x25a80100
0x91cc = 0x71e970a9
0x91d0 = 0x75e976a9
0x91d4 = 0xdb01f00a
0x91d8 = 0xae00d80a
0x91dc = 0x010072cf
0x91e0 = 0x70a925c8
0x91e4 = 0x766871a9
0x91e8 = 0xfdcf08a6
0x91ec = 0x008870cf
0x91f0 = 0xb0c50a3c
0x91f4 = 0xfbaf0071
0x91f8 = 0x78e0b0a4
0x91fc = 0x0ffec0f1
0x9200 = 0xc1a1fb4f
0x9204 = 0x2204713a
0x9208 = 0xffff0f80
0x920c = 0xe0800000
0x9210 = 0x78c0d801
0x9214 = 0x1224721a
0x9218 = 0x082f360d
0x921c = 0x728b0051
0x9220 = 0x0a22702a
0x9224 = 0x710afd6f
0x9228 = 0x72cfe895
0x922c = 0x26440100
0x9230 = 0x085ed800
0x9234 = 0xd902fdef
0x9238 = 0x904d2542
0x923c = 0x70ebf5f1
0x9240 = 0xb98cd955
0x9244 = 0x70ebf004
0x9248 = 0xb98cd954
0x924c = 0xfc0f0e2e
0x9250 = 0xc824f1e7
0x9254 = 0x010072cf
0x9258 = 0x20022658
0x925c = 0xd8000343
0x9260 = 0xfdef0dda
0x9264 = 0xc020d903
0x9268 = 0xfb6f07f5
0x926c = 0x78e0c0a1
0x9270 = 0x0f8ec0f1
0x9274 = 0x711afb4f
0x9278 = 0x75687648
0x927c = 0x20cae382
0x9280 = 0x21ca07ca
0x9284 = 0x00000f8a
0x9288 = 0x0df0133a
0x928c = 0xe580fc0a
0x9290 = 0x040220ca
0x9294 = 0x038221ca
0x9298 = 0xfd620af0
0x929c = 0x034222ca
0x92a0 = 0xfb4f07c5
0x92a4 = 0x0f52c0f1
0x92a8 = 0x705afb4f
0x92ac = 0x7648713a
0x92b0 = 0x72cf731a
0x92b4 = 0x267c0100
0x92b8 = 0x70a9dd00
0x92bc = 0x73c9d902
0x92c0 = 0xfe2f0a76
0x92c4 = 0x0400240a
0x92c8 = 0x65dadf08
0x92cc = 0x704a7a50
0x92d0 = 0x2053712a
0x92d4 = 0xffe72003
0x92d8 = 0x0401202f
0x92dc = 0x2007202f
0x92e0 = 0x0019208a
0x92e4 = 0x7000240a
0x92e8 = 0x20a878e0
0x92ec = 0x78e00140
0x92f0 = 0xbf6178e0
0x92f4 = 0x90750fd7
0x92f8 = 0x075de501
0x92fc = 0x78e0fb4f
0x9300 = 0x0efec0f1
0x9304 = 0x721afb4f
0x9308 = 0x72d7627a
0x930c = 0x20000000
0x9310 = 0xf7cb7788
0x9314 = 0x010072cf
0x9318 = 0xd8002690
0x931c = 0xfdaf0f72
0x9320 = 0xd800d900
0x9324 = 0x0b39f01d
0x9328 = 0xde000074
0x932c = 0x27327568
0x9330 = 0xd8001384
0x9334 = 0x010072cf
0x9338 = 0x710826b8
0x933c = 0xfe2f09fa
0x9340 = 0x67cb73c9
0x9344 = 0x23822016
0x9348 = 0x70cf7a50
0x934c = 0x08b00080
0x9350 = 0xffd5d900
0x9354 = 0x0ddbbd61
0x9358 = 0xe6019075
0x935c = 0x0709d801
0x9360 = 0x78e0fb4f
0x9364 = 0x0e9ac0f1
0x9368 = 0x6358fb6f
0x936c = 0x70d77748
0x9370 = 0x20000000
0x9374 = 0x2100200a
0x9378 = 0x72cff7ca
0x937c = 0x26900100
0x9380 = 0x0f0ed800
0x9384 = 0xd900fdaf
0x9388 = 0xf015d800
0x938c = 0x00740b25
0x9390 = 0x7568de00
0x9394 = 0x13822716
0x9398 = 0x008070cf
0x939c = 0xd90008b0
0x93a0 = 0x2000ff97
0x93a4 = 0xbd61238c
0x93a8 = 0x0dedac00
0x93ac = 0xe6019075
0x93b0 = 0x06b5d801
0x93b4 = 0x78e0fb4f
0x93b8 = 0x0be2c0f1
0x93bc = 0xc5e1fdaf
0x93c0 = 0x71cfe816
0x93c4 = 0x08b00080
0x93c8 = 0x89207028
0x93cc = 0xfe6f0e5a
0x93d0 = 0x0114228a
0x93d4 = 0x72cf7508
0x93d8 = 0x2a180100
0x93dc = 0xd902d800
0x93e0 = 0x10c32553
0x93e4 = 0xfe2f0952
0x93e8 = 0x11042d41
0x93ec = 0xfb4f0691
0x93f0 = 0x0e0ec0f1
0x93f4 = 0x7708fb4f
0x93f8 = 0x008770cf
0x93fc = 0x800bffe8
0x9400 = 0x72cfdd00
0x9404 = 0x2b040100
0x9408 = 0x03012841
0x940c = 0x0048242f
0x9410 = 0x070e2841
0x9414 = 0x02c52053
0x9418 = 0x70a9d902
0x941c = 0x0fda711a
0x9420 = 0x73c9fe2f
0x9424 = 0x0e57ee0c
0x9428 = 0x72cf1050
0x942c = 0x2b400100
0x9430 = 0x0e5e70a9
0x9434 = 0x71a9fdaf
0x9438 = 0xf00cdd01
0x943c = 0xfd8f0b6e
0x9440 = 0x72cfe819
0x9444 = 0x2b700100
0x9448 = 0x0e4670a9
0x944c = 0xd902fdaf
0x9450 = 0x70cfed0f
0x9454 = 0x06fc0080
0x9458 = 0x0400182c
0x945c = 0xaf00d80a
0x9460 = 0x010072cf
0x9464 = 0xd8002bb0
0x9468 = 0xfdaf0e26
0x946c = 0x05f97108
0x9470 = 0x72cffb4f
0x9474 = 0x2be40100
0x9478 = 0x0b22f1dc
0x947c = 0xe806fd8f
0x9480 = 0x010072cf
0x9484 = 0xf1e22c30
0x9488 = 0x010072cf
0x948c = 0xf1d22c70
0x9490 = 0x0bcac0f1
0x9494 = 0xe807fccf
0x9498 = 0xfccf0bb2
0x949c = 0xfccf0bbe
0x94a0 = 0xd800e883
0x94a4 = 0xd801f002
0x94a8 = 0x7ee0c0d1
0x94ac = 0x0d46c0f1
0x94b0 = 0x7019fb6f
0x94b4 = 0x721a717a
0x94b8 = 0x77887668
0x94bc = 0x2140220a
0x94c0 = 0x2180210a
0x94c4 = 0x72cfdd00
0x94c8 = 0x3d5c0100
0x94cc = 0xd90370a9
0x94d0 = 0x240a7309
0x94d4 = 0x084e04c0
0x94d8 = 0x250afe6f
0x94dc = 0x0bc20400
0x94e0 = 0x7009fcef
0x94e4 = 0x0821ee8b
0x94e8 = 0x0b132011
0x94ec = 0x0b132010
0x94f0 = 0x0b132050
0x94f4 = 0x70a92090
0x94f8 = 0xdd01f039
0x94fc = 0xdd02f004
0x9500 = 0xdd04f002
0x9504 = 0x2053bdc2
0x9508 = 0xb8032000
0x950c = 0xbec078a5
0x9510 = 0x7e05be04
0x9514 = 0xbf05bfc1
0x9518 = 0x22537ee5
0x951c = 0xb80b2000
0x9520 = 0x73c97e05
0x9524 = 0x010072cf
0x9528 = 0xdd7f3d80
0x952c = 0xd800bd8b
0x9530 = 0x0966d903
0x9534 = 0x2604fe2f
0x9538 = 0xd8001344
0x953c = 0x13412604
0x9540 = 0xfcef0b76
0x9544 = 0xffd37208
0x9548 = 0x20cae080
0x954c = 0xf20f0021
0x9550 = 0xfccf0d62
0x9554 = 0x010072cf
0x9558 = 0x73083da4
0x955c = 0x20001900
0x9560 = 0x0ca2d800
0x9564 = 0xd903fdef
0x9568 = 0x04e5d801
0x956c = 0x78e0fb4f
0x9570 = 0x0c7ec0f1
0x9574 = 0x7019fb6f
0x9578 = 0x727a719a
0x957c = 0x220a7668
0x9580 = 0x210a2100
0x9584 = 0x75c82140
0x9588 = 0x21c0200a
0x958c = 0x72cfdf00
0x9590 = 0x3dbc0100
0x9594 = 0xd90370e9
0x9598 = 0x240a7309
0x959c = 0x0f860500
0x95a0 = 0x250afe2f
0x95a4 = 0x0afa04c0
0x95a8 = 0x7009fcef
0x95ac = 0xfcef0d12
0x95b0 = 0x0a19708a
0x95b4 = 0xee8f2011
0x95b8 = 0x20100b11
0x95bc = 0x20500b11
0x95c0 = 0x20900b11
0x95c4 = 0xf03d70e9
0x95c8 = 0xf005df01
0x95cc = 0xf003df02
0x95d0 = 0xbfc2df04
0x95d4 = 0xbe03bec0
0x95d8 = 0x22537ee5
0x95dc = 0xb8042000
0x95e0 = 0x21537e05
0x95e4 = 0xb8052040
0x95e8 = 0x20537e05
0x95ec = 0xb8082000
0x95f0 = 0x25537e05
0x95f4 = 0xb80b1000
0x95f8 = 0xc0297e05
0x95fc = 0x010072cf
0x9600 = 0xd9033de8
0x9604 = 0x000077cf
0x9608 = 0xb8c009ff
0x960c = 0x7e05b807
0x9610 = 0xd80073c9
0x9614 = 0xfe2f0882
0x9618 = 0x13c42604
0x961c = 0x701ad801
0x9620 = 0x13c12604
0x9624 = 0xfcef0a92
0x9628 = 0x0d0bda0f
0x962c = 0xff991051
0x9630 = 0xe580f007
0x9634 = 0xf40578c0
0x9638 = 0xfccf0a12
0x963c = 0x0409700a
0x9640 = 0x78e0fb4f
0x9644 = 0x0ba6c0f1
0x9648 = 0xc1a1fb4f
0x964c = 0x719a70ba
0x9650 = 0x735a727a
0x9654 = 0x2100200a
0x9658 = 0x210ac02b
0x965c = 0xc0402140
0x9660 = 0xffc470aa
0x9664 = 0x9000250a
0x9668 = 0x72cff41e
0x966c = 0x3e0c0100
0x9670 = 0x7108d800
0x9674 = 0x240a73aa
0x9678 = 0x0eaa0500
0x967c = 0x250afe2f
0x9680 = 0x72cf04c0
0x9684 = 0x3e400100
0x9688 = 0x7108d800
0x968c = 0x240a734a
0x9690 = 0x0e920400
0x9694 = 0x250afe2f
0x9698 = 0x70eb0440
0x969c = 0x09ded9ee
0x96a0 = 0xb98cfc2f
0x96a4 = 0x039970a9
0x96a8 = 0xc0a1fb6f
0x96ac = 0xd803c0f1
0x96b0 = 0xfcef09fa
0x96b4 = 0xff77b80a
0x96b8 = 0xffcf05f1
0x96bc = 0x0b4ac0f1
0x96c0 = 0x0bb6fb4f
0x96c4 = 0xc1a1fcef
0x96c8 = 0xfcef0c02
0x96cc = 0x260a7508
0x96d0 = 0xf4109000
0x96d4 = 0xc240da00
0x96d8 = 0x71cfd860
0x96dc = 0x700d0000
0x96e0 = 0x72987348
0x96e4 = 0x264a72b8
0x96e8 = 0x270a0040
0x96ec = 0xffd60180
0x96f0 = 0x101e0d1d
0x96f4 = 0xc340db00
0x96f8 = 0x71cfd860
0x96fc = 0x700d0000
0x9700 = 0x7398da01
0x9704 = 0x72d873b8
0x9708 = 0xffcf72f8
0x970c = 0x105e0d21
0x9710 = 0xc340db00
0x9714 = 0x71cfd860
0x9718 = 0x700d0000
0x971c = 0x7398da02
0x9720 = 0x264a73b8
0x9724 = 0x270a0040
0x9728 = 0xffc70180
0x972c = 0x109e0d23
0x9730 = 0xc240da00
0x9734 = 0x71cfd860
0x9738 = 0x700d0000
0x973c = 0x244a7348
0x9740 = 0x72b80040
0x9744 = 0x0100260a
0x9748 = 0x0100270a
0x974c = 0x0d27ffbe
0x9750 = 0xda0010de
0x9754 = 0xd860c240
0x9758 = 0x000071cf
0x975c = 0x7348700d
0x9760 = 0x0040244a
0x9764 = 0x0100250a
0x9768 = 0x0100260a
0x976c = 0x0100270a
0x9770 = 0xee90ffb5
0x9774 = 0xc240da00
0x9778 = 0x71cfd864
0x977c = 0x1ae90000
0x9780 = 0x72987348
0x9784 = 0x264a72b8
0x9788 = 0x270a0040
0x978c = 0xffae0180
0x9790 = 0x101e0d1d
0x9794 = 0xc340db00
0x9798 = 0x71cfd864
0x979c = 0x1ae90000
0x97a0 = 0x7398da01
0x97a4 = 0x72d873b8
0x97a8 = 0xffa772f8
0x97ac = 0x105e0d21
0x97b0 = 0xc340db00
0x97b4 = 0x71cfd864
0x97b8 = 0x1ae90000
0x97bc = 0x7398da02
0x97c0 = 0x264a73b8
0x97c4 = 0x270a0040
0x97c8 = 0xff9f0180
0x97cc = 0x109e0d23
0x97d0 = 0xc240da00
0x97d4 = 0x71cfd864
0x97d8 = 0x1ae90000
0x97dc = 0x244a7348
0x97e0 = 0x72b80040
0x97e4 = 0x0100260a
0x97e8 = 0x0100270a
0x97ec = 0x0d27ff96
0x97f0 = 0xda0010de
0x97f4 = 0xd864c240
0x97f8 = 0x000071cf
0x97fc = 0x73481ae9
0x9800 = 0x0040244a
0x9804 = 0x0100250a
0x9808 = 0x0100260a
0x980c = 0x0100270a
0x9810 = 0x0265ff8d
0x9814 = 0xc0a1fb6f
0x9818 = 0x09eac0f1
0x981c = 0x7708fb4f
0x9820 = 0x70cfdd00
0x9824 = 0x015c0088
0x9828 = 0x248a80d3
0x982c = 0x240a080c
0x9830 = 0x78e07100
0x9834 = 0x010020a8
0x9838 = 0x78e078e0
0x983c = 0x0e0be501
0x9840 = 0x0de317de
0x9844 = 0x0e1f93c4
0x9848 = 0x71cf17df
0x984c = 0x06fc0080
0x9850 = 0x194c8111
0x9854 = 0x00000f80
0x9858 = 0xe0011234
0x985c = 0xd801a111
0x9860 = 0xd800f002
0x9864 = 0xfb4f0209
0x9868 = 0x008071cf
0x986c = 0x811206fc
0x9870 = 0x0f80194c
0x9874 = 0x43210000
0x9878 = 0xa112e001
0x987c = 0x70cfd900
0x9880 = 0x015c0088
0x9884 = 0x7ee0a033
0x9888 = 0x096ec0f1
0x988c = 0xc1a1fb4f
0x9890 = 0x711a703a
0x9894 = 0x70cf725a
0x9898 = 0x4b40004c
0x989c = 0xffdfdf64
0x98a0 = 0xf262e080
0x98a4 = 0x7941248a
0x98a8 = 0x20a878e0
0x98ac = 0xd85006c0
0x98b0 = 0x7000240a
0x98b4 = 0x20a878e0
0x98b8 = 0x78e00140
0x98bc = 0x76cf78e0
0x98c0 = 0x015c0088
0x98c4 = 0x20048613
0x98c8 = 0x20000f80
0x98cc = 0xe0800000
0x98d0 = 0x78c0d801
0x98d4 = 0xf007262f
0x98d8 = 0xf403dd00
0x98dc = 0xe7e4bf61
0x98e0 = 0x72cff20b
0x98e4 = 0x40d00100
0x98e8 = 0x270edc64
0x98ec = 0xd8001303
0x98f0 = 0xfdef09aa
0x98f4 = 0x8613d901
0x98f8 = 0x075f08e5
0x98fc = 0x74040eed
0x9900 = 0x01000000
0x9904 = 0x14401e54
0x9908 = 0x2f802005
0x990c = 0x00000303
0x9910 = 0x1e4ca614
0x9914 = 0xc0001f80
0x9918 = 0x86130000
0x991c = 0x875f08ff
0x9920 = 0x008871cf
0x9924 = 0x284200a8
0x9928 = 0xf0072082
0x992c = 0x22158000
0x9930 = 0xe501234c
0x9934 = 0x0df9a400
0x9938 = 0x211590a4
0x993c = 0x80000340
0x9940 = 0x23412215
0x9944 = 0x2053c040
0x9948 = 0x08172040
0x994c = 0xdb000074
0x9950 = 0x30c22432
0x9954 = 0xe301617c
0x9958 = 0x80240bf9
0x995c = 0xffc3ac40
0x9960 = 0xf03bd801
0x9964 = 0x008075cf
0x9968 = 0x154806fc
0x996c = 0xd8001004
0x9970 = 0x010072cf
0x9974 = 0x710840fc
0x9978 = 0xfdef0d76
0x997c = 0xd8008571
0x9980 = 0x10041540
0x9984 = 0x010072cf
0x9988 = 0x71084130
0x998c = 0xfdef0d62
0x9990 = 0x8573856f
0x9994 = 0x0f810b19
0x9998 = 0x12340000
0x999c = 0x010072cf
0x99a0 = 0xd8004164
0x99a4 = 0xfdaf0aaa
0x99a8 = 0xf0117108
0x99ac = 0x0f810b11
0x99b0 = 0x43210000
0x99b4 = 0x010072cf
0x99b8 = 0xf1f54188
0x99bc = 0x010072cf
0x99c0 = 0xd80041ac
0x99c4 = 0xfdef08d6
0x99c8 = 0x70eb7108
0x99cc = 0x0e5ad915
0x99d0 = 0xb98cfbef
0x99d4 = 0x0081d800
0x99d8 = 0xc0a1fb6f
0x99dc = 0xd91e70eb
0x99e0 = 0xfbef0e9a
0x99e4 = 0xf18cb98c
0x99e8 = 0xd9ea70eb
0x99ec = 0xfbef0e8e
0x99f0 = 0xf18ab98c
0x99f4 = 0x080ac0f1
0x99f8 = 0x7508fb4f
0x99fc = 0x8004218c
0x9a00 = 0x0132711a
0x9a04 = 0x7748002d
0x9a08 = 0x010072cf
0x9a0c = 0xd80041cc
0x9a10 = 0xfdaf0a3e
0x9a14 = 0x70cfd902
0x9a18 = 0x27100000
0x9a1c = 0x72cfff7f
0x9a20 = 0x41d80100
0x9a24 = 0x0a2ad800
0x9a28 = 0xd902fdaf
0x9a2c = 0x010072cf
0x9a30 = 0xd80041e4
0x9a34 = 0xfdaf0a1a
0x9a38 = 0x70cfd902
0x9a3c = 0x015c0088
0x9a40 = 0x204fa0b5
0x9a44 = 0xb9922441
0x9a48 = 0xa034b99f
0x9a4c = 0x0f80184c
0x9a50 = 0x0000c000
0x9a54 = 0x09018033
0x9a58 = 0x72cf075f
0x9a5c = 0x41f40100
0x9a60 = 0x09eed800
0x9a64 = 0xd902fdaf
0x9a68 = 0x007a70cf
0x9a6c = 0x240a1200
0x9a70 = 0x78e07000
0x9a74 = 0x010020a8
0x9a78 = 0x78e078e0
0x9a7c = 0x20802842
0x9a80 = 0x20422053
0x9a84 = 0xe2806821
0x9a88 = 0x004226ca
0x9a8c = 0x000126ca
0x9a90 = 0x010072cf
0x9a94 = 0xd80041fc
0x9a98 = 0x0802d902
0x9a9c = 0x73c8fdef
0x9aa0 = 0x00740e45
0x9aa4 = 0x2715de00
0x9aa8 = 0x1500138d
0x9aac = 0x72cf1004
0x9ab0 = 0x42240100
0x9ab4 = 0xd902d800
0x9ab8 = 0xfdef0c36
0x9abc = 0x852073c9
0x9ac0 = 0x008870cf
0x9ac4 = 0x78d500a8
0x9ac8 = 0x010072cf
0x9acc = 0xa0204244
0x9ad0 = 0x00041000
0x9ad4 = 0xd902d800
0x9ad8 = 0xfdef0c16
0x9adc = 0xe60173c9
0x9ae0 = 0x91840ec7
0x9ae4 = 0x2f802005
0x9ae8 = 0x00008302
0x9aec = 0x008871cf
0x9af0 = 0xa114015c
0x9af4 = 0x0f80194c
0x9af8 = 0x0000c000
0x9afc = 0x08018113
0x9b00 = 0x72cf075f
0x9b04 = 0x41f40100
0x9b08 = 0x0946d800
0x9b0c = 0xd902fdaf
0x9b10 = 0x010072cf
0x9b14 = 0xd800426c
0x9b18 = 0xfdaf0936
0x9b1c = 0xff53d902
0x9b20 = 0x010072cf
0x9b24 = 0xd800427c
0x9b28 = 0xfdaf0926
0x9b2c = 0x0739d902
0x9b30 = 0x70ebfb0f
0x9b34 = 0x0d46d905
0x9b38 = 0xb98cfbef
0x9b3c = 0x0000f166
0x9b40 = 0x7000264a
0x9b44 = 0x7000264a
0x9b48 = 0x7000264a
0x9b4c = 0x7000264a
0x9b50 = 0x7000264a
0x9b54 = 0x7000264a
0x9b58 = 0x7000264a
0x9b5c = 0x7000264a


[FW_DATA]
0x0 = 0x00002a00
0x4 = 0x1d1b1b01
0x8 = 0xff01021d
0xc = 0x000e00ff
0x10 = 0x00000000
0x14 = 0x00000001
0x18 = 0x11111111
0x1c = 0x00000000
0x20 = 0x00000000
0x24 = 0x00000000
0x28 = 0x00000000
0x2c = 0x0000c350
0x30 = 0x00000001
0x34 = 0x00000001
0x38 = 0x00000000
0x3c = 0x00000000
0x40 = 0x00000000
0x44 = 0x00000001
0x48 = 0x00000001
0x4c = 0x00000000
0x50 = 0x000186a0
0x54 = 0x00000000
0x58 = 0x00000000
0x5c = 0x00000000
0x60 = 0x00000000
0x64 = 0x00000000
0x68 = 0x00000001
0x6c = 0x00000001
0x70 = 0x00000001
0x74 = 0x01c9c380
0x78 = 0x00000002
0x7c = 0x00000000
0x80 = 0x00000000
0x84 = 0x00030201
0x88 = 0x00000000
0x8c = 0x0016e360
0x90 = 0x0000000a
0x94 = 0x00000000
0x98 = 0x00000000
0x9c = 0x00000000
0xa0 = 0x00000000
0xa4 = 0x00000000
0xa8 = 0x00000000
0xac = 0x00000000
0xb0 = 0x00000000
0xb4 = 0x008001c0
0xb8 = 0x00000000
0xbc = 0x00000000
0xc0 = 0x00000000
0xc4 = 0x00000000
0xc8 = 0x00000000
0xcc = 0x00000000
0xd0 = 0x00001c55
0xd4 = 0x78563412
0xd8 = 0x0000bc9a
0xdc = 0x000186a0
0xe0 = 0x00000c04
0xe4 = 0x00000102
0xe8 = 0x0008090a
0xec = 0x00000102
0xf0 = 0x0008090a
0xf4 = 0x00000000
0xf8 = 0x01010102
0xfc = 0x00081018
0x100 = 0x08101800
0x104 = 0x00000000
0x108 = 0x01010102
0x10c = 0x030b131b
0x110 = 0x0b131b03
0x114 = 0x1c181410
0x118 = 0x00000000
0x11c = 0x1c181410
0x120 = 0x00000000
0x124 = 0x00000000
0x128 = 0x01010102
0x12c = 0x00081018
0x130 = 0x08101800
0x134 = 0x00000000
0x138 = 0x01010102
0x13c = 0x030b131b
0x140 = 0x0b131b03
0x144 = 0x00000000
0x148 = 0x00000001
0x14c = 0x00000000
0x150 = 0x00000000
0x154 = 0x000069fc
0x158 = 0x00000000
0x15c = 0x00001a98
0x160 = 0x01000000
0x164 = 0x0100000a
0x168 = 0x01000014
0x16c = 0x0100001e
0x170 = 0x01000028
0x174 = 0x01000032
0x178 = 0x0100003c
0x17c = 0x01000046
0x180 = 0x01000050
0x184 = 0x0100005a
0x188 = 0x01000064
0x18c = 0x0100006e
0x190 = 0x01000078
0x194 = 0x01000082
0x198 = 0x0100008c
0x19c = 0x01000096
0x1a0 = 0x00000021
0x1a4 = 0x00000022
0x1a8 = 0x00000023
0x1ac = 0x00000000
0x1b0 = 0x00000100
0x1b4 = 0x00000101
0x1b8 = 0x00000102
0x1bc = 0x00000000
0x1c0 = 0x00000000
0x1c4 = 0x00000000
0x1c8 = 0x00000000
0x1cc = 0x00000000
0x1d0 = 0x00000000
0x1d4 = 0x00000000
0x1d8 = 0x00000000
0x1dc = 0x00000000
0x1e0 = 0x00000000
0x1e4 = 0x00000000
0x1e8 = 0x00000001
0x1ec = 0x00000020
0x1f0 = 0xffffffff
0x1f4 = 0x00000000
0x1f8 = 0x40000000
0x1fc = 0x00000000
0x200 = 0x00000000
0x204 = 0x00000000
0x208 = 0x00000000
0x20c = 0x00000000
0x210 = 0x00000000
0x214 = 0x00000000
0x218 = 0x00000000
0x21c = 0x00000000
0x220 = 0x00000000
0x224 = 0x00000000
0x228 = 0x00000000
0x22c = 0x00000000
0x230 = 0x00000000
0x234 = 0x00000000
0x238 = 0x00000000
0x23c = 0x00000000
0x240 = 0x00000000
0x244 = 0x00000000
0x248 = 0x00000000
0x24c = 0x00000000
0x250 = 0x00000e94
0x254 = 0x00000000
0x258 = 0x00000bd8
0x25c = 0x0000000d
0x260 = 0x00000000
0x264 = 0x0000001f
0x268 = 0x00005484
0x26c = 0x00001545
0x270 = 0x00001546
0x274 = 0x00001547
0x278 = 0x0000530c
0x27c = 0x0000040d
0x280 = 0x0000040e
0x284 = 0x0000510d
0x288 = 0x00000000
0x28c = 0x01010000
0x290 = 0x01010101
0x294 = 0x02020202
0x298 = 0x03030202
0x29c = 0x03030303
0x2a0 = 0x04040404
0x2a4 = 0x05050404
0x2a8 = 0x0f0a0500
0x2ac = 0x05001914
0x2b0 = 0x19140f0a
0x2b4 = 0x0f0a0500
0x2b8 = 0x05001914
0x2bc = 0x19140f0a
0x2c0 = 0x0f0a0500
0x2c4 = 0x05001914
0x2c8 = 0x00000002
0x2cc = 0x00000002
0x2d0 = 0x00000002
0x2d4 = 0x00000002
0x2d8 = 0x00000003
0x2dc = 0x00000002
0x2e0 = 0x00000002
0x2e4 = 0x00000002
0x2e8 = 0x00000002
0x2ec = 0x00000003
0x2f0 = 0x00000000
0x2f4 = 0x00000000
0x2f8 = 0x00000000
0x2fc = 0x00000000
0x300 = 0x20160a00
0x304 = 0x4a40362a
0x308 = 0x67675b51
0x30c = 0x34333231
0x310 = 0x38373635
0x314 = 0x00000000
0x318 = 0x6e616863
0x31c = 0x006c656e
0x320 = 0x006b6d70
0x324 = 0x75636573
0x328 = 0x79746972
0x32c = 0x006e655f
0x330 = 0x6f636572
0x334 = 0x79726576
0x338 = 0x006e655f
0x33c = 0x5f636970
0x340 = 0x6f636572
0x344 = 0x79726576
0x348 = 0x006e655f
0x34c = 0x615f6672
0x350 = 0x735f7374
0x354 = 0x69746174
0x358 = 0x00006e6f
0x35c = 0x75626564
0x360 = 0x6f6d5f67
0x364 = 0x655f6564
0x368 = 0x0000006e
0x36c = 0x63657073
0x370 = 0x5f6c6169
0x374 = 0x67616c66
0x378 = 0x00000073
0x37c = 0x5f64656c
0x380 = 0x65776f70
0x384 = 0x5f707572
0x388 = 0x00006e6f
0x38c = 0x5f64656c
0x390 = 0x65776f70
0x394 = 0x5f707572
0x398 = 0x0066666f
0x39c = 0x5f64656c
0x3a0 = 0x65776f70
0x3a4 = 0x5f707572
0x3a8 = 0x656d6974
0x3ac = 0x0074756f
0x3b0 = 0x5f64656c
0x3b4 = 0x6e6e6f63
0x3b8 = 0x65746365
0x3bc = 0x6f6c5f64
0x3c0 = 0x6e6f5f77
0x3c4 = 0x00000000
0x3c8 = 0x5f64656c
0x3cc = 0x6e6e6f63
0x3d0 = 0x65746365
0x3d4 = 0x6f6c5f64
0x3d8 = 0x666f5f77
0x3dc = 0x00000066
0x3e0 = 0x5f64656c
0x3e4 = 0x6e6e6f63
0x3e8 = 0x65746365
0x3ec = 0x6f6c5f64
0x3f0 = 0x69745f77
0x3f4 = 0x756f656d
0x3f8 = 0x00000074
0x3fc = 0x5f64656c
0x400 = 0x6e6e6f63
0x404 = 0x65746365
0x408 = 0x696d5f64
0x40c = 0x6e6f5f64
0x410 = 0x00000000
0x414 = 0x5f64656c
0x418 = 0x6e6e6f63
0x41c = 0x65746365
0x420 = 0x696d5f64
0x424 = 0x666f5f64
0x428 = 0x00000066
0x42c = 0x5f64656c
0x430 = 0x6e6e6f63
0x434 = 0x65746365
0x438 = 0x696d5f64
0x43c = 0x69745f64
0x440 = 0x756f656d
0x444 = 0x00000074
0x448 = 0x5f64656c
0x44c = 0x6e6e6f63
0x450 = 0x65746365
0x454 = 0x69685f64
0x458 = 0x6f5f6867
0x45c = 0x0000006e
0x460 = 0x5f64656c
0x464 = 0x6e6e6f63
0x468 = 0x65746365
0x46c = 0x69685f64
0x470 = 0x6f5f6867
0x474 = 0x00006666
0x478 = 0x5f64656c
0x47c = 0x6e6e6f63
0x480 = 0x65746365
0x484 = 0x69685f64
0x488 = 0x745f6867
0x48c = 0x6f656d69
0x490 = 0x00007475
0x494 = 0x5f64656c
0x498 = 0x63736964
0x49c = 0x656e6e6f
0x4a0 = 0x64657463
0x4a4 = 0x006e6f5f
0x4a8 = 0x5f64656c
0x4ac = 0x63736964
0x4b0 = 0x656e6e6f
0x4b4 = 0x64657463
0x4b8 = 0x66666f5f
0x4bc = 0x00000000
0x4c0 = 0x5f64656c
0x4c4 = 0x63736964
0x4c8 = 0x656e6e6f
0x4cc = 0x64657463
0x4d0 = 0x6d69745f
0x4d4 = 0x74756f65
0x4d8 = 0x00000000
0x4dc = 0x5f64656c
0x4e0 = 0x6f727265
0x4e4 = 0x6e6f5f72
0x4e8 = 0x00000000
0x4ec = 0x5f64656c
0x4f0 = 0x6f727265
0x4f4 = 0x666f5f72
0x4f8 = 0x00000066
0x4fc = 0x5f64656c
0x500 = 0x6f727265
0x504 = 0x69745f72
0x508 = 0x756f656d
0x50c = 0x00000074
0x510 = 0x5f64656c
0x514 = 0x5f636270
0x518 = 0x00006e6f
0x51c = 0x5f64656c
0x520 = 0x5f636270
0x524 = 0x0066666f
0x528 = 0x5f64656c
0x52c = 0x5f636270
0x530 = 0x656d6974
0x534 = 0x0074756f
0x538 = 0x0a130500
0x53c = 0x0000000f
0x540 = 0x00060606
0x544 = 0x00000006
0x548 = 0x03f903f7
0x54c = 0x00160009
0x550 = 0x03e40008
0x554 = 0x000203d1
0x558 = 0x0103007d
0x55c = 0x0103013d
0x560 = 0x0002007d
0x564 = 0x03e403d1
0x568 = 0x00160008
0x56c = 0x03f90009
0x570 = 0x03f803f7
0x574 = 0x000503f4
0x578 = 0x0012001a
0x57c = 0x03bf03e4
0x580 = 0x007403e9
0x584 = 0x01600118
0x588 = 0x00740118
0x58c = 0x03bf03e9
0x590 = 0x001203e4
0x594 = 0x0005001a
0x598 = 0x03f803f4
0x59c = 0x03fc03fd
0x5a0 = 0x00080002
0x5a4 = 0x03f70006
0x5a8 = 0x03f903eb
0x5ac = 0x00580025
0x5b0 = 0x0058006f
0x5b4 = 0x03f90025
0x5b8 = 0x03f703eb
0x5bc = 0x00080006
0x5c0 = 0x03fc0002
0x5c4 = 0x03f803fd
0x5c8 = 0x000503f5
0x5cc = 0x00110019
0x5d0 = 0x03c203e5
0x5d4 = 0x006e03ea
0x5d8 = 0x014e0109
0x5dc = 0x006e0109
0x5e0 = 0x03c203ea
0x5e4 = 0x001103e5
0x5e8 = 0x00050019
0x5ec = 0x03f803f5
0x5f0 = 0x00010006
0x5f4 = 0x000103f9
0x5f8 = 0x03fd000f
0x5fc = 0x03db03d0
0x600 = 0x012a0063
0x604 = 0x012a0189
0x608 = 0x03db0063
0x60c = 0x03fd03d0
0x610 = 0x0001000f
0x614 = 0x000103f9
0x618 = 0x00060006
0x61c = 0x03f90001
0x620 = 0x00100001
0x624 = 0x03cb03fc
0x628 = 0x006e03d7
0x62c = 0x01b5014a
0x630 = 0x006e014a
0x634 = 0x03cb03d7
0x638 = 0x001003fc
0x63c = 0x03f90001
0x640 = 0x00060001
0x644 = 0x00000002
0x648 = 0x000003fe
0x64c = 0x03ff0005
0x650 = 0x03f303ef
0x654 = 0x00680023
0x658 = 0x0068008a
0x65c = 0x03f30023
0x660 = 0x03ff03ef
0x664 = 0x00000005
0x668 = 0x000003fe
0x66c = 0x00060002
0x670 = 0x03f90001
0x674 = 0x000f0001
0x678 = 0x03ce03fd
0x67c = 0x006903d9
0x680 = 0x019f0139
0x684 = 0x00690139
0x688 = 0x03ce03d9
0x68c = 0x000f03fd
0x690 = 0x03f90001
0x694 = 0x00060001
0x698 = 0x1b120900
0x69c = 0x0c040200
0x6a0 = 0x00000a07
0x6a4 = 0x00060606
0x6a8 = 0x00000006
0x6ac = 0x00060606
0x6b0 = 0x00000006
0x6b4 = 0x06040200
0x6b8 = 0x000c0a08
0x6bc = 0x00060606
0x6c0 = 0x00000006
0x6c4 = 0x05000505
0x6c8 = 0x05000000
0x6cc = 0x00000000
0x6d0 = 0x05000000
0x6d4 = 0x18161412
0x6d8 = 0x00001c1a
0x6dc = 0x211b1517
0x6e0 = 0x001f191d
0x6e4 = 0x00060606
0x6e8 = 0x00000006
0x6ec = 0x00060606
0x6f0 = 0x00000006
0x6f4 = 0x0402000e
0x6f8 = 0x0c0a0806
0x6fc = 0x00000000
0x700 = 0x00000000
0x704 = 0x00000000
0x708 = 0x00000000
0x70c = 0x00000000
0x710 = 0x00000000
0x714 = 0x00000000
0x718 = 0x00000000
0x71c = 0x00000000
0x720 = 0x00000000
0x724 = 0x00000000
0x728 = 0x00000000
0x72c = 0x00000000
0x730 = 0x00000000
0x734 = 0x00000000
0x738 = 0x00000000
0x73c = 0x00000000
0x740 = 0x00000000
0x744 = 0x00000000
0x748 = 0x00000000
0x74c = 0x00000000
0x750 = 0x00000000
0x754 = 0x00000000
0x758 = 0x00000000
0x75c = 0x00000000
0x760 = 0x00000000
0x764 = 0x00000000
0x768 = 0x00000000
0x76c = 0x00000000
0x770 = 0x00000000
0x774 = 0x00000000
0x778 = 0x00000000
0x77c = 0x00000000
0x780 = 0x00000000
0x784 = 0x00000000
0x788 = 0x00000000
0x78c = 0x00000000
0x790 = 0x00000000
0x794 = 0x00000000
0x798 = 0x00000000
0x79c = 0x00000000
0x7a0 = 0x00000000
0x7a4 = 0x00000000
0x7a8 = 0x00000000
0x7ac = 0x00000000
0x7b0 = 0x00000000
0x7b4 = 0x00000000
0x7b8 = 0x00000000
0x7bc = 0x00000000
0x7c0 = 0x00000000
0x7c4 = 0x00000000
0x7c8 = 0x00000000
0x7cc = 0x00000000
0x7d0 = 0x00000000
0x7d4 = 0x00000000
0x7d8 = 0x00000000
0x7dc = 0x00000000
0x7e0 = 0x00000000
0x7e4 = 0x00000000
0x7e8 = 0x00000000
0x7ec = 0x00000000
0x7f0 = 0x00000000
0x7f4 = 0x00000000
0x7f8 = 0x00000000
0x7fc = 0x00000000
0x800 = 0x00000000
0x804 = 0x00000000
0x808 = 0x00000000
0x80c = 0x00000000
0x810 = 0x00000000
0x814 = 0x00000000
0x818 = 0x00000000
0x81c = 0x00000000
0x820 = 0x00000000
0x824 = 0x00000000
0x828 = 0x00000000
0x82c = 0x00000000
0x830 = 0x00000000
0x834 = 0x00000000
0x838 = 0x00000000
0x83c = 0x00000000
0x840 = 0x00000000
0x844 = 0x00000000
0x848 = 0x00000000
0x84c = 0x00000000
0x850 = 0x00000000
0x854 = 0x00000000
0x858 = 0x00000000
0x85c = 0x00000000
0x860 = 0x00000000
0x864 = 0x00000000
0x868 = 0x00000000
0x86c = 0x00000000
0x870 = 0x00000000
0x874 = 0x00000000
0x878 = 0x00000000
0x87c = 0x00000000
0x880 = 0x00000000
0x884 = 0x00000000
0x888 = 0x00000000
0x88c = 0x00000000
0x890 = 0x00000000
0x894 = 0x00000000
0x898 = 0x00000000
0x89c = 0x00000000
0x8a0 = 0x00000000
0x8a4 = 0x00000000
0x8a8 = 0x00000000
0x8ac = 0x00000000
0x8b0 = 0x00000000
0x8b4 = 0x00000000
0x8b8 = 0x00000000
0x8bc = 0x00000000
0x8c0 = 0x00000000
0x8c4 = 0x00000000
0x8c8 = 0x00000000
0x8cc = 0x00884028
0x8d0 = 0x00000003
0x8d4 = 0x00883038
0x8d8 = 0x00000003
0x8dc = 0x00883d64
0x8e0 = 0xd8d8ecfc
0x8e4 = 0x00883d68
0x8e8 = 0x3b573b00
0x8ec = 0x00883d6c
0x8f0 = 0xecd8d800
0x8f4 = 0x00883d70
0x8f8 = 0x000001fc
0x8fc = 0x00883144
0x900 = 0x0000005a
0x904 = 0x00883148
0x908 = 0x00000020
0x90c = 0x00883180
0x910 = 0x00000004
0x914 = 0x00883188
0x918 = 0x00000017
0x91c = 0x008831bc
0x920 = 0x00000073
0x924 = 0x0088315c
0x928 = 0x0000000b
0x92c = 0x00883160
0x930 = 0x0000000b
0x934 = 0x00883b80
0x938 = 0x03fdc518
0x93c = 0x008831a0
0x940 = 0x00000019
0x944 = 0x00883e40
0x948 = 0x2828c828
0x94c = 0x00883e44
0x950 = 0x28282828
0x954 = 0x00883e48
0x958 = 0xc8c8c828
0x95c = 0x00883e04
0x960 = 0x8d8d8d8d
0x964 = 0x00883e08
0x968 = 0x8d8d8d8d
0x96c = 0x00883e0c
0x970 = 0x8d8d8d8d
0x974 = 0x00883e10
0x978 = 0x8d8d8d8d
0x97c = 0x00883390
0x980 = 0x00000002
0x984 = 0x00883a60
0x988 = 0x0000ffff
0x98c = 0x00883b98
0x990 = 0x0000ffff
0x994 = 0x00883b40
0x998 = 0x00000003
0x99c = 0x00883b70
0x9a0 = 0x00000300
0x9a4 = 0x00883b74
0x9a8 = 0x00080100
0x9ac = 0x00883b30
0x9b0 = 0x00000180
0x9b4 = 0x00883b2c
0x9b8 = 0x00003003
0x9bc = 0x0e0d0e0d
0x9c0 = 0x0e0d0e0d


[FW_SYMBOLS]
g_agc_fixed_gain = 0x900001 0 7
g_agc_force_mode = 0x900002 0 7
g_agc_steps_disable = 0x900003 0 7
g_fs8_unlock_interrupt_en = 0x900004 0 7
g_ina_agc_th_high0 = 0x900005 0 7
g_ina_agc_th_high1 = 0x900006 0 7
g_ina_agc_th_very_high0 = 0x900007 0 7
g_ina_agc_th_very_high1 = 0x900008 0 7
g_marlon_r_num_iter = 0x900009 0 7
g_pll5_unlock_interrupt_en = 0x90000a 0 7
g_version_major = 0x90000b 0 7
g_version_minor = 0x90000c 0 7
g_boot_state = 0x900018 0 31
g_dbg_mrp_isr = 0x90001c 0 31
g_dbg_pxe_deadlock_chk_cnt = 0x900020 0 31
g_dbg_pxe_deadlock_cnt = 0x900024 0 31
g_deep_sleep_counter = 0x900028 0 31
g_deep_sleep_counter_default = 0x90002c 0 31
g_deep_sleep_entry_channel_id = 0x900030 0 31
g_dock_completion_timeout_en = 0x900034 0 31
g_error_blink = 0x900038 0 31
g_error_code = 0x90003c 0 31
g_error_line = 0x900040 0 31
g_host_power_down_level_on_perst = 0x900044 0 31
g_host_resource_allocate_en = 0x900048 0 31
g_hw_power_total_config_p = 0x90004c 0 31
g_idle_interval = 0x900050 0 31
g_mac_counter_clear_fail = 0x900054 0 31
g_marlon_r_retries = 0x900058 0 31
g_marlon_r_write_addr_mismatch = 0x90005c 0 31
g_marlon_r_write_mismatch = 0x900060 0 31
g_production_mode_en = 0x900064 0 31
g_pxe_audio_out_wa_en = 0x900068 0 31
g_pxe_deadlock_interrupt_en = 0x90006c 0 31
g_pxe_en = 0x900070 0 31
g_pxe_enable_after_enum_timeout = 0x900074 0 31
g_sparrow_default_ch = 0x900078 0 31
g_sparrow_marlon_wpcir_enable = 0x90007c 0 31
g_vc_gp = 0x900080 0 31
g_vendor_specifiv_service_mask = 0x900084 0 31
g_wbe_host_gbe_cpl_to_wa_en = 0x900088 0 31
g_wbe_host_link_up_watchdog_usec = 0x90008c 0 31
g_xpm_read_check_cnt = 0x900090 0 31
g_dbg_pcie_l1_enter_cnt = 0x9000c4 0 15
g_dbg_pcie_l1_exit_cnt = 0x9000c6 0 15
g_fs8_unlock_interrupt_cnt = 0x9000c8 0 15
g_io_mac_max_bytes_per_mpdu__6sys_db = 0x9000ca 0 15
g_io_mac_max_ppdu_duration__6sys_db = 0x9000cc 0 15
g_pll5_unlock_interrupt_cnt = 0x9000ce 0 15
g_version_build = 0x9000d0 0 15
g_version_sub = 0x9000d2 0 15
g_modules_name = 0x900160 0 511
g_system_cfg = 0x9001c0 0 1119
g_hw_power_total_config_boot_loader = 0x900258 0 127
g_sdp_config = 0x900268 0 255
g_fw_dedicated_registers = 0x9006fc 0 799
g_sys_config = 0x900760 0 1599
g_default_timeline = 0x900868 0 159
g_tsf_timeline = 0x90087c 0 159
g_dbg_psm = 0x900890 0 255
g_marlon_r_if = 0x9008b0 0 223
g_log_table_header = 0x908000 0 159
g_log_table_buffer = 0x908014 0 32767
g_fw_ids_section = 0x90a2d4 0 479
g_production_subsections_ptr = 0x90a36c 0 447
g_bl_version = 0x880a00 0 127
g_fw_image_info = 0x880a10 0 351
g_bl_dedicated_registers = 0x880a3c 0 1023


;;[IDS]
;;version = 1
;;mac_address = 0x200000C6aa00
;;local = 0
;;ssid = wilocity_dock_ssid
[Configuration_id]
configuration_id = 16_bytes_ascii
[device_id]
device_id = 1234
revision_id = 56
misc = 0
[hw_id]
digital_soc_id = 1
board_id =2
antenna_id = 3
rf_id = 4
serial_id = 12345
[image_format_version]
format_version = 1



[REG_TREE]
Registers = 0 0 0
REGISTERS.USER_RGF = 8912896 0 25631
REGISTERS.DMA_RGF = 8916992 0 27519
REGISTERS.PCIE_RGF = 8921088 0 32575
REGISTERS.PCIE_EXT_RGF = 8957952 0 1759
REGISTERS.PHY_RX_RGF = 8925184 0 32223
REGISTERS.PHY_RX_EXT_RGF = 8933376 0 3519
REGISTERS.PHY_TX_RGF = 8929280 0 6431
REGISTERS.MAC_RGF = 8937472 0 98303
REGISTERS.CAF_RGF = 8949760 0 13759
REGISTERS.CAFE_RGF = 8953856 0 32671
REGISTERS.PHY_STUB_RGF = 8931328 0 2047
REGISTERS.RXQ_RGF = 0 0 22559
REGISTERS.TXQ_RGF = 0 0 28671
REGISTERS.MR_RFC_RGF = 0 0 97535
REGISTERS.TYPE_PRS_TBL_RGF = 0 0 4095
REGISTERS.MAC_EXT_RGF = 8962048 0 10239
USER = 8912896 0 25631
USER.FW_USAGE = 8912896 0 319
USER.Rsvd1.0 = 8912936 0 287
USER.TPS = 8912972 0 31
USER.SERIAL = 8912976 0 95
USER.PU_CTL = 8912988 0 95
USER.GPIO = 8913000 0 191
USER.Rsvd1.7 = 8913024 0 319
USER.EEPROM = 8913064 0 2399
USER.HW_MACHINE = 8913364 0 95
USER.USER_CPU = 8913376 0 223
USER.MAC_CPU = 8913404 0 63
USER.PERSONALITY = 8913412 0 31
USER.CNT = 8913416 0 831
USER.LED = 8913520 0 191
USER.RF_KILL = 8913544 0 31
USER.JTAG_FW = 8913548 0 31
USER.AHB = 8913552 0 31
USER.SEMAPHORES = 8913556 0 127
USER.MAIN_ICR = 8913572 0 63
USER.Rsvd2.43 = 8913580 0 95
USER.DFT_INDICATION = 8913592 0 31
USER.user_scratch_pad = 8913596 0 16383
USER.CLKS_CTL = 8915644 0 863
USER.SW_DBG = 8915752 0 31
USER.PER_PHY_FPGA = 8915756 0 31
USER.JTAG = 8915760 0 63
USER.DIVIDER = 8915768 0 159
USER.USER_ICR = 8915788 0 223
USER.AP = 8915816 0 31
USER.SDP = 8915820 0 607
USER.LFSR = 8915896 0 127
USER.RM_ONE_PORT = 8915912 0 191
USER.RM_TWO_PORT = 8915936 0 63
USER.MPM = 8915944 0 319
USER.DEVICE_MODE = 8915984 0 31
USER.CLK_CTL_EXTENTION = 8915988 0 351
USER.SPARROW_M = 8916032 0 223
USER.SWITCH_ICR = 8916060 0 223
USER.POWER_GATE = 8916088 0 95
USER.FW_USAGE.USER_USER_FW_USAGE_0 = 8912896 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_1 = 8912900 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_2 = 8912904 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_3 = 8912908 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_4 = 8912912 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_5 = 8912916 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_6 = 8912920 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_7 = 8912924 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_8 = 8912928 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_9 = 8912932 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_0.jtag_dft_idcode_dev_id_ro = 8912896 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_1.fw_usage_1 = 8912900 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_2.fw_usage_2 = 8912904 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_3.fw_usage_3 = 8912908 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_4.fw_usage_4 = 8912912 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_5.fw_usage_5 = 8912916 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_6.fw_usage_6 = 8912920 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_7.fw_usage_7 = 8912924 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_8.fw_usage_8 = 8912928 0 31
USER.FW_USAGE.USER_USER_FW_USAGE_9.fw_usage_9 = 8912932 0 31
USER.TPS.USER_TPS_CTL = 8912972 0 31
USER.TPS.USER_TPS_CTL.tps_unit_cs = 8912972 0 7
USER.TPS.USER_TPS_CTL.tps_per_out_en = 8912972 8 8
USER.TPS.USER_TPS_CTL.reserved.1 = 8912972 9 15
USER.TPS.USER_TPS_CTL.tps_unit_addr = 8912972 16 31
USER.SERIAL.USER_SERIAL_BAUD_RATE = 8912976 0 31
USER.SERIAL.USER_SERIAL_CHR_BUF = 8912980 0 31
USER.SERIAL.USER_SERIAL_CHR_CTL_STS = 8912984 0 31
USER.SERIAL.USER_SERIAL_BAUD_RATE.baud_rate = 8912976 0 15
USER.SERIAL.USER_SERIAL_BAUD_RATE.reserved.2 = 8912976 16 31
USER.SERIAL.USER_SERIAL_CHR_BUF.serial_char = 8912980 0 7
USER.SERIAL.USER_SERIAL_CHR_BUF.reserved.3 = 8912980 8 30
USER.SERIAL.USER_SERIAL_CHR_BUF.serial_char_wren = 8912980 31 31
USER.SERIAL.USER_SERIAL_CHR_CTL_STS.serial_prompt = 8912984 0 7
USER.SERIAL.USER_SERIAL_CHR_CTL_STS.uc_exec_state = 8912984 8 11
USER.SERIAL.USER_SERIAL_CHR_CTL_STS.serial_echo_on = 8912984 12 12
USER.SERIAL.USER_SERIAL_CHR_CTL_STS.reserved.4 = 8912984 13 31
USER.PU_CTL.USER_PU_CTL = 8912988 0 31
USER.PU_CTL.USER_USER_PU_CTL_1 = 8912992 0 31
USER.PU_CTL.USER_USER_PU_CTL_2 = 8912996 0 31
USER.PU_CTL.USER_PU_CTL.func_pu_vec_31_0 = 8912988 0 31
USER.PU_CTL.USER_USER_PU_CTL_1.func_pu_vec_63_32 = 8912992 0 31
USER.PU_CTL.USER_USER_PU_CTL_2.func_pu_vec_76_64 = 8912996 0 12
USER.PU_CTL.USER_USER_PU_CTL_2.pu_overwrite = 8912996 13 13
USER.PU_CTL.USER_USER_PU_CTL_2.reserved.5 = 8912996 14 31
USER.GPIO.USER_USER_GPIO_0 = 8913000 0 31
USER.GPIO.USER_USER_GPIO_1 = 8913004 0 31
USER.GPIO.USER_USER_GPIO_2 = 8913008 0 31
USER.GPIO.USER_USER_GPIO_3 = 8913012 0 31
USER.GPIO.USER_USER_GPIO_4 = 8913016 0 31
USER.GPIO.USER_USER_GPIO_5 = 8913020 0 31
USER.GPIO.USER_USER_GPIO_0.io_7_0_mode = 8913000 0 31
USER.GPIO.USER_USER_GPIO_1.io_15_8_mode = 8913004 0 31
USER.GPIO.USER_USER_GPIO_2.io_23_16_mode = 8913008 0 31
USER.GPIO.USER_USER_GPIO_3.io_31_24_mode = 8913012 0 31
USER.GPIO.USER_USER_GPIO_4.io_39_32_mode = 8913016 0 31
USER.GPIO.USER_USER_GPIO_5.io_46_40_mode = 8913020 0 27
USER.GPIO.USER_USER_GPIO_5.reserved.6 = 8913020 28 31
USER.EEPROM.spi_mem = 8913064 0 2047
USER.EEPROM.PARALLEL_ACC = 8913320 0 127
USER.EEPROM.RELOAD = 8913336 0 127
USER.EEPROM.DIRECT_ACC = 8913352 0 31
USER.EEPROM.USER_EPROM_STATUS = 8913356 0 31
USER.EEPROM.USER_USER_EEPROM_DIRECT_ACC_2 = 8913360 0 31
USER.EEPROM.SPI_MEM.spi_mem.0 = 8913064 0 31
USER.EEPROM.SPI_MEM.spi_mem.4 = 8913068 0 31
USER.EEPROM.SPI_MEM.spi_mem.8 = 8913072 0 31
USER.EEPROM.SPI_MEM.spi_mem.12 = 8913076 0 31
USER.EEPROM.SPI_MEM.spi_mem.16 = 8913080 0 31
USER.EEPROM.SPI_MEM.spi_mem.20 = 8913084 0 31
USER.EEPROM.SPI_MEM.spi_mem.24 = 8913088 0 31
USER.EEPROM.SPI_MEM.spi_mem.28 = 8913092 0 31
USER.EEPROM.SPI_MEM.spi_mem.32 = 8913096 0 31
USER.EEPROM.SPI_MEM.spi_mem.36 = 8913100 0 31
USER.EEPROM.SPI_MEM.spi_mem.40 = 8913104 0 31
USER.EEPROM.SPI_MEM.spi_mem.44 = 8913108 0 31
USER.EEPROM.SPI_MEM.spi_mem.48 = 8913112 0 31
USER.EEPROM.SPI_MEM.spi_mem.52 = 8913116 0 31
USER.EEPROM.SPI_MEM.spi_mem.56 = 8913120 0 31
USER.EEPROM.SPI_MEM.spi_mem.60 = 8913124 0 31
USER.EEPROM.SPI_MEM.spi_mem.64 = 8913128 0 31
USER.EEPROM.SPI_MEM.spi_mem.68 = 8913132 0 31
USER.EEPROM.SPI_MEM.spi_mem.72 = 8913136 0 31
USER.EEPROM.SPI_MEM.spi_mem.76 = 8913140 0 31
USER.EEPROM.SPI_MEM.spi_mem.80 = 8913144 0 31
USER.EEPROM.SPI_MEM.spi_mem.84 = 8913148 0 31
USER.EEPROM.SPI_MEM.spi_mem.88 = 8913152 0 31
USER.EEPROM.SPI_MEM.spi_mem.92 = 8913156 0 31
USER.EEPROM.SPI_MEM.spi_mem.96 = 8913160 0 31
USER.EEPROM.SPI_MEM.spi_mem.100 = 8913164 0 31
USER.EEPROM.SPI_MEM.spi_mem.104 = 8913168 0 31
USER.EEPROM.SPI_MEM.spi_mem.108 = 8913172 0 31
USER.EEPROM.SPI_MEM.spi_mem.112 = 8913176 0 31
USER.EEPROM.SPI_MEM.spi_mem.116 = 8913180 0 31
USER.EEPROM.SPI_MEM.spi_mem.120 = 8913184 0 31
USER.EEPROM.SPI_MEM.spi_mem.124 = 8913188 0 31
USER.EEPROM.SPI_MEM.spi_mem.128 = 8913192 0 31
USER.EEPROM.SPI_MEM.spi_mem.132 = 8913196 0 31
USER.EEPROM.SPI_MEM.spi_mem.136 = 8913200 0 31
USER.EEPROM.SPI_MEM.spi_mem.140 = 8913204 0 31
USER.EEPROM.SPI_MEM.spi_mem.144 = 8913208 0 31
USER.EEPROM.SPI_MEM.spi_mem.148 = 8913212 0 31
USER.EEPROM.SPI_MEM.spi_mem.152 = 8913216 0 31
USER.EEPROM.SPI_MEM.spi_mem.156 = 8913220 0 31
USER.EEPROM.SPI_MEM.spi_mem.160 = 8913224 0 31
USER.EEPROM.SPI_MEM.spi_mem.164 = 8913228 0 31
USER.EEPROM.SPI_MEM.spi_mem.168 = 8913232 0 31
USER.EEPROM.SPI_MEM.spi_mem.172 = 8913236 0 31
USER.EEPROM.SPI_MEM.spi_mem.176 = 8913240 0 31
USER.EEPROM.SPI_MEM.spi_mem.180 = 8913244 0 31
USER.EEPROM.SPI_MEM.spi_mem.184 = 8913248 0 31
USER.EEPROM.SPI_MEM.spi_mem.188 = 8913252 0 31
USER.EEPROM.SPI_MEM.spi_mem.192 = 8913256 0 31
USER.EEPROM.SPI_MEM.spi_mem.196 = 8913260 0 31
USER.EEPROM.SPI_MEM.spi_mem.200 = 8913264 0 31
USER.EEPROM.SPI_MEM.spi_mem.204 = 8913268 0 31
USER.EEPROM.SPI_MEM.spi_mem.208 = 8913272 0 31
USER.EEPROM.SPI_MEM.spi_mem.212 = 8913276 0 31
USER.EEPROM.SPI_MEM.spi_mem.216 = 8913280 0 31
USER.EEPROM.SPI_MEM.spi_mem.220 = 8913284 0 31
USER.EEPROM.SPI_MEM.spi_mem.224 = 8913288 0 31
USER.EEPROM.SPI_MEM.spi_mem.228 = 8913292 0 31
USER.EEPROM.SPI_MEM.spi_mem.232 = 8913296 0 31
USER.EEPROM.SPI_MEM.spi_mem.236 = 8913300 0 31
USER.EEPROM.SPI_MEM.spi_mem.240 = 8913304 0 31
USER.EEPROM.SPI_MEM.spi_mem.244 = 8913308 0 31
USER.EEPROM.SPI_MEM.spi_mem.248 = 8913312 0 31
USER.EEPROM.SPI_MEM.spi_mem.252 = 8913316 0 31
USER.EEPROM.PARALLEL_ACC.STAT_CTL = 8913320 0 31
USER.EEPROM.PARALLEL_ACC.OPCODE_LEN = 8913324 0 31
USER.EEPROM.PARALLEL_ACC.ADDRESS = 8913328 0 31
USER.EEPROM.PARALLEL_ACC.DATA_0 = 8913332 0 31
USER.EEPROM.PARALLEL_ACC.STAT_CTL.status = 8913320 0 7
USER.EEPROM.PARALLEL_ACC.STAT_CTL.reserved.8 = 8913320 8 28
USER.EEPROM.PARALLEL_ACC.STAT_CTL.busy = 8913320 29 29
USER.EEPROM.PARALLEL_ACC.STAT_CTL.go = 8913320 30 30
USER.EEPROM.PARALLEL_ACC.STAT_CTL.lock = 8913320 31 31
USER.EEPROM.PARALLEL_ACC.OPCODE_LEN.be_length = 8913324 0 15
USER.EEPROM.PARALLEL_ACC.OPCODE_LEN.opcode = 8913324 16 30
USER.EEPROM.PARALLEL_ACC.OPCODE_LEN.wr = 8913324 31 31
USER.EEPROM.PARALLEL_ACC.ADDRESS.address = 8913328 0 31
USER.EEPROM.PARALLEL_ACC.DATA_0.wr_rd_data_0 = 8913332 0 31
USER.EEPROM.RELOAD.USER_EPROM_CODE_ADDR = 8913336 0 31
USER.EEPROM.RELOAD.USER_EPROM_CODE_LEN = 8913340 0 31
USER.EEPROM.RELOAD.USER_EPROM_DATA_ADDR = 8913344 0 31
USER.EEPROM.RELOAD.USER_EPROM_DATA_LEN = 8913348 0 31
USER.EEPROM.RELOAD.USER_EPROM_CODE_ADDR.code_base = 8913336 0 23
USER.EEPROM.RELOAD.USER_EPROM_CODE_ADDR.reserved.9 = 8913336 24 31
USER.EEPROM.RELOAD.USER_EPROM_CODE_LEN.code_len = 8913340 0 23
USER.EEPROM.RELOAD.USER_EPROM_CODE_LEN.reserved.10 = 8913340 24 31
USER.EEPROM.RELOAD.USER_EPROM_DATA_ADDR.data_base = 8913344 0 23
USER.EEPROM.RELOAD.USER_EPROM_DATA_ADDR.reserved.11 = 8913344 24 31
USER.EEPROM.RELOAD.USER_EPROM_DATA_LEN.data_len = 8913348 0 23
USER.EEPROM.RELOAD.USER_EPROM_DATA_LEN.reserved.12 = 8913348 24 31
USER.EEPROM.DIRECT_ACC.USER_EPROM_DIRECT = 8913352 0 31
USER.EEPROM.DIRECT_ACC.USER_EPROM_DIRECT.fw_sk_e = 8913352 0 0
USER.EEPROM.DIRECT_ACC.USER_EPROM_DIRECT.fw_cs_e_n = 8913352 1 1
USER.EEPROM.DIRECT_ACC.USER_EPROM_DIRECT.fw_e = 8913352 2 2
USER.EEPROM.DIRECT_ACC.USER_EPROM_DIRECT.fw_eeprom_do = 8913352 3 3
USER.EEPROM.DIRECT_ACC.USER_EPROM_DIRECT.reserved.13 = 8913352 4 31
USER.EEPROM.USER_EPROM_STATUS.clk_div = 8913356 0 1
USER.EEPROM.USER_EPROM_STATUS.device_is_flash = 8913356 2 2
USER.EEPROM.USER_EPROM_STATUS.flash_ctl_idle = 8913356 3 3
USER.EEPROM.USER_EPROM_STATUS.fw_spi_sig_ctl = 8913356 4 4
USER.EEPROM.USER_EPROM_STATUS.sig_valid = 8913356 5 5
USER.EEPROM.USER_EPROM_STATUS.ctl_buf_act_num = 8913356 6 15
USER.EEPROM.USER_EPROM_STATUS.reserved.14 = 8913356 16 31
USER.EEPROM.USER_USER_EEPROM_DIRECT_ACC_2.clk_div_bypass = 8913360 0 0
USER.EEPROM.USER_USER_EEPROM_DIRECT_ACC_2.clk_div_bypass_val = 8913360 1 2
USER.EEPROM.USER_USER_EEPROM_DIRECT_ACC_2.reserved.15 = 8913360 3 31
USER.HW_MACHINE.CTRL = 8913364 0 31
USER.HW_MACHINE.DBG = 8913368 0 63
USER.HW_MACHINE.CTRL.USER_USER_HW_MACHINE_CTRL_0 = 8913364 0 31
USER.HW_MACHINE.CTRL.USER_USER_HW_MACHINE_CTRL_0.spi_sig_ctl = 8913364 0 0
USER.HW_MACHINE.CTRL.USER_USER_HW_MACHINE_CTRL_0.mac_cpu_boot_dis = 8913364 1 1
USER.HW_MACHINE.CTRL.USER_USER_HW_MACHINE_CTRL_0.div8_boot_fix_dis = 8913364 2 2
USER.HW_MACHINE.CTRL.USER_USER_HW_MACHINE_CTRL_0.reserved.16 = 8913364 3 31
USER.HW_MACHINE.DBG.HW_MACHINE = 8913368 0 63
USER.HW_MACHINE.DBG.HW_MACHINE.USER_USER_HW_MACHINE_DBG_HW_MACHINE_0 = 8913368 0 31
USER.HW_MACHINE.DBG.HW_MACHINE.USER_HW_MACHINE_DBG_1 = 8913372 0 31
USER.HW_MACHINE.DBG.HW_MACHINE.USER_USER_HW_MACHINE_DBG_HW_MACHINE_0.current_state = 8913368 0 4
USER.HW_MACHINE.DBG.HW_MACHINE.USER_USER_HW_MACHINE_DBG_HW_MACHINE_0.reserved.17 = 8913368 5 7
USER.HW_MACHINE.DBG.HW_MACHINE.USER_USER_HW_MACHINE_DBG_HW_MACHINE_0.next_state_ovrd = 8913368 8 12
USER.HW_MACHINE.DBG.HW_MACHINE.USER_USER_HW_MACHINE_DBG_HW_MACHINE_0.reserved.18 = 8913368 13 15
USER.HW_MACHINE.DBG.HW_MACHINE.USER_USER_HW_MACHINE_DBG_HW_MACHINE_0.fence_state = 8913368 16 20
USER.HW_MACHINE.DBG.HW_MACHINE.USER_USER_HW_MACHINE_DBG_HW_MACHINE_0.reserved.19 = 8913368 21 23
USER.HW_MACHINE.DBG.HW_MACHINE.USER_USER_HW_MACHINE_DBG_HW_MACHINE_0.reserved.20 = 8913368 24 28
USER.HW_MACHINE.DBG.HW_MACHINE.USER_USER_HW_MACHINE_DBG_HW_MACHINE_0.fence_en = 8913368 29 29
USER.HW_MACHINE.DBG.HW_MACHINE.USER_USER_HW_MACHINE_DBG_HW_MACHINE_0.wr_fsm_en = 8913368 30 30
USER.HW_MACHINE.DBG.HW_MACHINE.USER_USER_HW_MACHINE_DBG_HW_MACHINE_0.rd_fsm_en = 8913368 31 31
USER.HW_MACHINE.DBG.HW_MACHINE.USER_HW_MACHINE_DBG_1.ep_hw_state_dbg = 8913372 0 31
USER.USER_CPU.USER_USER_USER_CPU_0 = 8913376 0 31
USER.USER_CPU.USER_USER_USER_CPU_1 = 8913380 0 31
USER.USER_CPU.USER_USER_USER_CPU_2 = 8913384 0 31
USER.USER_CPU.USER_USER_USER_CPU_3 = 8913388 0 31
USER.USER_CPU.USER_USER_USER_CPU_4 = 8913392 0 31
USER.USER_CPU.USER_USER_USER_CPU_5 = 8913396 0 31
USER.USER_CPU.USER_USER_USER_CPU_6 = 8913400 0 31
USER.USER_CPU.USER_USER_USER_CPU_0.user_cpu_man_de_rst = 8913376 0 0
USER.USER_CPU.USER_USER_USER_CPU_0.user_cpu_man_rst = 8913376 1 1
USER.USER_CPU.USER_USER_USER_CPU_0.reserved.21 = 8913376 2 2
USER.USER_CPU.USER_USER_USER_CPU_0.user_cpu_reload_req = 8913376 3 3
USER.USER_CPU.USER_USER_USER_CPU_0.eeprom_user_code_crc_dis = 8913376 4 4
USER.USER_CPU.USER_USER_USER_CPU_0.eeprom_user_data_crc_dis = 8913376 5 5
USER.USER_CPU.USER_USER_USER_CPU_0.phy_debug_64k = 8913376 6 6
USER.USER_CPU.USER_USER_USER_CPU_0.phy_debug_128k = 8913376 7 7
USER.USER_CPU.USER_USER_USER_CPU_0.phy_debug_192k = 8913376 8 8
USER.USER_CPU.USER_USER_USER_CPU_0.phy_debug_wrap = 8913376 9 9
USER.USER_CPU.USER_USER_USER_CPU_0.phy_debug_wrap_clr = 8913376 10 10
USER.USER_CPU.USER_USER_USER_CPU_0.reserved.22 = 8913376 11 31
USER.USER_CPU.USER_USER_USER_CPU_1.user_cpu_boot_done_logic = 8913380 0 0
USER.USER_CPU.USER_USER_USER_CPU_1.user_cpu_en = 8913380 1 1
USER.USER_CPU.USER_USER_USER_CPU_1.user_cpu_power_toggle = 8913380 2 2
USER.USER_CPU.USER_USER_USER_CPU_1.user_cpu_rst_a = 8913380 3 3
USER.USER_CPU.USER_USER_USER_CPU_1.user_cpu_data_crc_err = 8913380 4 4
USER.USER_CPU.USER_USER_USER_CPU_1.user_cpu_boot_crc_err = 8913380 5 5
USER.USER_CPU.USER_USER_USER_CPU_1.user_cpu_boot_done = 8913380 6 6
USER.USER_CPU.USER_USER_USER_CPU_1.user_cpu_invalid_code_flag = 8913380 7 7
USER.USER_CPU.USER_USER_USER_CPU_1.user_cpu_invalid_data_flag = 8913380 8 8
USER.USER_CPU.USER_USER_USER_CPU_1.reserved.23 = 8913380 9 31
USER.USER_CPU.USER_USER_USER_CPU_2.user_cpu_pc = 8913384 0 31
USER.USER_CPU.USER_USER_USER_CPU_3.user_cpu_sp = 8913388 0 31
USER.USER_CPU.USER_USER_USER_CPU_4.user_cpu_ilink1 = 8913392 0 31
USER.USER_CPU.USER_USER_USER_CPU_5.user_cpu_ilink2 = 8913396 0 31
USER.USER_CPU.USER_USER_USER_CPU_6.user_cpu_blink = 8913400 0 31
USER.MAC_CPU.USER_USER_MAC_CPU_0 = 8913404 0 31
USER.MAC_CPU.USER_USER_MAC_CPU_1 = 8913408 0 31
USER.MAC_CPU.USER_USER_MAC_CPU_0.mac_cpu_man_de_rst = 8913404 0 0
USER.MAC_CPU.USER_USER_MAC_CPU_0.mac_cpu_man_rst = 8913404 1 1
USER.MAC_CPU.USER_USER_MAC_CPU_0.mac_cpu_man_start = 8913404 2 2
USER.MAC_CPU.USER_USER_MAC_CPU_0.mac_cpu_reload_req = 8913404 3 3
USER.MAC_CPU.USER_USER_MAC_CPU_0.eeprom_mac_code_crc_dis = 8913404 4 4
USER.MAC_CPU.USER_USER_MAC_CPU_0.eeprom_mac_data_crc_dis = 8913404 5 5
USER.MAC_CPU.USER_USER_MAC_CPU_0.reserved.24 = 8913404 6 31
USER.MAC_CPU.USER_USER_MAC_CPU_1.mac_cpu_boot_done_logic = 8913408 0 0
USER.MAC_CPU.USER_USER_MAC_CPU_1.mac_cpu_en = 8913408 1 1
USER.MAC_CPU.USER_USER_MAC_CPU_1.mac_cpu_power_toggle = 8913408 2 2
USER.MAC_CPU.USER_USER_MAC_CPU_1.mac_cpu_rst_a = 8913408 3 3
USER.MAC_CPU.USER_USER_MAC_CPU_1.mac_cpu_data_crc_err = 8913408 4 4
USER.MAC_CPU.USER_USER_MAC_CPU_1.mac_cpu_boot_crc_err = 8913408 5 5
USER.MAC_CPU.USER_USER_MAC_CPU_1.mac_cpu_boot_done = 8913408 6 6
USER.MAC_CPU.USER_USER_MAC_CPU_1.mac_cpu_invalid_code_flag = 8913408 7 7
USER.MAC_CPU.USER_USER_MAC_CPU_1.mac_cpu_invalid_data_flag = 8913408 8 8
USER.MAC_CPU.USER_USER_MAC_CPU_1.reserved.25 = 8913408 9 31
USER.PERSONALITY.USER_CAR_CTL = 8913412 0 31
USER.PERSONALITY.USER_CAR_CTL.device_personality = 8913412 0 0
USER.PERSONALITY.USER_CAR_CTL.reserved.26 = 8913412 1 31
USER.CNT.TICK_CNTR0 = 8913416 0 255
USER.CNT.TICK_CNTR1 = 8913448 0 255
USER.CNT.TICK_CNTR2 = 8913480 0 159
USER.CNT.TICK_CNTR3 = 8913500 0 159
USER.CNT.TICK_CNTR0.USER_CNT_TICK_THR = 8913416 0 31
USER.CNT.TICK_CNTR0.USER_CNT_THR_H = 8913420 0 31
USER.CNT.TICK_CNTR0.USER_CNT_THR_L = 8913424 0 31
USER.CNT.TICK_CNTR0.USER_CNT_START_H = 8913428 0 31
USER.CNT.TICK_CNTR0.USER_CNT_START_L = 8913432 0 31
USER.CNT.TICK_CNTR0.USER_CNT_VAL_H = 8913436 0 31
USER.CNT.TICK_CNTR0.USER_CNT_VAL_L = 8913440 0 31
USER.CNT.TICK_CNTR0.USER_CNT_STAT_CTL = 8913444 0 31
USER.CNT.TICK_CNTR0.USER_CNT_TICK_THR.tick_tresh = 8913416 0 31
USER.CNT.TICK_CNTR0.USER_CNT_THR_H.cnt_tresh_h = 8913420 0 31
USER.CNT.TICK_CNTR0.USER_CNT_THR_L.cnt_tresh_l = 8913424 0 31
USER.CNT.TICK_CNTR0.USER_CNT_START_H.cnt_start_h = 8913428 0 31
USER.CNT.TICK_CNTR0.USER_CNT_START_L.cnt_start_l = 8913432 0 31
USER.CNT.TICK_CNTR0.USER_CNT_VAL_H.cnt_value_h = 8913436 0 31
USER.CNT.TICK_CNTR0.USER_CNT_VAL_L.cnt_value_l = 8913440 0 31
USER.CNT.TICK_CNTR0.USER_CNT_STAT_CTL.en = 8913444 0 0
USER.CNT.TICK_CNTR0.USER_CNT_STAT_CTL.ext_tick_sel = 8913444 1 1
USER.CNT.TICK_CNTR0.USER_CNT_STAT_CTL.forever = 8913444 2 2
USER.CNT.TICK_CNTR0.USER_CNT_STAT_CTL.clr = 8913444 3 3
USER.CNT.TICK_CNTR0.USER_CNT_STAT_CTL.reached_tresh = 8913444 4 4
USER.CNT.TICK_CNTR0.USER_CNT_STAT_CTL.int_thredhold_wr_en = 8913444 5 5
USER.CNT.TICK_CNTR0.USER_CNT_STAT_CTL.mask_cpu_en = 8913444 6 6
USER.CNT.TICK_CNTR0.USER_CNT_STAT_CTL.reserved.27 = 8913444 7 31
USER.CNT.TICK_CNTR1.USER_CNT_TICK_THR = 8913448 0 31
USER.CNT.TICK_CNTR1.USER_CNT_THR_H = 8913452 0 31
USER.CNT.TICK_CNTR1.USER_CNT_THR_L = 8913456 0 31
USER.CNT.TICK_CNTR1.USER_CNT_START_H = 8913460 0 31
USER.CNT.TICK_CNTR1.USER_CNT_START_L = 8913464 0 31
USER.CNT.TICK_CNTR1.USER_CNT_VAL_H = 8913468 0 31
USER.CNT.TICK_CNTR1.USER_CNT_VAL_L = 8913472 0 31
USER.CNT.TICK_CNTR1.USER_CNT_STAT_CTL = 8913476 0 31
USER.CNT.TICK_CNTR1.USER_CNT_TICK_THR.tick_tresh = 8913448 0 31
USER.CNT.TICK_CNTR1.USER_CNT_THR_H.cnt_tresh_h = 8913452 0 31
USER.CNT.TICK_CNTR1.USER_CNT_THR_L.cnt_tresh_l = 8913456 0 31
USER.CNT.TICK_CNTR1.USER_CNT_START_H.cnt_start_h = 8913460 0 31
USER.CNT.TICK_CNTR1.USER_CNT_START_L.cnt_start_l = 8913464 0 31
USER.CNT.TICK_CNTR1.USER_CNT_VAL_H.cnt_value_h = 8913468 0 31
USER.CNT.TICK_CNTR1.USER_CNT_VAL_L.cnt_value_l = 8913472 0 31
USER.CNT.TICK_CNTR1.USER_CNT_STAT_CTL.en = 8913476 0 0
USER.CNT.TICK_CNTR1.USER_CNT_STAT_CTL.ext_tick_sel = 8913476 1 1
USER.CNT.TICK_CNTR1.USER_CNT_STAT_CTL.forever = 8913476 2 2
USER.CNT.TICK_CNTR1.USER_CNT_STAT_CTL.clr = 8913476 3 3
USER.CNT.TICK_CNTR1.USER_CNT_STAT_CTL.reached_tresh = 8913476 4 4
USER.CNT.TICK_CNTR1.USER_CNT_STAT_CTL.int_thredhold_wr_en = 8913476 5 5
USER.CNT.TICK_CNTR1.USER_CNT_STAT_CTL.mask_cpu_en = 8913476 6 6
USER.CNT.TICK_CNTR1.USER_CNT_STAT_CTL.reserved.28 = 8913476 7 31
USER.CNT.TICK_CNTR2.USER_CNT_TICK_THR = 8913480 0 31
USER.CNT.TICK_CNTR2.USER_CNT_THR = 8913484 0 31
USER.CNT.TICK_CNTR2.USER_CNT_START = 8913488 0 31
USER.CNT.TICK_CNTR2.USER_CNT_VAL = 8913492 0 31
USER.CNT.TICK_CNTR2.USER_CNT_STAT_CTL = 8913496 0 31
USER.CNT.TICK_CNTR2.USER_CNT_TICK_THR.tick_tresh = 8913480 0 31
USER.CNT.TICK_CNTR2.USER_CNT_THR.cnt_tresh = 8913484 0 31
USER.CNT.TICK_CNTR2.USER_CNT_START.cnt_start = 8913488 0 31
USER.CNT.TICK_CNTR2.USER_CNT_VAL.cnt_value = 8913492 0 31
USER.CNT.TICK_CNTR2.USER_CNT_STAT_CTL.en = 8913496 0 0
USER.CNT.TICK_CNTR2.USER_CNT_STAT_CTL.ext_tick_sel = 8913496 1 1
USER.CNT.TICK_CNTR2.USER_CNT_STAT_CTL.forever = 8913496 2 2
USER.CNT.TICK_CNTR2.USER_CNT_STAT_CTL.clr = 8913496 3 3
USER.CNT.TICK_CNTR2.USER_CNT_STAT_CTL.reached_tresh = 8913496 4 4
USER.CNT.TICK_CNTR2.USER_CNT_STAT_CTL.int_thredhold_wr_en = 8913496 5 5
USER.CNT.TICK_CNTR2.USER_CNT_STAT_CTL.mask_cpu_en = 8913496 6 6
USER.CNT.TICK_CNTR2.USER_CNT_STAT_CTL.reserved.29 = 8913496 7 31
USER.CNT.TICK_CNTR3.USER_CNT_TICK_THR = 8913500 0 31
USER.CNT.TICK_CNTR3.USER_CNT_THR = 8913504 0 31
USER.CNT.TICK_CNTR3.USER_CNT_START = 8913508 0 31
USER.CNT.TICK_CNTR3.USER_CNT_VAL = 8913512 0 31
USER.CNT.TICK_CNTR3.USER_CNT_STAT_CTL = 8913516 0 31
USER.CNT.TICK_CNTR3.USER_CNT_TICK_THR.tick_tresh = 8913500 0 31
USER.CNT.TICK_CNTR3.USER_CNT_THR.cnt_tresh = 8913504 0 31
USER.CNT.TICK_CNTR3.USER_CNT_START.cnt_start = 8913508 0 31
USER.CNT.TICK_CNTR3.USER_CNT_VAL.cnt_value = 8913512 0 31
USER.CNT.TICK_CNTR3.USER_CNT_STAT_CTL.en = 8913516 0 0
USER.CNT.TICK_CNTR3.USER_CNT_STAT_CTL.ext_tick_sel = 8913516 1 1
USER.CNT.TICK_CNTR3.USER_CNT_STAT_CTL.forever = 8913516 2 2
USER.CNT.TICK_CNTR3.USER_CNT_STAT_CTL.clr = 8913516 3 3
USER.CNT.TICK_CNTR3.USER_CNT_STAT_CTL.reached_tresh = 8913516 4 4
USER.CNT.TICK_CNTR3.USER_CNT_STAT_CTL.int_thredhold_wr_en = 8913516 5 5
USER.CNT.TICK_CNTR3.USER_CNT_STAT_CTL.mask_cpu_en = 8913516 6 6
USER.CNT.TICK_CNTR3.USER_CNT_STAT_CTL.reserved.30 = 8913516 7 31
USER.LED.TICK_CNTR = 8913520 0 159
USER.LED.LED_STAT_CTL = 8913540 0 31
USER.LED.TICK_CNTR.USER_CNT_THR_L = 8913520 0 31
USER.LED.TICK_CNTR.USER_CNT_THR_H = 8913524 0 31
USER.LED.TICK_CNTR.USER_CNT_START = 8913528 0 31
USER.LED.TICK_CNTR.USER_CNT_VAL = 8913532 0 31
USER.LED.TICK_CNTR.USER_CNT_STAT_CTL = 8913536 0 31
USER.LED.TICK_CNTR.USER_CNT_THR_L.cnt_tresh_l = 8913520 0 31
USER.LED.TICK_CNTR.USER_CNT_THR_H.cnt_tresh_h = 8913524 0 31
USER.LED.TICK_CNTR.USER_CNT_START.cnt_start = 8913528 0 31
USER.LED.TICK_CNTR.USER_CNT_VAL.cnt_value = 8913532 0 31
USER.LED.TICK_CNTR.USER_CNT_STAT_CTL.en = 8913536 0 0
USER.LED.TICK_CNTR.USER_CNT_STAT_CTL.ext_tick_sel = 8913536 1 1
USER.LED.TICK_CNTR.USER_CNT_STAT_CTL.forever = 8913536 2 2
USER.LED.TICK_CNTR.USER_CNT_STAT_CTL.clr = 8913536 3 3
USER.LED.TICK_CNTR.USER_CNT_STAT_CTL.reached_tresh = 8913536 4 4
USER.LED.TICK_CNTR.USER_CNT_STAT_CTL.int_thredhold_wr_en = 8913536 5 5
USER.LED.TICK_CNTR.USER_CNT_STAT_CTL.mask_cpu_en = 8913536 6 6
USER.LED.TICK_CNTR.USER_CNT_STAT_CTL.reserved.31 = 8913536 7 31
USER.LED.LED_STAT_CTL.cnt_sel = 8913540 0 1
USER.LED.LED_STAT_CTL.act_w_cnt_en = 8913540 2 2
USER.LED.LED_STAT_CTL.led_w_cnt_clr = 8913540 3 3
USER.LED.LED_STAT_CTL.led_w_cnt_set = 8913540 4 4
USER.LED.LED_STAT_CTL.wlan_ctl = 8913540 5 5
USER.LED.LED_STAT_CTL.wlan_stat_n = 8913540 6 6
USER.LED.LED_STAT_CTL.wpan_ctl = 8913540 7 7
USER.LED.LED_STAT_CTL.wpan_stat_n = 8913540 8 8
USER.LED.LED_STAT_CTL.wwan_ctl = 8913540 9 9
USER.LED.LED_STAT_CTL.wwan_stat_n = 8913540 10 10
USER.LED.LED_STAT_CTL.reserved.32 = 8913540 11 31
USER.RF_KILL.USER_RF_KILL_CTL_STAT = 8913544 0 31
USER.RF_KILL.USER_RF_KILL_CTL_STAT.ro_bit = 8913544 0 0
USER.RF_KILL.USER_RF_KILL_CTL_STAT.int_on_posedge_en = 8913544 1 1
USER.RF_KILL.USER_RF_KILL_CTL_STAT.reserved.33 = 8913544 2 31
USER.JTAG_FW.USER_JTAG_FW = 8913548 0 31
USER.JTAG_FW.USER_JTAG_FW.jtag_fw_ck = 8913548 0 0
USER.JTAG_FW.USER_JTAG_FW.jtag_fw_tdi = 8913548 1 1
USER.JTAG_FW.USER_JTAG_FW.jtag_fw_tms = 8913548 2 2
USER.JTAG_FW.USER_JTAG_FW.jtag_fw_trst_n = 8913548 3 3
USER.JTAG_FW.USER_JTAG_FW.jtag_fw_tdo = 8913548 4 4
USER.JTAG_FW.USER_JTAG_FW.reserved.34 = 8913548 5 7
USER.JTAG_FW.USER_JTAG_FW.jtag_fw_sel = 8913548 8 8
USER.JTAG_FW.USER_JTAG_FW.reserved.35 = 8913548 9 31
USER.AHB.USER_AHB_CTL = 8913552 0 31
USER.AHB.USER_AHB_CTL.ahb_master_dis = 8913552 0 7
USER.AHB.USER_AHB_CTL.pcie_usb_ep_dis = 8913552 8 8
USER.AHB.USER_AHB_CTL.reserved.36 = 8913552 9 31
USER.SEMAPHORES.USER_SEMAPHORES_0 = 8913556 0 31
USER.SEMAPHORES.USER_SEMAPHORES_1 = 8913560 0 31
USER.SEMAPHORES.USER_SEMAPHORES_2 = 8913564 0 31
USER.SEMAPHORES.USER_SEMAPHORES_3 = 8913568 0 31
USER.SEMAPHORES.USER_SEMAPHORES_0.sem0 = 8913556 0 0
USER.SEMAPHORES.USER_SEMAPHORES_0.reserved.37 = 8913556 1 31
USER.SEMAPHORES.USER_SEMAPHORES_1.sem1 = 8913560 0 0
USER.SEMAPHORES.USER_SEMAPHORES_1.reserved.38 = 8913560 1 31
USER.SEMAPHORES.USER_SEMAPHORES_2.sem2 = 8913564 0 0
USER.SEMAPHORES.USER_SEMAPHORES_2.reserved.39 = 8913564 1 31
USER.SEMAPHORES.USER_SEMAPHORES_3.sem3 = 8913568 0 0
USER.SEMAPHORES.USER_SEMAPHORES_3.reserved.40 = 8913568 1 31
USER.MAIN_ICR.USER_MAIN_ICR_MASK = 8913572 0 31
USER.MAIN_ICR.USER_MAIN_ICR_1 = 8913576 0 31
USER.MAIN_ICR.USER_MAIN_ICR_MASK.icr_main_cause_mask = 8913572 0 23
USER.MAIN_ICR.USER_MAIN_ICR_MASK.reserved.41 = 8913572 24 31
USER.MAIN_ICR.USER_MAIN_ICR_1.user_icr_int = 8913576 0 0
USER.MAIN_ICR.USER_MAIN_ICR_1.dma_fw_icr_0 = 8913576 1 1
USER.MAIN_ICR.USER_MAIN_ICR_1.mac_sxd_icr_int = 8913576 2 2
USER.MAIN_ICR.USER_MAIN_ICR_1.dma_fw_icr_1 = 8913576 3 3
USER.MAIN_ICR.USER_MAIN_ICR_1.dma_fw_icr_2 = 8913576 4 4
USER.MAIN_ICR.USER_MAIN_ICR_1.mac_cnt_rx_icr_int = 8913576 5 5
USER.MAIN_ICR.USER_MAIN_ICR_1.mac_cnt_tx_icr_int = 8913576 6 6
USER.MAIN_ICR.USER_MAIN_ICR_1.mac_tot_icr_int = 8913576 7 7
USER.MAIN_ICR.USER_MAIN_ICR_1.caf_icr_int = 8913576 8 8
USER.MAIN_ICR.USER_MAIN_ICR_1.phy_icr_int = 8913576 9 9
USER.MAIN_ICR.USER_MAIN_ICR_1.pcie_icr_debug_int = 8913576 10 10
USER.MAIN_ICR.USER_MAIN_ICR_1.pcie_icr_int = 8913576 11 11
USER.MAIN_ICR.USER_MAIN_ICR_1.pcie_port0_ltssm_dbg_0_icr_int = 8913576 12 12
USER.MAIN_ICR.USER_MAIN_ICR_1.pcie_port0_ltssm_dbg_1_icr_int = 8913576 13 13
USER.MAIN_ICR.USER_MAIN_ICR_1.switch_icr_int = 8913576 14 14
USER.MAIN_ICR.USER_MAIN_ICR_1.reserved.42 = 8913576 15 31
USER.DFT_INDICATION.USER_DFT_INDICATION_0 = 8913592 0 31
USER.DFT_INDICATION.USER_DFT_INDICATION_0.main_jtag_tap_mode = 8913592 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.0 = 8913596 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.4 = 8913600 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.8 = 8913604 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.12 = 8913608 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.16 = 8913612 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.20 = 8913616 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.24 = 8913620 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.28 = 8913624 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.32 = 8913628 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.36 = 8913632 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.40 = 8913636 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.44 = 8913640 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.48 = 8913644 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.52 = 8913648 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.56 = 8913652 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.60 = 8913656 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.64 = 8913660 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.68 = 8913664 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.72 = 8913668 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.76 = 8913672 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.80 = 8913676 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.84 = 8913680 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.88 = 8913684 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.92 = 8913688 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.96 = 8913692 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.100 = 8913696 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.104 = 8913700 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.108 = 8913704 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.112 = 8913708 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.116 = 8913712 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.120 = 8913716 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.124 = 8913720 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.128 = 8913724 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.132 = 8913728 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.136 = 8913732 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.140 = 8913736 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.144 = 8913740 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.148 = 8913744 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.152 = 8913748 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.156 = 8913752 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.160 = 8913756 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.164 = 8913760 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.168 = 8913764 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.172 = 8913768 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.176 = 8913772 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.180 = 8913776 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.184 = 8913780 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.188 = 8913784 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.192 = 8913788 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.196 = 8913792 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.200 = 8913796 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.204 = 8913800 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.208 = 8913804 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.212 = 8913808 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.216 = 8913812 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.220 = 8913816 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.224 = 8913820 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.228 = 8913824 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.232 = 8913828 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.236 = 8913832 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.240 = 8913836 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.244 = 8913840 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.248 = 8913844 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.252 = 8913848 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.256 = 8913852 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.260 = 8913856 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.264 = 8913860 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.268 = 8913864 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.272 = 8913868 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.276 = 8913872 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.280 = 8913876 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.284 = 8913880 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.288 = 8913884 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.292 = 8913888 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.296 = 8913892 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.300 = 8913896 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.304 = 8913900 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.308 = 8913904 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.312 = 8913908 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.316 = 8913912 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.320 = 8913916 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.324 = 8913920 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.328 = 8913924 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.332 = 8913928 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.336 = 8913932 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.340 = 8913936 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.344 = 8913940 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.348 = 8913944 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.352 = 8913948 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.356 = 8913952 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.360 = 8913956 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.364 = 8913960 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.368 = 8913964 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.372 = 8913968 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.376 = 8913972 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.380 = 8913976 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.384 = 8913980 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.388 = 8913984 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.392 = 8913988 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.396 = 8913992 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.400 = 8913996 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.404 = 8914000 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.408 = 8914004 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.412 = 8914008 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.416 = 8914012 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.420 = 8914016 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.424 = 8914020 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.428 = 8914024 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.432 = 8914028 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.436 = 8914032 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.440 = 8914036 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.444 = 8914040 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.448 = 8914044 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.452 = 8914048 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.456 = 8914052 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.460 = 8914056 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.464 = 8914060 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.468 = 8914064 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.472 = 8914068 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.476 = 8914072 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.480 = 8914076 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.484 = 8914080 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.488 = 8914084 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.492 = 8914088 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.496 = 8914092 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.500 = 8914096 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.504 = 8914100 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.508 = 8914104 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.512 = 8914108 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.516 = 8914112 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.520 = 8914116 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.524 = 8914120 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.528 = 8914124 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.532 = 8914128 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.536 = 8914132 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.540 = 8914136 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.544 = 8914140 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.548 = 8914144 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.552 = 8914148 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.556 = 8914152 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.560 = 8914156 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.564 = 8914160 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.568 = 8914164 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.572 = 8914168 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.576 = 8914172 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.580 = 8914176 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.584 = 8914180 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.588 = 8914184 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.592 = 8914188 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.596 = 8914192 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.600 = 8914196 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.604 = 8914200 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.608 = 8914204 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.612 = 8914208 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.616 = 8914212 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.620 = 8914216 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.624 = 8914220 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.628 = 8914224 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.632 = 8914228 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.636 = 8914232 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.640 = 8914236 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.644 = 8914240 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.648 = 8914244 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.652 = 8914248 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.656 = 8914252 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.660 = 8914256 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.664 = 8914260 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.668 = 8914264 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.672 = 8914268 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.676 = 8914272 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.680 = 8914276 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.684 = 8914280 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.688 = 8914284 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.692 = 8914288 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.696 = 8914292 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.700 = 8914296 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.704 = 8914300 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.708 = 8914304 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.712 = 8914308 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.716 = 8914312 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.720 = 8914316 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.724 = 8914320 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.728 = 8914324 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.732 = 8914328 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.736 = 8914332 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.740 = 8914336 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.744 = 8914340 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.748 = 8914344 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.752 = 8914348 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.756 = 8914352 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.760 = 8914356 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.764 = 8914360 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.768 = 8914364 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.772 = 8914368 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.776 = 8914372 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.780 = 8914376 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.784 = 8914380 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.788 = 8914384 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.792 = 8914388 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.796 = 8914392 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.800 = 8914396 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.804 = 8914400 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.808 = 8914404 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.812 = 8914408 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.816 = 8914412 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.820 = 8914416 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.824 = 8914420 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.828 = 8914424 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.832 = 8914428 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.836 = 8914432 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.840 = 8914436 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.844 = 8914440 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.848 = 8914444 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.852 = 8914448 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.856 = 8914452 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.860 = 8914456 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.864 = 8914460 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.868 = 8914464 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.872 = 8914468 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.876 = 8914472 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.880 = 8914476 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.884 = 8914480 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.888 = 8914484 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.892 = 8914488 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.896 = 8914492 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.900 = 8914496 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.904 = 8914500 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.908 = 8914504 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.912 = 8914508 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.916 = 8914512 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.920 = 8914516 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.924 = 8914520 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.928 = 8914524 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.932 = 8914528 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.936 = 8914532 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.940 = 8914536 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.944 = 8914540 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.948 = 8914544 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.952 = 8914548 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.956 = 8914552 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.960 = 8914556 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.964 = 8914560 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.968 = 8914564 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.972 = 8914568 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.976 = 8914572 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.980 = 8914576 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.984 = 8914580 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.988 = 8914584 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.992 = 8914588 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.996 = 8914592 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1000 = 8914596 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1004 = 8914600 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1008 = 8914604 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1012 = 8914608 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1016 = 8914612 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1020 = 8914616 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1024 = 8914620 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1028 = 8914624 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1032 = 8914628 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1036 = 8914632 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1040 = 8914636 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1044 = 8914640 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1048 = 8914644 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1052 = 8914648 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1056 = 8914652 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1060 = 8914656 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1064 = 8914660 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1068 = 8914664 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1072 = 8914668 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1076 = 8914672 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1080 = 8914676 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1084 = 8914680 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1088 = 8914684 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1092 = 8914688 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1096 = 8914692 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1100 = 8914696 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1104 = 8914700 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1108 = 8914704 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1112 = 8914708 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1116 = 8914712 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1120 = 8914716 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1124 = 8914720 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1128 = 8914724 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1132 = 8914728 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1136 = 8914732 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1140 = 8914736 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1144 = 8914740 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1148 = 8914744 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1152 = 8914748 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1156 = 8914752 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1160 = 8914756 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1164 = 8914760 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1168 = 8914764 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1172 = 8914768 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1176 = 8914772 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1180 = 8914776 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1184 = 8914780 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1188 = 8914784 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1192 = 8914788 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1196 = 8914792 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1200 = 8914796 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1204 = 8914800 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1208 = 8914804 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1212 = 8914808 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1216 = 8914812 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1220 = 8914816 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1224 = 8914820 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1228 = 8914824 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1232 = 8914828 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1236 = 8914832 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1240 = 8914836 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1244 = 8914840 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1248 = 8914844 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1252 = 8914848 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1256 = 8914852 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1260 = 8914856 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1264 = 8914860 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1268 = 8914864 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1272 = 8914868 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1276 = 8914872 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1280 = 8914876 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1284 = 8914880 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1288 = 8914884 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1292 = 8914888 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1296 = 8914892 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1300 = 8914896 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1304 = 8914900 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1308 = 8914904 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1312 = 8914908 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1316 = 8914912 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1320 = 8914916 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1324 = 8914920 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1328 = 8914924 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1332 = 8914928 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1336 = 8914932 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1340 = 8914936 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1344 = 8914940 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1348 = 8914944 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1352 = 8914948 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1356 = 8914952 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1360 = 8914956 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1364 = 8914960 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1368 = 8914964 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1372 = 8914968 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1376 = 8914972 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1380 = 8914976 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1384 = 8914980 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1388 = 8914984 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1392 = 8914988 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1396 = 8914992 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1400 = 8914996 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1404 = 8915000 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1408 = 8915004 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1412 = 8915008 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1416 = 8915012 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1420 = 8915016 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1424 = 8915020 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1428 = 8915024 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1432 = 8915028 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1436 = 8915032 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1440 = 8915036 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1444 = 8915040 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1448 = 8915044 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1452 = 8915048 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1456 = 8915052 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1460 = 8915056 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1464 = 8915060 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1468 = 8915064 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1472 = 8915068 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1476 = 8915072 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1480 = 8915076 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1484 = 8915080 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1488 = 8915084 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1492 = 8915088 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1496 = 8915092 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1500 = 8915096 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1504 = 8915100 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1508 = 8915104 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1512 = 8915108 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1516 = 8915112 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1520 = 8915116 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1524 = 8915120 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1528 = 8915124 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1532 = 8915128 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1536 = 8915132 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1540 = 8915136 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1544 = 8915140 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1548 = 8915144 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1552 = 8915148 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1556 = 8915152 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1560 = 8915156 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1564 = 8915160 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1568 = 8915164 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1572 = 8915168 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1576 = 8915172 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1580 = 8915176 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1584 = 8915180 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1588 = 8915184 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1592 = 8915188 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1596 = 8915192 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1600 = 8915196 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1604 = 8915200 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1608 = 8915204 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1612 = 8915208 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1616 = 8915212 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1620 = 8915216 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1624 = 8915220 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1628 = 8915224 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1632 = 8915228 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1636 = 8915232 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1640 = 8915236 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1644 = 8915240 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1648 = 8915244 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1652 = 8915248 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1656 = 8915252 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1660 = 8915256 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1664 = 8915260 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1668 = 8915264 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1672 = 8915268 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1676 = 8915272 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1680 = 8915276 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1684 = 8915280 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1688 = 8915284 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1692 = 8915288 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1696 = 8915292 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1700 = 8915296 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1704 = 8915300 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1708 = 8915304 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1712 = 8915308 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1716 = 8915312 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1720 = 8915316 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1724 = 8915320 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1728 = 8915324 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1732 = 8915328 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1736 = 8915332 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1740 = 8915336 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1744 = 8915340 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1748 = 8915344 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1752 = 8915348 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1756 = 8915352 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1760 = 8915356 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1764 = 8915360 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1768 = 8915364 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1772 = 8915368 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1776 = 8915372 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1780 = 8915376 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1784 = 8915380 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1788 = 8915384 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1792 = 8915388 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1796 = 8915392 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1800 = 8915396 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1804 = 8915400 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1808 = 8915404 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1812 = 8915408 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1816 = 8915412 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1820 = 8915416 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1824 = 8915420 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1828 = 8915424 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1832 = 8915428 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1836 = 8915432 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1840 = 8915436 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1844 = 8915440 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1848 = 8915444 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1852 = 8915448 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1856 = 8915452 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1860 = 8915456 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1864 = 8915460 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1868 = 8915464 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1872 = 8915468 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1876 = 8915472 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1880 = 8915476 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1884 = 8915480 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1888 = 8915484 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1892 = 8915488 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1896 = 8915492 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1900 = 8915496 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1904 = 8915500 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1908 = 8915504 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1912 = 8915508 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1916 = 8915512 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1920 = 8915516 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1924 = 8915520 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1928 = 8915524 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1932 = 8915528 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1936 = 8915532 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1940 = 8915536 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1944 = 8915540 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1948 = 8915544 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1952 = 8915548 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1956 = 8915552 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1960 = 8915556 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1964 = 8915560 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1968 = 8915564 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1972 = 8915568 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1976 = 8915572 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1980 = 8915576 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1984 = 8915580 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1988 = 8915584 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1992 = 8915588 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.1996 = 8915592 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.2000 = 8915596 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.2004 = 8915600 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.2008 = 8915604 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.2012 = 8915608 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.2016 = 8915612 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.2020 = 8915616 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.2024 = 8915620 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.2028 = 8915624 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.2032 = 8915628 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.2036 = 8915632 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.2040 = 8915636 0 31
USER.USER_SCRATCH_PAD.user_scratch_pad.2044 = 8915640 0 31
USER.CLKS_CTL.USER_CLKS_CTL_0 = 8915644 0 31
USER.CLKS_CTL.USER_CLKS_CTL_1 = 8915648 0 31
USER.CLKS_CTL.SW_BYAPSS_HW = 8915652 0 383
USER.CLKS_CTL.SW = 8915700 0 415
USER.CLKS_CTL.USER_CLKS_CTL_0.afe_force_pll_lock = 8915644 0 0
USER.CLKS_CTL.USER_CLKS_CTL_0.car_ahb_clk_sw_sel = 8915644 1 1
USER.CLKS_CTL.USER_CLKS_CTL_0.car_clk_div_en = 8915644 2 2
USER.CLKS_CTL.USER_CLKS_CTL_0.car_clk_div_val = 8915644 3 8
USER.CLKS_CTL.USER_CLKS_CTL_0.car_pcie_clk_sw_set = 8915644 9 9
USER.CLKS_CTL.USER_CLKS_CTL_0.car_pcie_clk_sw_clr = 8915644 10 10
USER.CLKS_CTL.USER_CLKS_CTL_0.perst_pwgd_mask = 8915644 11 11
USER.CLKS_CTL.USER_CLKS_CTL_0.hpal_perst_mask = 8915644 12 12
USER.CLKS_CTL.USER_CLKS_CTL_0.reserved.44 = 8915644 13 31
USER.CLKS_CTL.USER_CLKS_CTL_1.car_livn_div_val = 8915648 0 7
USER.CLKS_CTL.USER_CLKS_CTL_1.car_livn_div_en = 8915648 8 8
USER.CLKS_CTL.USER_CLKS_CTL_1.car_livm_div_val = 8915648 9 16
USER.CLKS_CTL.USER_CLKS_CTL_1.car_livm_div_en = 8915648 17 17
USER.CLKS_CTL.USER_CLKS_CTL_1.car_frc_clr_liv_sw_en = 8915648 18 18
USER.CLKS_CTL.USER_CLKS_CTL_1.car_frc_set_liv_sw_en = 8915648 19 19
USER.CLKS_CTL.USER_CLKS_CTL_1.reserved.45 = 8915648 20 31
USER.CLKS_CTL.SW_BYAPSS_HW.CG = 8915652 0 127
USER.CLKS_CTL.SW_BYAPSS_HW.RST = 8915668 0 127
USER.CLKS_CTL.SW_BYAPSS_HW.MASK = 8915684 0 127
USER.CLKS_CTL.SW_BYAPSS_HW.CG.USER_USER_CLKS_CTL_SW_BYAPSS_HW_CG_0 = 8915652 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.CG.USER_USER_CLKS_CTL_SW_BYAPSS_HW_CG_1 = 8915656 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.CG.USER_USER_CLKS_CTL_SW_BYAPSS_HW_CG_2 = 8915660 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.CG.USER_USER_CLKS_CTL_SW_BYAPSS_HW_CG_3 = 8915664 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.CG.USER_USER_CLKS_CTL_SW_BYAPSS_HW_CG_0.vec_31_0 = 8915652 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.CG.USER_USER_CLKS_CTL_SW_BYAPSS_HW_CG_1.vec_63_32 = 8915656 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.CG.USER_USER_CLKS_CTL_SW_BYAPSS_HW_CG_2.vec_95_64 = 8915660 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.CG.USER_USER_CLKS_CTL_SW_BYAPSS_HW_CG_3.vec_127_96 = 8915664 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.RST.USER_USER_CLKS_CTL_SW_BYAPSS_HW_RST_0 = 8915668 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.RST.USER_USER_CLKS_CTL_SW_BYAPSS_HW_RST_1 = 8915672 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.RST.USER_USER_CLKS_CTL_SW_BYAPSS_HW_RST_2 = 8915676 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.RST.USER_USER_CLKS_CTL_SW_BYAPSS_HW_RST_3 = 8915680 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.RST.USER_USER_CLKS_CTL_SW_BYAPSS_HW_RST_0.vec_31_0 = 8915668 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.RST.USER_USER_CLKS_CTL_SW_BYAPSS_HW_RST_1.vec_63_32 = 8915672 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.RST.USER_USER_CLKS_CTL_SW_BYAPSS_HW_RST_2.vec_95_64 = 8915676 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.RST.USER_USER_CLKS_CTL_SW_BYAPSS_HW_RST_3.vec_127_96 = 8915680 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.MASK.USER_USER_CLKS_CTL_SW_BYAPSS_HW_MASK_0 = 8915684 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.MASK.USER_USER_CLKS_CTL_SW_BYAPSS_HW_MASK_1 = 8915688 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.MASK.USER_USER_CLKS_CTL_SW_BYAPSS_HW_MASK_2 = 8915692 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.MASK.USER_USER_CLKS_CTL_SW_BYAPSS_HW_MASK_3 = 8915696 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.MASK.USER_USER_CLKS_CTL_SW_BYAPSS_HW_MASK_0.vec_31_0 = 8915684 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.MASK.USER_USER_CLKS_CTL_SW_BYAPSS_HW_MASK_1.vec_63_32 = 8915688 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.MASK.USER_USER_CLKS_CTL_SW_BYAPSS_HW_MASK_2.vec_95_64 = 8915692 0 31
USER.CLKS_CTL.SW_BYAPSS_HW.MASK.USER_USER_CLKS_CTL_SW_BYAPSS_HW_MASK_3.vec_127_96 = 8915696 0 31
USER.CLKS_CTL.SW.CG = 8915700 0 127
USER.CLKS_CTL.SW.RST = 8915716 0 255
USER.CLKS_CTL.SW.OCC = 8915748 0 31
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0 = 8915700 0 31
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_1 = 8915704 0 31
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2 = 8915708 0 31
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_3 = 8915712 0 31
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.reserved_0 = 8915700 0 0
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.car_sys_src_clk_165 = 8915700 1 1
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.reserved_2 = 8915700 2 2
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.car_user_cpu_clk_src = 8915700 3 3
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.car_sys_src_clk = 8915700 4 4
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.rfca_vco_clk = 8915700 5 5
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.reserved_6 = 8915700 6 6
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.car_pcie_pipe_pclk_0 = 8915700 7 7
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.car_pcie_pipe_pclk_1 = 8915700 8 8
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.mac_cpu_clk = 8915700 9 9
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.mac_sys_clk = 8915700 10 10
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.reserved_12_11 = 8915700 11 12
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.mac_sys_stdy_clk = 8915700 13 13
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.mac_ahb_hclk = 8915700 14 14
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.mac_prs_clk = 8915700 15 15
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.mac_mrp_clk = 8915700 16 16
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.prp_fw_clk_en = 8915700 17 17
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.phy_dac_clk = 8915700 18 18
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.phy_adc_clk = 8915700 19 19
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.phy_top_fe_clk = 8915700 20 20
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.phy_top_sys_clk = 8915700 21 21
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.phy_flat_fil_clk = 8915700 22 22
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.phy_tx_clk = 8915700 23 23
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.phy_tx_tm_clk = 8915700 24 24
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.phy_tx_ahb_rgf_hclk = 8915700 25 25
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.phy_tx_fe_clk = 8915700 26 26
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.phy_rx_tm_clk = 8915700 27 27
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.phy_ina_clk = 8915700 28 28
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.phy_rx_td_clk = 8915700 29 29
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.phy_rx_fd_clk = 8915700 30 30
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_0.phy_rx_sys_clk = 8915700 31 31
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_1.phy_rx_ahb_rgf_hclk = 8915704 0 0
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_1.phy_rx_fe_clk = 8915704 1 1
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_1.phy_fft_clk = 8915704 2 2
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_1.phy_ldpc_clk = 8915704 3 3
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_1.fpga_2_phy_clk = 8915704 4 4
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_1.phy_per_fpga_clk_out = 8915704 5 5
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_1.pcie_clk_0 = 8915704 6 6
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_1.reserved_14_7 = 8915704 7 14
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_1.pcie_pxe_clk.46 = 8915704 15 15
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_1.reserved_18_16.47 = 8915704 16 18
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_1.pcie_clk_1 = 8915704 19 19
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_1.reserved_24_20 = 8915704 20 24
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_1.pcie_clk_2 = 8915704 25 25
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_1.reserved_29_26 = 8915704 26 29
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_1.pcie_clk_ep = 8915704 30 30
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_1.reserved_31 = 8915704 31 31
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.reserved_2_0 = 8915708 0 2
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.pcie_aux_clk_0 = 8915708 3 3
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.pcie_aux_clk_1 = 8915708 4 4
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.pcie_aux_clk_2 = 8915708 5 5
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.pcie_aux_clk_ep = 8915708 6 6
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.pcie_ahb_clk = 8915708 7 7
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.reserved_7 = 8915708 8 8
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.pcie_sys_clk_0 = 8915708 9 9
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.pcie_sys_clk_1 = 8915708 10 10
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.pcie_sys_clk_2 = 8915708 11 11
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.pcie_sys_clk = 8915708 12 12
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.reserved_12 = 8915708 13 13
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.pcie_rx_clk_0 = 8915708 14 14
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.pcie_rx_clk_1 = 8915708 15 15
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.reserved_15 = 8915708 16 16
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.pcie_pcs_clk = 8915708 17 17
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.usb_clk_7_0 = 8915708 18 25
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.dma_fw_sys_clk = 8915708 26 26
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.dma_sys_clk = 8915708 27 27
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.dma_sw_sys_clk = 8915708 28 28
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.dma_cpu_clk = 8915708 29 29
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.dma_ahb_rgf_hclk = 8915708 30 30
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_2.dma_pedi_pcie_clk = 8915708 31 31
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_3.user_cpu_clk = 8915712 0 0
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_3.user_ahb_clk = 8915712 1 1
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_3.user_ahb_rgf_hclk = 8915712 2 2
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_3.dft_ahb_rgf_hclk = 8915712 3 3
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_3.man_clk = 8915712 4 4
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_3.man_div2_clk = 8915712 5 5
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_3.caf_rgf_clk = 8915712 6 6
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_3.caf_clk = 8915712 7 7
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_3.caf_sns_clk = 8915712 8 8
USER.CLKS_CTL.SW.CG.USER_USER_CLKS_CTL_SW_CG_3.reserved_31_9 = 8915712 9 31
USER.CLKS_CTL.SW.RST.ASSERT = 8915716 0 127
USER.CLKS_CTL.SW.RST.MASK = 8915732 0 127
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0 = 8915716 0 31
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1 = 8915720 0 31
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2 = 8915724 0 31
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_3 = 8915728 0 31
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.car_raw_pwgd = 8915716 0 0
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.reserved_5_1 = 8915716 1 5
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.hpal_perst_from_pad_src_n = 8915716 6 6
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.car_perst_rst_src_n = 8915716 7 7
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.car_slot_perst_rst_n = 8915716 8 8
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.car_mac_cpu_rst_n = 8915716 9 9
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.car_mac_sys_rst_n = 8915716 10 10
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.car_mac_sys_rx_rst_n = 8915716 11 11
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.car_mac_sys_tx_rst_n = 8915716 12 12
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.car_mac_sys_stdy_rst_n = 8915716 13 13
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.car_mac_ahb_rst_n = 8915716 14 14
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.reserved_16_15 = 8915716 15 16
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.car_mac_prp_fw_rst_n = 8915716 17 17
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.phy_fe_rst_n = 8915716 18 18
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.reserved_20_19 = 8915716 19 20
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.phy_top_sys_rst_n = 8915716 21 21
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.phy_flat_fil_rst_n = 8915716 22 22
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.phy_tx_rst_n = 8915716 23 23
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.phy_tx_tm_rst_n = 8915716 24 24
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.phy_tx_ahb_rgf_rst_n = 8915716 25 25
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.phy_tx_fe_rst_n = 8915716 26 26
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.phy_rx_tm_rst_n = 8915716 27 27
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.phy_ina_rst_n = 8915716 28 28
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.phy_rx_td_rst_n = 8915716 29 29
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.phy_rx_fd_rst_n = 8915716 30 30
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0.phy_rx_sys_rst_n = 8915716 31 31
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.phy_rx_ahb_rgf_rst_n = 8915720 0 0
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.phy_fft_rst_n = 8915720 1 1
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.phy_ldpc_rst_n = 8915720 2 2
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.phy_rx_fe_rst_n = 8915720 3 3
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.fpga_2_phy_rst_n = 8915720 4 4
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.phy_per_fpga_rst_out_n = 8915720 5 5
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_pcie0_rst_n = 8915720 6 6
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_st_pcie0_rst_n = 8915720 7 7
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_nst_pcie0_rst_n = 8915720 8 8
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_nst_pcie_shadow_2_rst_n = 8915720 9 9
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_nst_pcie_shadow_3_rst_n = 8915720 10 10
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_pipe1_rst_n_src = 8915720 11 11
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_nst_pcie_shadow_ep_rst_n = 8915720 12 12
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_st_pcie_shadow_2_rst_n = 8915720 13 13
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_st_pcie_shadow_3_rst_n = 8915720 14 14
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_pcie_pxe_rst_n = 8915720 15 15
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_st_pcie_shadow_ep_rst_n = 8915720 16 16
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_pcie0_sw_app_rst_n = 8915720 17 17
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_pcie0_sw_core_rst_n = 8915720 18 18
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_pcie1_rst_n = 8915720 19 19
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_st_pcie1_rst_n = 8915720 20 20
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_nst_pcie1_rst_n = 8915720 21 21
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_pcie1_sw_app_rst_n = 8915720 22 22
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_hpal_perst_from_pad_n_no_ff = 8915720 23 23
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_pcie1_sw_core_rst_n = 8915720 24 24
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_pcie2_rst_n = 8915720 25 25
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_st_pcie2_rst_n = 8915720 26 26
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_nst_pcie2_rst_n = 8915720 27 27
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_pcie2_sw_app_rst_n = 8915720 28 28
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_pcie2_sw_core_rst_n = 8915720 29 29
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_pcie_ep_rst_n = 8915720 30 30
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1.car_perst_st_pcie_ep_rst_n = 8915720 31 31
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_perst_nst_pcie_ep_rst_n = 8915724 0 0
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_perst_pcie_ep_app_rst_n = 8915724 1 1
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_perst_pcie_ep_core_rst_n = 8915724 2 2
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_pwgd_pcie0_aux_rst_n = 8915724 3 3
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_pwgd_pcie1_aux_rst_n = 8915724 4 4
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_pwgd_pcie2_aux_rst_n = 8915724 5 5
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_pwgd_pcie_ep_aux_rst_n = 8915724 6 6
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_pcie_ahb_rgf_rst_n = 8915724 7 7
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_ahb_perst_n = 8915724 8 8
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_pcie0_sys_rst_n = 8915724 9 9
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_pcie1_sys_rst_n = 8915724 10 10
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_pcie2_sys_rst_n = 8915724 11 11
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_pcie_sys_rst_n = 8915724 12 12
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_perst_pipe0_rst_n_src = 8915724 13 13
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.reserved_14 = 8915724 14 14
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_pcie_ahb_rst_n = 8915724 15 15
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_pcie_phy_rst_n = 8915724 16 16
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.reserved_17 = 8915724 17 17
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.reserved_usb_rst_n_7_0 = 8915724 18 25
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_dma_fw_sys_rst_n = 8915724 26 26
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_dma_sys_rst_n = 8915724 27 27
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_dma_sw_sys_rst_n = 8915724 28 28
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_dma_cpu_rst_n = 8915724 29 29
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_dma_ahb_rgf_hrst_n = 8915724 30 30
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2.car_dma_pedi_pcie_rst_n = 8915724 31 31
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_3.car_user_cpu_rst_n = 8915728 0 0
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_3.car_user_ahb_rst_n = 8915728 1 1
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_3.reserved_2 = 8915728 2 2
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_3.car_dft_ahb_rgf_hrst_n = 8915728 3 3
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_3.car_man_rst_n = 8915728 4 4
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_3.car_man_div2_rst_n = 8915728 5 5
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_3.car_caf_rgf_rst_n = 8915728 6 6
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_3.car_caf_rst_n = 8915728 7 7
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_3.reserved_31_8 = 8915728 8 31
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0 = 8915732 0 31
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1 = 8915736 0 31
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2 = 8915740 0 31
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_3 = 8915744 0 31
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.car_raw_pwgd_mask = 8915732 0 0
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.reserved_5_1_mask = 8915732 1 5
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.hpal_perst_from_pad_src_n_mask = 8915732 6 6
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.car_perst_rst_src_n_mask = 8915732 7 7
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.car_slot_perst_rst_n_mask = 8915732 8 8
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.car_mac_cpu_rst_n_mask = 8915732 9 9
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.car_mac_sys_rst_n_mask = 8915732 10 10
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.car_mac_sys_rx_rst_n_mask = 8915732 11 11
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.car_mac_sys_tx_rst_n_mask = 8915732 12 12
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.car_mac_sys_stdy_rst_n_mask = 8915732 13 13
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.car_mac_ahb_rst_n_mask = 8915732 14 14
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.reserved_16_15_mask = 8915732 15 16
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.car_mac_prp_fw_rst_n_mask = 8915732 17 17
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.phy_fe_rst_n_mask = 8915732 18 18
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.reserved_20_19_mask = 8915732 19 20
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.phy_top_sys_rst_n_mask = 8915732 21 21
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.phy_flat_fil_rst_n_mask = 8915732 22 22
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.phy_tx_rst_n_mask = 8915732 23 23
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.phy_tx_tm_rst_n_mask = 8915732 24 24
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.phy_tx_ahb_rgf_rst_n_mask = 8915732 25 25
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.phy_tx_fe_rst_n_mask = 8915732 26 26
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.phy_rx_tm_rst_n_mask = 8915732 27 27
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.phy_ina_rst_n_mask = 8915732 28 28
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.phy_rx_td_rst_n_mask = 8915732 29 29
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.phy_rx_fd_rst_n_mask = 8915732 30 30
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0.phy_rx_sys_rst_n_mask = 8915732 31 31
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.phy_rx_ahb_rgf_rst_n_mask = 8915736 0 0
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.phy_fft_rst_n_mask = 8915736 1 1
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.phy_ldpc_rst_n_mask = 8915736 2 2
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.phy_rx_fe_rst_n_mask = 8915736 3 3
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.fpga_2_phy_rst_n_mask = 8915736 4 4
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.phy_per_fpga_rst_out_n_mask = 8915736 5 5
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_pcie0_rst_n_mask = 8915736 6 6
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_st_pcie0_rst_n_mask = 8915736 7 7
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_nst_pcie0_rst_n_mask = 8915736 8 8
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_nst_pcie_shadow_2_rst_n_mask = 8915736 9 9
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_nst_pcie_shadow_3_rst_n_mask = 8915736 10 10
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_pipe1_rst_n_src_mask = 8915736 11 11
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_nst_pcie_shadow_ep_rst_n_mask = 8915736 12 12
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_st_pcie_shadow_2_rst_n_mask = 8915736 13 13
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_st_pcie_shadow_3_rst_n_mask = 8915736 14 14
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_pcie_pxe_rst_n_mask = 8915736 15 15
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_st_pcie_shadow_ep_rst_n_mask = 8915736 16 16
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_pcie0_sw_app_rst_n_mask = 8915736 17 17
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_pcie0_sw_core_rst_n_mask = 8915736 18 18
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_pcie1_rst_n_mask = 8915736 19 19
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_st_pcie1_rst_n_mask = 8915736 20 20
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_nst_pcie1_rst_n_mask = 8915736 21 21
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_pcie1_sw_app_rst_n_mask = 8915736 22 22
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_hpal_perst_from_pad_n_no_ff_mask = 8915736 23 23
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_pcie1_sw_core_rst_n_mask = 8915736 24 24
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_pcie2_rst_n_mask = 8915736 25 25
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_st_pcie2_rst_n_mask = 8915736 26 26
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_nst_pcie2_rst_n_mask = 8915736 27 27
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_pcie2_sw_app_rst_n_mask = 8915736 28 28
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_pcie2_sw_core_rst_n_mask = 8915736 29 29
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_pcie_ep_rst_n_mask = 8915736 30 30
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_1.car_perst_st_pcie_ep_rst_n_mask = 8915736 31 31
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_perst_nst_pcie_ep_rst_n_mask = 8915740 0 0
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_perst_pcie_ep_app_rst_n_mask = 8915740 1 1
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_perst_pcie_ep_core_rst_n_mask = 8915740 2 2
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_pwgd_pcie0_aux_rst_n_mask = 8915740 3 3
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_pwgd_pcie1_aux_rst_n_mask = 8915740 4 4
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_pwgd_pcie2_aux_rst_n_mask = 8915740 5 5
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_pwgd_pcie_ep_aux_rst_n_mask = 8915740 6 6
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_pcie_ahb_rgf_rst_n_mask = 8915740 7 7
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_ahb_perst_n_mask = 8915740 8 8
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_pcie0_sys_rst_n_mask = 8915740 9 9
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_pcie1_sys_rst_n_mask = 8915740 10 10
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_pcie2_sys_rst_n_mask = 8915740 11 11
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_pcie_sys_rst_n_mask = 8915740 12 12
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_perst_pipe0_rst_n_src_mask = 8915740 13 13
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.reserved_14_mask = 8915740 14 14
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_pcie_ahb_rst_n_mask = 8915740 15 15
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_pcie_phy_rst_n_mask = 8915740 16 16
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.reserved_17_mask = 8915740 17 17
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.reserved_usb_rst_n_7_0_mask = 8915740 18 25
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_dma_fw_sys_rst_n_mask = 8915740 26 26
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_dma_sys_rst_n_mask = 8915740 27 27
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_dma_sw_sys_rst_n_mask = 8915740 28 28
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_dma_cpu_rst_n_mask = 8915740 29 29
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_dma_ahb_rgf_hrst_n_mask = 8915740 30 30
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_2.car_dma_pedi_pcie_rst_n_mask = 8915740 31 31
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_3.car_user_cpu_rst_n_mask = 8915744 0 0
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_3.car_user_ahb_rst_n_mask = 8915744 1 1
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_3.reserved_2_mask = 8915744 2 2
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_3.car_dft_ahb_rgf_hrst_n_mask = 8915744 3 3
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_3.car_man_rst_n_mask = 8915744 4 4
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_3.car_man_div2_rst_n_mask = 8915744 5 5
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_3.car_caf_rgf_rst_n_mask = 8915744 6 6
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_3.car_caf_rst_n_mask = 8915744 7 7
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_3.reserved_31_8_mask = 8915744 8 31
USER.CLKS_CTL.SW.OCC.USER_USER_CLKS_CTL_SW_OCC_0 = 8915748 0 31
USER.CLKS_CTL.SW.OCC.USER_USER_CLKS_CTL_SW_OCC_0.ctrl = 8915748 0 31
USER.SW_DBG.USER_USER_SW_DBG_0 = 8915752 0 31
USER.SW_DBG.USER_USER_SW_DBG_0.fpga_sw_sub_ver = 8915752 0 3
USER.SW_DBG.USER_USER_SW_DBG_0.fpga_sw_ver = 8915752 4 31
USER.PER_PHY_FPGA.FIFO_CONTROLLER = 8915756 0 31
USER.PER_PHY_FPGA.FIFO_CONTROLLER.USER_PER_PHY_FPGA_FIFO_CONTROLLER = 8915756 0 31
USER.PER_PHY_FPGA.FIFO_CONTROLLER.USER_PER_PHY_FPGA_FIFO_CONTROLLER.empty = 8915756 0 0
USER.PER_PHY_FPGA.FIFO_CONTROLLER.USER_PER_PHY_FPGA_FIFO_CONTROLLER.full = 8915756 1 1
USER.PER_PHY_FPGA.FIFO_CONTROLLER.USER_PER_PHY_FPGA_FIFO_CONTROLLER.reserved.48 = 8915756 2 2
USER.PER_PHY_FPGA.FIFO_CONTROLLER.USER_PER_PHY_FPGA_FIFO_CONTROLLER.reached_treshold.49 = 8915756 3 6
USER.PER_PHY_FPGA.FIFO_CONTROLLER.USER_PER_PHY_FPGA_FIFO_CONTROLLER.wof_err = 8915756 7 7
USER.PER_PHY_FPGA.FIFO_CONTROLLER.USER_PER_PHY_FPGA_FIFO_CONTROLLER.roe_err = 8915756 8 8
USER.PER_PHY_FPGA.FIFO_CONTROLLER.USER_PER_PHY_FPGA_FIFO_CONTROLLER.clr_wr = 8915756 9 9
USER.PER_PHY_FPGA.FIFO_CONTROLLER.USER_PER_PHY_FPGA_FIFO_CONTROLLER.clr_rd = 8915756 10 10
USER.PER_PHY_FPGA.FIFO_CONTROLLER.USER_PER_PHY_FPGA_FIFO_CONTROLLER.wm_val = 8915756 11 14
USER.PER_PHY_FPGA.FIFO_CONTROLLER.USER_PER_PHY_FPGA_FIFO_CONTROLLER.reserved.50 = 8915756 15 31
USER.JTAG.USER_USER_JTAG_0 = 8915760 0 31
USER.JTAG.USER_USER_JTAG_1 = 8915764 0 31
USER.JTAG.USER_USER_JTAG_0.pcie_phy_bypass = 8915760 0 0
USER.JTAG.USER_USER_JTAG_0.dft_tap_only = 8915760 1 1
USER.JTAG.USER_USER_JTAG_0.dft_tap_bypass = 8915760 2 2
USER.JTAG.USER_USER_JTAG_0.reserved.51 = 8915760 3 31
USER.JTAG.USER_USER_JTAG_1.dft_idcode_dev_id = 8915764 0 31
USER.DIVIDER.STAT_CTL = 8915768 0 31
USER.DIVIDER.DENOMINATOR = 8915772 0 31
USER.DIVIDER.NUMERASTOR_L = 8915776 0 31
USER.DIVIDER.NUMERASTOR_H = 8915780 0 31
USER.DIVIDER.RATIO = 8915784 0 31
USER.DIVIDER.STAT_CTL.status = 8915768 0 7
USER.DIVIDER.STAT_CTL.reserved.52 = 8915768 8 28
USER.DIVIDER.STAT_CTL.busy = 8915768 29 29
USER.DIVIDER.STAT_CTL.go = 8915768 30 30
USER.DIVIDER.STAT_CTL.lock = 8915768 31 31
USER.DIVIDER.DENOMINATOR.denominator = 8915772 0 31
USER.DIVIDER.NUMERASTOR_L.numerator_l = 8915776 0 31
USER.DIVIDER.NUMERASTOR_H.numerator_h = 8915780 0 31
USER.DIVIDER.RATIO.ratio = 8915784 0 31
USER.USER_ICR.ICC = 8915788 0 31
USER.USER_ICR.ICR = 8915792 0 31
USER.USER_ICR.ICM = 8915796 0 31
USER.USER_ICR.ICS = 8915800 0 31
USER.USER_ICR.IMV = 8915804 0 31
USER.USER_ICR.IMS = 8915808 0 31
USER.USER_ICR.IMC = 8915812 0 31
USER.USER_ICR.ICC.timer_int0_mode = 8915788 0 0
USER.USER_ICR.ICC.timer_int1_mode = 8915788 1 1
USER.USER_ICR.ICC.timer_int2_mode = 8915788 2 2
USER.USER_ICR.ICC.timer_int3_mode = 8915788 3 3
USER.USER_ICR.ICC.timer_int_led_mode = 8915788 4 4
USER.USER_ICR.ICC.no_match_serial_mode = 8915788 5 5
USER.USER_ICR.ICC.no_match_eprom_mode = 8915788 6 6
USER.USER_ICR.ICC.dft_ahb_slv_err_mode = 8915788 7 7
USER.USER_ICR.ICC.mac_cpu_int_0_mode = 8915788 8 8
USER.USER_ICR.ICC.mac_cpu_int_1_mode = 8915788 9 9
USER.USER_ICR.ICC.mac_cpu_int_2_mode = 8915788 10 10
USER.USER_ICR.ICC.mac_cpu_int_3_mode = 8915788 11 11
USER.USER_ICR.ICC.mac_cpu_int_4_mode = 8915788 12 12
USER.USER_ICR.ICC.mac_cpu_int_5_mode = 8915788 13 13
USER.USER_ICR.ICC.mac_cpu_int_6_mode = 8915788 14 14
USER.USER_ICR.ICC.mac_cpu_int_7_mode = 8915788 15 15
USER.USER_ICR.ICC.sw_int_0_mode = 8915788 16 16
USER.USER_ICR.ICC.sw_int_1_mode = 8915788 17 17
USER.USER_ICR.ICC.sw_int_2_mode = 8915788 18 18
USER.USER_ICR.ICC.sw_int_3_mode = 8915788 19 19
USER.USER_ICR.ICC.sw_int_4_mode = 8915788 20 20
USER.USER_ICR.ICC.sdp_10_int_mode = 8915788 21 21
USER.USER_ICR.ICC.sdp_11_int_mode = 8915788 22 22
USER.USER_ICR.ICC.sdp_12_int_mode = 8915788 23 23
USER.USER_ICR.ICC.sdp_13_int_mode = 8915788 24 24
USER.USER_ICR.ICC.sdp_14_int_mode = 8915788 25 25
USER.USER_ICR.ICC.sdp_15_int_mode = 8915788 26 26
USER.USER_ICR.ICC.rf_kill_int_mode = 8915788 27 27
USER.USER_ICR.ICC.fw_int_0_mode = 8915788 28 28
USER.USER_ICR.ICC.fw_int_1_mode = 8915788 29 29
USER.USER_ICR.ICC.fw_int_2_mode = 8915788 30 30
USER.USER_ICR.ICC.fw_int_3_mode = 8915788 31 31
USER.USER_ICR.ICR.timer_int0 = 8915792 0 0
USER.USER_ICR.ICR.timer_int1 = 8915792 1 1
USER.USER_ICR.ICR.timer_int2 = 8915792 2 2
USER.USER_ICR.ICR.timer_int3 = 8915792 3 3
USER.USER_ICR.ICR.timer_int_led = 8915792 4 4
USER.USER_ICR.ICR.no_match_serial = 8915792 5 5
USER.USER_ICR.ICR.no_match_eprom = 8915792 6 6
USER.USER_ICR.ICR.dft_ahb_slv_err = 8915792 7 7
USER.USER_ICR.ICR.mac_cpu_int_0 = 8915792 8 8
USER.USER_ICR.ICR.mac_cpu_int_1 = 8915792 9 9
USER.USER_ICR.ICR.mac_cpu_int_2 = 8915792 10 10
USER.USER_ICR.ICR.mac_cpu_int_3 = 8915792 11 11
USER.USER_ICR.ICR.mac_cpu_int_4 = 8915792 12 12
USER.USER_ICR.ICR.mac_cpu_int_5 = 8915792 13 13
USER.USER_ICR.ICR.mac_cpu_int_6 = 8915792 14 14
USER.USER_ICR.ICR.mac_cpu_int_7 = 8915792 15 15
USER.USER_ICR.ICR.sw_int_0 = 8915792 16 16
USER.USER_ICR.ICR.sw_int_1 = 8915792 17 17
USER.USER_ICR.ICR.sw_int_2 = 8915792 18 18
USER.USER_ICR.ICR.sw_int_3 = 8915792 19 19
USER.USER_ICR.ICR.sw_int_4 = 8915792 20 20
USER.USER_ICR.ICR.sdp_10_int = 8915792 21 21
USER.USER_ICR.ICR.sdp_11_int = 8915792 22 22
USER.USER_ICR.ICR.sdp_12_int = 8915792 23 23
USER.USER_ICR.ICR.sdp_13_int = 8915792 24 24
USER.USER_ICR.ICR.sdp_14_int = 8915792 25 25
USER.USER_ICR.ICR.sdp_15_int = 8915792 26 26
USER.USER_ICR.ICR.rf_kill_int = 8915792 27 27
USER.USER_ICR.ICR.fw_int_0 = 8915792 28 28
USER.USER_ICR.ICR.fw_int_1 = 8915792 29 29
USER.USER_ICR.ICR.fw_int_2 = 8915792 30 30
USER.USER_ICR.ICR.fw_int_3 = 8915792 31 31
USER.USER_ICR.ICM.timer_int0_masked = 8915796 0 0
USER.USER_ICR.ICM.timer_int1_masked = 8915796 1 1
USER.USER_ICR.ICM.timer_int2_masked = 8915796 2 2
USER.USER_ICR.ICM.timer_int3_masked = 8915796 3 3
USER.USER_ICR.ICM.timer_int_led_masked = 8915796 4 4
USER.USER_ICR.ICM.no_match_serial_masked = 8915796 5 5
USER.USER_ICR.ICM.no_match_eprom_masked = 8915796 6 6
USER.USER_ICR.ICM.dft_ahb_slv_err_masked = 8915796 7 7
USER.USER_ICR.ICM.mac_cpu_int_0_masked = 8915796 8 8
USER.USER_ICR.ICM.mac_cpu_int_1_masked = 8915796 9 9
USER.USER_ICR.ICM.mac_cpu_int_2_masked = 8915796 10 10
USER.USER_ICR.ICM.mac_cpu_int_3_masked = 8915796 11 11
USER.USER_ICR.ICM.mac_cpu_int_4_masked = 8915796 12 12
USER.USER_ICR.ICM.mac_cpu_int_5_masked = 8915796 13 13
USER.USER_ICR.ICM.mac_cpu_int_6_masked = 8915796 14 14
USER.USER_ICR.ICM.mac_cpu_int_7_masked = 8915796 15 15
USER.USER_ICR.ICM.sw_int_0_masked = 8915796 16 16
USER.USER_ICR.ICM.sw_int_1_masked = 8915796 17 17
USER.USER_ICR.ICM.sw_int_2_masked = 8915796 18 18
USER.USER_ICR.ICM.sw_int_3_masked = 8915796 19 19
USER.USER_ICR.ICM.sw_int_4_masked = 8915796 20 20
USER.USER_ICR.ICM.sdp_10_int_masked = 8915796 21 21
USER.USER_ICR.ICM.sdp_11_int_masked = 8915796 22 22
USER.USER_ICR.ICM.sdp_12_int_masked = 8915796 23 23
USER.USER_ICR.ICM.sdp_13_int_masked = 8915796 24 24
USER.USER_ICR.ICM.sdp_14_int_masked = 8915796 25 25
USER.USER_ICR.ICM.sdp_15_int_masked = 8915796 26 26
USER.USER_ICR.ICM.rf_kill_int_masked = 8915796 27 27
USER.USER_ICR.ICM.fw_int_0_masked = 8915796 28 28
USER.USER_ICR.ICM.fw_int_1_masked = 8915796 29 29
USER.USER_ICR.ICM.fw_int_2_masked = 8915796 30 30
USER.USER_ICR.ICM.fw_int_3_masked = 8915796 31 31
USER.USER_ICR.ICS.timer_int0_set = 8915800 0 0
USER.USER_ICR.ICS.timer_int1_set = 8915800 1 1
USER.USER_ICR.ICS.timer_int2_set = 8915800 2 2
USER.USER_ICR.ICS.timer_int3_set = 8915800 3 3
USER.USER_ICR.ICS.timer_int_led_set = 8915800 4 4
USER.USER_ICR.ICS.no_match_serial_set = 8915800 5 5
USER.USER_ICR.ICS.no_match_eprom_set = 8915800 6 6
USER.USER_ICR.ICS.dft_ahb_slv_err_set = 8915800 7 7
USER.USER_ICR.ICS.mac_cpu_int_0_set = 8915800 8 8
USER.USER_ICR.ICS.mac_cpu_int_1_set = 8915800 9 9
USER.USER_ICR.ICS.mac_cpu_int_2_set = 8915800 10 10
USER.USER_ICR.ICS.mac_cpu_int_3_set = 8915800 11 11
USER.USER_ICR.ICS.mac_cpu_int_4_set = 8915800 12 12
USER.USER_ICR.ICS.mac_cpu_int_5_set = 8915800 13 13
USER.USER_ICR.ICS.mac_cpu_int_6_set = 8915800 14 14
USER.USER_ICR.ICS.mac_cpu_int_7_set = 8915800 15 15
USER.USER_ICR.ICS.sw_int_0_set = 8915800 16 16
USER.USER_ICR.ICS.sw_int_1_set = 8915800 17 17
USER.USER_ICR.ICS.sw_int_2_set = 8915800 18 18
USER.USER_ICR.ICS.sw_int_3_set = 8915800 19 19
USER.USER_ICR.ICS.sw_int_4_set = 8915800 20 20
USER.USER_ICR.ICS.sdp_10_int_set = 8915800 21 21
USER.USER_ICR.ICS.sdp_11_int_set = 8915800 22 22
USER.USER_ICR.ICS.sdp_12_int_set = 8915800 23 23
USER.USER_ICR.ICS.sdp_13_int_set = 8915800 24 24
USER.USER_ICR.ICS.sdp_14_int_set = 8915800 25 25
USER.USER_ICR.ICS.sdp_15_int_set = 8915800 26 26
USER.USER_ICR.ICS.rf_kill_int_set = 8915800 27 27
USER.USER_ICR.ICS.fw_int_0_set = 8915800 28 28
USER.USER_ICR.ICS.fw_int_1_set = 8915800 29 29
USER.USER_ICR.ICS.fw_int_2_set = 8915800 30 30
USER.USER_ICR.ICS.fw_int_3_set = 8915800 31 31
USER.USER_ICR.IMV.timer_int0_mask = 8915804 0 0
USER.USER_ICR.IMV.timer_int1_mask = 8915804 1 1
USER.USER_ICR.IMV.timer_int2_mask = 8915804 2 2
USER.USER_ICR.IMV.timer_int3_mask = 8915804 3 3
USER.USER_ICR.IMV.timer_int_led_mask = 8915804 4 4
USER.USER_ICR.IMV.no_match_serial_mask = 8915804 5 5
USER.USER_ICR.IMV.no_match_eprom_mask = 8915804 6 6
USER.USER_ICR.IMV.dft_ahb_slv_err_mask = 8915804 7 7
USER.USER_ICR.IMV.mac_cpu_int_0_mask = 8915804 8 8
USER.USER_ICR.IMV.mac_cpu_int_1_mask = 8915804 9 9
USER.USER_ICR.IMV.mac_cpu_int_2_mask = 8915804 10 10
USER.USER_ICR.IMV.mac_cpu_int_3_mask = 8915804 11 11
USER.USER_ICR.IMV.mac_cpu_int_4_mask = 8915804 12 12
USER.USER_ICR.IMV.mac_cpu_int_5_mask = 8915804 13 13
USER.USER_ICR.IMV.mac_cpu_int_6_mask = 8915804 14 14
USER.USER_ICR.IMV.mac_cpu_int_7_mask = 8915804 15 15
USER.USER_ICR.IMV.sw_int_0_mask = 8915804 16 16
USER.USER_ICR.IMV.sw_int_1_mask = 8915804 17 17
USER.USER_ICR.IMV.sw_int_2_mask = 8915804 18 18
USER.USER_ICR.IMV.sw_int_3_mask = 8915804 19 19
USER.USER_ICR.IMV.sw_int_4_mask = 8915804 20 20
USER.USER_ICR.IMV.sdp_10_int_mask = 8915804 21 21
USER.USER_ICR.IMV.sdp_11_int_mask = 8915804 22 22
USER.USER_ICR.IMV.sdp_12_int_mask = 8915804 23 23
USER.USER_ICR.IMV.sdp_13_int_mask = 8915804 24 24
USER.USER_ICR.IMV.sdp_14_int_mask = 8915804 25 25
USER.USER_ICR.IMV.sdp_15_int_mask = 8915804 26 26
USER.USER_ICR.IMV.rf_kill_int_mask = 8915804 27 27
USER.USER_ICR.IMV.fw_int_0_mask = 8915804 28 28
USER.USER_ICR.IMV.fw_int_1_mask = 8915804 29 29
USER.USER_ICR.IMV.fw_int_2_mask = 8915804 30 30
USER.USER_ICR.IMV.fw_int_3_mask = 8915804 31 31
USER.USER_ICR.IMS.timer_int0_mask_set = 8915808 0 0
USER.USER_ICR.IMS.timer_int1_mask_set = 8915808 1 1
USER.USER_ICR.IMS.timer_int2_mask_set = 8915808 2 2
USER.USER_ICR.IMS.timer_int3_mask_set = 8915808 3 3
USER.USER_ICR.IMS.timer_int_led_mask_set = 8915808 4 4
USER.USER_ICR.IMS.no_match_serial_mask_set = 8915808 5 5
USER.USER_ICR.IMS.no_match_eprom_mask_set = 8915808 6 6
USER.USER_ICR.IMS.dft_ahb_slv_err_mask_set = 8915808 7 7
USER.USER_ICR.IMS.mac_cpu_int_0_mask_set = 8915808 8 8
USER.USER_ICR.IMS.mac_cpu_int_1_mask_set = 8915808 9 9
USER.USER_ICR.IMS.mac_cpu_int_2_mask_set = 8915808 10 10
USER.USER_ICR.IMS.mac_cpu_int_3_mask_set = 8915808 11 11
USER.USER_ICR.IMS.mac_cpu_int_4_mask_set = 8915808 12 12
USER.USER_ICR.IMS.mac_cpu_int_5_mask_set = 8915808 13 13
USER.USER_ICR.IMS.mac_cpu_int_6_mask_set = 8915808 14 14
USER.USER_ICR.IMS.mac_cpu_int_7_mask_set = 8915808 15 15
USER.USER_ICR.IMS.sw_int_0_mask_set = 8915808 16 16
USER.USER_ICR.IMS.sw_int_1_mask_set = 8915808 17 17
USER.USER_ICR.IMS.sw_int_2_mask_set = 8915808 18 18
USER.USER_ICR.IMS.sw_int_3_mask_set = 8915808 19 19
USER.USER_ICR.IMS.sw_int_4_mask_set = 8915808 20 20
USER.USER_ICR.IMS.sdp_10_int_mask_set = 8915808 21 21
USER.USER_ICR.IMS.sdp_11_int_mask_set = 8915808 22 22
USER.USER_ICR.IMS.sdp_12_int_mask_set = 8915808 23 23
USER.USER_ICR.IMS.sdp_13_int_mask_set = 8915808 24 24
USER.USER_ICR.IMS.sdp_14_int_mask_set = 8915808 25 25
USER.USER_ICR.IMS.sdp_15_int_mask_set = 8915808 26 26
USER.USER_ICR.IMS.rf_kill_int_mask_set = 8915808 27 27
USER.USER_ICR.IMS.fw_int_0_mask_set = 8915808 28 28
USER.USER_ICR.IMS.fw_int_1_mask_set = 8915808 29 29
USER.USER_ICR.IMS.fw_int_2_mask_set = 8915808 30 30
USER.USER_ICR.IMS.fw_int_3_mask_set = 8915808 31 31
USER.USER_ICR.IMC.timer_int0_mask_clr = 8915812 0 0
USER.USER_ICR.IMC.timer_int1_mask_clr = 8915812 1 1
USER.USER_ICR.IMC.timer_int2_mask_clr = 8915812 2 2
USER.USER_ICR.IMC.timer_int3_mask_clr = 8915812 3 3
USER.USER_ICR.IMC.timer_int_led_mask_clr = 8915812 4 4
USER.USER_ICR.IMC.no_match_serial_mask_clr = 8915812 5 5
USER.USER_ICR.IMC.no_match_eprom_mask_clr = 8915812 6 6
USER.USER_ICR.IMC.dft_ahb_slv_err_mask_clr = 8915812 7 7
USER.USER_ICR.IMC.mac_cpu_int_0_mask_clr = 8915812 8 8
USER.USER_ICR.IMC.mac_cpu_int_1_mask_clr = 8915812 9 9
USER.USER_ICR.IMC.mac_cpu_int_2_mask_clr = 8915812 10 10
USER.USER_ICR.IMC.mac_cpu_int_3_mask_clr = 8915812 11 11
USER.USER_ICR.IMC.mac_cpu_int_4_mask_clr = 8915812 12 12
USER.USER_ICR.IMC.mac_cpu_int_5_mask_clr = 8915812 13 13
USER.USER_ICR.IMC.mac_cpu_int_6_mask_clr = 8915812 14 14
USER.USER_ICR.IMC.mac_cpu_int_7_mask_clr = 8915812 15 15
USER.USER_ICR.IMC.sw_int_0_mask_clr = 8915812 16 16
USER.USER_ICR.IMC.sw_int_1_mask_clr = 8915812 17 17
USER.USER_ICR.IMC.sw_int_2_mask_clr = 8915812 18 18
USER.USER_ICR.IMC.sw_int_3_mask_clr = 8915812 19 19
USER.USER_ICR.IMC.sw_int_4_mask_clr = 8915812 20 20
USER.USER_ICR.IMC.sdp_10_int_mask_clr = 8915812 21 21
USER.USER_ICR.IMC.sdp_11_int_mask_clr = 8915812 22 22
USER.USER_ICR.IMC.sdp_12_int_mask_clr = 8915812 23 23
USER.USER_ICR.IMC.sdp_13_int_mask_clr = 8915812 24 24
USER.USER_ICR.IMC.sdp_14_int_mask_clr = 8915812 25 25
USER.USER_ICR.IMC.sdp_15_int_mask_clr = 8915812 26 26
USER.USER_ICR.IMC.rf_kill_int_mask_clr = 8915812 27 27
USER.USER_ICR.IMC.fw_int_0_mask_clr = 8915812 28 28
USER.USER_ICR.IMC.fw_int_1_mask_clr = 8915812 29 29
USER.USER_ICR.IMC.fw_int_2_mask_clr = 8915812 30 30
USER.USER_ICR.IMC.fw_int_3_mask_clr = 8915812 31 31
USER.AP.USER_USER_AP_0 = 8915816 0 31
USER.AP.USER_USER_AP_0.ap0_ahb_sel = 8915816 0 0
USER.AP.USER_USER_AP_0.ap1_ahb_sel = 8915816 1 1
USER.AP.USER_USER_AP_0.reserved.53 = 8915816 2 31
USER.SDP.USER_SDP_OE_0 = 8915820 0 31
USER.SDP.USER_SDP_OE_1 = 8915824 0 31
USER.SDP.USER_SDP_0 = 8915828 0 31
USER.SDP.USER_SDP_1 = 8915832 0 31
USER.SDP.USER_SDP_DATA_IN_0 = 8915836 0 31
USER.SDP.USER_SDP_DATA_IN_1 = 8915840 0 31
USER.SDP.USER_SDP_CTL = 8915844 0 31
USER.SDP.USER_SDP_CLR_31_0 = 8915848 0 31
USER.SDP.USER_SDP_CLR_52_32 = 8915852 0 31
USER.SDP.USER_SDP_SET_31_0 = 8915856 0 31
USER.SDP.USER_SDP_SET_52_32 = 8915860 0 31
USER.SDP.USER_SDP_STAT_31_0 = 8915864 0 31
USER.SDP.USER_SDP_STAT_52_32 = 8915868 0 31
USER.SDP.PWM = 8915872 0 159
USER.SDP.SDP_INT = 8915892 0 31
USER.SDP.USER_SDP_OE_0.sdp_oe_31_0 = 8915820 0 31
USER.SDP.USER_SDP_OE_1.sdp_oe_51_32 = 8915824 0 19
USER.SDP.USER_SDP_OE_1.reserved.54 = 8915824 20 21
USER.SDP.USER_SDP_OE_1.rf_ctl_oe_2_0 = 8915824 22 24
USER.SDP.USER_SDP_OE_1.reserved.55 = 8915824 25 31
USER.SDP.USER_SDP_0.sdp_dout_31_0 = 8915828 0 31
USER.SDP.USER_SDP_1.sdp_dout_51_32 = 8915832 0 19
USER.SDP.USER_SDP_1.reserved.56 = 8915832 20 31
USER.SDP.USER_SDP_DATA_IN_0.per_dfp_sdp_31_0_sync = 8915836 0 31
USER.SDP.USER_SDP_DATA_IN_1.per_dfp_sdp_51_32_sync = 8915840 0 19
USER.SDP.USER_SDP_DATA_IN_1.reserved.57 = 8915840 20 31
USER.SDP.USER_SDP_CTL.sdp_combine_mode_en = 8915844 0 0
USER.SDP.USER_SDP_CTL.reserved.58 = 8915844 1 31
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_0 = 8915848 0 0
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_1 = 8915848 1 1
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_2 = 8915848 2 2
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_3 = 8915848 3 3
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_4 = 8915848 4 4
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_5 = 8915848 5 5
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_6 = 8915848 6 6
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_7 = 8915848 7 7
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_8 = 8915848 8 8
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_9 = 8915848 9 9
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_10 = 8915848 10 10
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_11 = 8915848 11 11
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_12 = 8915848 12 12
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_13 = 8915848 13 13
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_14 = 8915848 14 14
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_15 = 8915848 15 15
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_16 = 8915848 16 16
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_17 = 8915848 17 17
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_18 = 8915848 18 18
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_19 = 8915848 19 19
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_20 = 8915848 20 20
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_21 = 8915848 21 21
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_22 = 8915848 22 22
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_23 = 8915848 23 23
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_24 = 8915848 24 24
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_25 = 8915848 25 25
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_26 = 8915848 26 26
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_27 = 8915848 27 27
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_28 = 8915848 28 28
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_29 = 8915848 29 29
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_30 = 8915848 30 30
USER.SDP.USER_SDP_CLR_31_0.sdp_clr_31 = 8915848 31 31
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_32 = 8915852 0 0
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_33 = 8915852 1 1
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_34 = 8915852 2 2
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_35 = 8915852 3 3
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_36 = 8915852 4 4
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_37 = 8915852 5 5
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_38 = 8915852 6 6
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_39 = 8915852 7 7
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_40 = 8915852 8 8
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_41 = 8915852 9 9
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_42 = 8915852 10 10
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_43 = 8915852 11 11
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_44 = 8915852 12 12
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_45 = 8915852 13 13
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_46 = 8915852 14 14
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_47 = 8915852 15 15
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_48 = 8915852 16 16
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_49 = 8915852 17 17
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_50 = 8915852 18 18
USER.SDP.USER_SDP_CLR_52_32.sdp_clr_51 = 8915852 19 19
USER.SDP.USER_SDP_CLR_52_32.reserved.59 = 8915852 20 31
USER.SDP.USER_SDP_SET_31_0.sdp_set_0 = 8915856 0 0
USER.SDP.USER_SDP_SET_31_0.sdp_set_1 = 8915856 1 1
USER.SDP.USER_SDP_SET_31_0.sdp_set_2 = 8915856 2 2
USER.SDP.USER_SDP_SET_31_0.sdp_set_3 = 8915856 3 3
USER.SDP.USER_SDP_SET_31_0.sdp_set_4 = 8915856 4 4
USER.SDP.USER_SDP_SET_31_0.sdp_set_5 = 8915856 5 5
USER.SDP.USER_SDP_SET_31_0.sdp_set_6 = 8915856 6 6
USER.SDP.USER_SDP_SET_31_0.sdp_set_7 = 8915856 7 7
USER.SDP.USER_SDP_SET_31_0.sdp_set_8 = 8915856 8 8
USER.SDP.USER_SDP_SET_31_0.sdp_set_9 = 8915856 9 9
USER.SDP.USER_SDP_SET_31_0.sdp_set_10 = 8915856 10 10
USER.SDP.USER_SDP_SET_31_0.sdp_set_11 = 8915856 11 11
USER.SDP.USER_SDP_SET_31_0.sdp_set_12 = 8915856 12 12
USER.SDP.USER_SDP_SET_31_0.sdp_set_13 = 8915856 13 13
USER.SDP.USER_SDP_SET_31_0.sdp_set_14 = 8915856 14 14
USER.SDP.USER_SDP_SET_31_0.sdp_set_15 = 8915856 15 15
USER.SDP.USER_SDP_SET_31_0.sdp_set_16 = 8915856 16 16
USER.SDP.USER_SDP_SET_31_0.sdp_set_17 = 8915856 17 17
USER.SDP.USER_SDP_SET_31_0.sdp_set_18 = 8915856 18 18
USER.SDP.USER_SDP_SET_31_0.sdp_set_19 = 8915856 19 19
USER.SDP.USER_SDP_SET_31_0.sdp_set_20 = 8915856 20 20
USER.SDP.USER_SDP_SET_31_0.sdp_set_21 = 8915856 21 21
USER.SDP.USER_SDP_SET_31_0.sdp_set_22 = 8915856 22 22
USER.SDP.USER_SDP_SET_31_0.sdp_set_23 = 8915856 23 23
USER.SDP.USER_SDP_SET_31_0.sdp_set_24 = 8915856 24 24
USER.SDP.USER_SDP_SET_31_0.sdp_set_25 = 8915856 25 25
USER.SDP.USER_SDP_SET_31_0.sdp_set_26 = 8915856 26 26
USER.SDP.USER_SDP_SET_31_0.sdp_set_27 = 8915856 27 27
USER.SDP.USER_SDP_SET_31_0.sdp_set_28 = 8915856 28 28
USER.SDP.USER_SDP_SET_31_0.sdp_set_29 = 8915856 29 29
USER.SDP.USER_SDP_SET_31_0.sdp_set_30 = 8915856 30 30
USER.SDP.USER_SDP_SET_31_0.sdp_set_31 = 8915856 31 31
USER.SDP.USER_SDP_SET_52_32.sdp_set_32 = 8915860 0 0
USER.SDP.USER_SDP_SET_52_32.sdp_set_33 = 8915860 1 1
USER.SDP.USER_SDP_SET_52_32.sdp_set_34 = 8915860 2 2
USER.SDP.USER_SDP_SET_52_32.sdp_set_35 = 8915860 3 3
USER.SDP.USER_SDP_SET_52_32.sdp_set_36 = 8915860 4 4
USER.SDP.USER_SDP_SET_52_32.sdp_set_37 = 8915860 5 5
USER.SDP.USER_SDP_SET_52_32.sdp_set_38 = 8915860 6 6
USER.SDP.USER_SDP_SET_52_32.sdp_set_39 = 8915860 7 7
USER.SDP.USER_SDP_SET_52_32.sdp_set_40 = 8915860 8 8
USER.SDP.USER_SDP_SET_52_32.sdp_set_41 = 8915860 9 9
USER.SDP.USER_SDP_SET_52_32.sdp_set_42 = 8915860 10 10
USER.SDP.USER_SDP_SET_52_32.sdp_set_43 = 8915860 11 11
USER.SDP.USER_SDP_SET_52_32.sdp_set_44 = 8915860 12 12
USER.SDP.USER_SDP_SET_52_32.sdp_set_45 = 8915860 13 13
USER.SDP.USER_SDP_SET_52_32.sdp_set_46 = 8915860 14 14
USER.SDP.USER_SDP_SET_52_32.sdp_set_47 = 8915860 15 15
USER.SDP.USER_SDP_SET_52_32.sdp_set_48 = 8915860 16 16
USER.SDP.USER_SDP_SET_52_32.sdp_set_49 = 8915860 17 17
USER.SDP.USER_SDP_SET_52_32.sdp_set_50 = 8915860 18 18
USER.SDP.USER_SDP_SET_52_32.sdp_set_51 = 8915860 19 19
USER.SDP.USER_SDP_SET_52_32.reserved.60 = 8915860 20 31
USER.SDP.USER_SDP_STAT_31_0.sdp_stat_31_0 = 8915864 0 31
USER.SDP.USER_SDP_STAT_52_32.sdp_stat_51_32 = 8915868 0 19
USER.SDP.USER_SDP_STAT_52_32.reserved.61 = 8915868 20 31
USER.SDP.PWM.USER_PMW_CTL = 8915872 0 31
USER.SDP.PWM.USER_PWM_VAL_0 = 8915876 0 31
USER.SDP.PWM.USER_PWM_VAL_1 = 8915880 0 31
USER.SDP.PWM.USER_PWM_VAL_2 = 8915884 0 31
USER.SDP.PWM.USER_PWM_VAL_3 = 8915888 0 31
USER.SDP.PWM.USER_PMW_CTL.sdp_0_en = 8915872 0 0
USER.SDP.PWM.USER_PMW_CTL.sdp_1_en = 8915872 1 1
USER.SDP.PWM.USER_PMW_CTL.sdp_2_en = 8915872 2 2
USER.SDP.PWM.USER_PMW_CTL.sdp_3_en = 8915872 3 3
USER.SDP.PWM.USER_PMW_CTL.reserved.62 = 8915872 4 31
USER.SDP.PWM.USER_PWM_VAL_0.val_0 = 8915876 0 15
USER.SDP.PWM.USER_PWM_VAL_0.reserved.63 = 8915876 16 31
USER.SDP.PWM.USER_PWM_VAL_1.val_1 = 8915880 0 15
USER.SDP.PWM.USER_PWM_VAL_1.reserved.64 = 8915880 16 31
USER.SDP.PWM.USER_PWM_VAL_2.val_2 = 8915884 0 15
USER.SDP.PWM.USER_PWM_VAL_2.reserved.65 = 8915884 16 31
USER.SDP.PWM.USER_PWM_VAL_3.val_3 = 8915888 0 15
USER.SDP.PWM.USER_PWM_VAL_3.reserved.66 = 8915888 16 31
USER.SDP.SDP_INT.SDP_INT_CTL = 8915892 0 31
USER.SDP.SDP_INT.SDP_INT_CTL.on_posedge_en_10 = 8915892 0 0
USER.SDP.SDP_INT.SDP_INT_CTL.on_posedge_en_11 = 8915892 1 1
USER.SDP.SDP_INT.SDP_INT_CTL.on_posedge_en_12 = 8915892 2 2
USER.SDP.SDP_INT.SDP_INT_CTL.on_posedge_en_13 = 8915892 3 3
USER.SDP.SDP_INT.SDP_INT_CTL.on_posedge_en_14 = 8915892 4 4
USER.SDP.SDP_INT.SDP_INT_CTL.on_posedge_en_15 = 8915892 5 5
USER.SDP.SDP_INT.SDP_INT_CTL.reserved.67 = 8915892 6 31
USER.LFSR.USER_LFSR_POLYNOM = 8915896 0 31
USER.LFSR.USER_LFSR_SEED = 8915900 0 31
USER.LFSR.USER_LFSR_CTL = 8915904 0 31
USER.LFSR.USER_LFSR_VAL = 8915908 0 31
USER.LFSR.USER_LFSR_POLYNOM.polynom = 8915896 0 31
USER.LFSR.USER_LFSR_SEED.seed = 8915900 0 31
USER.LFSR.USER_LFSR_CTL.en = 8915904 0 0
USER.LFSR.USER_LFSR_CTL.seed_load = 8915904 1 1
USER.LFSR.USER_LFSR_CTL.order = 8915904 2 6
USER.LFSR.USER_LFSR_CTL.reserved.68 = 8915904 7 31
USER.LFSR.USER_LFSR_VAL.val = 8915908 0 31
USER.RM_ONE_PORT.USER_USER_MEM_0 = 8915912 0 31
USER.RM_ONE_PORT.USER_USER_MEM_1 = 8915916 0 31
USER.RM_ONE_PORT.USER_USER_MEM_2 = 8915920 0 31
USER.RM_ONE_PORT.USER_USER_MEM_3 = 8915924 0 31
USER.RM_ONE_PORT.USER_USER_MEM_4 = 8915928 0 31
USER.RM_ONE_PORT.USER_USER_RM_ONE_PORT_5 = 8915932 0 31
USER.RM_ONE_PORT.USER_USER_MEM_0.cafe1p32x60 = 8915912 0 3
USER.RM_ONE_PORT.USER_USER_MEM_0.cafe1p64x132 = 8915912 4 7
USER.RM_ONE_PORT.USER_USER_MEM_0.user1p512x32 = 8915912 8 11
USER.RM_ONE_PORT.USER_USER_MEM_0.user1p64x32 = 8915912 12 15
USER.RM_ONE_PORT.USER_USER_MEM_0.user_cpu_1p8192x32_0 = 8915912 16 19
USER.RM_ONE_PORT.USER_USER_MEM_0.user_cpu_1p8192x32_1 = 8915912 20 23
USER.RM_ONE_PORT.USER_USER_MEM_0.dma1p384x32_0 = 8915912 24 27
USER.RM_ONE_PORT.USER_USER_MEM_0.dma1p384x32_1 = 8915912 28 31
USER.RM_ONE_PORT.USER_USER_MEM_1.user_cpu_1p2048x32_0 = 8915916 0 3
USER.RM_ONE_PORT.USER_USER_MEM_1.user_cpu_1p2048x32_1 = 8915916 4 7
USER.RM_ONE_PORT.USER_USER_MEM_1.user_cpu_1p2048x32_2 = 8915916 8 11
USER.RM_ONE_PORT.USER_USER_MEM_1.user_cpu_1p2048x32_3 = 8915916 12 15
USER.RM_ONE_PORT.USER_USER_MEM_1.user_cpu_1p2048x32_4 = 8915916 16 19
USER.RM_ONE_PORT.USER_USER_MEM_1.user_cpu_1p2048x32_5 = 8915916 20 23
USER.RM_ONE_PORT.USER_USER_MEM_1.user_cpu_1p2048x32_6 = 8915916 24 27
USER.RM_ONE_PORT.USER_USER_MEM_1.user_cpu_1p2048x32_7 = 8915916 28 31
USER.RM_ONE_PORT.USER_USER_MEM_2.user_cpuphy_1p2048x32_0 = 8915920 0 3
USER.RM_ONE_PORT.USER_USER_MEM_2.user_cpuphy_1p2048x32_1 = 8915920 4 7
USER.RM_ONE_PORT.USER_USER_MEM_2.user_cpuphy_1p2048x32_2 = 8915920 8 11
USER.RM_ONE_PORT.USER_USER_MEM_2.user_cpuphy_1p2048x32_3 = 8915920 12 15
USER.RM_ONE_PORT.USER_USER_MEM_2.user_cpuphy_1p2048x32_4 = 8915920 16 19
USER.RM_ONE_PORT.USER_USER_MEM_2.user_cpuphy_1p2048x32_5 = 8915920 20 23
USER.RM_ONE_PORT.USER_USER_MEM_2.user_cpuphy_1p2048x32_6 = 8915920 24 27
USER.RM_ONE_PORT.USER_USER_MEM_2.user_cpuphy_1p2048x32_7 = 8915920 28 31
USER.RM_ONE_PORT.USER_USER_MEM_3.user_cpuphy_1p2048x32_8 = 8915924 0 3
USER.RM_ONE_PORT.USER_USER_MEM_3.user_cpuphy_1p2048x32_9 = 8915924 4 7
USER.RM_ONE_PORT.USER_USER_MEM_3.user_cpuphy_1p2048x32_10 = 8915924 8 11
USER.RM_ONE_PORT.USER_USER_MEM_3.user_cpuphy_1p2048x32_11 = 8915924 12 15
USER.RM_ONE_PORT.USER_USER_MEM_3.user_cpuphy_1p2048x32_12 = 8915924 16 19
USER.RM_ONE_PORT.USER_USER_MEM_3.user_cpuphy_1p2048x32_13 = 8915924 20 23
USER.RM_ONE_PORT.USER_USER_MEM_3.user_cpuphy_1p2048x32_14 = 8915924 24 27
USER.RM_ONE_PORT.USER_USER_MEM_3.user_cpuphy_1p2048x32_15 = 8915924 28 31
USER.RM_ONE_PORT.USER_USER_MEM_4.dma64x18 = 8915928 0 3
USER.RM_ONE_PORT.USER_USER_MEM_4.dma_descq_32x128_0 = 8915928 4 7
USER.RM_ONE_PORT.USER_USER_MEM_4.dma_descqfpga_32x128_0 = 8915928 8 11
USER.RM_ONE_PORT.USER_USER_MEM_4.user_cpu_1p8192x32_dccm = 8915928 12 15
USER.RM_ONE_PORT.USER_USER_MEM_4.user_periph8192_0 = 8915928 16 19
USER.RM_ONE_PORT.USER_USER_MEM_4.user_periph8192_1 = 8915928 20 23
USER.RM_ONE_PORT.USER_USER_MEM_4.user_periph8192_2 = 8915928 24 27
USER.RM_ONE_PORT.USER_USER_MEM_4.reserved.69 = 8915928 28 31
USER.RM_ONE_PORT.USER_USER_RM_ONE_PORT_5.dma_descq_32x128_1 = 8915932 0 3
USER.RM_ONE_PORT.USER_USER_RM_ONE_PORT_5.dma_descq_32x128_2 = 8915932 4 7
USER.RM_ONE_PORT.USER_USER_RM_ONE_PORT_5.dma_descqfpga_32x128_1 = 8915932 8 11
USER.RM_ONE_PORT.USER_USER_RM_ONE_PORT_5.dma_descq_vr_eo_32x128_0 = 8915932 12 15
USER.RM_ONE_PORT.USER_USER_RM_ONE_PORT_5.dma_descq_vr_eo_32x128_1 = 8915932 16 19
USER.RM_ONE_PORT.USER_USER_RM_ONE_PORT_5.dma_descq_vr_fpga_eo_32x128 = 8915932 20 23
USER.RM_ONE_PORT.USER_USER_RM_ONE_PORT_5.dma_descq_vr_32x128 = 8915932 24 27
USER.RM_ONE_PORT.USER_USER_RM_ONE_PORT_5.reserved.70 = 8915932 28 31
USER.RM_TWO_PORT.USER_USER_MEM_2P_0 = 8915936 0 31
USER.RM_TWO_PORT.USER_USER_RM_TWO_PORT_1 = 8915940 0 31
USER.RM_TWO_PORT.USER_USER_MEM_2P_0.user2p256x8_0 = 8915936 0 7
USER.RM_TWO_PORT.USER_USER_MEM_2P_0.user2p256x8_1 = 8915936 8 15
USER.RM_TWO_PORT.USER_USER_MEM_2P_0.dma2p_8x36_0 = 8915936 16 23
USER.RM_TWO_PORT.USER_USER_MEM_2P_0.dma2p_8x36_1 = 8915936 24 31
USER.RM_TWO_PORT.USER_USER_RM_TWO_PORT_1.dma2p64x32 = 8915940 0 7
USER.RM_TWO_PORT.USER_USER_RM_TWO_PORT_1.dma2p512x32 = 8915940 8 15
USER.RM_TWO_PORT.USER_USER_RM_TWO_PORT_1.dma2p256x32 = 8915940 16 23
USER.RM_TWO_PORT.USER_USER_RM_TWO_PORT_1.reserved.71 = 8915940 24 31
USER.MPM.USER_USER_MPM_0 = 8915944 0 31
USER.MPM.USER_USER_MPM_1 = 8915948 0 31
USER.MPM.USER_USER_MPM_2 = 8915952 0 31
USER.MPM.USER_USER_MPM_3 = 8915956 0 31
USER.MPM.USER_USER_MPM_4 = 8915960 0 31
USER.MPM.USER_USER_MPM_5 = 8915964 0 31
USER.MPM.USER_USER_MPM_6 = 8915968 0 31
USER.MPM.USER_USER_PHY_0 = 8915972 0 31
USER.MPM.USER_USER_MPM_8 = 8915976 0 31
USER.MPM.USER_USER_MPM_7 = 8915980 0 31
USER.MPM.USER_USER_MPM_0.dma1p384x32_pg_0 = 8915944 0 2
USER.MPM.USER_USER_MPM_0.reserved.72 = 8915944 3 3
USER.MPM.USER_USER_MPM_0.dma1p384x32_pg_1 = 8915944 4 6
USER.MPM.USER_USER_MPM_0.reserved.73 = 8915944 7 7
USER.MPM.USER_USER_MPM_0.dma64x18_pg = 8915944 8 10
USER.MPM.USER_USER_MPM_0.reserved.74 = 8915944 11 11
USER.MPM.USER_USER_MPM_0.dma2p_8x36_pg0 = 8915944 12 14
USER.MPM.USER_USER_MPM_0.reserved.75 = 8915944 15 15
USER.MPM.USER_USER_MPM_0.dma2p_8x36_pg1 = 8915944 16 18
USER.MPM.USER_USER_MPM_0.reserved.76 = 8915944 19 19
USER.MPM.USER_USER_MPM_0.dma_descq_32x128_pg = 8915944 20 22
USER.MPM.USER_USER_MPM_0.reserved.77 = 8915944 23 23
USER.MPM.USER_USER_MPM_0.dma_descqfpga_32x128_pg = 8915944 24 26
USER.MPM.USER_USER_MPM_0.reserved.78 = 8915944 27 27
USER.MPM.USER_USER_MPM_0.dma2p64x32_pg = 8915944 28 30
USER.MPM.USER_USER_MPM_0.reserved.79 = 8915944 31 31
USER.MPM.USER_USER_MPM_1.dma2p512x32_pg = 8915948 0 2
USER.MPM.USER_USER_MPM_1.reserved.80 = 8915948 3 3
USER.MPM.USER_USER_MPM_1.dma2p256x32_pg = 8915948 4 6
USER.MPM.USER_USER_MPM_1.reserved.81 = 8915948 7 31
USER.MPM.USER_USER_MPM_2.cafe1p32x60_ls = 8915952 0 0
USER.MPM.USER_USER_MPM_2.cafe1p32x60_ds_sd = 8915952 1 2
USER.MPM.USER_USER_MPM_2.reserved.82 = 8915952 3 3
USER.MPM.USER_USER_MPM_2.cafe1p64x132_ls = 8915952 4 4
USER.MPM.USER_USER_MPM_2.cafe1p64x132_ds_sd = 8915952 5 6
USER.MPM.USER_USER_MPM_2.reserved.83 = 8915952 7 7
USER.MPM.USER_USER_MPM_2.user1p512x32_ls = 8915952 8 8
USER.MPM.USER_USER_MPM_2.user1p512x32_ds_sd = 8915952 9 10
USER.MPM.USER_USER_MPM_2.reserved.84 = 8915952 11 11
USER.MPM.USER_USER_MPM_2.user1p64x32_ls = 8915952 12 12
USER.MPM.USER_USER_MPM_2.user1p64x32_ds_sd = 8915952 13 14
USER.MPM.USER_USER_MPM_2.reserved.85 = 8915952 15 15
USER.MPM.USER_USER_MPM_2.user_cpu_1p8192x32_0_ls = 8915952 16 16
USER.MPM.USER_USER_MPM_2.user_cpu_1p8192x32_0_ds_sd = 8915952 17 18
USER.MPM.USER_USER_MPM_2.reserved.86 = 8915952 19 19
USER.MPM.USER_USER_MPM_2.user_cpu_1p8192x32_1_ls = 8915952 20 20
USER.MPM.USER_USER_MPM_2.user_cpu_1p8192x32_1_ds_sd = 8915952 21 22
USER.MPM.USER_USER_MPM_2.reserved.87 = 8915952 23 23
USER.MPM.USER_USER_MPM_2.user2p256x8_0_ls = 8915952 24 24
USER.MPM.USER_USER_MPM_2.user2p256x8_0_ds_sd = 8915952 25 26
USER.MPM.USER_USER_MPM_2.reserved.88 = 8915952 27 27
USER.MPM.USER_USER_MPM_2.user2p256x8_1_ls = 8915952 28 28
USER.MPM.USER_USER_MPM_2.user2p256x8_1_ds_sd = 8915952 29 30
USER.MPM.USER_USER_MPM_2.reserved.89 = 8915952 31 31
USER.MPM.USER_USER_MPM_3.user_cpu_1p2048x32_0_ls = 8915956 0 0
USER.MPM.USER_USER_MPM_3.user_cpu_1p2048x32_0_ds_sd = 8915956 1 2
USER.MPM.USER_USER_MPM_3.reserved.90 = 8915956 3 3
USER.MPM.USER_USER_MPM_3.user_cpu_1p2048x32_1_ls = 8915956 4 4
USER.MPM.USER_USER_MPM_3.user_cpu_1p2048x32_1_ds_sd = 8915956 5 6
USER.MPM.USER_USER_MPM_3.reserved.91 = 8915956 7 7
USER.MPM.USER_USER_MPM_3.user_cpu_1p2048x32_2_ls = 8915956 8 8
USER.MPM.USER_USER_MPM_3.user_cpu_1p2048x32_2_ds_sd = 8915956 9 10
USER.MPM.USER_USER_MPM_3.reserved.92 = 8915956 11 11
USER.MPM.USER_USER_MPM_3.user_cpu_1p2048x32_3_ls = 8915956 12 12
USER.MPM.USER_USER_MPM_3.user_cpu_1p2048x32_3_ds_sd = 8915956 13 14
USER.MPM.USER_USER_MPM_3.reserved.93 = 8915956 15 15
USER.MPM.USER_USER_MPM_3.user_cpu_1p2048x32_4_ls = 8915956 16 16
USER.MPM.USER_USER_MPM_3.user_cpu_1p2048x32_4_ds_sd = 8915956 17 18
USER.MPM.USER_USER_MPM_3.reserved.94 = 8915956 19 19
USER.MPM.USER_USER_MPM_3.user_cpu_1p2048x32_5_ls = 8915956 20 20
USER.MPM.USER_USER_MPM_3.user_cpu_1p2048x32_5_ds_sd = 8915956 21 22
USER.MPM.USER_USER_MPM_3.reserved.95 = 8915956 23 23
USER.MPM.USER_USER_MPM_3.user_cpu_1p2048x32_6_ls = 8915956 24 24
USER.MPM.USER_USER_MPM_3.user_cpu_1p2048x32_6_ds_sd = 8915956 25 26
USER.MPM.USER_USER_MPM_3.reserved.96 = 8915956 27 27
USER.MPM.USER_USER_MPM_3.user_cpu_1p2048x32_7_ls = 8915956 28 28
USER.MPM.USER_USER_MPM_3.user_cpu_1p2048x32_7_ds_sd = 8915956 29 30
USER.MPM.USER_USER_MPM_3.reserved.97 = 8915956 31 31
USER.MPM.USER_USER_MPM_4.user_cpuphy_1p2048x32_0_ls = 8915960 0 0
USER.MPM.USER_USER_MPM_4.user_cpuphy_1p2048x32_0_ds_sd = 8915960 1 2
USER.MPM.USER_USER_MPM_4.reserved.98 = 8915960 3 3
USER.MPM.USER_USER_MPM_4.user_cpuphy_1p2048x32_1_ls = 8915960 4 4
USER.MPM.USER_USER_MPM_4.user_cpuphy_1p2048x32_1_ds_sd = 8915960 5 6
USER.MPM.USER_USER_MPM_4.reserved.99 = 8915960 7 7
USER.MPM.USER_USER_MPM_4.user_cpuphy_1p2048x32_2_ls = 8915960 8 8
USER.MPM.USER_USER_MPM_4.user_cpuphy_1p2048x32_2_ds_sd = 8915960 9 10
USER.MPM.USER_USER_MPM_4.reserved.100 = 8915960 11 11
USER.MPM.USER_USER_MPM_4.user_cpuphy_1p2048x32_3_ls = 8915960 12 12
USER.MPM.USER_USER_MPM_4.user_cpuphy_1p2048x32_3_ds_sd = 8915960 13 14
USER.MPM.USER_USER_MPM_4.reserved.101 = 8915960 15 15
USER.MPM.USER_USER_MPM_4.user_cpuphy_1p2048x32_4_ls = 8915960 16 16
USER.MPM.USER_USER_MPM_4.user_cpuphy_1p2048x32_4_ds_sd = 8915960 17 18
USER.MPM.USER_USER_MPM_4.reserved.102 = 8915960 19 19
USER.MPM.USER_USER_MPM_4.user_cpuphy_1p2048x32_5_ls = 8915960 20 20
USER.MPM.USER_USER_MPM_4.user_cpuphy_1p2048x32_5_ds_sd = 8915960 21 22
USER.MPM.USER_USER_MPM_4.reserved.103 = 8915960 23 23
USER.MPM.USER_USER_MPM_4.user_cpuphy_1p2048x32_6_ls = 8915960 24 24
USER.MPM.USER_USER_MPM_4.user_cpuphy_1p2048x32_6_ds_sd = 8915960 25 26
USER.MPM.USER_USER_MPM_4.reserved.104 = 8915960 27 27
USER.MPM.USER_USER_MPM_4.user_cpuphy_1p2048x32_7_ls = 8915960 28 28
USER.MPM.USER_USER_MPM_4.user_cpuphy_1p2048x32_7_ds_sd = 8915960 29 30
USER.MPM.USER_USER_MPM_4.reserved.105 = 8915960 31 31
USER.MPM.USER_USER_MPM_5.user_cpuphy_1p2048x32_8_ls = 8915964 0 0
USER.MPM.USER_USER_MPM_5.user_cpuphy_1p2048x32_8_ds_sd = 8915964 1 2
USER.MPM.USER_USER_MPM_5.reserved.106 = 8915964 3 3
USER.MPM.USER_USER_MPM_5.user_cpuphy_1p2048x32_9_ls = 8915964 4 4
USER.MPM.USER_USER_MPM_5.user_cpuphy_1p2048x32_9_ds_sd = 8915964 5 6
USER.MPM.USER_USER_MPM_5.reserved.107 = 8915964 7 7
USER.MPM.USER_USER_MPM_5.user_cpuphy_1p2048x32_10_ls = 8915964 8 8
USER.MPM.USER_USER_MPM_5.user_cpuphy_1p2048x32_10_ds_sd = 8915964 9 10
USER.MPM.USER_USER_MPM_5.reserved.108 = 8915964 11 11
USER.MPM.USER_USER_MPM_5.user_cpuphy_1p2048x32_11_ls = 8915964 12 12
USER.MPM.USER_USER_MPM_5.user_cpuphy_1p2048x32_11_ds_sd = 8915964 13 14
USER.MPM.USER_USER_MPM_5.reserved.109 = 8915964 15 15
USER.MPM.USER_USER_MPM_5.user_cpuphy_1p2048x32_12_ls = 8915964 16 16
USER.MPM.USER_USER_MPM_5.user_cpuphy_1p2048x32_12_ds_sd = 8915964 17 18
USER.MPM.USER_USER_MPM_5.reserved.110 = 8915964 19 19
USER.MPM.USER_USER_MPM_5.user_cpuphy_1p2048x32_13_ls = 8915964 20 20
USER.MPM.USER_USER_MPM_5.user_cpuphy_1p2048x32_13_ds_sd = 8915964 21 22
USER.MPM.USER_USER_MPM_5.reserved.111 = 8915964 23 23
USER.MPM.USER_USER_MPM_5.user_cpuphy_1p2048x32_14_ls = 8915964 24 24
USER.MPM.USER_USER_MPM_5.user_cpuphy_1p2048x32_14_ds_sd = 8915964 25 26
USER.MPM.USER_USER_MPM_5.reserved.112 = 8915964 27 27
USER.MPM.USER_USER_MPM_5.user_cpuphy_1p2048x32_15_ls = 8915964 28 28
USER.MPM.USER_USER_MPM_5.user_cpuphy_1p2048x32_15_ds_sd = 8915964 29 30
USER.MPM.USER_USER_MPM_5.reserved.113 = 8915964 31 31
USER.MPM.USER_USER_MPM_6.user_cpu_1p8192x32_dccm_ls = 8915968 0 0
USER.MPM.USER_USER_MPM_6.user_cpu_1p8192x32_dccm_ds_sd = 8915968 1 2
USER.MPM.USER_USER_MPM_6.reserved.114 = 8915968 3 3
USER.MPM.USER_USER_MPM_6.user_periph8192_0_ls = 8915968 4 4
USER.MPM.USER_USER_MPM_6.user_periph8192_0_ds_sd = 8915968 5 6
USER.MPM.USER_USER_MPM_6.reserved.115 = 8915968 7 7
USER.MPM.USER_USER_MPM_6.user_periph8192_1_ls = 8915968 8 8
USER.MPM.USER_USER_MPM_6.user_periph8192_1_ds_sd = 8915968 9 10
USER.MPM.USER_USER_MPM_6.reserved.116 = 8915968 11 11
USER.MPM.USER_USER_MPM_6.user_periph8192_2_ls = 8915968 12 12
USER.MPM.USER_USER_MPM_6.user_periph8192_2_ds_sd = 8915968 13 14
USER.MPM.USER_USER_MPM_6.reserved.117 = 8915968 15 31
USER.MPM.USER_USER_PHY_0.user_phy_adc_fifo_pg = 8915972 0 2
USER.MPM.USER_USER_PHY_0.reserved.118 = 8915972 3 3
USER.MPM.USER_USER_PHY_0.user_phy_dac_fifo_pg = 8915972 4 6
USER.MPM.USER_USER_PHY_0.reserved.119 = 8915972 7 7
USER.MPM.USER_USER_PHY_0.user_phy_fde_ram_pg = 8915972 8 10
USER.MPM.USER_USER_PHY_0.reserved.120 = 8915972 11 11
USER.MPM.USER_USER_PHY_0.user_phy_rx_brp_ram0_pg = 8915972 12 14
USER.MPM.USER_USER_PHY_0.reserved.121 = 8915972 15 15
USER.MPM.USER_USER_PHY_0.user_phy_rx_brp_ram1_pg = 8915972 16 18
USER.MPM.USER_USER_PHY_0.reserved.122 = 8915972 19 19
USER.MPM.USER_USER_PHY_0.user_phy_rx_brp_ram2_pg = 8915972 20 22
USER.MPM.USER_USER_PHY_0.reserved.123 = 8915972 23 23
USER.MPM.USER_USER_PHY_0.user_phy_rx_brp_ram3_pg = 8915972 24 26
USER.MPM.USER_USER_PHY_0.reserved.124 = 8915972 27 27
USER.MPM.USER_USER_PHY_0.user_phy_rx_ina_mem0_pg = 8915972 28 30
USER.MPM.USER_USER_PHY_0.reserved.125 = 8915972 31 31
USER.MPM.USER_USER_MPM_8.user_phy_rx_ina_mem1_pg = 8915976 0 2
USER.MPM.USER_USER_MPM_8.reserved.126 = 8915976 3 3
USER.MPM.USER_USER_MPM_8.user_phy_rx_ina_mem2_pg = 8915976 4 6
USER.MPM.USER_USER_MPM_8.reserved.127 = 8915976 7 7
USER.MPM.USER_USER_MPM_8.user_phy_rx_ina_mem3_pg = 8915976 8 10
USER.MPM.USER_USER_MPM_8.reserved.128 = 8915976 11 11
USER.MPM.USER_USER_MPM_8.user_phy_rx_ina_mem4_pg = 8915976 12 14
USER.MPM.USER_USER_MPM_8.reserved.129 = 8915976 15 15
USER.MPM.USER_USER_MPM_8.user_phy_rx_headec_mem_pg = 8915976 16 18
USER.MPM.USER_USER_MPM_8.reserved.130 = 8915976 19 19
USER.MPM.USER_USER_MPM_8.user_phy_rx_pn_scbuf_pg = 8915976 20 22
USER.MPM.USER_USER_MPM_8.reserved.131 = 8915976 23 23
USER.MPM.USER_USER_MPM_8.user_phy_rx_cp_track_mem_pg = 8915976 24 26
USER.MPM.USER_USER_MPM_8.reserved.132 = 8915976 27 31
USER.MPM.USER_USER_MPM_7.dma_descq_32x128_1_pg = 8915980 0 2
USER.MPM.USER_USER_MPM_7.reserved.133 = 8915980 3 3
USER.MPM.USER_USER_MPM_7.dma_descq_32x128_2_pg = 8915980 4 6
USER.MPM.USER_USER_MPM_7.reserved.134 = 8915980 7 7
USER.MPM.USER_USER_MPM_7.dma_descqfpga_32x128_1_pg = 8915980 8 10
USER.MPM.USER_USER_MPM_7.reserved.135 = 8915980 11 11
USER.MPM.USER_USER_MPM_7.dma_descq_vr_eo_32x128_0_pg = 8915980 12 14
USER.MPM.USER_USER_MPM_7.reserved.136 = 8915980 15 15
USER.MPM.USER_USER_MPM_7.dma_descq_vr_eo_32x128_1_pg = 8915980 16 18
USER.MPM.USER_USER_MPM_7.reserved.137 = 8915980 19 19
USER.MPM.USER_USER_MPM_7.dma_descq_vr_fpga_eo_32x128_pg = 8915980 20 22
USER.MPM.USER_USER_MPM_7.reserved.138 = 8915980 23 23
USER.MPM.USER_USER_MPM_7.dma_descq_vr_32x128_pg = 8915980 24 26
USER.MPM.USER_USER_MPM_7.reserved.139 = 8915980 27 31
USER.DEVICE_MODE.USER_USER_DEVICE_MODE_0 = 8915984 0 31
USER.DEVICE_MODE.USER_USER_DEVICE_MODE_0.marlon_c_mode = 8915984 0 0
USER.DEVICE_MODE.USER_USER_DEVICE_MODE_0.clk_330_mhz_mode = 8915984 1 1
USER.DEVICE_MODE.USER_USER_DEVICE_MODE_0.reserved.140 = 8915984 2 31
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0 = 8915988 0 31
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0 = 8915992 0 31
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0 = 8915996 0 31
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0 = 8916000 0 31
USER.CLK_CTL_EXTENTION.USER_USER_EXTENTION_4 = 8916004 0 31
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_1 = 8916008 0 31
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_1 = 8916012 0 31
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_VEC_1 = 8916016 0 31
USER.CLK_CTL_EXTENTION.USER_USER_EXTENTION_8 = 8916020 0 31
USER.CLK_CTL_EXTENTION.USER_USER_EXTENTION_9 = 8916024 0 31
USER.CLK_CTL_EXTENTION.TPS_CONTROL = 8916028 0 31
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_prp_sw_clk = 8915988 0 0
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_prp_io_clk = 8915988 1 1
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_ptp_fw_clk = 8915988 2 2
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_ptp_sw_clk = 8915988 3 3
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_ptp_io_clk = 8915988 4 4
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_mtp_clk = 8915988 5 5
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_bap_tx_clk = 8915988 6 6
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_bap_rx_clk = 8915988 7 7
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_cnt_clk = 8915988 8 8
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_pmc_clk = 8915988 9 9
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_mtrl_clk = 8915988 10 10
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_sxd_ahb_rgf_hclk = 8915988 11 11
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_bap_ahb_rgf_hclk = 8915988 12 12
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_prs_ahb_rgf_hclk = 8915988 13 13
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_top_ahb_rgf_hclk = 8915988 14 14
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_mrp_ahb_rgf_hclk = 8915988 15 15
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_prp_ahb_rgf_hclk = 8915988 16 16
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_mtp_ahb_rgf_hclk = 8915988 17 17
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_ptp_ahb_rgf_hclk = 8915988 18 18
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_cnt0_ahb_rgf_hclk = 8915988 19 19
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_cnt1_ahb_rgf_hclk = 8915988 20 20
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.mac_buf_ahb_rgf_hclk = 8915988 21 21
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_0.reserved_31_22 = 8915988 22 31
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0.car_mac_prp_sw_rst_n = 8915992 0 0
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0.car_mac_prp_io_rst_n = 8915992 1 1
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0.car_mac_ptp_fw_rst_n = 8915992 2 2
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0.car_mac_ptp_sw_rst_n = 8915992 3 3
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0.car_mac_ptp_io_rst_n = 8915992 4 4
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0.reserved_10_5 = 8915992 5 10
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0.car_mac_sxd_ahb_rgf_hrst_n = 8915992 11 11
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0.car_mac_bap_ahb_rgf_hrst_n = 8915992 12 12
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0.car_mac_prs_ahb_rgf_hrst_n = 8915992 13 13
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0.car_mac_top_ahb_rgf_hrst_n = 8915992 14 14
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0.car_mac_mrp_ahb_rgf_hrst_n = 8915992 15 15
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0.car_mac_prp_ahb_rgf_hrst_n = 8915992 16 16
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0.car_mac_mtp_ahb_rgf_hrst_n = 8915992 17 17
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0.car_mac_ptp_ahb_rgf_hrst_n = 8915992 18 18
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0.car_mac_cnt0_ahb_rgf_hrst_n = 8915992 19 19
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0.car_mac_cnt1_ahb_rgf_hrst_n = 8915992 20 20
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0.car_mac_buf_ahb_rgf_hrst_n = 8915992 21 21
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_0.reserved_31_22_next = 8915992 22 31
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0.car_mac_prp_sw_rst_n_mask = 8915996 0 0
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0.car_mac_prp_io_rst_n_mask = 8915996 1 1
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0.car_mac_ptp_fw_rst_n_mask = 8915996 2 2
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0.car_mac_ptp_sw_rst_n_mask = 8915996 3 3
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0.car_mac_ptp_io_rst_n_mask = 8915996 4 4
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0.reserved_10_5_mask = 8915996 5 10
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0.car_mac_sxd_ahb_rgf_hrst_n_mask = 8915996 11 11
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0.car_mac_bap_ahb_rgf_hrst_n_mask = 8915996 12 12
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0.car_mac_prs_ahb_rgf_hrst_n_mask = 8915996 13 13
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0.car_mac_top_ahb_rgf_hrst_n_mask = 8915996 14 14
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0.car_mac_mrp_ahb_rgf_hrst_n_mask = 8915996 15 15
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0.car_mac_prp_ahb_rgf_hrst_n_mask = 8915996 16 16
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0.car_mac_mtp_ahb_rgf_hrst_n_mask = 8915996 17 17
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0.car_mac_ptp_ahb_rgf_hrst_n_mask = 8915996 18 18
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0.car_mac_cnt0_ahb_rgf_hrst_n_mask = 8915996 19 19
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0.car_mac_cnt1_ahb_rgf_hrst_n_mask = 8915996 20 20
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0.car_mac_buf_ahb_rgf_hrst_n_mask = 8915996 21 21
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_0.reserved_31_22_mask = 8915996 22 31
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_prp_sw_clk_sw_bypass_hw = 8916000 0 0
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_prp_io_clk_sw_bypass_hw = 8916000 1 1
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_ptp_fw_clk_sw_bypass_hw = 8916000 2 2
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_ptp_sw_clk_sw_bypass_hw = 8916000 3 3
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_ptp_io_clk_sw_bypass_hw = 8916000 4 4
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_mtp_clk_sw_bypass_hw = 8916000 5 5
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_bap_tx_clk_sw_bypass_hw = 8916000 6 6
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_bap_rx_clk_sw_bypass_hw = 8916000 7 7
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_cnt_clk_sw_bypass_hw = 8916000 8 8
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_pmc_clk_sw_bypass_hw = 8916000 9 9
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_mtrl_clk_sw_bypass_hw = 8916000 10 10
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_sxd_ahb_rgf_hclk_sw_bypass_hw = 8916000 11 11
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_bap_ahb_rgf_hclk_sw_bypass_hw = 8916000 12 12
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_prs_ahb_rgf_hclk_sw_bypass_hw = 8916000 13 13
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_top_ahb_rgf_hclk_sw_bypass_hw = 8916000 14 14
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_mrp_ahb_rgf_hclk_sw_bypass_hw = 8916000 15 15
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_prp_ahb_rgf_hclk_sw_bypass_hw = 8916000 16 16
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_mtp_ahb_rgf_hclk_sw_bypass_hw = 8916000 17 17
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_ptp_ahb_rgf_hclk_sw_bypass_hw = 8916000 18 18
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_cnt0_ahb_rgf_hclk_sw_bypass_hw = 8916000 19 19
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_cnt1_ahb_rgf_hclk_sw_bypass_hw = 8916000 20 20
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.mac_buf_ahb_rgf_hclk_sw_bypass_hw = 8916000 21 21
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0.reserved_31_22_sw_bypass_hw = 8916000 22 31
USER.CLK_CTL_EXTENTION.USER_USER_EXTENTION_4.sw_bypass_hw_mask_phy_ext = 8916004 0 3
USER.CLK_CTL_EXTENTION.USER_USER_EXTENTION_4.reserved.141 = 8916004 4 31
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_1.phy_rx_dbg_clk = 8916008 0 0
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_1.phy_rx_cluster_src_clk = 8916008 1 1
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_1.phy_tx_cluster_src_clk = 8916008 2 2
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_1.phy_ldpc_cluster_src_clk = 8916008 3 3
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_CG_1.reserved.142 = 8916008 4 31
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_1.phy_rx_dbg_rst_n = 8916012 0 0
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_1.phy_rx_cluster_src_rst_n = 8916012 1 1
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_1.phy_tx_cluster_src_rst_n = 8916012 2 2
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_1.phy_ldpc_cluster_src_rst_n = 8916012 3 3
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_VEC_1.reserved.143 = 8916012 4 31
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_VEC_1.phy_rx_dbg_rst_n_mask = 8916016 0 0
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_VEC_1.phy_rx_cluster_src_rst_n_mask = 8916016 1 1
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_VEC_1.phy_tx_cluster_src_rst_n_mask = 8916016 2 2
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_VEC_1.phy_ldpc_cluster_src_rst_n_mask = 8916016 3 3
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_RST_MASK_VEC_1.reserved.144 = 8916016 4 31
USER.CLK_CTL_EXTENTION.USER_USER_EXTENTION_8.sw_bypass_hw_rst_phy_ext = 8916020 0 3
USER.CLK_CTL_EXTENTION.USER_USER_EXTENTION_8.reserved.145 = 8916020 4 31
USER.CLK_CTL_EXTENTION.USER_USER_EXTENTION_9.sw_bypass_hw_cg_phy_ext = 8916024 0 3
USER.CLK_CTL_EXTENTION.USER_USER_EXTENTION_9.reserved.146 = 8916024 4 31
USER.CLK_CTL_EXTENTION.TPS_CONTROL.tps_phy_sel = 8916028 0 2
USER.CLK_CTL_EXTENTION.TPS_CONTROL.reserved.147 = 8916028 3 31
USER.SPARROW_M.USER_USER_SPARROW_M_0 = 8916032 0 31
USER.SPARROW_M.USER_TGF_10K_CALIBRATION_RO = 8916036 0 31
USER.SPARROW_M.CRYSTAL_STABLE = 8916040 0 31
USER.SPARROW_M.USER_USER_SPARROW_M_2 = 8916044 0 31
USER.SPARROW_M.USER_USER_SPARROW_M_4 = 8916048 0 31
USER.SPARROW_M.USER_USER_SPARROW_M_3 = 8916052 0 31
USER.SPARROW_M.USER_USER_SPARROW_M_6 = 8916056 0 31
USER.SPARROW_M.USER_USER_SPARROW_M_0.car_pcie0_clk_sw_fallback = 8916032 0 0
USER.SPARROW_M.USER_USER_SPARROW_M_0.car_pcie1_clk_sw_fallback = 8916032 1 1
USER.SPARROW_M.USER_USER_SPARROW_M_0.car_pcie_clk_sw_pulse_fix_dis = 8916032 2 2
USER.SPARROW_M.USER_USER_SPARROW_M_0.reserved.148 = 8916032 3 31
USER.SPARROW_M.USER_TGF_10K_CALIBRATION_RO.car_clk_10k_calib_fast_counter = 8916036 0 15
USER.SPARROW_M.USER_TGF_10K_CALIBRATION_RO.car_clk_10k_calib_done = 8916036 16 16
USER.SPARROW_M.USER_TGF_10K_CALIBRATION_RO.reserved.149 = 8916036 17 31
USER.SPARROW_M.CRYSTAL_STABLE.crystal_stable = 8916040 0 0
USER.SPARROW_M.CRYSTAL_STABLE.reserved.150 = 8916040 1 31
USER.SPARROW_M.USER_USER_SPARROW_M_2.car_clk_10k_calib_en = 8916044 0 0
USER.SPARROW_M.USER_USER_SPARROW_M_2.reserved.151 = 8916044 1 31
USER.SPARROW_M.USER_USER_SPARROW_M_4.sel_afe_plly_div8_clk_or_rx = 8916048 0 0
USER.SPARROW_M.USER_USER_SPARROW_M_4.sel_sleep_33_or_10 = 8916048 1 1
USER.SPARROW_M.USER_USER_SPARROW_M_4.sel_sleep_or_ref = 8916048 2 2
USER.SPARROW_M.USER_USER_SPARROW_M_4.reserved.152 = 8916048 3 31
USER.SPARROW_M.USER_USER_SPARROW_M_3.strobe_ref_clk_length = 8916052 0 14
USER.SPARROW_M.USER_USER_SPARROW_M_3.strobe_ref_clk_disable = 8916052 15 15
USER.SPARROW_M.USER_USER_SPARROW_M_3.strobe_sys_clk_length = 8916052 16 30
USER.SPARROW_M.USER_USER_SPARROW_M_3.strobe_sys_clk_disable = 8916052 31 31
USER.SPARROW_M.USER_USER_SPARROW_M_6.car_afe_clk_div_val = 8916056 0 7
USER.SPARROW_M.USER_USER_SPARROW_M_6.car_afe_clk_div_en = 8916056 8 8
USER.SPARROW_M.USER_USER_SPARROW_M_6.reserved.153 = 8916056 9 31
USER.SWITCH_ICR.ICC = 8916060 0 31
USER.SWITCH_ICR.ICR = 8916064 0 31
USER.SWITCH_ICR.ICM = 8916068 0 31
USER.SWITCH_ICR.ICS = 8916072 0 31
USER.SWITCH_ICR.IMV = 8916076 0 31
USER.SWITCH_ICR.IMS = 8916080 0 31
USER.SWITCH_ICR.IMC = 8916084 0 31
USER.SWITCH_ICR.ICC.switch_done_pipe0 = 8916060 0 0
USER.SWITCH_ICR.ICC.switch_done_pipe1 = 8916060 1 1
USER.SWITCH_ICR.ICC.switch_done_sleep_ref = 8916060 2 2
USER.SWITCH_ICR.ICC.switch_done_ref_165 = 8916060 3 3
USER.SWITCH_ICR.ICC.reserved.154 = 8916060 4 31
USER.SWITCH_ICR.ICR.switch_done_pipe0_int = 8916064 0 0
USER.SWITCH_ICR.ICR.switch_done_pipe1_int = 8916064 1 1
USER.SWITCH_ICR.ICR.switch_done_sleep_ref_int = 8916064 2 2
USER.SWITCH_ICR.ICR.switch_done_ref_165_int = 8916064 3 3
USER.SWITCH_ICR.ICR.reserved.155 = 8916064 4 31
USER.SWITCH_ICR.ICM.int1_masked = 8916068 0 0
USER.SWITCH_ICR.ICM.int2_masked = 8916068 1 1
USER.SWITCH_ICR.ICM.int3_masked = 8916068 2 2
USER.SWITCH_ICR.ICM.int4_masked = 8916068 3 3
USER.SWITCH_ICR.ICM.reserved.156 = 8916068 4 31
USER.SWITCH_ICR.ICS.int_set1 = 8916072 0 0
USER.SWITCH_ICR.ICS.int_set2 = 8916072 1 1
USER.SWITCH_ICR.ICS.int_set3 = 8916072 2 2
USER.SWITCH_ICR.ICS.int_set4 = 8916072 3 3
USER.SWITCH_ICR.ICS.reserved.157 = 8916072 4 31
USER.SWITCH_ICR.IMV.mask1 = 8916076 0 0
USER.SWITCH_ICR.IMV.mask2 = 8916076 1 1
USER.SWITCH_ICR.IMV.mask3 = 8916076 2 2
USER.SWITCH_ICR.IMV.mask4 = 8916076 3 3
USER.SWITCH_ICR.IMV.reserved.158 = 8916076 4 31
USER.SWITCH_ICR.IMS.mask_set1 = 8916080 0 0
USER.SWITCH_ICR.IMS.mask_set2 = 8916080 1 1
USER.SWITCH_ICR.IMS.mask_set3 = 8916080 2 2
USER.SWITCH_ICR.IMS.mask_set4 = 8916080 3 3
USER.SWITCH_ICR.IMS.reserved.159 = 8916080 4 31
USER.SWITCH_ICR.IMC.mask_clr1 = 8916084 0 0
USER.SWITCH_ICR.IMC.mask_clr2 = 8916084 1 1
USER.SWITCH_ICR.IMC.mask_clr3 = 8916084 2 2
USER.SWITCH_ICR.IMC.mask_clr4 = 8916084 3 3
USER.SWITCH_ICR.IMC.reserved.160 = 8916084 4 31
USER.POWER_GATE.POWER_GATE_PHY = 8916088 0 63
USER.POWER_GATE.POWER_GATE_PCIE = 8916096 0 31
USER.POWER_GATE.POWER_GATE_PHY.USER_USER_POWER_GATE_POWER_GATE_PHY_0 = 8916088 0 31
USER.POWER_GATE.POWER_GATE_PHY.USER_USER_POWER_GATE_POWER_GATE_PHY_1 = 8916092 0 31
USER.POWER_GATE.POWER_GATE_PHY.USER_USER_POWER_GATE_POWER_GATE_PHY_0.phy_tx_cluster_pwr_off = 8916088 0 0
USER.POWER_GATE.POWER_GATE_PHY.USER_USER_POWER_GATE_POWER_GATE_PHY_0.phy_rx_cluster_pwr_off = 8916088 1 1
USER.POWER_GATE.POWER_GATE_PHY.USER_USER_POWER_GATE_POWER_GATE_PHY_0.phy_ldpc_cluster_pwr_off = 8916088 2 2
USER.POWER_GATE.POWER_GATE_PHY.USER_USER_POWER_GATE_POWER_GATE_PHY_0.phy_tx_cluster_iso_off = 8916088 3 3
USER.POWER_GATE.POWER_GATE_PHY.USER_USER_POWER_GATE_POWER_GATE_PHY_0.phy_rx_cluster_iso_off = 8916088 4 4
USER.POWER_GATE.POWER_GATE_PHY.USER_USER_POWER_GATE_POWER_GATE_PHY_0.phy_ldpc_cluster_iso_off = 8916088 5 5
USER.POWER_GATE.POWER_GATE_PHY.USER_USER_POWER_GATE_POWER_GATE_PHY_0.reserved.161 = 8916088 6 31
USER.POWER_GATE.POWER_GATE_PHY.USER_USER_POWER_GATE_POWER_GATE_PHY_1.phy_tx_cluster_pwr_ack = 8916092 0 0
USER.POWER_GATE.POWER_GATE_PHY.USER_USER_POWER_GATE_POWER_GATE_PHY_1.phy_rx_cluster_pwr_ack = 8916092 1 1
USER.POWER_GATE.POWER_GATE_PHY.USER_USER_POWER_GATE_POWER_GATE_PHY_1.phy_ldpc_cluster_pwr_ack = 8916092 2 2
USER.POWER_GATE.POWER_GATE_PHY.USER_USER_POWER_GATE_POWER_GATE_PHY_1.reserved.162 = 8916092 3 31
USER.POWER_GATE.POWER_GATE_PCIE.USER_USER_POWER_GATE_POWER_GATE_PCIE_0 = 8916096 0 31
USER.POWER_GATE.POWER_GATE_PCIE.USER_USER_POWER_GATE_POWER_GATE_PCIE_0.pcie_phy_iso_off = 8916096 0 0
USER.POWER_GATE.POWER_GATE_PCIE.USER_USER_POWER_GATE_POWER_GATE_PCIE_0.reserved.163 = 8916096 1 1
USER.POWER_GATE.POWER_GATE_PCIE.USER_USER_POWER_GATE_POWER_GATE_PCIE_0.reserved.164 = 8916096 2 31
DMA_RGF = 8916992 0 27519
DMA_RGF.MEM_ACS = 8916992 0 351
DMA_RGF.DMA_SW = 8917036 0 2623
DMA_RGF.DMA_FW = 8917364 0 2623
DMA_RGF.MBOX = 8917692 0 31
DMA_RGF.PEDI_DIF = 8917696 0 191
DMA_RGF.DESCQ = 8917720 0 10751
DMA_RGF.VRING = 8919064 0 6143
DMA_RGF.DMA_OFUL2 = 8919832 0 991
DMA_RGF.OFUL34 = 8919956 0 223
DMA_RGF.WB_FIFO_CTL = 8919984 0 31
DMA_RGF.DMA_EP_TX_ICR = 8919988 0 223
DMA_RGF.DMA_EP_RX_ICR = 8920016 0 223
DMA_RGF.DMA_EP_MISC_ICR = 8920044 0 223
DMA_RGF.DMA_FW_ICR_0 = 8920072 0 223
DMA_RGF.DMA_FW_ICR_1 = 8920100 0 223
DMA_RGF.DMA_FW_ICR_2 = 8920128 0 223
DMA_RGF.ITR_CNT = 8920156 0 95
DMA_RGF.PSEUDO_CAUSE = 8920168 0 95
DMA_RGF.AVAILABILITY = 8920180 0 159
DMA_RGF.SW_GLOBAL_BASE_H = 8920200 0 31
DMA_RGF.DEBUG = 8920204 0 575
DMA_RGF.OFUL_NID = 8920276 0 543
DMA_RGF.DMA_EP_SHARED_ICR = 8920344 0 223
DMA_RGF.ITR_TX_CNT = 8920372 0 127
DMA_RGF.ITR_RX_CNT = 8920388 0 127
DMA_RGF.ITR_RX_IDL_CNT = 8920404 0 95
DMA_RGF.ITR_TX_IDL_CNT = 8920416 0 95
DMA_RGF.MISC = 8920428 0 31
DMA_RGF.MEM_ACS.STAT_CTL = 8916992 0 31
DMA_RGF.MEM_ACS.OPCODE_LEN = 8916996 0 31
DMA_RGF.MEM_ACS.ADDRESS = 8917000 0 31
DMA_RGF.MEM_ACS.DATA_0 = 8917004 0 31
DMA_RGF.MEM_ACS.DATA_1 = 8917008 0 31
DMA_RGF.MEM_ACS.DATA_2 = 8917012 0 31
DMA_RGF.MEM_ACS.DATA_3 = 8917016 0 31
DMA_RGF.MEM_ACS.DATA_4 = 8917020 0 31
DMA_RGF.MEM_ACS.DATA_5 = 8917024 0 31
DMA_RGF.MEM_ACS.DATA_6 = 8917028 0 31
DMA_RGF.MEM_ACS.DATA_7 = 8917032 0 31
DMA_RGF.MEM_ACS.STAT_CTL.status = 8916992 0 7
DMA_RGF.MEM_ACS.STAT_CTL.reserved.165 = 8916992 8 28
DMA_RGF.MEM_ACS.STAT_CTL.busy = 8916992 29 29
DMA_RGF.MEM_ACS.STAT_CTL.go = 8916992 30 30
DMA_RGF.MEM_ACS.STAT_CTL.lock = 8916992 31 31
DMA_RGF.MEM_ACS.OPCODE_LEN.be_length = 8916996 0 15
DMA_RGF.MEM_ACS.OPCODE_LEN.opcode = 8916996 16 30
DMA_RGF.MEM_ACS.OPCODE_LEN.wr = 8916996 31 31
DMA_RGF.MEM_ACS.ADDRESS.val = 8917000 0 31
DMA_RGF.MEM_ACS.DATA_0.wr_rd_data_0 = 8917004 0 31
DMA_RGF.MEM_ACS.DATA_1.wr_rd_data_1 = 8917008 0 31
DMA_RGF.MEM_ACS.DATA_2.wr_rd_data_2 = 8917012 0 31
DMA_RGF.MEM_ACS.DATA_3.wr_rd_data_3 = 8917016 0 31
DMA_RGF.MEM_ACS.DATA_4.wr_rd_data_4 = 8917020 0 31
DMA_RGF.MEM_ACS.DATA_5.wr_rd_data_5 = 8917024 0 31
DMA_RGF.MEM_ACS.DATA_6.wr_rd_data_6 = 8917028 0 31
DMA_RGF.MEM_ACS.DATA_7.wr_rd_data_7 = 8917032 0 31
DMA_RGF.DMA_SW.CTL = 8917036 0 31
DMA_RGF.DMA_SW.STATUS = 8917040 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR = 8917044 0 1023
DMA_RGF.DMA_SW.RX_DESCRIPTOR = 8917172 0 1023
DMA_RGF.DMA_SW.DEBUG_DMA_TX = 8917300 0 31
DMA_RGF.DMA_SW.DEBUG_DMA_RX = 8917304 0 31
DMA_RGF.DMA_SW.RX_BYTE_CNT = 8917308 0 95
DMA_RGF.DMA_SW.RX_PKT_CNT = 8917320 0 63
DMA_RGF.DMA_SW.RX_DESC_CNT = 8917328 0 63
DMA_RGF.DMA_SW.TX_BYTE_CNT = 8917336 0 95
DMA_RGF.DMA_SW.TX_PKT_CNT = 8917348 0 63
DMA_RGF.DMA_SW.TX_DESC_CNT = 8917356 0 63
DMA_RGF.DMA_SW.CTL.rx_en = 8917036 0 0
DMA_RGF.DMA_SW.CTL.tx_en = 8917036 1 1
DMA_RGF.DMA_SW.CTL.rx_multi_desc_en = 8917036 2 2
DMA_RGF.DMA_SW.CTL.mac_wb_disable = 8917036 3 3
DMA_RGF.DMA_SW.CTL.reserved.166 = 8917036 4 31
DMA_RGF.DMA_SW.STATUS.empty = 8917040 0 0
DMA_RGF.DMA_SW.STATUS.reserved.167 = 8917040 1 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_0 = 8917044 0 255
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_1 = 8917076 0 255
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_2 = 8917108 0 255
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_3 = 8917140 0 255
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_0 = 8917044 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_1 = 8917048 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_2 = 8917052 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_3 = 8917056 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_4 = 8917060 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_5 = 8917064 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_6 = 8917068 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_7 = 8917072 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_0.val0 = 8917044 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_1.val1 = 8917048 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_2.val2 = 8917052 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_3.val3 = 8917056 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_4.val4 = 8917060 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_5.val5 = 8917064 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_6.val6 = 8917068 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_7.val7 = 8917072 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_0 = 8917076 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_1 = 8917080 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_2 = 8917084 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_3 = 8917088 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_4 = 8917092 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_5 = 8917096 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_6 = 8917100 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_7 = 8917104 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_0.val0 = 8917076 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_1.val1 = 8917080 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_2.val2 = 8917084 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_3.val3 = 8917088 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_4.val4 = 8917092 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_5.val5 = 8917096 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_6.val6 = 8917100 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_7.val7 = 8917104 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_0 = 8917108 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_1 = 8917112 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_2 = 8917116 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_3 = 8917120 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_4 = 8917124 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_5 = 8917128 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_6 = 8917132 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_7 = 8917136 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_0.val0 = 8917108 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_1.val1 = 8917112 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_2.val2 = 8917116 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_3.val3 = 8917120 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_4.val4 = 8917124 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_5.val5 = 8917128 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_6.val6 = 8917132 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_7.val7 = 8917136 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_0 = 8917140 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_1 = 8917144 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_2 = 8917148 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_3 = 8917152 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_4 = 8917156 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_5 = 8917160 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_6 = 8917164 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_7 = 8917168 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_0.val0 = 8917140 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_1.val1 = 8917144 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_2.val2 = 8917148 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_3.val3 = 8917152 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_4.val4 = 8917156 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_5.val5 = 8917160 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_6.val6 = 8917164 0 31
DMA_RGF.DMA_SW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_7.val7 = 8917168 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_0 = 8917172 0 255
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_1 = 8917204 0 255
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_2 = 8917236 0 255
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_3 = 8917268 0 255
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_0 = 8917172 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_1 = 8917176 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_2 = 8917180 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_3 = 8917184 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_4 = 8917188 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_5 = 8917192 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_6 = 8917196 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_7 = 8917200 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_0.val0 = 8917172 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_1.val1 = 8917176 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_2.val2 = 8917180 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_3.val3 = 8917184 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_4.val4 = 8917188 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_5.val5 = 8917192 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_6.val6 = 8917196 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_7.val7 = 8917200 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_0 = 8917204 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_1 = 8917208 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_2 = 8917212 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_3 = 8917216 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_4 = 8917220 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_5 = 8917224 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_6 = 8917228 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_7 = 8917232 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_0.val0 = 8917204 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_1.val1 = 8917208 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_2.val2 = 8917212 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_3.val3 = 8917216 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_4.val4 = 8917220 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_5.val5 = 8917224 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_6.val6 = 8917228 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_7.val7 = 8917232 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_0 = 8917236 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_1 = 8917240 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_2 = 8917244 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_3 = 8917248 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_4 = 8917252 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_5 = 8917256 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_6 = 8917260 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_7 = 8917264 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_0.val0 = 8917236 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_1.val1 = 8917240 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_2.val2 = 8917244 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_3.val3 = 8917248 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_4.val4 = 8917252 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_5.val5 = 8917256 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_6.val6 = 8917260 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_7.val7 = 8917264 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_0 = 8917268 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_1 = 8917272 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_2 = 8917276 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_3 = 8917280 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_4 = 8917284 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_5 = 8917288 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_6 = 8917292 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_7 = 8917296 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_0.val0 = 8917268 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_1.val1 = 8917272 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_2.val2 = 8917276 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_3.val3 = 8917280 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_4.val4 = 8917284 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_5.val5 = 8917288 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_6.val6 = 8917292 0 31
DMA_RGF.DMA_SW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_7.val7 = 8917296 0 31
DMA_RGF.DMA_SW.DEBUG_DMA_TX.DMA_TX = 8917300 0 31
DMA_RGF.DMA_SW.DEBUG_DMA_TX.DMA_TX.desc_valid = 8917300 0 3
DMA_RGF.DMA_SW.DEBUG_DMA_TX.DMA_TX.desc_process = 8917300 4 7
DMA_RGF.DMA_SW.DEBUG_DMA_TX.DMA_TX.desc_exec = 8917300 8 11
DMA_RGF.DMA_SW.DEBUG_DMA_TX.DMA_TX.desc_cpl_index = 8917300 12 13
DMA_RGF.DMA_SW.DEBUG_DMA_TX.DMA_TX.host_cpl_fsm = 8917300 14 15
DMA_RGF.DMA_SW.DEBUG_DMA_TX.DMA_TX.current_cpl_data_cnt = 8917300 16 31
DMA_RGF.DMA_SW.DEBUG_DMA_RX.DMA_RX = 8917304 0 31
DMA_RGF.DMA_SW.DEBUG_DMA_RX.DMA_RX.desc_valid = 8917304 0 3
DMA_RGF.DMA_SW.DEBUG_DMA_RX.DMA_RX.desc_process = 8917304 4 7
DMA_RGF.DMA_SW.DEBUG_DMA_RX.DMA_RX.mac_rx_req_fsm = 8917304 8 9
DMA_RGF.DMA_SW.DEBUG_DMA_RX.DMA_RX.reserved.168 = 8917304 10 11
DMA_RGF.DMA_SW.DEBUG_DMA_RX.DMA_RX.current_trans_desc_index = 8917304 12 15
DMA_RGF.DMA_SW.DEBUG_DMA_RX.DMA_RX.trans_fsm = 8917304 16 17
DMA_RGF.DMA_SW.DEBUG_DMA_RX.DMA_RX.reserved.169 = 8917304 18 31
DMA_RGF.DMA_SW.RX_BYTE_CNT.VAL_H = 8917308 0 31
DMA_RGF.DMA_SW.RX_BYTE_CNT.VAL_L = 8917312 0 31
DMA_RGF.DMA_SW.RX_BYTE_CNT.CTL = 8917316 0 31
DMA_RGF.DMA_SW.RX_BYTE_CNT.VAL_H.h = 8917308 0 31
DMA_RGF.DMA_SW.RX_BYTE_CNT.VAL_L.l = 8917312 0 31
DMA_RGF.DMA_SW.RX_BYTE_CNT.CTL.en = 8917316 0 0
DMA_RGF.DMA_SW.RX_BYTE_CNT.CTL.ext_tick_sel = 8917316 1 1
DMA_RGF.DMA_SW.RX_BYTE_CNT.CTL.forever = 8917316 2 2
DMA_RGF.DMA_SW.RX_BYTE_CNT.CTL.clr = 8917316 3 3
DMA_RGF.DMA_SW.RX_BYTE_CNT.CTL.per_ring_en = 8917316 4 4
DMA_RGF.DMA_SW.RX_BYTE_CNT.CTL.reserved.170 = 8917316 5 7
DMA_RGF.DMA_SW.RX_BYTE_CNT.CTL.rid = 8917316 8 12
DMA_RGF.DMA_SW.RX_BYTE_CNT.CTL.reserved.171 = 8917316 13 31
DMA_RGF.DMA_SW.RX_PKT_CNT.VAL = 8917320 0 31
DMA_RGF.DMA_SW.RX_PKT_CNT.CTL = 8917324 0 31
DMA_RGF.DMA_SW.RX_PKT_CNT.VAL.l = 8917320 0 31
DMA_RGF.DMA_SW.RX_PKT_CNT.CTL.en = 8917324 0 0
DMA_RGF.DMA_SW.RX_PKT_CNT.CTL.ext_tick_sel = 8917324 1 1
DMA_RGF.DMA_SW.RX_PKT_CNT.CTL.forever = 8917324 2 2
DMA_RGF.DMA_SW.RX_PKT_CNT.CTL.clr = 8917324 3 3
DMA_RGF.DMA_SW.RX_PKT_CNT.CTL.per_ring_en = 8917324 4 4
DMA_RGF.DMA_SW.RX_PKT_CNT.CTL.reserved.172 = 8917324 5 7
DMA_RGF.DMA_SW.RX_PKT_CNT.CTL.rid = 8917324 8 12
DMA_RGF.DMA_SW.RX_PKT_CNT.CTL.reserved.173 = 8917324 13 31
DMA_RGF.DMA_SW.RX_DESC_CNT.VAL = 8917328 0 31
DMA_RGF.DMA_SW.RX_DESC_CNT.CTL = 8917332 0 31
DMA_RGF.DMA_SW.RX_DESC_CNT.VAL.l = 8917328 0 31
DMA_RGF.DMA_SW.RX_DESC_CNT.CTL.en = 8917332 0 0
DMA_RGF.DMA_SW.RX_DESC_CNT.CTL.ext_tick_sel = 8917332 1 1
DMA_RGF.DMA_SW.RX_DESC_CNT.CTL.forever = 8917332 2 2
DMA_RGF.DMA_SW.RX_DESC_CNT.CTL.clr = 8917332 3 3
DMA_RGF.DMA_SW.RX_DESC_CNT.CTL.per_ring_en = 8917332 4 4
DMA_RGF.DMA_SW.RX_DESC_CNT.CTL.reserved.174 = 8917332 5 7
DMA_RGF.DMA_SW.RX_DESC_CNT.CTL.rid = 8917332 8 12
DMA_RGF.DMA_SW.RX_DESC_CNT.CTL.reserved.175 = 8917332 13 31
DMA_RGF.DMA_SW.TX_BYTE_CNT.VAL_H = 8917336 0 31
DMA_RGF.DMA_SW.TX_BYTE_CNT.VAL_L = 8917340 0 31
DMA_RGF.DMA_SW.TX_BYTE_CNT.CTL = 8917344 0 31
DMA_RGF.DMA_SW.TX_BYTE_CNT.VAL_H.h = 8917336 0 31
DMA_RGF.DMA_SW.TX_BYTE_CNT.VAL_L.l = 8917340 0 31
DMA_RGF.DMA_SW.TX_BYTE_CNT.CTL.en = 8917344 0 0
DMA_RGF.DMA_SW.TX_BYTE_CNT.CTL.ext_tick_sel = 8917344 1 1
DMA_RGF.DMA_SW.TX_BYTE_CNT.CTL.forever = 8917344 2 2
DMA_RGF.DMA_SW.TX_BYTE_CNT.CTL.clr = 8917344 3 3
DMA_RGF.DMA_SW.TX_BYTE_CNT.CTL.per_ring_en = 8917344 4 4
DMA_RGF.DMA_SW.TX_BYTE_CNT.CTL.dof_l3_cnt_src_sel = 8917344 5 5
DMA_RGF.DMA_SW.TX_BYTE_CNT.CTL.reserved.176 = 8917344 6 7
DMA_RGF.DMA_SW.TX_BYTE_CNT.CTL.rid = 8917344 8 12
DMA_RGF.DMA_SW.TX_BYTE_CNT.CTL.reserved.177 = 8917344 13 31
DMA_RGF.DMA_SW.TX_PKT_CNT.VAL = 8917348 0 31
DMA_RGF.DMA_SW.TX_PKT_CNT.CTL = 8917352 0 31
DMA_RGF.DMA_SW.TX_PKT_CNT.VAL.l = 8917348 0 31
DMA_RGF.DMA_SW.TX_PKT_CNT.CTL.en = 8917352 0 0
DMA_RGF.DMA_SW.TX_PKT_CNT.CTL.ext_tick_sel = 8917352 1 1
DMA_RGF.DMA_SW.TX_PKT_CNT.CTL.forever = 8917352 2 2
DMA_RGF.DMA_SW.TX_PKT_CNT.CTL.clr = 8917352 3 3
DMA_RGF.DMA_SW.TX_PKT_CNT.CTL.per_ring_en = 8917352 4 4
DMA_RGF.DMA_SW.TX_PKT_CNT.CTL.dof_l3_cnt_src_sel = 8917352 5 5
DMA_RGF.DMA_SW.TX_PKT_CNT.CTL.reserved.178 = 8917352 6 7
DMA_RGF.DMA_SW.TX_PKT_CNT.CTL.rid = 8917352 8 12
DMA_RGF.DMA_SW.TX_PKT_CNT.CTL.reserved.179 = 8917352 13 31
DMA_RGF.DMA_SW.TX_DESC_CNT.VAL = 8917356 0 31
DMA_RGF.DMA_SW.TX_DESC_CNT.CTL = 8917360 0 31
DMA_RGF.DMA_SW.TX_DESC_CNT.VAL.l = 8917356 0 31
DMA_RGF.DMA_SW.TX_DESC_CNT.CTL.en = 8917360 0 0
DMA_RGF.DMA_SW.TX_DESC_CNT.CTL.ext_tick_sel = 8917360 1 1
DMA_RGF.DMA_SW.TX_DESC_CNT.CTL.forever = 8917360 2 2
DMA_RGF.DMA_SW.TX_DESC_CNT.CTL.clr = 8917360 3 3
DMA_RGF.DMA_SW.TX_DESC_CNT.CTL.per_ring_en = 8917360 4 4
DMA_RGF.DMA_SW.TX_DESC_CNT.CTL.dof_l3_cnt_src_sel = 8917360 5 5
DMA_RGF.DMA_SW.TX_DESC_CNT.CTL.reserved.180 = 8917360 6 7
DMA_RGF.DMA_SW.TX_DESC_CNT.CTL.rid = 8917360 8 12
DMA_RGF.DMA_SW.TX_DESC_CNT.CTL.reserved.181 = 8917360 13 31
DMA_RGF.DMA_FW.CTL = 8917364 0 31
DMA_RGF.DMA_FW.STATUS = 8917368 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR = 8917372 0 1023
DMA_RGF.DMA_FW.RX_DESCRIPTOR = 8917500 0 1023
DMA_RGF.DMA_FW.DEBUG_DMA_TX = 8917628 0 31
DMA_RGF.DMA_FW.DEBUG_DMA_RX = 8917632 0 31
DMA_RGF.DMA_FW.RX_BYTE_CNT = 8917636 0 95
DMA_RGF.DMA_FW.RX_PKT_CNT = 8917648 0 63
DMA_RGF.DMA_FW.RX_DESC_CNT = 8917656 0 63
DMA_RGF.DMA_FW.TX_BYTE_CNT = 8917664 0 95
DMA_RGF.DMA_FW.TX_PKT_CNT = 8917676 0 63
DMA_RGF.DMA_FW.TX_DESC_CNT = 8917684 0 63
DMA_RGF.DMA_FW.CTL.rx_en = 8917364 0 0
DMA_RGF.DMA_FW.CTL.tx_en = 8917364 1 1
DMA_RGF.DMA_FW.CTL.rx_multi_desc_en = 8917364 2 2
DMA_RGF.DMA_FW.CTL.mac_wb_disable = 8917364 3 3
DMA_RGF.DMA_FW.CTL.reserved.182 = 8917364 4 31
DMA_RGF.DMA_FW.STATUS.empty = 8917368 0 0
DMA_RGF.DMA_FW.STATUS.reserved.183 = 8917368 1 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_0 = 8917372 0 255
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_1 = 8917404 0 255
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_2 = 8917436 0 255
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_3 = 8917468 0 255
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_0 = 8917372 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_1 = 8917376 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_2 = 8917380 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_3 = 8917384 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_4 = 8917388 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_5 = 8917392 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_6 = 8917396 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_7 = 8917400 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_0.val0 = 8917372 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_1.val1 = 8917376 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_2.val2 = 8917380 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_3.val3 = 8917384 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_4.val4 = 8917388 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_5.val5 = 8917392 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_6.val6 = 8917396 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_0.INFO_VEC_0_7.val7 = 8917400 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_0 = 8917404 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_1 = 8917408 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_2 = 8917412 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_3 = 8917416 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_4 = 8917420 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_5 = 8917424 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_6 = 8917428 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_7 = 8917432 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_0.val0 = 8917404 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_1.val1 = 8917408 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_2.val2 = 8917412 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_3.val3 = 8917416 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_4.val4 = 8917420 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_5.val5 = 8917424 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_6.val6 = 8917428 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_1.INFO_VEC_1_7.val7 = 8917432 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_0 = 8917436 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_1 = 8917440 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_2 = 8917444 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_3 = 8917448 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_4 = 8917452 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_5 = 8917456 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_6 = 8917460 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_7 = 8917464 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_0.val0 = 8917436 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_1.val1 = 8917440 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_2.val2 = 8917444 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_3.val3 = 8917448 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_4.val4 = 8917452 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_5.val5 = 8917456 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_6.val6 = 8917460 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_2.INFO_VEC_2_7.val7 = 8917464 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_0 = 8917468 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_1 = 8917472 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_2 = 8917476 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_3 = 8917480 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_4 = 8917484 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_5 = 8917488 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_6 = 8917492 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_7 = 8917496 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_0.val0 = 8917468 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_1.val1 = 8917472 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_2.val2 = 8917476 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_3.val3 = 8917480 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_4.val4 = 8917484 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_5.val5 = 8917488 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_6.val6 = 8917492 0 31
DMA_RGF.DMA_FW.TX_DESCRIPTOR.DESC_3.INFO_VEC_3_7.val7 = 8917496 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_0 = 8917500 0 255
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_1 = 8917532 0 255
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_2 = 8917564 0 255
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_3 = 8917596 0 255
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_0 = 8917500 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_1 = 8917504 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_2 = 8917508 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_3 = 8917512 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_4 = 8917516 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_5 = 8917520 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_6 = 8917524 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_7 = 8917528 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_0.val0 = 8917500 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_1.val1 = 8917504 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_2.val2 = 8917508 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_3.val3 = 8917512 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_4.val4 = 8917516 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_5.val5 = 8917520 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_6.val6 = 8917524 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_0.INFO_VEC_0_7.val7 = 8917528 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_0 = 8917532 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_1 = 8917536 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_2 = 8917540 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_3 = 8917544 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_4 = 8917548 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_5 = 8917552 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_6 = 8917556 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_7 = 8917560 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_0.val0 = 8917532 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_1.val1 = 8917536 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_2.val2 = 8917540 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_3.val3 = 8917544 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_4.val4 = 8917548 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_5.val5 = 8917552 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_6.val6 = 8917556 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_1.INFO_VEC_1_7.val7 = 8917560 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_0 = 8917564 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_1 = 8917568 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_2 = 8917572 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_3 = 8917576 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_4 = 8917580 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_5 = 8917584 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_6 = 8917588 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_7 = 8917592 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_0.val0 = 8917564 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_1.val1 = 8917568 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_2.val2 = 8917572 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_3.val3 = 8917576 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_4.val4 = 8917580 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_5.val5 = 8917584 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_6.val6 = 8917588 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_2.INFO_VEC_2_7.val7 = 8917592 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_0 = 8917596 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_1 = 8917600 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_2 = 8917604 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_3 = 8917608 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_4 = 8917612 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_5 = 8917616 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_6 = 8917620 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_7 = 8917624 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_0.val0 = 8917596 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_1.val1 = 8917600 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_2.val2 = 8917604 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_3.val3 = 8917608 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_4.val4 = 8917612 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_5.val5 = 8917616 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_6.val6 = 8917620 0 31
DMA_RGF.DMA_FW.RX_DESCRIPTOR.DESC_3.INFO_VEC_3_7.val7 = 8917624 0 31
DMA_RGF.DMA_FW.DEBUG_DMA_TX.DMA_TX = 8917628 0 31
DMA_RGF.DMA_FW.DEBUG_DMA_TX.DMA_TX.desc_valid = 8917628 0 3
DMA_RGF.DMA_FW.DEBUG_DMA_TX.DMA_TX.desc_process = 8917628 4 7
DMA_RGF.DMA_FW.DEBUG_DMA_TX.DMA_TX.desc_exec = 8917628 8 11
DMA_RGF.DMA_FW.DEBUG_DMA_TX.DMA_TX.desc_cpl_index = 8917628 12 13
DMA_RGF.DMA_FW.DEBUG_DMA_TX.DMA_TX.host_cpl_fsm = 8917628 14 15
DMA_RGF.DMA_FW.DEBUG_DMA_TX.DMA_TX.current_cpl_data_cnt = 8917628 16 31
DMA_RGF.DMA_FW.DEBUG_DMA_RX.DMA_RX = 8917632 0 31
DMA_RGF.DMA_FW.DEBUG_DMA_RX.DMA_RX.desc_valid = 8917632 0 3
DMA_RGF.DMA_FW.DEBUG_DMA_RX.DMA_RX.desc_process = 8917632 4 7
DMA_RGF.DMA_FW.DEBUG_DMA_RX.DMA_RX.mac_rx_req_fsm = 8917632 8 9
DMA_RGF.DMA_FW.DEBUG_DMA_RX.DMA_RX.reserved.184 = 8917632 10 11
DMA_RGF.DMA_FW.DEBUG_DMA_RX.DMA_RX.current_trans_desc_index = 8917632 12 15
DMA_RGF.DMA_FW.DEBUG_DMA_RX.DMA_RX.trans_fsm = 8917632 16 17
DMA_RGF.DMA_FW.DEBUG_DMA_RX.DMA_RX.reserved.185 = 8917632 18 31
DMA_RGF.DMA_FW.RX_BYTE_CNT.VAL_H = 8917636 0 31
DMA_RGF.DMA_FW.RX_BYTE_CNT.VAL_L = 8917640 0 31
DMA_RGF.DMA_FW.RX_BYTE_CNT.CTL = 8917644 0 31
DMA_RGF.DMA_FW.RX_BYTE_CNT.VAL_H.h = 8917636 0 31
DMA_RGF.DMA_FW.RX_BYTE_CNT.VAL_L.l = 8917640 0 31
DMA_RGF.DMA_FW.RX_BYTE_CNT.CTL.en = 8917644 0 0
DMA_RGF.DMA_FW.RX_BYTE_CNT.CTL.ext_tick_sel = 8917644 1 1
DMA_RGF.DMA_FW.RX_BYTE_CNT.CTL.forever = 8917644 2 2
DMA_RGF.DMA_FW.RX_BYTE_CNT.CTL.clr = 8917644 3 3
DMA_RGF.DMA_FW.RX_BYTE_CNT.CTL.per_ring_en = 8917644 4 4
DMA_RGF.DMA_FW.RX_BYTE_CNT.CTL.reserved.186 = 8917644 5 7
DMA_RGF.DMA_FW.RX_BYTE_CNT.CTL.rid = 8917644 8 12
DMA_RGF.DMA_FW.RX_BYTE_CNT.CTL.reserved.187 = 8917644 13 31
DMA_RGF.DMA_FW.RX_PKT_CNT.VAL = 8917648 0 31
DMA_RGF.DMA_FW.RX_PKT_CNT.CTL = 8917652 0 31
DMA_RGF.DMA_FW.RX_PKT_CNT.VAL.l = 8917648 0 31
DMA_RGF.DMA_FW.RX_PKT_CNT.CTL.en = 8917652 0 0
DMA_RGF.DMA_FW.RX_PKT_CNT.CTL.ext_tick_sel = 8917652 1 1
DMA_RGF.DMA_FW.RX_PKT_CNT.CTL.forever = 8917652 2 2
DMA_RGF.DMA_FW.RX_PKT_CNT.CTL.clr = 8917652 3 3
DMA_RGF.DMA_FW.RX_PKT_CNT.CTL.per_ring_en = 8917652 4 4
DMA_RGF.DMA_FW.RX_PKT_CNT.CTL.reserved.188 = 8917652 5 7
DMA_RGF.DMA_FW.RX_PKT_CNT.CTL.rid = 8917652 8 12
DMA_RGF.DMA_FW.RX_PKT_CNT.CTL.reserved.189 = 8917652 13 31
DMA_RGF.DMA_FW.RX_DESC_CNT.VAL = 8917656 0 31
DMA_RGF.DMA_FW.RX_DESC_CNT.CTL = 8917660 0 31
DMA_RGF.DMA_FW.RX_DESC_CNT.VAL.l = 8917656 0 31
DMA_RGF.DMA_FW.RX_DESC_CNT.CTL.en = 8917660 0 0
DMA_RGF.DMA_FW.RX_DESC_CNT.CTL.ext_tick_sel = 8917660 1 1
DMA_RGF.DMA_FW.RX_DESC_CNT.CTL.forever = 8917660 2 2
DMA_RGF.DMA_FW.RX_DESC_CNT.CTL.clr = 8917660 3 3
DMA_RGF.DMA_FW.RX_DESC_CNT.CTL.per_ring_en = 8917660 4 4
DMA_RGF.DMA_FW.RX_DESC_CNT.CTL.reserved.190 = 8917660 5 7
DMA_RGF.DMA_FW.RX_DESC_CNT.CTL.rid = 8917660 8 12
DMA_RGF.DMA_FW.RX_DESC_CNT.CTL.reserved.191 = 8917660 13 31
DMA_RGF.DMA_FW.TX_BYTE_CNT.VAL_H = 8917664 0 31
DMA_RGF.DMA_FW.TX_BYTE_CNT.VAL_L = 8917668 0 31
DMA_RGF.DMA_FW.TX_BYTE_CNT.CTL = 8917672 0 31
DMA_RGF.DMA_FW.TX_BYTE_CNT.VAL_H.h = 8917664 0 31
DMA_RGF.DMA_FW.TX_BYTE_CNT.VAL_L.l = 8917668 0 31
DMA_RGF.DMA_FW.TX_BYTE_CNT.CTL.en = 8917672 0 0
DMA_RGF.DMA_FW.TX_BYTE_CNT.CTL.ext_tick_sel = 8917672 1 1
DMA_RGF.DMA_FW.TX_BYTE_CNT.CTL.forever = 8917672 2 2
DMA_RGF.DMA_FW.TX_BYTE_CNT.CTL.clr = 8917672 3 3
DMA_RGF.DMA_FW.TX_BYTE_CNT.CTL.per_ring_en = 8917672 4 4
DMA_RGF.DMA_FW.TX_BYTE_CNT.CTL.reserved.192 = 8917672 5 7
DMA_RGF.DMA_FW.TX_BYTE_CNT.CTL.rid = 8917672 8 12
DMA_RGF.DMA_FW.TX_BYTE_CNT.CTL.reserved.193 = 8917672 13 31
DMA_RGF.DMA_FW.TX_PKT_CNT.VAL = 8917676 0 31
DMA_RGF.DMA_FW.TX_PKT_CNT.CTL = 8917680 0 31
DMA_RGF.DMA_FW.TX_PKT_CNT.VAL.l = 8917676 0 31
DMA_RGF.DMA_FW.TX_PKT_CNT.CTL.en = 8917680 0 0
DMA_RGF.DMA_FW.TX_PKT_CNT.CTL.ext_tick_sel = 8917680 1 1
DMA_RGF.DMA_FW.TX_PKT_CNT.CTL.forever = 8917680 2 2
DMA_RGF.DMA_FW.TX_PKT_CNT.CTL.clr = 8917680 3 3
DMA_RGF.DMA_FW.TX_PKT_CNT.CTL.per_ring_en = 8917680 4 4
DMA_RGF.DMA_FW.TX_PKT_CNT.CTL.reserved.194 = 8917680 5 7
DMA_RGF.DMA_FW.TX_PKT_CNT.CTL.rid = 8917680 8 12
DMA_RGF.DMA_FW.TX_PKT_CNT.CTL.reserved.195 = 8917680 13 31
DMA_RGF.DMA_FW.TX_DESC_CNT.VAL = 8917684 0 31
DMA_RGF.DMA_FW.TX_DESC_CNT.CTL = 8917688 0 31
DMA_RGF.DMA_FW.TX_DESC_CNT.VAL.l = 8917684 0 31
DMA_RGF.DMA_FW.TX_DESC_CNT.CTL.en = 8917688 0 0
DMA_RGF.DMA_FW.TX_DESC_CNT.CTL.ext_tick_sel = 8917688 1 1
DMA_RGF.DMA_FW.TX_DESC_CNT.CTL.forever = 8917688 2 2
DMA_RGF.DMA_FW.TX_DESC_CNT.CTL.clr = 8917688 3 3
DMA_RGF.DMA_FW.TX_DESC_CNT.CTL.per_ring_en = 8917688 4 4
DMA_RGF.DMA_FW.TX_DESC_CNT.CTL.reserved.196 = 8917688 5 7
DMA_RGF.DMA_FW.TX_DESC_CNT.CTL.rid = 8917688 8 12
DMA_RGF.DMA_FW.TX_DESC_CNT.CTL.reserved.197 = 8917688 13 31
DMA_RGF.MBOX.CTL = 8917692 0 31
DMA_RGF.MBOX.CTL.mbox_pckt_size = 8917692 0 9
DMA_RGF.MBOX.CTL.fw_2_sw_fifo_data_clr = 8917692 10 10
DMA_RGF.MBOX.CTL.fw_2_sw_fifo_cmd_clr = 8917692 11 11
DMA_RGF.MBOX.CTL.sw_2_fw_fifo_data_clr = 8917692 12 12
DMA_RGF.MBOX.CTL.sw_2_fw_fifo_cmd_clr = 8917692 13 13
DMA_RGF.MBOX.CTL.mbox_fw_sw_lb = 8917692 14 14
DMA_RGF.MBOX.CTL.mbox_sw_fw_lb = 8917692 15 15
DMA_RGF.MBOX.CTL.sw_fw_data_fifo_wr_thr = 8917692 16 19
DMA_RGF.MBOX.CTL.sw_fw_cmd_fifo_wr_thr = 8917692 20 23
DMA_RGF.MBOX.CTL.fw_sw_data_fifo_wr_thr = 8917692 24 27
DMA_RGF.MBOX.CTL.fw_sw_cmd_fifo_wr_thr = 8917692 28 31
DMA_RGF.PEDI_DIF.CTL_0 = 8917696 0 31
DMA_RGF.PEDI_DIF.CTL_1 = 8917700 0 31
DMA_RGF.PEDI_DIF.CUT_THR_RD_THRSH_DATA = 8917704 0 31
DMA_RGF.PEDI_DIF.CUT_THR_RD_THRSH_DESC = 8917708 0 31
DMA_RGF.PEDI_DIF.RD_SIZE = 8917712 0 31
DMA_RGF.PEDI_DIF.DEBUG = 8917716 0 31
DMA_RGF.PEDI_DIF.CTL_0.bypass_cpl_aligner = 8917696 0 0
DMA_RGF.PEDI_DIF.CTL_0.bypass_wr_aligner = 8917696 1 1
DMA_RGF.PEDI_DIF.CTL_0.cpl_cat_thr_bypass = 8917696 2 2
DMA_RGF.PEDI_DIF.CTL_0.pedi_cacheline_size_is_128 = 8917696 3 3
DMA_RGF.PEDI_DIF.CTL_0.pedi_ignore_4k_bnd = 8917696 4 4
DMA_RGF.PEDI_DIF.CTL_0.pedi_ignore_cache_lines = 8917696 5 5
DMA_RGF.PEDI_DIF.CTL_0.req_arb_rd_over_wr = 8917696 6 6
DMA_RGF.PEDI_DIF.CTL_0.req_arb_rd_desc_int_wr = 8917696 7 7
DMA_RGF.PEDI_DIF.CTL_0.wr_arb_is_fixed_prior = 8917696 8 8
DMA_RGF.PEDI_DIF.CTL_0.wr_arb_fixed_prior_val = 8917696 9 9
DMA_RGF.PEDI_DIF.CTL_0.b2b_cb_on = 8917696 10 10
DMA_RGF.PEDI_DIF.CTL_0.fw_rescq_cb_on = 8917696 11 11
DMA_RGF.PEDI_DIF.CTL_0.fw_rescq_on = 8917696 12 12
DMA_RGF.PEDI_DIF.CTL_0.reserved.198 = 8917696 13 31
DMA_RGF.PEDI_DIF.CTL_1.rd_cmd_data_attr = 8917700 0 1
DMA_RGF.PEDI_DIF.CTL_1.rd_cmd_desc_attr = 8917700 2 3
DMA_RGF.PEDI_DIF.CTL_1.wr_cmd_attr = 8917700 4 5
DMA_RGF.PEDI_DIF.CTL_1.rd_cmd_retry_thrsh = 8917700 6 8
DMA_RGF.PEDI_DIF.CTL_1.reserved.199 = 8917700 9 31
DMA_RGF.PEDI_DIF.CUT_THR_RD_THRSH_DATA.data_tag_0_rd_thr = 8917704 0 7
DMA_RGF.PEDI_DIF.CUT_THR_RD_THRSH_DATA.data_tag_1_rd_thr = 8917704 8 15
DMA_RGF.PEDI_DIF.CUT_THR_RD_THRSH_DATA.data_tag_2_rd_thr = 8917704 16 23
DMA_RGF.PEDI_DIF.CUT_THR_RD_THRSH_DATA.data_tag_3_rd_thr = 8917704 24 31
DMA_RGF.PEDI_DIF.CUT_THR_RD_THRSH_DESC.desc_tag_0_rd_thr = 8917708 0 7
DMA_RGF.PEDI_DIF.CUT_THR_RD_THRSH_DESC.desc_tag_1_rd_thr = 8917708 8 15
DMA_RGF.PEDI_DIF.CUT_THR_RD_THRSH_DESC.reserved.200 = 8917708 16 31
DMA_RGF.PEDI_DIF.RD_SIZE.pedi_max_rd_req_size = 8917712 0 15
DMA_RGF.PEDI_DIF.RD_SIZE.pedi_max_wr_req_size = 8917712 16 31
DMA_RGF.PEDI_DIF.DEBUG.DEBUG = 8917716 0 31
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.dif_debug_rd_data_tag_0_valid = 8917716 0 0
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.dif_debug_rd_data_tag_1_valid = 8917716 1 1
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.dif_debug_rd_data_tag_2_valid = 8917716 2 2
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.dif_debug_rd_data_tag_3_valid = 8917716 3 3
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.dif_debug_wr_tag_0_valid = 8917716 4 4
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.dif_debug_wr_tag_1_valid = 8917716 5 5
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.dif_debug_rd_desc_tag_1_valid = 8917716 6 6
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.dif_debug_rd_desc_tag_0_valid = 8917716 7 7
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_rd_cmd_0_prcs_sync = 8917716 8 8
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_rd_cmd_1_prcs_sync = 8917716 9 9
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_rd_cmd_2_prcs_sync = 8917716 10 10
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_rd_cmd_3_prcs_sync = 8917716 11 11
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_rd_cmd_desc_0_prcs_sync = 8917716 12 12
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_rd_cmd_desc_1_prcs_sync = 8917716 13 13
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_wr_cmd_0_on_sync = 8917716 14 14
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_wr_cmd_1_on_sync = 8917716 15 15
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_cpl_fifo_wr_state = 8917716 16 18
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_cpl_fsm = 8917716 19 22
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_cpl_radm_halt_dma = 8917716 23 23
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_radm_cpl_dv_dma = 8917716 24 24
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_radm_cpl_hv_dma = 8917716 25 25
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_radm_cpl_bad_eot_dma = 8917716 26 26
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_xadm_client_halt_dma = 8917716 27 27
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_client_tlp_dv_dma = 8917716 28 28
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_client_tlp_hv_dma = 8917716 29 29
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_client_tlp_eot_dma = 8917716 30 30
DMA_RGF.PEDI_DIF.DEBUG.DEBUG.pedi_debug_client_tlp_cmd_dma = 8917716 31 31
DMA_RGF.DESCQ.<0> = 8917720 0 895
DMA_RGF.DESCQ.<1> = 8917832 0 895
DMA_RGF.DESCQ.<2> = 8917944 0 895
DMA_RGF.DESCQ.<3> = 8918056 0 895
DMA_RGF.DESCQ.<4> = 8918168 0 895
DMA_RGF.DESCQ.<5> = 8918280 0 895
DMA_RGF.DESCQ.<6> = 8918392 0 895
DMA_RGF.DESCQ.<7> = 8918504 0 895
DMA_RGF.DESCQ.<8> = 8918616 0 895
DMA_RGF.DESCQ.<9> = 8918728 0 895
DMA_RGF.DESCQ.<10> = 8918840 0 895
DMA_RGF.DESCQ.<11> = 8918952 0 895
DMA_RGF.DESCQ.<0>.CTL = 8917720 0 31
DMA_RGF.DESCQ.<0>.IS = 8917724 0 31
DMA_RGF.DESCQ.<0>.DO = 8917728 0 31
DMA_RGF.DESCQ.<0>.SW_SIZE = 8917732 0 31
DMA_RGF.DESCQ.<0>.SW_TAIL = 8917736 0 31
DMA_RGF.DESCQ.<0>.ARB_CTL = 8917740 0 31
DMA_RGF.DESCQ.<0>.DRC_FSM = 8917744 0 31
DMA_RGF.DESCQ.<0>.HRC_FSM = 8917748 0 31
DMA_RGF.DESCQ.<0>.DWBC_FSM = 8917752 0 31
DMA_RGF.DESCQ.<0>.HWBC_FSM = 8917756 0 31
DMA_RGF.DESCQ.<0>.HW_HEAD = 8917760 0 31
DMA_RGF.DESCQ.<0>.HW_WB_HEAD = 8917764 0 31
DMA_RGF.DESCQ.<0>.HW_TAIL = 8917768 0 31
DMA_RGF.DESCQ.<0>.HW_WB_TAIL = 8917772 0 31
DMA_RGF.DESCQ.<0>.SW_HEAD = 8917776 0 63
DMA_RGF.DESCQ.<0>.SW_HEAD_4_RD = 8917784 0 63
DMA_RGF.DESCQ.<0>.QID = 8917792 0 63
DMA_RGF.DESCQ.<0>.SW_BASE = 8917800 0 63
DMA_RGF.DESCQ.<0>.NO_ACT_CNT = 8917808 0 95
DMA_RGF.DESCQ.<0>.THRS = 8917820 0 63
DMA_RGF.DESCQ.<0>.RX_MAX_SIZE = 8917828 0 31
DMA_RGF.DESCQ.<0>.CTL.CTL = 8917720 0 31
DMA_RGF.DESCQ.<0>.CTL.CTL.dma_rd_en = 8917720 0 0
DMA_RGF.DESCQ.<0>.CTL.CTL.host_rd_en = 8917720 1 1
DMA_RGF.DESCQ.<0>.CTL.CTL.dma_wb_en = 8917720 2 2
DMA_RGF.DESCQ.<0>.CTL.CTL.host_wb_en = 8917720 3 3
DMA_RGF.DESCQ.<0>.CTL.CTL.vring_en = 8917720 4 4
DMA_RGF.DESCQ.<0>.CTL.CTL.reserved = 8917720 5 15
DMA_RGF.DESCQ.<0>.CTL.CTL.vring_index = 8917720 16 20
DMA_RGF.DESCQ.<0>.CTL.CTL.reserved.201 = 8917720 21 31
DMA_RGF.DESCQ.<0>.IS.IS = 8917724 0 31
DMA_RGF.DESCQ.<0>.IS.IS.mail_box = 8917724 0 0
DMA_RGF.DESCQ.<0>.IS.IS.sw_fw = 8917724 1 1
DMA_RGF.DESCQ.<0>.IS.IS.rx_tx = 8917724 2 2
DMA_RGF.DESCQ.<0>.IS.IS.vring = 8917724 3 3
DMA_RGF.DESCQ.<0>.IS.IS.ahb_master = 8917724 4 4
DMA_RGF.DESCQ.<0>.IS.IS.mac_wb = 8917724 5 5
DMA_RGF.DESCQ.<0>.IS.IS.is_pmc_dma = 8917724 6 6
DMA_RGF.DESCQ.<0>.IS.IS.reserved.202 = 8917724 7 31
DMA_RGF.DESCQ.<0>.DO.DO = 8917728 0 31
DMA_RGF.DESCQ.<0>.DO.DO.clr_all = 8917728 0 0
DMA_RGF.DESCQ.<0>.DO.DO.wb_req = 8917728 1 1
DMA_RGF.DESCQ.<0>.DO.DO.reserved.203 = 8917728 2 31
DMA_RGF.DESCQ.<0>.SW_SIZE.SW_SIZE = 8917732 0 31
DMA_RGF.DESCQ.<0>.SW_SIZE.SW_SIZE.val = 8917732 0 15
DMA_RGF.DESCQ.<0>.SW_SIZE.SW_SIZE.reserved.204 = 8917732 16 31
DMA_RGF.DESCQ.<0>.SW_TAIL.SW_TAIL = 8917736 0 31
DMA_RGF.DESCQ.<0>.SW_TAIL.SW_TAIL.val = 8917736 0 15
DMA_RGF.DESCQ.<0>.SW_TAIL.SW_TAIL.reserved.205 = 8917736 16 31
DMA_RGF.DESCQ.<0>.ARB_CTL.ARB_CTL = 8917740 0 31
DMA_RGF.DESCQ.<0>.ARB_CTL.ARB_CTL.current_state = 8917740 0 7
DMA_RGF.DESCQ.<0>.ARB_CTL.ARB_CTL.reserved.206 = 8917740 8 15
DMA_RGF.DESCQ.<0>.ARB_CTL.ARB_CTL.next_state_ovrd = 8917740 16 23
DMA_RGF.DESCQ.<0>.ARB_CTL.ARB_CTL.reserved.207 = 8917740 24 29
DMA_RGF.DESCQ.<0>.ARB_CTL.ARB_CTL.wr_fsm_en = 8917740 30 30
DMA_RGF.DESCQ.<0>.ARB_CTL.ARB_CTL.rd_fsm_en = 8917740 31 31
DMA_RGF.DESCQ.<0>.DRC_FSM.DRC_FSM = 8917744 0 31
DMA_RGF.DESCQ.<0>.DRC_FSM.DRC_FSM.current_state = 8917744 0 1
DMA_RGF.DESCQ.<0>.DRC_FSM.DRC_FSM.reserved.208 = 8917744 2 15
DMA_RGF.DESCQ.<0>.DRC_FSM.DRC_FSM.next_state_ovrd = 8917744 16 17
DMA_RGF.DESCQ.<0>.DRC_FSM.DRC_FSM.reserved.209 = 8917744 18 29
DMA_RGF.DESCQ.<0>.DRC_FSM.DRC_FSM.wr_fsm_en = 8917744 30 30
DMA_RGF.DESCQ.<0>.DRC_FSM.DRC_FSM.rd_fsm_en = 8917744 31 31
DMA_RGF.DESCQ.<0>.HRC_FSM.HRC_FSM = 8917748 0 31
DMA_RGF.DESCQ.<0>.HRC_FSM.HRC_FSM.current_state = 8917748 0 7
DMA_RGF.DESCQ.<0>.HRC_FSM.HRC_FSM.reserved.210 = 8917748 8 15
DMA_RGF.DESCQ.<0>.HRC_FSM.HRC_FSM.next_state_ovrd = 8917748 16 23
DMA_RGF.DESCQ.<0>.HRC_FSM.HRC_FSM.reserved.211 = 8917748 24 29
DMA_RGF.DESCQ.<0>.HRC_FSM.HRC_FSM.wr_fsm_en = 8917748 30 30
DMA_RGF.DESCQ.<0>.HRC_FSM.HRC_FSM.rd_fsm_en = 8917748 31 31
DMA_RGF.DESCQ.<0>.DWBC_FSM.DWBC_FSM = 8917752 0 31
DMA_RGF.DESCQ.<0>.DWBC_FSM.DWBC_FSM.current_state = 8917752 0 2
DMA_RGF.DESCQ.<0>.DWBC_FSM.DWBC_FSM.reserved.212 = 8917752 3 13
DMA_RGF.DESCQ.<0>.DWBC_FSM.DWBC_FSM.next_state_ovrd = 8917752 14 16
DMA_RGF.DESCQ.<0>.DWBC_FSM.DWBC_FSM.reserved.213 = 8917752 17 29
DMA_RGF.DESCQ.<0>.DWBC_FSM.DWBC_FSM.wr_fsm_en = 8917752 30 30
DMA_RGF.DESCQ.<0>.DWBC_FSM.DWBC_FSM.rd_fsm_en = 8917752 31 31
DMA_RGF.DESCQ.<0>.HWBC_FSM.HWBC_FSM = 8917756 0 31
DMA_RGF.DESCQ.<0>.HWBC_FSM.HWBC_FSM.current_state = 8917756 0 7
DMA_RGF.DESCQ.<0>.HWBC_FSM.HWBC_FSM.reserved.214 = 8917756 8 15
DMA_RGF.DESCQ.<0>.HWBC_FSM.HWBC_FSM.next_state_ovrd = 8917756 16 23
DMA_RGF.DESCQ.<0>.HWBC_FSM.HWBC_FSM.reserved.215 = 8917756 24 29
DMA_RGF.DESCQ.<0>.HWBC_FSM.HWBC_FSM.wr_fsm_en = 8917756 30 30
DMA_RGF.DESCQ.<0>.HWBC_FSM.HWBC_FSM.rd_fsm_en = 8917756 31 31
DMA_RGF.DESCQ.<0>.HW_HEAD.HW_HEAD = 8917760 0 31
DMA_RGF.DESCQ.<0>.HW_HEAD.HW_HEAD.current = 8917760 0 3
DMA_RGF.DESCQ.<0>.HW_HEAD.HW_HEAD.reserved.216 = 8917760 4 15
DMA_RGF.DESCQ.<0>.HW_HEAD.HW_HEAD.ovrd = 8917760 16 19
DMA_RGF.DESCQ.<0>.HW_HEAD.HW_HEAD.reserved.217 = 8917760 20 29
DMA_RGF.DESCQ.<0>.HW_HEAD.HW_HEAD.wr_en = 8917760 30 30
DMA_RGF.DESCQ.<0>.HW_HEAD.HW_HEAD.rd_en = 8917760 31 31
DMA_RGF.DESCQ.<0>.HW_WB_HEAD.HW_WB_HEAD = 8917764 0 31
DMA_RGF.DESCQ.<0>.HW_WB_HEAD.HW_WB_HEAD.current = 8917764 0 3
DMA_RGF.DESCQ.<0>.HW_WB_HEAD.HW_WB_HEAD.reserved.218 = 8917764 4 15
DMA_RGF.DESCQ.<0>.HW_WB_HEAD.HW_WB_HEAD.ovrd = 8917764 16 19
DMA_RGF.DESCQ.<0>.HW_WB_HEAD.HW_WB_HEAD.reserved.219 = 8917764 20 29
DMA_RGF.DESCQ.<0>.HW_WB_HEAD.HW_WB_HEAD.wr_en = 8917764 30 30
DMA_RGF.DESCQ.<0>.HW_WB_HEAD.HW_WB_HEAD.rd_en = 8917764 31 31
DMA_RGF.DESCQ.<0>.HW_TAIL.HW_TAIL = 8917768 0 31
DMA_RGF.DESCQ.<0>.HW_TAIL.HW_TAIL.current = 8917768 0 3
DMA_RGF.DESCQ.<0>.HW_TAIL.HW_TAIL.reserved.220 = 8917768 4 15
DMA_RGF.DESCQ.<0>.HW_TAIL.HW_TAIL.ovrd = 8917768 16 19
DMA_RGF.DESCQ.<0>.HW_TAIL.HW_TAIL.reserved.221 = 8917768 20 29
DMA_RGF.DESCQ.<0>.HW_TAIL.HW_TAIL.wr_en = 8917768 30 30
DMA_RGF.DESCQ.<0>.HW_TAIL.HW_TAIL.rd_en = 8917768 31 31
DMA_RGF.DESCQ.<0>.HW_WB_TAIL.HW_WB_TAIL = 8917772 0 31
DMA_RGF.DESCQ.<0>.HW_WB_TAIL.HW_WB_TAIL.current = 8917772 0 3
DMA_RGF.DESCQ.<0>.HW_WB_TAIL.HW_WB_TAIL.reserved.222 = 8917772 4 15
DMA_RGF.DESCQ.<0>.HW_WB_TAIL.HW_WB_TAIL.ovrd = 8917772 16 19
DMA_RGF.DESCQ.<0>.HW_WB_TAIL.HW_WB_TAIL.reserved.223 = 8917772 20 29
DMA_RGF.DESCQ.<0>.HW_WB_TAIL.HW_WB_TAIL.wr_en = 8917772 30 30
DMA_RGF.DESCQ.<0>.HW_WB_TAIL.HW_WB_TAIL.rd_en = 8917772 31 31
DMA_RGF.DESCQ.<0>.SW_HEAD.CRNT = 8917776 0 31
DMA_RGF.DESCQ.<0>.SW_HEAD.OVRD = 8917780 0 31
DMA_RGF.DESCQ.<0>.SW_HEAD.CRNT.CRNT = 8917776 0 31
DMA_RGF.DESCQ.<0>.SW_HEAD.CRNT.CRNT.data = 8917776 0 15
DMA_RGF.DESCQ.<0>.SW_HEAD.CRNT.CRNT.reserved.224 = 8917776 16 30
DMA_RGF.DESCQ.<0>.SW_HEAD.CRNT.CRNT.rd_en = 8917776 31 31
DMA_RGF.DESCQ.<0>.SW_HEAD.OVRD.OVRD = 8917780 0 31
DMA_RGF.DESCQ.<0>.SW_HEAD.OVRD.OVRD.data = 8917780 0 15
DMA_RGF.DESCQ.<0>.SW_HEAD.OVRD.OVRD.reserved.225 = 8917780 16 30
DMA_RGF.DESCQ.<0>.SW_HEAD.OVRD.OVRD.wr_en = 8917780 31 31
DMA_RGF.DESCQ.<0>.SW_HEAD_4_RD.CRNT = 8917784 0 31
DMA_RGF.DESCQ.<0>.SW_HEAD_4_RD.OVRD = 8917788 0 31
DMA_RGF.DESCQ.<0>.SW_HEAD_4_RD.CRNT.CRNT = 8917784 0 31
DMA_RGF.DESCQ.<0>.SW_HEAD_4_RD.CRNT.CRNT.data = 8917784 0 15
DMA_RGF.DESCQ.<0>.SW_HEAD_4_RD.CRNT.CRNT.reserved.226 = 8917784 16 30
DMA_RGF.DESCQ.<0>.SW_HEAD_4_RD.CRNT.CRNT.rd_en = 8917784 31 31
DMA_RGF.DESCQ.<0>.SW_HEAD_4_RD.OVRD.OVRD = 8917788 0 31
DMA_RGF.DESCQ.<0>.SW_HEAD_4_RD.OVRD.OVRD.data = 8917788 0 15
DMA_RGF.DESCQ.<0>.SW_HEAD_4_RD.OVRD.OVRD.reserved.227 = 8917788 16 30
DMA_RGF.DESCQ.<0>.SW_HEAD_4_RD.OVRD.OVRD.wr_en = 8917788 31 31
DMA_RGF.DESCQ.<0>.QID.CRNT = 8917792 0 31
DMA_RGF.DESCQ.<0>.QID.OVRD = 8917796 0 31
DMA_RGF.DESCQ.<0>.QID.CRNT.CRNT = 8917792 0 31
DMA_RGF.DESCQ.<0>.QID.CRNT.CRNT.data = 8917792 0 15
DMA_RGF.DESCQ.<0>.QID.CRNT.CRNT.reserved.228 = 8917792 16 30
DMA_RGF.DESCQ.<0>.QID.CRNT.CRNT.rd_en = 8917792 31 31
DMA_RGF.DESCQ.<0>.QID.OVRD.OVRD = 8917796 0 31
DMA_RGF.DESCQ.<0>.QID.OVRD.OVRD.data = 8917796 0 15
DMA_RGF.DESCQ.<0>.QID.OVRD.OVRD.reserved.229 = 8917796 16 30
DMA_RGF.DESCQ.<0>.QID.OVRD.OVRD.wr_en = 8917796 31 31
DMA_RGF.DESCQ.<0>.SW_BASE.BASE_L = 8917800 0 31
DMA_RGF.DESCQ.<0>.SW_BASE.BASE_H = 8917804 0 31
DMA_RGF.DESCQ.<0>.SW_BASE.BASE_L.BASE_L = 8917800 0 31
DMA_RGF.DESCQ.<0>.SW_BASE.BASE_L.BASE_L.val = 8917800 0 31
DMA_RGF.DESCQ.<0>.SW_BASE.BASE_H.BASE_H = 8917804 0 31
DMA_RGF.DESCQ.<0>.SW_BASE.BASE_H.BASE_H.val.230 = 8917804 0 31
DMA_RGF.DESCQ.<0>.NO_ACT_CNT.TRSH = 8917808 0 31
DMA_RGF.DESCQ.<0>.NO_ACT_CNT.DATA = 8917812 0 31
DMA_RGF.DESCQ.<0>.NO_ACT_CNT.CTL = 8917816 0 31
DMA_RGF.DESCQ.<0>.NO_ACT_CNT.TRSH.TRSH = 8917808 0 31
DMA_RGF.DESCQ.<0>.NO_ACT_CNT.TRSH.TRSH.val = 8917808 0 31
DMA_RGF.DESCQ.<0>.NO_ACT_CNT.DATA.DATA = 8917812 0 31
DMA_RGF.DESCQ.<0>.NO_ACT_CNT.DATA.DATA.val = 8917812 0 31
DMA_RGF.DESCQ.<0>.NO_ACT_CNT.CTL.CTL = 8917816 0 31
DMA_RGF.DESCQ.<0>.NO_ACT_CNT.CTL.CTL.en = 8917816 0 0
DMA_RGF.DESCQ.<0>.NO_ACT_CNT.CTL.CTL.ext_tick_sel = 8917816 1 1
DMA_RGF.DESCQ.<0>.NO_ACT_CNT.CTL.CTL.forever = 8917816 2 2
DMA_RGF.DESCQ.<0>.NO_ACT_CNT.CTL.CTL.clr = 8917816 3 3
DMA_RGF.DESCQ.<0>.NO_ACT_CNT.CTL.CTL.reached_tresh = 8917816 4 4
DMA_RGF.DESCQ.<0>.NO_ACT_CNT.CTL.CTL.reserved.231 = 8917816 5 31
DMA_RGF.DESCQ.<0>.THRS.SW = 8917820 0 31
DMA_RGF.DESCQ.<0>.THRS.HW = 8917824 0 31
DMA_RGF.DESCQ.<0>.THRS.SW.h_thrsh = 8917820 0 15
DMA_RGF.DESCQ.<0>.THRS.SW.reserved.232 = 8917820 16 31
DMA_RGF.DESCQ.<0>.THRS.HW.prftch = 8917824 0 3
DMA_RGF.DESCQ.<0>.THRS.HW.reserved.233 = 8917824 4 7
DMA_RGF.DESCQ.<0>.THRS.HW.p_thrsh = 8917824 8 11
DMA_RGF.DESCQ.<0>.THRS.HW.reserved.234 = 8917824 12 15
DMA_RGF.DESCQ.<0>.THRS.HW.wb_thrsh = 8917824 16 19
DMA_RGF.DESCQ.<0>.THRS.HW.reserved.235 = 8917824 20 31
DMA_RGF.DESCQ.<0>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR = 8917828 0 31
DMA_RGF.DESCQ.<0>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.val = 8917828 0 15
DMA_RGF.DESCQ.<0>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.reserved.236 = 8917828 16 31
DMA_RGF.DESCQ.<1>.CTL = 8917832 0 31
DMA_RGF.DESCQ.<1>.IS = 8917836 0 31
DMA_RGF.DESCQ.<1>.DO = 8917840 0 31
DMA_RGF.DESCQ.<1>.SW_SIZE = 8917844 0 31
DMA_RGF.DESCQ.<1>.SW_TAIL = 8917848 0 31
DMA_RGF.DESCQ.<1>.ARB_CTL = 8917852 0 31
DMA_RGF.DESCQ.<1>.DRC_FSM = 8917856 0 31
DMA_RGF.DESCQ.<1>.HRC_FSM = 8917860 0 31
DMA_RGF.DESCQ.<1>.DWBC_FSM = 8917864 0 31
DMA_RGF.DESCQ.<1>.HWBC_FSM = 8917868 0 31
DMA_RGF.DESCQ.<1>.HW_HEAD = 8917872 0 31
DMA_RGF.DESCQ.<1>.HW_WB_HEAD = 8917876 0 31
DMA_RGF.DESCQ.<1>.HW_TAIL = 8917880 0 31
DMA_RGF.DESCQ.<1>.HW_WB_TAIL = 8917884 0 31
DMA_RGF.DESCQ.<1>.SW_HEAD = 8917888 0 63
DMA_RGF.DESCQ.<1>.SW_HEAD_4_RD = 8917896 0 63
DMA_RGF.DESCQ.<1>.QID = 8917904 0 63
DMA_RGF.DESCQ.<1>.SW_BASE = 8917912 0 63
DMA_RGF.DESCQ.<1>.NO_ACT_CNT = 8917920 0 95
DMA_RGF.DESCQ.<1>.THRS = 8917932 0 63
DMA_RGF.DESCQ.<1>.RX_MAX_SIZE = 8917940 0 31
DMA_RGF.DESCQ.<1>.CTL.CTL = 8917832 0 31
DMA_RGF.DESCQ.<1>.CTL.CTL.dma_rd_en = 8917832 0 0
DMA_RGF.DESCQ.<1>.CTL.CTL.host_rd_en = 8917832 1 1
DMA_RGF.DESCQ.<1>.CTL.CTL.dma_wb_en = 8917832 2 2
DMA_RGF.DESCQ.<1>.CTL.CTL.host_wb_en = 8917832 3 3
DMA_RGF.DESCQ.<1>.CTL.CTL.vring_en = 8917832 4 4
DMA_RGF.DESCQ.<1>.CTL.CTL.reserved = 8917832 5 15
DMA_RGF.DESCQ.<1>.CTL.CTL.vring_index = 8917832 16 20
DMA_RGF.DESCQ.<1>.CTL.CTL.reserved.201 = 8917832 21 31
DMA_RGF.DESCQ.<1>.IS.IS = 8917836 0 31
DMA_RGF.DESCQ.<1>.IS.IS.mail_box = 8917836 0 0
DMA_RGF.DESCQ.<1>.IS.IS.sw_fw = 8917836 1 1
DMA_RGF.DESCQ.<1>.IS.IS.rx_tx = 8917836 2 2
DMA_RGF.DESCQ.<1>.IS.IS.vring = 8917836 3 3
DMA_RGF.DESCQ.<1>.IS.IS.ahb_master = 8917836 4 4
DMA_RGF.DESCQ.<1>.IS.IS.mac_wb = 8917836 5 5
DMA_RGF.DESCQ.<1>.IS.IS.is_pmc_dma = 8917836 6 6
DMA_RGF.DESCQ.<1>.IS.IS.reserved.202 = 8917836 7 31
DMA_RGF.DESCQ.<1>.DO.DO = 8917840 0 31
DMA_RGF.DESCQ.<1>.DO.DO.clr_all = 8917840 0 0
DMA_RGF.DESCQ.<1>.DO.DO.wb_req = 8917840 1 1
DMA_RGF.DESCQ.<1>.DO.DO.reserved.203 = 8917840 2 31
DMA_RGF.DESCQ.<1>.SW_SIZE.SW_SIZE = 8917844 0 31
DMA_RGF.DESCQ.<1>.SW_SIZE.SW_SIZE.val = 8917844 0 15
DMA_RGF.DESCQ.<1>.SW_SIZE.SW_SIZE.reserved.204 = 8917844 16 31
DMA_RGF.DESCQ.<1>.SW_TAIL.SW_TAIL = 8917848 0 31
DMA_RGF.DESCQ.<1>.SW_TAIL.SW_TAIL.val = 8917848 0 15
DMA_RGF.DESCQ.<1>.SW_TAIL.SW_TAIL.reserved.205 = 8917848 16 31
DMA_RGF.DESCQ.<1>.ARB_CTL.ARB_CTL = 8917852 0 31
DMA_RGF.DESCQ.<1>.ARB_CTL.ARB_CTL.current_state = 8917852 0 7
DMA_RGF.DESCQ.<1>.ARB_CTL.ARB_CTL.reserved.206 = 8917852 8 15
DMA_RGF.DESCQ.<1>.ARB_CTL.ARB_CTL.next_state_ovrd = 8917852 16 23
DMA_RGF.DESCQ.<1>.ARB_CTL.ARB_CTL.reserved.207 = 8917852 24 29
DMA_RGF.DESCQ.<1>.ARB_CTL.ARB_CTL.wr_fsm_en = 8917852 30 30
DMA_RGF.DESCQ.<1>.ARB_CTL.ARB_CTL.rd_fsm_en = 8917852 31 31
DMA_RGF.DESCQ.<1>.DRC_FSM.DRC_FSM = 8917856 0 31
DMA_RGF.DESCQ.<1>.DRC_FSM.DRC_FSM.current_state = 8917856 0 1
DMA_RGF.DESCQ.<1>.DRC_FSM.DRC_FSM.reserved.208 = 8917856 2 15
DMA_RGF.DESCQ.<1>.DRC_FSM.DRC_FSM.next_state_ovrd = 8917856 16 17
DMA_RGF.DESCQ.<1>.DRC_FSM.DRC_FSM.reserved.209 = 8917856 18 29
DMA_RGF.DESCQ.<1>.DRC_FSM.DRC_FSM.wr_fsm_en = 8917856 30 30
DMA_RGF.DESCQ.<1>.DRC_FSM.DRC_FSM.rd_fsm_en = 8917856 31 31
DMA_RGF.DESCQ.<1>.HRC_FSM.HRC_FSM = 8917860 0 31
DMA_RGF.DESCQ.<1>.HRC_FSM.HRC_FSM.current_state = 8917860 0 7
DMA_RGF.DESCQ.<1>.HRC_FSM.HRC_FSM.reserved.210 = 8917860 8 15
DMA_RGF.DESCQ.<1>.HRC_FSM.HRC_FSM.next_state_ovrd = 8917860 16 23
DMA_RGF.DESCQ.<1>.HRC_FSM.HRC_FSM.reserved.211 = 8917860 24 29
DMA_RGF.DESCQ.<1>.HRC_FSM.HRC_FSM.wr_fsm_en = 8917860 30 30
DMA_RGF.DESCQ.<1>.HRC_FSM.HRC_FSM.rd_fsm_en = 8917860 31 31
DMA_RGF.DESCQ.<1>.DWBC_FSM.DWBC_FSM = 8917864 0 31
DMA_RGF.DESCQ.<1>.DWBC_FSM.DWBC_FSM.current_state = 8917864 0 2
DMA_RGF.DESCQ.<1>.DWBC_FSM.DWBC_FSM.reserved.212 = 8917864 3 13
DMA_RGF.DESCQ.<1>.DWBC_FSM.DWBC_FSM.next_state_ovrd = 8917864 14 16
DMA_RGF.DESCQ.<1>.DWBC_FSM.DWBC_FSM.reserved.213 = 8917864 17 29
DMA_RGF.DESCQ.<1>.DWBC_FSM.DWBC_FSM.wr_fsm_en = 8917864 30 30
DMA_RGF.DESCQ.<1>.DWBC_FSM.DWBC_FSM.rd_fsm_en = 8917864 31 31
DMA_RGF.DESCQ.<1>.HWBC_FSM.HWBC_FSM = 8917868 0 31
DMA_RGF.DESCQ.<1>.HWBC_FSM.HWBC_FSM.current_state = 8917868 0 7
DMA_RGF.DESCQ.<1>.HWBC_FSM.HWBC_FSM.reserved.214 = 8917868 8 15
DMA_RGF.DESCQ.<1>.HWBC_FSM.HWBC_FSM.next_state_ovrd = 8917868 16 23
DMA_RGF.DESCQ.<1>.HWBC_FSM.HWBC_FSM.reserved.215 = 8917868 24 29
DMA_RGF.DESCQ.<1>.HWBC_FSM.HWBC_FSM.wr_fsm_en = 8917868 30 30
DMA_RGF.DESCQ.<1>.HWBC_FSM.HWBC_FSM.rd_fsm_en = 8917868 31 31
DMA_RGF.DESCQ.<1>.HW_HEAD.HW_HEAD = 8917872 0 31
DMA_RGF.DESCQ.<1>.HW_HEAD.HW_HEAD.current = 8917872 0 3
DMA_RGF.DESCQ.<1>.HW_HEAD.HW_HEAD.reserved.216 = 8917872 4 15
DMA_RGF.DESCQ.<1>.HW_HEAD.HW_HEAD.ovrd = 8917872 16 19
DMA_RGF.DESCQ.<1>.HW_HEAD.HW_HEAD.reserved.217 = 8917872 20 29
DMA_RGF.DESCQ.<1>.HW_HEAD.HW_HEAD.wr_en = 8917872 30 30
DMA_RGF.DESCQ.<1>.HW_HEAD.HW_HEAD.rd_en = 8917872 31 31
DMA_RGF.DESCQ.<1>.HW_WB_HEAD.HW_WB_HEAD = 8917876 0 31
DMA_RGF.DESCQ.<1>.HW_WB_HEAD.HW_WB_HEAD.current = 8917876 0 3
DMA_RGF.DESCQ.<1>.HW_WB_HEAD.HW_WB_HEAD.reserved.218 = 8917876 4 15
DMA_RGF.DESCQ.<1>.HW_WB_HEAD.HW_WB_HEAD.ovrd = 8917876 16 19
DMA_RGF.DESCQ.<1>.HW_WB_HEAD.HW_WB_HEAD.reserved.219 = 8917876 20 29
DMA_RGF.DESCQ.<1>.HW_WB_HEAD.HW_WB_HEAD.wr_en = 8917876 30 30
DMA_RGF.DESCQ.<1>.HW_WB_HEAD.HW_WB_HEAD.rd_en = 8917876 31 31
DMA_RGF.DESCQ.<1>.HW_TAIL.HW_TAIL = 8917880 0 31
DMA_RGF.DESCQ.<1>.HW_TAIL.HW_TAIL.current = 8917880 0 3
DMA_RGF.DESCQ.<1>.HW_TAIL.HW_TAIL.reserved.220 = 8917880 4 15
DMA_RGF.DESCQ.<1>.HW_TAIL.HW_TAIL.ovrd = 8917880 16 19
DMA_RGF.DESCQ.<1>.HW_TAIL.HW_TAIL.reserved.221 = 8917880 20 29
DMA_RGF.DESCQ.<1>.HW_TAIL.HW_TAIL.wr_en = 8917880 30 30
DMA_RGF.DESCQ.<1>.HW_TAIL.HW_TAIL.rd_en = 8917880 31 31
DMA_RGF.DESCQ.<1>.HW_WB_TAIL.HW_WB_TAIL = 8917884 0 31
DMA_RGF.DESCQ.<1>.HW_WB_TAIL.HW_WB_TAIL.current = 8917884 0 3
DMA_RGF.DESCQ.<1>.HW_WB_TAIL.HW_WB_TAIL.reserved.222 = 8917884 4 15
DMA_RGF.DESCQ.<1>.HW_WB_TAIL.HW_WB_TAIL.ovrd = 8917884 16 19
DMA_RGF.DESCQ.<1>.HW_WB_TAIL.HW_WB_TAIL.reserved.223 = 8917884 20 29
DMA_RGF.DESCQ.<1>.HW_WB_TAIL.HW_WB_TAIL.wr_en = 8917884 30 30
DMA_RGF.DESCQ.<1>.HW_WB_TAIL.HW_WB_TAIL.rd_en = 8917884 31 31
DMA_RGF.DESCQ.<1>.SW_HEAD.CRNT = 8917888 0 31
DMA_RGF.DESCQ.<1>.SW_HEAD.OVRD = 8917892 0 31
DMA_RGF.DESCQ.<1>.SW_HEAD.CRNT.CRNT = 8917888 0 31
DMA_RGF.DESCQ.<1>.SW_HEAD.CRNT.CRNT.data = 8917888 0 15
DMA_RGF.DESCQ.<1>.SW_HEAD.CRNT.CRNT.reserved.224 = 8917888 16 30
DMA_RGF.DESCQ.<1>.SW_HEAD.CRNT.CRNT.rd_en = 8917888 31 31
DMA_RGF.DESCQ.<1>.SW_HEAD.OVRD.OVRD = 8917892 0 31
DMA_RGF.DESCQ.<1>.SW_HEAD.OVRD.OVRD.data = 8917892 0 15
DMA_RGF.DESCQ.<1>.SW_HEAD.OVRD.OVRD.reserved.225 = 8917892 16 30
DMA_RGF.DESCQ.<1>.SW_HEAD.OVRD.OVRD.wr_en = 8917892 31 31
DMA_RGF.DESCQ.<1>.SW_HEAD_4_RD.CRNT = 8917896 0 31
DMA_RGF.DESCQ.<1>.SW_HEAD_4_RD.OVRD = 8917900 0 31
DMA_RGF.DESCQ.<1>.SW_HEAD_4_RD.CRNT.CRNT = 8917896 0 31
DMA_RGF.DESCQ.<1>.SW_HEAD_4_RD.CRNT.CRNT.data = 8917896 0 15
DMA_RGF.DESCQ.<1>.SW_HEAD_4_RD.CRNT.CRNT.reserved.226 = 8917896 16 30
DMA_RGF.DESCQ.<1>.SW_HEAD_4_RD.CRNT.CRNT.rd_en = 8917896 31 31
DMA_RGF.DESCQ.<1>.SW_HEAD_4_RD.OVRD.OVRD = 8917900 0 31
DMA_RGF.DESCQ.<1>.SW_HEAD_4_RD.OVRD.OVRD.data = 8917900 0 15
DMA_RGF.DESCQ.<1>.SW_HEAD_4_RD.OVRD.OVRD.reserved.227 = 8917900 16 30
DMA_RGF.DESCQ.<1>.SW_HEAD_4_RD.OVRD.OVRD.wr_en = 8917900 31 31
DMA_RGF.DESCQ.<1>.QID.CRNT = 8917904 0 31
DMA_RGF.DESCQ.<1>.QID.OVRD = 8917908 0 31
DMA_RGF.DESCQ.<1>.QID.CRNT.CRNT = 8917904 0 31
DMA_RGF.DESCQ.<1>.QID.CRNT.CRNT.data = 8917904 0 15
DMA_RGF.DESCQ.<1>.QID.CRNT.CRNT.reserved.228 = 8917904 16 30
DMA_RGF.DESCQ.<1>.QID.CRNT.CRNT.rd_en = 8917904 31 31
DMA_RGF.DESCQ.<1>.QID.OVRD.OVRD = 8917908 0 31
DMA_RGF.DESCQ.<1>.QID.OVRD.OVRD.data = 8917908 0 15
DMA_RGF.DESCQ.<1>.QID.OVRD.OVRD.reserved.229 = 8917908 16 30
DMA_RGF.DESCQ.<1>.QID.OVRD.OVRD.wr_en = 8917908 31 31
DMA_RGF.DESCQ.<1>.SW_BASE.BASE_L = 8917912 0 31
DMA_RGF.DESCQ.<1>.SW_BASE.BASE_H = 8917916 0 31
DMA_RGF.DESCQ.<1>.SW_BASE.BASE_L.BASE_L = 8917912 0 31
DMA_RGF.DESCQ.<1>.SW_BASE.BASE_L.BASE_L.val = 8917912 0 31
DMA_RGF.DESCQ.<1>.SW_BASE.BASE_H.BASE_H = 8917916 0 31
DMA_RGF.DESCQ.<1>.SW_BASE.BASE_H.BASE_H.val.230 = 8917916 0 31
DMA_RGF.DESCQ.<1>.NO_ACT_CNT.TRSH = 8917920 0 31
DMA_RGF.DESCQ.<1>.NO_ACT_CNT.DATA = 8917924 0 31
DMA_RGF.DESCQ.<1>.NO_ACT_CNT.CTL = 8917928 0 31
DMA_RGF.DESCQ.<1>.NO_ACT_CNT.TRSH.TRSH = 8917920 0 31
DMA_RGF.DESCQ.<1>.NO_ACT_CNT.TRSH.TRSH.val = 8917920 0 31
DMA_RGF.DESCQ.<1>.NO_ACT_CNT.DATA.DATA = 8917924 0 31
DMA_RGF.DESCQ.<1>.NO_ACT_CNT.DATA.DATA.val = 8917924 0 31
DMA_RGF.DESCQ.<1>.NO_ACT_CNT.CTL.CTL = 8917928 0 31
DMA_RGF.DESCQ.<1>.NO_ACT_CNT.CTL.CTL.en = 8917928 0 0
DMA_RGF.DESCQ.<1>.NO_ACT_CNT.CTL.CTL.ext_tick_sel = 8917928 1 1
DMA_RGF.DESCQ.<1>.NO_ACT_CNT.CTL.CTL.forever = 8917928 2 2
DMA_RGF.DESCQ.<1>.NO_ACT_CNT.CTL.CTL.clr = 8917928 3 3
DMA_RGF.DESCQ.<1>.NO_ACT_CNT.CTL.CTL.reached_tresh = 8917928 4 4
DMA_RGF.DESCQ.<1>.NO_ACT_CNT.CTL.CTL.reserved.231 = 8917928 5 31
DMA_RGF.DESCQ.<1>.THRS.SW = 8917932 0 31
DMA_RGF.DESCQ.<1>.THRS.HW = 8917936 0 31
DMA_RGF.DESCQ.<1>.THRS.SW.h_thrsh = 8917932 0 15
DMA_RGF.DESCQ.<1>.THRS.SW.reserved.232 = 8917932 16 31
DMA_RGF.DESCQ.<1>.THRS.HW.prftch = 8917936 0 3
DMA_RGF.DESCQ.<1>.THRS.HW.reserved.233 = 8917936 4 7
DMA_RGF.DESCQ.<1>.THRS.HW.p_thrsh = 8917936 8 11
DMA_RGF.DESCQ.<1>.THRS.HW.reserved.234 = 8917936 12 15
DMA_RGF.DESCQ.<1>.THRS.HW.wb_thrsh = 8917936 16 19
DMA_RGF.DESCQ.<1>.THRS.HW.reserved.235 = 8917936 20 31
DMA_RGF.DESCQ.<1>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR = 8917940 0 31
DMA_RGF.DESCQ.<1>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.val = 8917940 0 15
DMA_RGF.DESCQ.<1>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.reserved.236 = 8917940 16 31
DMA_RGF.DESCQ.<2>.CTL = 8917944 0 31
DMA_RGF.DESCQ.<2>.IS = 8917948 0 31
DMA_RGF.DESCQ.<2>.DO = 8917952 0 31
DMA_RGF.DESCQ.<2>.SW_SIZE = 8917956 0 31
DMA_RGF.DESCQ.<2>.SW_TAIL = 8917960 0 31
DMA_RGF.DESCQ.<2>.ARB_CTL = 8917964 0 31
DMA_RGF.DESCQ.<2>.DRC_FSM = 8917968 0 31
DMA_RGF.DESCQ.<2>.HRC_FSM = 8917972 0 31
DMA_RGF.DESCQ.<2>.DWBC_FSM = 8917976 0 31
DMA_RGF.DESCQ.<2>.HWBC_FSM = 8917980 0 31
DMA_RGF.DESCQ.<2>.HW_HEAD = 8917984 0 31
DMA_RGF.DESCQ.<2>.HW_WB_HEAD = 8917988 0 31
DMA_RGF.DESCQ.<2>.HW_TAIL = 8917992 0 31
DMA_RGF.DESCQ.<2>.HW_WB_TAIL = 8917996 0 31
DMA_RGF.DESCQ.<2>.SW_HEAD = 8918000 0 63
DMA_RGF.DESCQ.<2>.SW_HEAD_4_RD = 8918008 0 63
DMA_RGF.DESCQ.<2>.QID = 8918016 0 63
DMA_RGF.DESCQ.<2>.SW_BASE = 8918024 0 63
DMA_RGF.DESCQ.<2>.NO_ACT_CNT = 8918032 0 95
DMA_RGF.DESCQ.<2>.THRS = 8918044 0 63
DMA_RGF.DESCQ.<2>.RX_MAX_SIZE = 8918052 0 31
DMA_RGF.DESCQ.<2>.CTL.CTL = 8917944 0 31
DMA_RGF.DESCQ.<2>.CTL.CTL.dma_rd_en = 8917944 0 0
DMA_RGF.DESCQ.<2>.CTL.CTL.host_rd_en = 8917944 1 1
DMA_RGF.DESCQ.<2>.CTL.CTL.dma_wb_en = 8917944 2 2
DMA_RGF.DESCQ.<2>.CTL.CTL.host_wb_en = 8917944 3 3
DMA_RGF.DESCQ.<2>.CTL.CTL.vring_en = 8917944 4 4
DMA_RGF.DESCQ.<2>.CTL.CTL.reserved = 8917944 5 15
DMA_RGF.DESCQ.<2>.CTL.CTL.vring_index = 8917944 16 20
DMA_RGF.DESCQ.<2>.CTL.CTL.reserved.201 = 8917944 21 31
DMA_RGF.DESCQ.<2>.IS.IS = 8917948 0 31
DMA_RGF.DESCQ.<2>.IS.IS.mail_box = 8917948 0 0
DMA_RGF.DESCQ.<2>.IS.IS.sw_fw = 8917948 1 1
DMA_RGF.DESCQ.<2>.IS.IS.rx_tx = 8917948 2 2
DMA_RGF.DESCQ.<2>.IS.IS.vring = 8917948 3 3
DMA_RGF.DESCQ.<2>.IS.IS.ahb_master = 8917948 4 4
DMA_RGF.DESCQ.<2>.IS.IS.mac_wb = 8917948 5 5
DMA_RGF.DESCQ.<2>.IS.IS.is_pmc_dma = 8917948 6 6
DMA_RGF.DESCQ.<2>.IS.IS.reserved.202 = 8917948 7 31
DMA_RGF.DESCQ.<2>.DO.DO = 8917952 0 31
DMA_RGF.DESCQ.<2>.DO.DO.clr_all = 8917952 0 0
DMA_RGF.DESCQ.<2>.DO.DO.wb_req = 8917952 1 1
DMA_RGF.DESCQ.<2>.DO.DO.reserved.203 = 8917952 2 31
DMA_RGF.DESCQ.<2>.SW_SIZE.SW_SIZE = 8917956 0 31
DMA_RGF.DESCQ.<2>.SW_SIZE.SW_SIZE.val = 8917956 0 15
DMA_RGF.DESCQ.<2>.SW_SIZE.SW_SIZE.reserved.204 = 8917956 16 31
DMA_RGF.DESCQ.<2>.SW_TAIL.SW_TAIL = 8917960 0 31
DMA_RGF.DESCQ.<2>.SW_TAIL.SW_TAIL.val = 8917960 0 15
DMA_RGF.DESCQ.<2>.SW_TAIL.SW_TAIL.reserved.205 = 8917960 16 31
DMA_RGF.DESCQ.<2>.ARB_CTL.ARB_CTL = 8917964 0 31
DMA_RGF.DESCQ.<2>.ARB_CTL.ARB_CTL.current_state = 8917964 0 7
DMA_RGF.DESCQ.<2>.ARB_CTL.ARB_CTL.reserved.206 = 8917964 8 15
DMA_RGF.DESCQ.<2>.ARB_CTL.ARB_CTL.next_state_ovrd = 8917964 16 23
DMA_RGF.DESCQ.<2>.ARB_CTL.ARB_CTL.reserved.207 = 8917964 24 29
DMA_RGF.DESCQ.<2>.ARB_CTL.ARB_CTL.wr_fsm_en = 8917964 30 30
DMA_RGF.DESCQ.<2>.ARB_CTL.ARB_CTL.rd_fsm_en = 8917964 31 31
DMA_RGF.DESCQ.<2>.DRC_FSM.DRC_FSM = 8917968 0 31
DMA_RGF.DESCQ.<2>.DRC_FSM.DRC_FSM.current_state = 8917968 0 1
DMA_RGF.DESCQ.<2>.DRC_FSM.DRC_FSM.reserved.208 = 8917968 2 15
DMA_RGF.DESCQ.<2>.DRC_FSM.DRC_FSM.next_state_ovrd = 8917968 16 17
DMA_RGF.DESCQ.<2>.DRC_FSM.DRC_FSM.reserved.209 = 8917968 18 29
DMA_RGF.DESCQ.<2>.DRC_FSM.DRC_FSM.wr_fsm_en = 8917968 30 30
DMA_RGF.DESCQ.<2>.DRC_FSM.DRC_FSM.rd_fsm_en = 8917968 31 31
DMA_RGF.DESCQ.<2>.HRC_FSM.HRC_FSM = 8917972 0 31
DMA_RGF.DESCQ.<2>.HRC_FSM.HRC_FSM.current_state = 8917972 0 7
DMA_RGF.DESCQ.<2>.HRC_FSM.HRC_FSM.reserved.210 = 8917972 8 15
DMA_RGF.DESCQ.<2>.HRC_FSM.HRC_FSM.next_state_ovrd = 8917972 16 23
DMA_RGF.DESCQ.<2>.HRC_FSM.HRC_FSM.reserved.211 = 8917972 24 29
DMA_RGF.DESCQ.<2>.HRC_FSM.HRC_FSM.wr_fsm_en = 8917972 30 30
DMA_RGF.DESCQ.<2>.HRC_FSM.HRC_FSM.rd_fsm_en = 8917972 31 31
DMA_RGF.DESCQ.<2>.DWBC_FSM.DWBC_FSM = 8917976 0 31
DMA_RGF.DESCQ.<2>.DWBC_FSM.DWBC_FSM.current_state = 8917976 0 2
DMA_RGF.DESCQ.<2>.DWBC_FSM.DWBC_FSM.reserved.212 = 8917976 3 13
DMA_RGF.DESCQ.<2>.DWBC_FSM.DWBC_FSM.next_state_ovrd = 8917976 14 16
DMA_RGF.DESCQ.<2>.DWBC_FSM.DWBC_FSM.reserved.213 = 8917976 17 29
DMA_RGF.DESCQ.<2>.DWBC_FSM.DWBC_FSM.wr_fsm_en = 8917976 30 30
DMA_RGF.DESCQ.<2>.DWBC_FSM.DWBC_FSM.rd_fsm_en = 8917976 31 31
DMA_RGF.DESCQ.<2>.HWBC_FSM.HWBC_FSM = 8917980 0 31
DMA_RGF.DESCQ.<2>.HWBC_FSM.HWBC_FSM.current_state = 8917980 0 7
DMA_RGF.DESCQ.<2>.HWBC_FSM.HWBC_FSM.reserved.214 = 8917980 8 15
DMA_RGF.DESCQ.<2>.HWBC_FSM.HWBC_FSM.next_state_ovrd = 8917980 16 23
DMA_RGF.DESCQ.<2>.HWBC_FSM.HWBC_FSM.reserved.215 = 8917980 24 29
DMA_RGF.DESCQ.<2>.HWBC_FSM.HWBC_FSM.wr_fsm_en = 8917980 30 30
DMA_RGF.DESCQ.<2>.HWBC_FSM.HWBC_FSM.rd_fsm_en = 8917980 31 31
DMA_RGF.DESCQ.<2>.HW_HEAD.HW_HEAD = 8917984 0 31
DMA_RGF.DESCQ.<2>.HW_HEAD.HW_HEAD.current = 8917984 0 3
DMA_RGF.DESCQ.<2>.HW_HEAD.HW_HEAD.reserved.216 = 8917984 4 15
DMA_RGF.DESCQ.<2>.HW_HEAD.HW_HEAD.ovrd = 8917984 16 19
DMA_RGF.DESCQ.<2>.HW_HEAD.HW_HEAD.reserved.217 = 8917984 20 29
DMA_RGF.DESCQ.<2>.HW_HEAD.HW_HEAD.wr_en = 8917984 30 30
DMA_RGF.DESCQ.<2>.HW_HEAD.HW_HEAD.rd_en = 8917984 31 31
DMA_RGF.DESCQ.<2>.HW_WB_HEAD.HW_WB_HEAD = 8917988 0 31
DMA_RGF.DESCQ.<2>.HW_WB_HEAD.HW_WB_HEAD.current = 8917988 0 3
DMA_RGF.DESCQ.<2>.HW_WB_HEAD.HW_WB_HEAD.reserved.218 = 8917988 4 15
DMA_RGF.DESCQ.<2>.HW_WB_HEAD.HW_WB_HEAD.ovrd = 8917988 16 19
DMA_RGF.DESCQ.<2>.HW_WB_HEAD.HW_WB_HEAD.reserved.219 = 8917988 20 29
DMA_RGF.DESCQ.<2>.HW_WB_HEAD.HW_WB_HEAD.wr_en = 8917988 30 30
DMA_RGF.DESCQ.<2>.HW_WB_HEAD.HW_WB_HEAD.rd_en = 8917988 31 31
DMA_RGF.DESCQ.<2>.HW_TAIL.HW_TAIL = 8917992 0 31
DMA_RGF.DESCQ.<2>.HW_TAIL.HW_TAIL.current = 8917992 0 3
DMA_RGF.DESCQ.<2>.HW_TAIL.HW_TAIL.reserved.220 = 8917992 4 15
DMA_RGF.DESCQ.<2>.HW_TAIL.HW_TAIL.ovrd = 8917992 16 19
DMA_RGF.DESCQ.<2>.HW_TAIL.HW_TAIL.reserved.221 = 8917992 20 29
DMA_RGF.DESCQ.<2>.HW_TAIL.HW_TAIL.wr_en = 8917992 30 30
DMA_RGF.DESCQ.<2>.HW_TAIL.HW_TAIL.rd_en = 8917992 31 31
DMA_RGF.DESCQ.<2>.HW_WB_TAIL.HW_WB_TAIL = 8917996 0 31
DMA_RGF.DESCQ.<2>.HW_WB_TAIL.HW_WB_TAIL.current = 8917996 0 3
DMA_RGF.DESCQ.<2>.HW_WB_TAIL.HW_WB_TAIL.reserved.222 = 8917996 4 15
DMA_RGF.DESCQ.<2>.HW_WB_TAIL.HW_WB_TAIL.ovrd = 8917996 16 19
DMA_RGF.DESCQ.<2>.HW_WB_TAIL.HW_WB_TAIL.reserved.223 = 8917996 20 29
DMA_RGF.DESCQ.<2>.HW_WB_TAIL.HW_WB_TAIL.wr_en = 8917996 30 30
DMA_RGF.DESCQ.<2>.HW_WB_TAIL.HW_WB_TAIL.rd_en = 8917996 31 31
DMA_RGF.DESCQ.<2>.SW_HEAD.CRNT = 8918000 0 31
DMA_RGF.DESCQ.<2>.SW_HEAD.OVRD = 8918004 0 31
DMA_RGF.DESCQ.<2>.SW_HEAD.CRNT.CRNT = 8918000 0 31
DMA_RGF.DESCQ.<2>.SW_HEAD.CRNT.CRNT.data = 8918000 0 15
DMA_RGF.DESCQ.<2>.SW_HEAD.CRNT.CRNT.reserved.224 = 8918000 16 30
DMA_RGF.DESCQ.<2>.SW_HEAD.CRNT.CRNT.rd_en = 8918000 31 31
DMA_RGF.DESCQ.<2>.SW_HEAD.OVRD.OVRD = 8918004 0 31
DMA_RGF.DESCQ.<2>.SW_HEAD.OVRD.OVRD.data = 8918004 0 15
DMA_RGF.DESCQ.<2>.SW_HEAD.OVRD.OVRD.reserved.225 = 8918004 16 30
DMA_RGF.DESCQ.<2>.SW_HEAD.OVRD.OVRD.wr_en = 8918004 31 31
DMA_RGF.DESCQ.<2>.SW_HEAD_4_RD.CRNT = 8918008 0 31
DMA_RGF.DESCQ.<2>.SW_HEAD_4_RD.OVRD = 8918012 0 31
DMA_RGF.DESCQ.<2>.SW_HEAD_4_RD.CRNT.CRNT = 8918008 0 31
DMA_RGF.DESCQ.<2>.SW_HEAD_4_RD.CRNT.CRNT.data = 8918008 0 15
DMA_RGF.DESCQ.<2>.SW_HEAD_4_RD.CRNT.CRNT.reserved.226 = 8918008 16 30
DMA_RGF.DESCQ.<2>.SW_HEAD_4_RD.CRNT.CRNT.rd_en = 8918008 31 31
DMA_RGF.DESCQ.<2>.SW_HEAD_4_RD.OVRD.OVRD = 8918012 0 31
DMA_RGF.DESCQ.<2>.SW_HEAD_4_RD.OVRD.OVRD.data = 8918012 0 15
DMA_RGF.DESCQ.<2>.SW_HEAD_4_RD.OVRD.OVRD.reserved.227 = 8918012 16 30
DMA_RGF.DESCQ.<2>.SW_HEAD_4_RD.OVRD.OVRD.wr_en = 8918012 31 31
DMA_RGF.DESCQ.<2>.QID.CRNT = 8918016 0 31
DMA_RGF.DESCQ.<2>.QID.OVRD = 8918020 0 31
DMA_RGF.DESCQ.<2>.QID.CRNT.CRNT = 8918016 0 31
DMA_RGF.DESCQ.<2>.QID.CRNT.CRNT.data = 8918016 0 15
DMA_RGF.DESCQ.<2>.QID.CRNT.CRNT.reserved.228 = 8918016 16 30
DMA_RGF.DESCQ.<2>.QID.CRNT.CRNT.rd_en = 8918016 31 31
DMA_RGF.DESCQ.<2>.QID.OVRD.OVRD = 8918020 0 31
DMA_RGF.DESCQ.<2>.QID.OVRD.OVRD.data = 8918020 0 15
DMA_RGF.DESCQ.<2>.QID.OVRD.OVRD.reserved.229 = 8918020 16 30
DMA_RGF.DESCQ.<2>.QID.OVRD.OVRD.wr_en = 8918020 31 31
DMA_RGF.DESCQ.<2>.SW_BASE.BASE_L = 8918024 0 31
DMA_RGF.DESCQ.<2>.SW_BASE.BASE_H = 8918028 0 31
DMA_RGF.DESCQ.<2>.SW_BASE.BASE_L.BASE_L = 8918024 0 31
DMA_RGF.DESCQ.<2>.SW_BASE.BASE_L.BASE_L.val = 8918024 0 31
DMA_RGF.DESCQ.<2>.SW_BASE.BASE_H.BASE_H = 8918028 0 31
DMA_RGF.DESCQ.<2>.SW_BASE.BASE_H.BASE_H.val.230 = 8918028 0 31
DMA_RGF.DESCQ.<2>.NO_ACT_CNT.TRSH = 8918032 0 31
DMA_RGF.DESCQ.<2>.NO_ACT_CNT.DATA = 8918036 0 31
DMA_RGF.DESCQ.<2>.NO_ACT_CNT.CTL = 8918040 0 31
DMA_RGF.DESCQ.<2>.NO_ACT_CNT.TRSH.TRSH = 8918032 0 31
DMA_RGF.DESCQ.<2>.NO_ACT_CNT.TRSH.TRSH.val = 8918032 0 31
DMA_RGF.DESCQ.<2>.NO_ACT_CNT.DATA.DATA = 8918036 0 31
DMA_RGF.DESCQ.<2>.NO_ACT_CNT.DATA.DATA.val = 8918036 0 31
DMA_RGF.DESCQ.<2>.NO_ACT_CNT.CTL.CTL = 8918040 0 31
DMA_RGF.DESCQ.<2>.NO_ACT_CNT.CTL.CTL.en = 8918040 0 0
DMA_RGF.DESCQ.<2>.NO_ACT_CNT.CTL.CTL.ext_tick_sel = 8918040 1 1
DMA_RGF.DESCQ.<2>.NO_ACT_CNT.CTL.CTL.forever = 8918040 2 2
DMA_RGF.DESCQ.<2>.NO_ACT_CNT.CTL.CTL.clr = 8918040 3 3
DMA_RGF.DESCQ.<2>.NO_ACT_CNT.CTL.CTL.reached_tresh = 8918040 4 4
DMA_RGF.DESCQ.<2>.NO_ACT_CNT.CTL.CTL.reserved.231 = 8918040 5 31
DMA_RGF.DESCQ.<2>.THRS.SW = 8918044 0 31
DMA_RGF.DESCQ.<2>.THRS.HW = 8918048 0 31
DMA_RGF.DESCQ.<2>.THRS.SW.h_thrsh = 8918044 0 15
DMA_RGF.DESCQ.<2>.THRS.SW.reserved.232 = 8918044 16 31
DMA_RGF.DESCQ.<2>.THRS.HW.prftch = 8918048 0 3
DMA_RGF.DESCQ.<2>.THRS.HW.reserved.233 = 8918048 4 7
DMA_RGF.DESCQ.<2>.THRS.HW.p_thrsh = 8918048 8 11
DMA_RGF.DESCQ.<2>.THRS.HW.reserved.234 = 8918048 12 15
DMA_RGF.DESCQ.<2>.THRS.HW.wb_thrsh = 8918048 16 19
DMA_RGF.DESCQ.<2>.THRS.HW.reserved.235 = 8918048 20 31
DMA_RGF.DESCQ.<2>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR = 8918052 0 31
DMA_RGF.DESCQ.<2>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.val = 8918052 0 15
DMA_RGF.DESCQ.<2>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.reserved.236 = 8918052 16 31
DMA_RGF.DESCQ.<3>.CTL = 8918056 0 31
DMA_RGF.DESCQ.<3>.IS = 8918060 0 31
DMA_RGF.DESCQ.<3>.DO = 8918064 0 31
DMA_RGF.DESCQ.<3>.SW_SIZE = 8918068 0 31
DMA_RGF.DESCQ.<3>.SW_TAIL = 8918072 0 31
DMA_RGF.DESCQ.<3>.ARB_CTL = 8918076 0 31
DMA_RGF.DESCQ.<3>.DRC_FSM = 8918080 0 31
DMA_RGF.DESCQ.<3>.HRC_FSM = 8918084 0 31
DMA_RGF.DESCQ.<3>.DWBC_FSM = 8918088 0 31
DMA_RGF.DESCQ.<3>.HWBC_FSM = 8918092 0 31
DMA_RGF.DESCQ.<3>.HW_HEAD = 8918096 0 31
DMA_RGF.DESCQ.<3>.HW_WB_HEAD = 8918100 0 31
DMA_RGF.DESCQ.<3>.HW_TAIL = 8918104 0 31
DMA_RGF.DESCQ.<3>.HW_WB_TAIL = 8918108 0 31
DMA_RGF.DESCQ.<3>.SW_HEAD = 8918112 0 63
DMA_RGF.DESCQ.<3>.SW_HEAD_4_RD = 8918120 0 63
DMA_RGF.DESCQ.<3>.QID = 8918128 0 63
DMA_RGF.DESCQ.<3>.SW_BASE = 8918136 0 63
DMA_RGF.DESCQ.<3>.NO_ACT_CNT = 8918144 0 95
DMA_RGF.DESCQ.<3>.THRS = 8918156 0 63
DMA_RGF.DESCQ.<3>.RX_MAX_SIZE = 8918164 0 31
DMA_RGF.DESCQ.<3>.CTL.CTL = 8918056 0 31
DMA_RGF.DESCQ.<3>.CTL.CTL.dma_rd_en = 8918056 0 0
DMA_RGF.DESCQ.<3>.CTL.CTL.host_rd_en = 8918056 1 1
DMA_RGF.DESCQ.<3>.CTL.CTL.dma_wb_en = 8918056 2 2
DMA_RGF.DESCQ.<3>.CTL.CTL.host_wb_en = 8918056 3 3
DMA_RGF.DESCQ.<3>.CTL.CTL.vring_en = 8918056 4 4
DMA_RGF.DESCQ.<3>.CTL.CTL.reserved = 8918056 5 15
DMA_RGF.DESCQ.<3>.CTL.CTL.vring_index = 8918056 16 20
DMA_RGF.DESCQ.<3>.CTL.CTL.reserved.201 = 8918056 21 31
DMA_RGF.DESCQ.<3>.IS.IS = 8918060 0 31
DMA_RGF.DESCQ.<3>.IS.IS.mail_box = 8918060 0 0
DMA_RGF.DESCQ.<3>.IS.IS.sw_fw = 8918060 1 1
DMA_RGF.DESCQ.<3>.IS.IS.rx_tx = 8918060 2 2
DMA_RGF.DESCQ.<3>.IS.IS.vring = 8918060 3 3
DMA_RGF.DESCQ.<3>.IS.IS.ahb_master = 8918060 4 4
DMA_RGF.DESCQ.<3>.IS.IS.mac_wb = 8918060 5 5
DMA_RGF.DESCQ.<3>.IS.IS.is_pmc_dma = 8918060 6 6
DMA_RGF.DESCQ.<3>.IS.IS.reserved.202 = 8918060 7 31
DMA_RGF.DESCQ.<3>.DO.DO = 8918064 0 31
DMA_RGF.DESCQ.<3>.DO.DO.clr_all = 8918064 0 0
DMA_RGF.DESCQ.<3>.DO.DO.wb_req = 8918064 1 1
DMA_RGF.DESCQ.<3>.DO.DO.reserved.203 = 8918064 2 31
DMA_RGF.DESCQ.<3>.SW_SIZE.SW_SIZE = 8918068 0 31
DMA_RGF.DESCQ.<3>.SW_SIZE.SW_SIZE.val = 8918068 0 15
DMA_RGF.DESCQ.<3>.SW_SIZE.SW_SIZE.reserved.204 = 8918068 16 31
DMA_RGF.DESCQ.<3>.SW_TAIL.SW_TAIL = 8918072 0 31
DMA_RGF.DESCQ.<3>.SW_TAIL.SW_TAIL.val = 8918072 0 15
DMA_RGF.DESCQ.<3>.SW_TAIL.SW_TAIL.reserved.205 = 8918072 16 31
DMA_RGF.DESCQ.<3>.ARB_CTL.ARB_CTL = 8918076 0 31
DMA_RGF.DESCQ.<3>.ARB_CTL.ARB_CTL.current_state = 8918076 0 7
DMA_RGF.DESCQ.<3>.ARB_CTL.ARB_CTL.reserved.206 = 8918076 8 15
DMA_RGF.DESCQ.<3>.ARB_CTL.ARB_CTL.next_state_ovrd = 8918076 16 23
DMA_RGF.DESCQ.<3>.ARB_CTL.ARB_CTL.reserved.207 = 8918076 24 29
DMA_RGF.DESCQ.<3>.ARB_CTL.ARB_CTL.wr_fsm_en = 8918076 30 30
DMA_RGF.DESCQ.<3>.ARB_CTL.ARB_CTL.rd_fsm_en = 8918076 31 31
DMA_RGF.DESCQ.<3>.DRC_FSM.DRC_FSM = 8918080 0 31
DMA_RGF.DESCQ.<3>.DRC_FSM.DRC_FSM.current_state = 8918080 0 1
DMA_RGF.DESCQ.<3>.DRC_FSM.DRC_FSM.reserved.208 = 8918080 2 15
DMA_RGF.DESCQ.<3>.DRC_FSM.DRC_FSM.next_state_ovrd = 8918080 16 17
DMA_RGF.DESCQ.<3>.DRC_FSM.DRC_FSM.reserved.209 = 8918080 18 29
DMA_RGF.DESCQ.<3>.DRC_FSM.DRC_FSM.wr_fsm_en = 8918080 30 30
DMA_RGF.DESCQ.<3>.DRC_FSM.DRC_FSM.rd_fsm_en = 8918080 31 31
DMA_RGF.DESCQ.<3>.HRC_FSM.HRC_FSM = 8918084 0 31
DMA_RGF.DESCQ.<3>.HRC_FSM.HRC_FSM.current_state = 8918084 0 7
DMA_RGF.DESCQ.<3>.HRC_FSM.HRC_FSM.reserved.210 = 8918084 8 15
DMA_RGF.DESCQ.<3>.HRC_FSM.HRC_FSM.next_state_ovrd = 8918084 16 23
DMA_RGF.DESCQ.<3>.HRC_FSM.HRC_FSM.reserved.211 = 8918084 24 29
DMA_RGF.DESCQ.<3>.HRC_FSM.HRC_FSM.wr_fsm_en = 8918084 30 30
DMA_RGF.DESCQ.<3>.HRC_FSM.HRC_FSM.rd_fsm_en = 8918084 31 31
DMA_RGF.DESCQ.<3>.DWBC_FSM.DWBC_FSM = 8918088 0 31
DMA_RGF.DESCQ.<3>.DWBC_FSM.DWBC_FSM.current_state = 8918088 0 2
DMA_RGF.DESCQ.<3>.DWBC_FSM.DWBC_FSM.reserved.212 = 8918088 3 13
DMA_RGF.DESCQ.<3>.DWBC_FSM.DWBC_FSM.next_state_ovrd = 8918088 14 16
DMA_RGF.DESCQ.<3>.DWBC_FSM.DWBC_FSM.reserved.213 = 8918088 17 29
DMA_RGF.DESCQ.<3>.DWBC_FSM.DWBC_FSM.wr_fsm_en = 8918088 30 30
DMA_RGF.DESCQ.<3>.DWBC_FSM.DWBC_FSM.rd_fsm_en = 8918088 31 31
DMA_RGF.DESCQ.<3>.HWBC_FSM.HWBC_FSM = 8918092 0 31
DMA_RGF.DESCQ.<3>.HWBC_FSM.HWBC_FSM.current_state = 8918092 0 7
DMA_RGF.DESCQ.<3>.HWBC_FSM.HWBC_FSM.reserved.214 = 8918092 8 15
DMA_RGF.DESCQ.<3>.HWBC_FSM.HWBC_FSM.next_state_ovrd = 8918092 16 23
DMA_RGF.DESCQ.<3>.HWBC_FSM.HWBC_FSM.reserved.215 = 8918092 24 29
DMA_RGF.DESCQ.<3>.HWBC_FSM.HWBC_FSM.wr_fsm_en = 8918092 30 30
DMA_RGF.DESCQ.<3>.HWBC_FSM.HWBC_FSM.rd_fsm_en = 8918092 31 31
DMA_RGF.DESCQ.<3>.HW_HEAD.HW_HEAD = 8918096 0 31
DMA_RGF.DESCQ.<3>.HW_HEAD.HW_HEAD.current = 8918096 0 3
DMA_RGF.DESCQ.<3>.HW_HEAD.HW_HEAD.reserved.216 = 8918096 4 15
DMA_RGF.DESCQ.<3>.HW_HEAD.HW_HEAD.ovrd = 8918096 16 19
DMA_RGF.DESCQ.<3>.HW_HEAD.HW_HEAD.reserved.217 = 8918096 20 29
DMA_RGF.DESCQ.<3>.HW_HEAD.HW_HEAD.wr_en = 8918096 30 30
DMA_RGF.DESCQ.<3>.HW_HEAD.HW_HEAD.rd_en = 8918096 31 31
DMA_RGF.DESCQ.<3>.HW_WB_HEAD.HW_WB_HEAD = 8918100 0 31
DMA_RGF.DESCQ.<3>.HW_WB_HEAD.HW_WB_HEAD.current = 8918100 0 3
DMA_RGF.DESCQ.<3>.HW_WB_HEAD.HW_WB_HEAD.reserved.218 = 8918100 4 15
DMA_RGF.DESCQ.<3>.HW_WB_HEAD.HW_WB_HEAD.ovrd = 8918100 16 19
DMA_RGF.DESCQ.<3>.HW_WB_HEAD.HW_WB_HEAD.reserved.219 = 8918100 20 29
DMA_RGF.DESCQ.<3>.HW_WB_HEAD.HW_WB_HEAD.wr_en = 8918100 30 30
DMA_RGF.DESCQ.<3>.HW_WB_HEAD.HW_WB_HEAD.rd_en = 8918100 31 31
DMA_RGF.DESCQ.<3>.HW_TAIL.HW_TAIL = 8918104 0 31
DMA_RGF.DESCQ.<3>.HW_TAIL.HW_TAIL.current = 8918104 0 3
DMA_RGF.DESCQ.<3>.HW_TAIL.HW_TAIL.reserved.220 = 8918104 4 15
DMA_RGF.DESCQ.<3>.HW_TAIL.HW_TAIL.ovrd = 8918104 16 19
DMA_RGF.DESCQ.<3>.HW_TAIL.HW_TAIL.reserved.221 = 8918104 20 29
DMA_RGF.DESCQ.<3>.HW_TAIL.HW_TAIL.wr_en = 8918104 30 30
DMA_RGF.DESCQ.<3>.HW_TAIL.HW_TAIL.rd_en = 8918104 31 31
DMA_RGF.DESCQ.<3>.HW_WB_TAIL.HW_WB_TAIL = 8918108 0 31
DMA_RGF.DESCQ.<3>.HW_WB_TAIL.HW_WB_TAIL.current = 8918108 0 3
DMA_RGF.DESCQ.<3>.HW_WB_TAIL.HW_WB_TAIL.reserved.222 = 8918108 4 15
DMA_RGF.DESCQ.<3>.HW_WB_TAIL.HW_WB_TAIL.ovrd = 8918108 16 19
DMA_RGF.DESCQ.<3>.HW_WB_TAIL.HW_WB_TAIL.reserved.223 = 8918108 20 29
DMA_RGF.DESCQ.<3>.HW_WB_TAIL.HW_WB_TAIL.wr_en = 8918108 30 30
DMA_RGF.DESCQ.<3>.HW_WB_TAIL.HW_WB_TAIL.rd_en = 8918108 31 31
DMA_RGF.DESCQ.<3>.SW_HEAD.CRNT = 8918112 0 31
DMA_RGF.DESCQ.<3>.SW_HEAD.OVRD = 8918116 0 31
DMA_RGF.DESCQ.<3>.SW_HEAD.CRNT.CRNT = 8918112 0 31
DMA_RGF.DESCQ.<3>.SW_HEAD.CRNT.CRNT.data = 8918112 0 15
DMA_RGF.DESCQ.<3>.SW_HEAD.CRNT.CRNT.reserved.224 = 8918112 16 30
DMA_RGF.DESCQ.<3>.SW_HEAD.CRNT.CRNT.rd_en = 8918112 31 31
DMA_RGF.DESCQ.<3>.SW_HEAD.OVRD.OVRD = 8918116 0 31
DMA_RGF.DESCQ.<3>.SW_HEAD.OVRD.OVRD.data = 8918116 0 15
DMA_RGF.DESCQ.<3>.SW_HEAD.OVRD.OVRD.reserved.225 = 8918116 16 30
DMA_RGF.DESCQ.<3>.SW_HEAD.OVRD.OVRD.wr_en = 8918116 31 31
DMA_RGF.DESCQ.<3>.SW_HEAD_4_RD.CRNT = 8918120 0 31
DMA_RGF.DESCQ.<3>.SW_HEAD_4_RD.OVRD = 8918124 0 31
DMA_RGF.DESCQ.<3>.SW_HEAD_4_RD.CRNT.CRNT = 8918120 0 31
DMA_RGF.DESCQ.<3>.SW_HEAD_4_RD.CRNT.CRNT.data = 8918120 0 15
DMA_RGF.DESCQ.<3>.SW_HEAD_4_RD.CRNT.CRNT.reserved.226 = 8918120 16 30
DMA_RGF.DESCQ.<3>.SW_HEAD_4_RD.CRNT.CRNT.rd_en = 8918120 31 31
DMA_RGF.DESCQ.<3>.SW_HEAD_4_RD.OVRD.OVRD = 8918124 0 31
DMA_RGF.DESCQ.<3>.SW_HEAD_4_RD.OVRD.OVRD.data = 8918124 0 15
DMA_RGF.DESCQ.<3>.SW_HEAD_4_RD.OVRD.OVRD.reserved.227 = 8918124 16 30
DMA_RGF.DESCQ.<3>.SW_HEAD_4_RD.OVRD.OVRD.wr_en = 8918124 31 31
DMA_RGF.DESCQ.<3>.QID.CRNT = 8918128 0 31
DMA_RGF.DESCQ.<3>.QID.OVRD = 8918132 0 31
DMA_RGF.DESCQ.<3>.QID.CRNT.CRNT = 8918128 0 31
DMA_RGF.DESCQ.<3>.QID.CRNT.CRNT.data = 8918128 0 15
DMA_RGF.DESCQ.<3>.QID.CRNT.CRNT.reserved.228 = 8918128 16 30
DMA_RGF.DESCQ.<3>.QID.CRNT.CRNT.rd_en = 8918128 31 31
DMA_RGF.DESCQ.<3>.QID.OVRD.OVRD = 8918132 0 31
DMA_RGF.DESCQ.<3>.QID.OVRD.OVRD.data = 8918132 0 15
DMA_RGF.DESCQ.<3>.QID.OVRD.OVRD.reserved.229 = 8918132 16 30
DMA_RGF.DESCQ.<3>.QID.OVRD.OVRD.wr_en = 8918132 31 31
DMA_RGF.DESCQ.<3>.SW_BASE.BASE_L = 8918136 0 31
DMA_RGF.DESCQ.<3>.SW_BASE.BASE_H = 8918140 0 31
DMA_RGF.DESCQ.<3>.SW_BASE.BASE_L.BASE_L = 8918136 0 31
DMA_RGF.DESCQ.<3>.SW_BASE.BASE_L.BASE_L.val = 8918136 0 31
DMA_RGF.DESCQ.<3>.SW_BASE.BASE_H.BASE_H = 8918140 0 31
DMA_RGF.DESCQ.<3>.SW_BASE.BASE_H.BASE_H.val.230 = 8918140 0 31
DMA_RGF.DESCQ.<3>.NO_ACT_CNT.TRSH = 8918144 0 31
DMA_RGF.DESCQ.<3>.NO_ACT_CNT.DATA = 8918148 0 31
DMA_RGF.DESCQ.<3>.NO_ACT_CNT.CTL = 8918152 0 31
DMA_RGF.DESCQ.<3>.NO_ACT_CNT.TRSH.TRSH = 8918144 0 31
DMA_RGF.DESCQ.<3>.NO_ACT_CNT.TRSH.TRSH.val = 8918144 0 31
DMA_RGF.DESCQ.<3>.NO_ACT_CNT.DATA.DATA = 8918148 0 31
DMA_RGF.DESCQ.<3>.NO_ACT_CNT.DATA.DATA.val = 8918148 0 31
DMA_RGF.DESCQ.<3>.NO_ACT_CNT.CTL.CTL = 8918152 0 31
DMA_RGF.DESCQ.<3>.NO_ACT_CNT.CTL.CTL.en = 8918152 0 0
DMA_RGF.DESCQ.<3>.NO_ACT_CNT.CTL.CTL.ext_tick_sel = 8918152 1 1
DMA_RGF.DESCQ.<3>.NO_ACT_CNT.CTL.CTL.forever = 8918152 2 2
DMA_RGF.DESCQ.<3>.NO_ACT_CNT.CTL.CTL.clr = 8918152 3 3
DMA_RGF.DESCQ.<3>.NO_ACT_CNT.CTL.CTL.reached_tresh = 8918152 4 4
DMA_RGF.DESCQ.<3>.NO_ACT_CNT.CTL.CTL.reserved.231 = 8918152 5 31
DMA_RGF.DESCQ.<3>.THRS.SW = 8918156 0 31
DMA_RGF.DESCQ.<3>.THRS.HW = 8918160 0 31
DMA_RGF.DESCQ.<3>.THRS.SW.h_thrsh = 8918156 0 15
DMA_RGF.DESCQ.<3>.THRS.SW.reserved.232 = 8918156 16 31
DMA_RGF.DESCQ.<3>.THRS.HW.prftch = 8918160 0 3
DMA_RGF.DESCQ.<3>.THRS.HW.reserved.233 = 8918160 4 7
DMA_RGF.DESCQ.<3>.THRS.HW.p_thrsh = 8918160 8 11
DMA_RGF.DESCQ.<3>.THRS.HW.reserved.234 = 8918160 12 15
DMA_RGF.DESCQ.<3>.THRS.HW.wb_thrsh = 8918160 16 19
DMA_RGF.DESCQ.<3>.THRS.HW.reserved.235 = 8918160 20 31
DMA_RGF.DESCQ.<3>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR = 8918164 0 31
DMA_RGF.DESCQ.<3>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.val = 8918164 0 15
DMA_RGF.DESCQ.<3>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.reserved.236 = 8918164 16 31
DMA_RGF.DESCQ.<4>.CTL = 8918168 0 31
DMA_RGF.DESCQ.<4>.IS = 8918172 0 31
DMA_RGF.DESCQ.<4>.DO = 8918176 0 31
DMA_RGF.DESCQ.<4>.SW_SIZE = 8918180 0 31
DMA_RGF.DESCQ.<4>.SW_TAIL = 8918184 0 31
DMA_RGF.DESCQ.<4>.ARB_CTL = 8918188 0 31
DMA_RGF.DESCQ.<4>.DRC_FSM = 8918192 0 31
DMA_RGF.DESCQ.<4>.HRC_FSM = 8918196 0 31
DMA_RGF.DESCQ.<4>.DWBC_FSM = 8918200 0 31
DMA_RGF.DESCQ.<4>.HWBC_FSM = 8918204 0 31
DMA_RGF.DESCQ.<4>.HW_HEAD = 8918208 0 31
DMA_RGF.DESCQ.<4>.HW_WB_HEAD = 8918212 0 31
DMA_RGF.DESCQ.<4>.HW_TAIL = 8918216 0 31
DMA_RGF.DESCQ.<4>.HW_WB_TAIL = 8918220 0 31
DMA_RGF.DESCQ.<4>.SW_HEAD = 8918224 0 63
DMA_RGF.DESCQ.<4>.SW_HEAD_4_RD = 8918232 0 63
DMA_RGF.DESCQ.<4>.QID = 8918240 0 63
DMA_RGF.DESCQ.<4>.SW_BASE = 8918248 0 63
DMA_RGF.DESCQ.<4>.NO_ACT_CNT = 8918256 0 95
DMA_RGF.DESCQ.<4>.THRS = 8918268 0 63
DMA_RGF.DESCQ.<4>.RX_MAX_SIZE = 8918276 0 31
DMA_RGF.DESCQ.<4>.CTL.CTL = 8918168 0 31
DMA_RGF.DESCQ.<4>.CTL.CTL.dma_rd_en = 8918168 0 0
DMA_RGF.DESCQ.<4>.CTL.CTL.host_rd_en = 8918168 1 1
DMA_RGF.DESCQ.<4>.CTL.CTL.dma_wb_en = 8918168 2 2
DMA_RGF.DESCQ.<4>.CTL.CTL.host_wb_en = 8918168 3 3
DMA_RGF.DESCQ.<4>.CTL.CTL.vring_en = 8918168 4 4
DMA_RGF.DESCQ.<4>.CTL.CTL.reserved = 8918168 5 15
DMA_RGF.DESCQ.<4>.CTL.CTL.vring_index = 8918168 16 20
DMA_RGF.DESCQ.<4>.CTL.CTL.reserved.201 = 8918168 21 31
DMA_RGF.DESCQ.<4>.IS.IS = 8918172 0 31
DMA_RGF.DESCQ.<4>.IS.IS.mail_box = 8918172 0 0
DMA_RGF.DESCQ.<4>.IS.IS.sw_fw = 8918172 1 1
DMA_RGF.DESCQ.<4>.IS.IS.rx_tx = 8918172 2 2
DMA_RGF.DESCQ.<4>.IS.IS.vring = 8918172 3 3
DMA_RGF.DESCQ.<4>.IS.IS.ahb_master = 8918172 4 4
DMA_RGF.DESCQ.<4>.IS.IS.mac_wb = 8918172 5 5
DMA_RGF.DESCQ.<4>.IS.IS.is_pmc_dma = 8918172 6 6
DMA_RGF.DESCQ.<4>.IS.IS.reserved.202 = 8918172 7 31
DMA_RGF.DESCQ.<4>.DO.DO = 8918176 0 31
DMA_RGF.DESCQ.<4>.DO.DO.clr_all = 8918176 0 0
DMA_RGF.DESCQ.<4>.DO.DO.wb_req = 8918176 1 1
DMA_RGF.DESCQ.<4>.DO.DO.reserved.203 = 8918176 2 31
DMA_RGF.DESCQ.<4>.SW_SIZE.SW_SIZE = 8918180 0 31
DMA_RGF.DESCQ.<4>.SW_SIZE.SW_SIZE.val = 8918180 0 15
DMA_RGF.DESCQ.<4>.SW_SIZE.SW_SIZE.reserved.204 = 8918180 16 31
DMA_RGF.DESCQ.<4>.SW_TAIL.SW_TAIL = 8918184 0 31
DMA_RGF.DESCQ.<4>.SW_TAIL.SW_TAIL.val = 8918184 0 15
DMA_RGF.DESCQ.<4>.SW_TAIL.SW_TAIL.reserved.205 = 8918184 16 31
DMA_RGF.DESCQ.<4>.ARB_CTL.ARB_CTL = 8918188 0 31
DMA_RGF.DESCQ.<4>.ARB_CTL.ARB_CTL.current_state = 8918188 0 7
DMA_RGF.DESCQ.<4>.ARB_CTL.ARB_CTL.reserved.206 = 8918188 8 15
DMA_RGF.DESCQ.<4>.ARB_CTL.ARB_CTL.next_state_ovrd = 8918188 16 23
DMA_RGF.DESCQ.<4>.ARB_CTL.ARB_CTL.reserved.207 = 8918188 24 29
DMA_RGF.DESCQ.<4>.ARB_CTL.ARB_CTL.wr_fsm_en = 8918188 30 30
DMA_RGF.DESCQ.<4>.ARB_CTL.ARB_CTL.rd_fsm_en = 8918188 31 31
DMA_RGF.DESCQ.<4>.DRC_FSM.DRC_FSM = 8918192 0 31
DMA_RGF.DESCQ.<4>.DRC_FSM.DRC_FSM.current_state = 8918192 0 1
DMA_RGF.DESCQ.<4>.DRC_FSM.DRC_FSM.reserved.208 = 8918192 2 15
DMA_RGF.DESCQ.<4>.DRC_FSM.DRC_FSM.next_state_ovrd = 8918192 16 17
DMA_RGF.DESCQ.<4>.DRC_FSM.DRC_FSM.reserved.209 = 8918192 18 29
DMA_RGF.DESCQ.<4>.DRC_FSM.DRC_FSM.wr_fsm_en = 8918192 30 30
DMA_RGF.DESCQ.<4>.DRC_FSM.DRC_FSM.rd_fsm_en = 8918192 31 31
DMA_RGF.DESCQ.<4>.HRC_FSM.HRC_FSM = 8918196 0 31
DMA_RGF.DESCQ.<4>.HRC_FSM.HRC_FSM.current_state = 8918196 0 7
DMA_RGF.DESCQ.<4>.HRC_FSM.HRC_FSM.reserved.210 = 8918196 8 15
DMA_RGF.DESCQ.<4>.HRC_FSM.HRC_FSM.next_state_ovrd = 8918196 16 23
DMA_RGF.DESCQ.<4>.HRC_FSM.HRC_FSM.reserved.211 = 8918196 24 29
DMA_RGF.DESCQ.<4>.HRC_FSM.HRC_FSM.wr_fsm_en = 8918196 30 30
DMA_RGF.DESCQ.<4>.HRC_FSM.HRC_FSM.rd_fsm_en = 8918196 31 31
DMA_RGF.DESCQ.<4>.DWBC_FSM.DWBC_FSM = 8918200 0 31
DMA_RGF.DESCQ.<4>.DWBC_FSM.DWBC_FSM.current_state = 8918200 0 2
DMA_RGF.DESCQ.<4>.DWBC_FSM.DWBC_FSM.reserved.212 = 8918200 3 13
DMA_RGF.DESCQ.<4>.DWBC_FSM.DWBC_FSM.next_state_ovrd = 8918200 14 16
DMA_RGF.DESCQ.<4>.DWBC_FSM.DWBC_FSM.reserved.213 = 8918200 17 29
DMA_RGF.DESCQ.<4>.DWBC_FSM.DWBC_FSM.wr_fsm_en = 8918200 30 30
DMA_RGF.DESCQ.<4>.DWBC_FSM.DWBC_FSM.rd_fsm_en = 8918200 31 31
DMA_RGF.DESCQ.<4>.HWBC_FSM.HWBC_FSM = 8918204 0 31
DMA_RGF.DESCQ.<4>.HWBC_FSM.HWBC_FSM.current_state = 8918204 0 7
DMA_RGF.DESCQ.<4>.HWBC_FSM.HWBC_FSM.reserved.214 = 8918204 8 15
DMA_RGF.DESCQ.<4>.HWBC_FSM.HWBC_FSM.next_state_ovrd = 8918204 16 23
DMA_RGF.DESCQ.<4>.HWBC_FSM.HWBC_FSM.reserved.215 = 8918204 24 29
DMA_RGF.DESCQ.<4>.HWBC_FSM.HWBC_FSM.wr_fsm_en = 8918204 30 30
DMA_RGF.DESCQ.<4>.HWBC_FSM.HWBC_FSM.rd_fsm_en = 8918204 31 31
DMA_RGF.DESCQ.<4>.HW_HEAD.HW_HEAD = 8918208 0 31
DMA_RGF.DESCQ.<4>.HW_HEAD.HW_HEAD.current = 8918208 0 3
DMA_RGF.DESCQ.<4>.HW_HEAD.HW_HEAD.reserved.216 = 8918208 4 15
DMA_RGF.DESCQ.<4>.HW_HEAD.HW_HEAD.ovrd = 8918208 16 19
DMA_RGF.DESCQ.<4>.HW_HEAD.HW_HEAD.reserved.217 = 8918208 20 29
DMA_RGF.DESCQ.<4>.HW_HEAD.HW_HEAD.wr_en = 8918208 30 30
DMA_RGF.DESCQ.<4>.HW_HEAD.HW_HEAD.rd_en = 8918208 31 31
DMA_RGF.DESCQ.<4>.HW_WB_HEAD.HW_WB_HEAD = 8918212 0 31
DMA_RGF.DESCQ.<4>.HW_WB_HEAD.HW_WB_HEAD.current = 8918212 0 3
DMA_RGF.DESCQ.<4>.HW_WB_HEAD.HW_WB_HEAD.reserved.218 = 8918212 4 15
DMA_RGF.DESCQ.<4>.HW_WB_HEAD.HW_WB_HEAD.ovrd = 8918212 16 19
DMA_RGF.DESCQ.<4>.HW_WB_HEAD.HW_WB_HEAD.reserved.219 = 8918212 20 29
DMA_RGF.DESCQ.<4>.HW_WB_HEAD.HW_WB_HEAD.wr_en = 8918212 30 30
DMA_RGF.DESCQ.<4>.HW_WB_HEAD.HW_WB_HEAD.rd_en = 8918212 31 31
DMA_RGF.DESCQ.<4>.HW_TAIL.HW_TAIL = 8918216 0 31
DMA_RGF.DESCQ.<4>.HW_TAIL.HW_TAIL.current = 8918216 0 3
DMA_RGF.DESCQ.<4>.HW_TAIL.HW_TAIL.reserved.220 = 8918216 4 15
DMA_RGF.DESCQ.<4>.HW_TAIL.HW_TAIL.ovrd = 8918216 16 19
DMA_RGF.DESCQ.<4>.HW_TAIL.HW_TAIL.reserved.221 = 8918216 20 29
DMA_RGF.DESCQ.<4>.HW_TAIL.HW_TAIL.wr_en = 8918216 30 30
DMA_RGF.DESCQ.<4>.HW_TAIL.HW_TAIL.rd_en = 8918216 31 31
DMA_RGF.DESCQ.<4>.HW_WB_TAIL.HW_WB_TAIL = 8918220 0 31
DMA_RGF.DESCQ.<4>.HW_WB_TAIL.HW_WB_TAIL.current = 8918220 0 3
DMA_RGF.DESCQ.<4>.HW_WB_TAIL.HW_WB_TAIL.reserved.222 = 8918220 4 15
DMA_RGF.DESCQ.<4>.HW_WB_TAIL.HW_WB_TAIL.ovrd = 8918220 16 19
DMA_RGF.DESCQ.<4>.HW_WB_TAIL.HW_WB_TAIL.reserved.223 = 8918220 20 29
DMA_RGF.DESCQ.<4>.HW_WB_TAIL.HW_WB_TAIL.wr_en = 8918220 30 30
DMA_RGF.DESCQ.<4>.HW_WB_TAIL.HW_WB_TAIL.rd_en = 8918220 31 31
DMA_RGF.DESCQ.<4>.SW_HEAD.CRNT = 8918224 0 31
DMA_RGF.DESCQ.<4>.SW_HEAD.OVRD = 8918228 0 31
DMA_RGF.DESCQ.<4>.SW_HEAD.CRNT.CRNT = 8918224 0 31
DMA_RGF.DESCQ.<4>.SW_HEAD.CRNT.CRNT.data = 8918224 0 15
DMA_RGF.DESCQ.<4>.SW_HEAD.CRNT.CRNT.reserved.224 = 8918224 16 30
DMA_RGF.DESCQ.<4>.SW_HEAD.CRNT.CRNT.rd_en = 8918224 31 31
DMA_RGF.DESCQ.<4>.SW_HEAD.OVRD.OVRD = 8918228 0 31
DMA_RGF.DESCQ.<4>.SW_HEAD.OVRD.OVRD.data = 8918228 0 15
DMA_RGF.DESCQ.<4>.SW_HEAD.OVRD.OVRD.reserved.225 = 8918228 16 30
DMA_RGF.DESCQ.<4>.SW_HEAD.OVRD.OVRD.wr_en = 8918228 31 31
DMA_RGF.DESCQ.<4>.SW_HEAD_4_RD.CRNT = 8918232 0 31
DMA_RGF.DESCQ.<4>.SW_HEAD_4_RD.OVRD = 8918236 0 31
DMA_RGF.DESCQ.<4>.SW_HEAD_4_RD.CRNT.CRNT = 8918232 0 31
DMA_RGF.DESCQ.<4>.SW_HEAD_4_RD.CRNT.CRNT.data = 8918232 0 15
DMA_RGF.DESCQ.<4>.SW_HEAD_4_RD.CRNT.CRNT.reserved.226 = 8918232 16 30
DMA_RGF.DESCQ.<4>.SW_HEAD_4_RD.CRNT.CRNT.rd_en = 8918232 31 31
DMA_RGF.DESCQ.<4>.SW_HEAD_4_RD.OVRD.OVRD = 8918236 0 31
DMA_RGF.DESCQ.<4>.SW_HEAD_4_RD.OVRD.OVRD.data = 8918236 0 15
DMA_RGF.DESCQ.<4>.SW_HEAD_4_RD.OVRD.OVRD.reserved.227 = 8918236 16 30
DMA_RGF.DESCQ.<4>.SW_HEAD_4_RD.OVRD.OVRD.wr_en = 8918236 31 31
DMA_RGF.DESCQ.<4>.QID.CRNT = 8918240 0 31
DMA_RGF.DESCQ.<4>.QID.OVRD = 8918244 0 31
DMA_RGF.DESCQ.<4>.QID.CRNT.CRNT = 8918240 0 31
DMA_RGF.DESCQ.<4>.QID.CRNT.CRNT.data = 8918240 0 15
DMA_RGF.DESCQ.<4>.QID.CRNT.CRNT.reserved.228 = 8918240 16 30
DMA_RGF.DESCQ.<4>.QID.CRNT.CRNT.rd_en = 8918240 31 31
DMA_RGF.DESCQ.<4>.QID.OVRD.OVRD = 8918244 0 31
DMA_RGF.DESCQ.<4>.QID.OVRD.OVRD.data = 8918244 0 15
DMA_RGF.DESCQ.<4>.QID.OVRD.OVRD.reserved.229 = 8918244 16 30
DMA_RGF.DESCQ.<4>.QID.OVRD.OVRD.wr_en = 8918244 31 31
DMA_RGF.DESCQ.<4>.SW_BASE.BASE_L = 8918248 0 31
DMA_RGF.DESCQ.<4>.SW_BASE.BASE_H = 8918252 0 31
DMA_RGF.DESCQ.<4>.SW_BASE.BASE_L.BASE_L = 8918248 0 31
DMA_RGF.DESCQ.<4>.SW_BASE.BASE_L.BASE_L.val = 8918248 0 31
DMA_RGF.DESCQ.<4>.SW_BASE.BASE_H.BASE_H = 8918252 0 31
DMA_RGF.DESCQ.<4>.SW_BASE.BASE_H.BASE_H.val.230 = 8918252 0 31
DMA_RGF.DESCQ.<4>.NO_ACT_CNT.TRSH = 8918256 0 31
DMA_RGF.DESCQ.<4>.NO_ACT_CNT.DATA = 8918260 0 31
DMA_RGF.DESCQ.<4>.NO_ACT_CNT.CTL = 8918264 0 31
DMA_RGF.DESCQ.<4>.NO_ACT_CNT.TRSH.TRSH = 8918256 0 31
DMA_RGF.DESCQ.<4>.NO_ACT_CNT.TRSH.TRSH.val = 8918256 0 31
DMA_RGF.DESCQ.<4>.NO_ACT_CNT.DATA.DATA = 8918260 0 31
DMA_RGF.DESCQ.<4>.NO_ACT_CNT.DATA.DATA.val = 8918260 0 31
DMA_RGF.DESCQ.<4>.NO_ACT_CNT.CTL.CTL = 8918264 0 31
DMA_RGF.DESCQ.<4>.NO_ACT_CNT.CTL.CTL.en = 8918264 0 0
DMA_RGF.DESCQ.<4>.NO_ACT_CNT.CTL.CTL.ext_tick_sel = 8918264 1 1
DMA_RGF.DESCQ.<4>.NO_ACT_CNT.CTL.CTL.forever = 8918264 2 2
DMA_RGF.DESCQ.<4>.NO_ACT_CNT.CTL.CTL.clr = 8918264 3 3
DMA_RGF.DESCQ.<4>.NO_ACT_CNT.CTL.CTL.reached_tresh = 8918264 4 4
DMA_RGF.DESCQ.<4>.NO_ACT_CNT.CTL.CTL.reserved.231 = 8918264 5 31
DMA_RGF.DESCQ.<4>.THRS.SW = 8918268 0 31
DMA_RGF.DESCQ.<4>.THRS.HW = 8918272 0 31
DMA_RGF.DESCQ.<4>.THRS.SW.h_thrsh = 8918268 0 15
DMA_RGF.DESCQ.<4>.THRS.SW.reserved.232 = 8918268 16 31
DMA_RGF.DESCQ.<4>.THRS.HW.prftch = 8918272 0 3
DMA_RGF.DESCQ.<4>.THRS.HW.reserved.233 = 8918272 4 7
DMA_RGF.DESCQ.<4>.THRS.HW.p_thrsh = 8918272 8 11
DMA_RGF.DESCQ.<4>.THRS.HW.reserved.234 = 8918272 12 15
DMA_RGF.DESCQ.<4>.THRS.HW.wb_thrsh = 8918272 16 19
DMA_RGF.DESCQ.<4>.THRS.HW.reserved.235 = 8918272 20 31
DMA_RGF.DESCQ.<4>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR = 8918276 0 31
DMA_RGF.DESCQ.<4>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.val = 8918276 0 15
DMA_RGF.DESCQ.<4>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.reserved.236 = 8918276 16 31
DMA_RGF.DESCQ.<5>.CTL = 8918280 0 31
DMA_RGF.DESCQ.<5>.IS = 8918284 0 31
DMA_RGF.DESCQ.<5>.DO = 8918288 0 31
DMA_RGF.DESCQ.<5>.SW_SIZE = 8918292 0 31
DMA_RGF.DESCQ.<5>.SW_TAIL = 8918296 0 31
DMA_RGF.DESCQ.<5>.ARB_CTL = 8918300 0 31
DMA_RGF.DESCQ.<5>.DRC_FSM = 8918304 0 31
DMA_RGF.DESCQ.<5>.HRC_FSM = 8918308 0 31
DMA_RGF.DESCQ.<5>.DWBC_FSM = 8918312 0 31
DMA_RGF.DESCQ.<5>.HWBC_FSM = 8918316 0 31
DMA_RGF.DESCQ.<5>.HW_HEAD = 8918320 0 31
DMA_RGF.DESCQ.<5>.HW_WB_HEAD = 8918324 0 31
DMA_RGF.DESCQ.<5>.HW_TAIL = 8918328 0 31
DMA_RGF.DESCQ.<5>.HW_WB_TAIL = 8918332 0 31
DMA_RGF.DESCQ.<5>.SW_HEAD = 8918336 0 63
DMA_RGF.DESCQ.<5>.SW_HEAD_4_RD = 8918344 0 63
DMA_RGF.DESCQ.<5>.QID = 8918352 0 63
DMA_RGF.DESCQ.<5>.SW_BASE = 8918360 0 63
DMA_RGF.DESCQ.<5>.NO_ACT_CNT = 8918368 0 95
DMA_RGF.DESCQ.<5>.THRS = 8918380 0 63
DMA_RGF.DESCQ.<5>.RX_MAX_SIZE = 8918388 0 31
DMA_RGF.DESCQ.<5>.CTL.CTL = 8918280 0 31
DMA_RGF.DESCQ.<5>.CTL.CTL.dma_rd_en = 8918280 0 0
DMA_RGF.DESCQ.<5>.CTL.CTL.host_rd_en = 8918280 1 1
DMA_RGF.DESCQ.<5>.CTL.CTL.dma_wb_en = 8918280 2 2
DMA_RGF.DESCQ.<5>.CTL.CTL.host_wb_en = 8918280 3 3
DMA_RGF.DESCQ.<5>.CTL.CTL.vring_en = 8918280 4 4
DMA_RGF.DESCQ.<5>.CTL.CTL.reserved = 8918280 5 15
DMA_RGF.DESCQ.<5>.CTL.CTL.vring_index = 8918280 16 20
DMA_RGF.DESCQ.<5>.CTL.CTL.reserved.201 = 8918280 21 31
DMA_RGF.DESCQ.<5>.IS.IS = 8918284 0 31
DMA_RGF.DESCQ.<5>.IS.IS.mail_box = 8918284 0 0
DMA_RGF.DESCQ.<5>.IS.IS.sw_fw = 8918284 1 1
DMA_RGF.DESCQ.<5>.IS.IS.rx_tx = 8918284 2 2
DMA_RGF.DESCQ.<5>.IS.IS.vring = 8918284 3 3
DMA_RGF.DESCQ.<5>.IS.IS.ahb_master = 8918284 4 4
DMA_RGF.DESCQ.<5>.IS.IS.mac_wb = 8918284 5 5
DMA_RGF.DESCQ.<5>.IS.IS.is_pmc_dma = 8918284 6 6
DMA_RGF.DESCQ.<5>.IS.IS.reserved.202 = 8918284 7 31
DMA_RGF.DESCQ.<5>.DO.DO = 8918288 0 31
DMA_RGF.DESCQ.<5>.DO.DO.clr_all = 8918288 0 0
DMA_RGF.DESCQ.<5>.DO.DO.wb_req = 8918288 1 1
DMA_RGF.DESCQ.<5>.DO.DO.reserved.203 = 8918288 2 31
DMA_RGF.DESCQ.<5>.SW_SIZE.SW_SIZE = 8918292 0 31
DMA_RGF.DESCQ.<5>.SW_SIZE.SW_SIZE.val = 8918292 0 15
DMA_RGF.DESCQ.<5>.SW_SIZE.SW_SIZE.reserved.204 = 8918292 16 31
DMA_RGF.DESCQ.<5>.SW_TAIL.SW_TAIL = 8918296 0 31
DMA_RGF.DESCQ.<5>.SW_TAIL.SW_TAIL.val = 8918296 0 15
DMA_RGF.DESCQ.<5>.SW_TAIL.SW_TAIL.reserved.205 = 8918296 16 31
DMA_RGF.DESCQ.<5>.ARB_CTL.ARB_CTL = 8918300 0 31
DMA_RGF.DESCQ.<5>.ARB_CTL.ARB_CTL.current_state = 8918300 0 7
DMA_RGF.DESCQ.<5>.ARB_CTL.ARB_CTL.reserved.206 = 8918300 8 15
DMA_RGF.DESCQ.<5>.ARB_CTL.ARB_CTL.next_state_ovrd = 8918300 16 23
DMA_RGF.DESCQ.<5>.ARB_CTL.ARB_CTL.reserved.207 = 8918300 24 29
DMA_RGF.DESCQ.<5>.ARB_CTL.ARB_CTL.wr_fsm_en = 8918300 30 30
DMA_RGF.DESCQ.<5>.ARB_CTL.ARB_CTL.rd_fsm_en = 8918300 31 31
DMA_RGF.DESCQ.<5>.DRC_FSM.DRC_FSM = 8918304 0 31
DMA_RGF.DESCQ.<5>.DRC_FSM.DRC_FSM.current_state = 8918304 0 1
DMA_RGF.DESCQ.<5>.DRC_FSM.DRC_FSM.reserved.208 = 8918304 2 15
DMA_RGF.DESCQ.<5>.DRC_FSM.DRC_FSM.next_state_ovrd = 8918304 16 17
DMA_RGF.DESCQ.<5>.DRC_FSM.DRC_FSM.reserved.209 = 8918304 18 29
DMA_RGF.DESCQ.<5>.DRC_FSM.DRC_FSM.wr_fsm_en = 8918304 30 30
DMA_RGF.DESCQ.<5>.DRC_FSM.DRC_FSM.rd_fsm_en = 8918304 31 31
DMA_RGF.DESCQ.<5>.HRC_FSM.HRC_FSM = 8918308 0 31
DMA_RGF.DESCQ.<5>.HRC_FSM.HRC_FSM.current_state = 8918308 0 7
DMA_RGF.DESCQ.<5>.HRC_FSM.HRC_FSM.reserved.210 = 8918308 8 15
DMA_RGF.DESCQ.<5>.HRC_FSM.HRC_FSM.next_state_ovrd = 8918308 16 23
DMA_RGF.DESCQ.<5>.HRC_FSM.HRC_FSM.reserved.211 = 8918308 24 29
DMA_RGF.DESCQ.<5>.HRC_FSM.HRC_FSM.wr_fsm_en = 8918308 30 30
DMA_RGF.DESCQ.<5>.HRC_FSM.HRC_FSM.rd_fsm_en = 8918308 31 31
DMA_RGF.DESCQ.<5>.DWBC_FSM.DWBC_FSM = 8918312 0 31
DMA_RGF.DESCQ.<5>.DWBC_FSM.DWBC_FSM.current_state = 8918312 0 2
DMA_RGF.DESCQ.<5>.DWBC_FSM.DWBC_FSM.reserved.212 = 8918312 3 13
DMA_RGF.DESCQ.<5>.DWBC_FSM.DWBC_FSM.next_state_ovrd = 8918312 14 16
DMA_RGF.DESCQ.<5>.DWBC_FSM.DWBC_FSM.reserved.213 = 8918312 17 29
DMA_RGF.DESCQ.<5>.DWBC_FSM.DWBC_FSM.wr_fsm_en = 8918312 30 30
DMA_RGF.DESCQ.<5>.DWBC_FSM.DWBC_FSM.rd_fsm_en = 8918312 31 31
DMA_RGF.DESCQ.<5>.HWBC_FSM.HWBC_FSM = 8918316 0 31
DMA_RGF.DESCQ.<5>.HWBC_FSM.HWBC_FSM.current_state = 8918316 0 7
DMA_RGF.DESCQ.<5>.HWBC_FSM.HWBC_FSM.reserved.214 = 8918316 8 15
DMA_RGF.DESCQ.<5>.HWBC_FSM.HWBC_FSM.next_state_ovrd = 8918316 16 23
DMA_RGF.DESCQ.<5>.HWBC_FSM.HWBC_FSM.reserved.215 = 8918316 24 29
DMA_RGF.DESCQ.<5>.HWBC_FSM.HWBC_FSM.wr_fsm_en = 8918316 30 30
DMA_RGF.DESCQ.<5>.HWBC_FSM.HWBC_FSM.rd_fsm_en = 8918316 31 31
DMA_RGF.DESCQ.<5>.HW_HEAD.HW_HEAD = 8918320 0 31
DMA_RGF.DESCQ.<5>.HW_HEAD.HW_HEAD.current = 8918320 0 3
DMA_RGF.DESCQ.<5>.HW_HEAD.HW_HEAD.reserved.216 = 8918320 4 15
DMA_RGF.DESCQ.<5>.HW_HEAD.HW_HEAD.ovrd = 8918320 16 19
DMA_RGF.DESCQ.<5>.HW_HEAD.HW_HEAD.reserved.217 = 8918320 20 29
DMA_RGF.DESCQ.<5>.HW_HEAD.HW_HEAD.wr_en = 8918320 30 30
DMA_RGF.DESCQ.<5>.HW_HEAD.HW_HEAD.rd_en = 8918320 31 31
DMA_RGF.DESCQ.<5>.HW_WB_HEAD.HW_WB_HEAD = 8918324 0 31
DMA_RGF.DESCQ.<5>.HW_WB_HEAD.HW_WB_HEAD.current = 8918324 0 3
DMA_RGF.DESCQ.<5>.HW_WB_HEAD.HW_WB_HEAD.reserved.218 = 8918324 4 15
DMA_RGF.DESCQ.<5>.HW_WB_HEAD.HW_WB_HEAD.ovrd = 8918324 16 19
DMA_RGF.DESCQ.<5>.HW_WB_HEAD.HW_WB_HEAD.reserved.219 = 8918324 20 29
DMA_RGF.DESCQ.<5>.HW_WB_HEAD.HW_WB_HEAD.wr_en = 8918324 30 30
DMA_RGF.DESCQ.<5>.HW_WB_HEAD.HW_WB_HEAD.rd_en = 8918324 31 31
DMA_RGF.DESCQ.<5>.HW_TAIL.HW_TAIL = 8918328 0 31
DMA_RGF.DESCQ.<5>.HW_TAIL.HW_TAIL.current = 8918328 0 3
DMA_RGF.DESCQ.<5>.HW_TAIL.HW_TAIL.reserved.220 = 8918328 4 15
DMA_RGF.DESCQ.<5>.HW_TAIL.HW_TAIL.ovrd = 8918328 16 19
DMA_RGF.DESCQ.<5>.HW_TAIL.HW_TAIL.reserved.221 = 8918328 20 29
DMA_RGF.DESCQ.<5>.HW_TAIL.HW_TAIL.wr_en = 8918328 30 30
DMA_RGF.DESCQ.<5>.HW_TAIL.HW_TAIL.rd_en = 8918328 31 31
DMA_RGF.DESCQ.<5>.HW_WB_TAIL.HW_WB_TAIL = 8918332 0 31
DMA_RGF.DESCQ.<5>.HW_WB_TAIL.HW_WB_TAIL.current = 8918332 0 3
DMA_RGF.DESCQ.<5>.HW_WB_TAIL.HW_WB_TAIL.reserved.222 = 8918332 4 15
DMA_RGF.DESCQ.<5>.HW_WB_TAIL.HW_WB_TAIL.ovrd = 8918332 16 19
DMA_RGF.DESCQ.<5>.HW_WB_TAIL.HW_WB_TAIL.reserved.223 = 8918332 20 29
DMA_RGF.DESCQ.<5>.HW_WB_TAIL.HW_WB_TAIL.wr_en = 8918332 30 30
DMA_RGF.DESCQ.<5>.HW_WB_TAIL.HW_WB_TAIL.rd_en = 8918332 31 31
DMA_RGF.DESCQ.<5>.SW_HEAD.CRNT = 8918336 0 31
DMA_RGF.DESCQ.<5>.SW_HEAD.OVRD = 8918340 0 31
DMA_RGF.DESCQ.<5>.SW_HEAD.CRNT.CRNT = 8918336 0 31
DMA_RGF.DESCQ.<5>.SW_HEAD.CRNT.CRNT.data = 8918336 0 15
DMA_RGF.DESCQ.<5>.SW_HEAD.CRNT.CRNT.reserved.224 = 8918336 16 30
DMA_RGF.DESCQ.<5>.SW_HEAD.CRNT.CRNT.rd_en = 8918336 31 31
DMA_RGF.DESCQ.<5>.SW_HEAD.OVRD.OVRD = 8918340 0 31
DMA_RGF.DESCQ.<5>.SW_HEAD.OVRD.OVRD.data = 8918340 0 15
DMA_RGF.DESCQ.<5>.SW_HEAD.OVRD.OVRD.reserved.225 = 8918340 16 30
DMA_RGF.DESCQ.<5>.SW_HEAD.OVRD.OVRD.wr_en = 8918340 31 31
DMA_RGF.DESCQ.<5>.SW_HEAD_4_RD.CRNT = 8918344 0 31
DMA_RGF.DESCQ.<5>.SW_HEAD_4_RD.OVRD = 8918348 0 31
DMA_RGF.DESCQ.<5>.SW_HEAD_4_RD.CRNT.CRNT = 8918344 0 31
DMA_RGF.DESCQ.<5>.SW_HEAD_4_RD.CRNT.CRNT.data = 8918344 0 15
DMA_RGF.DESCQ.<5>.SW_HEAD_4_RD.CRNT.CRNT.reserved.226 = 8918344 16 30
DMA_RGF.DESCQ.<5>.SW_HEAD_4_RD.CRNT.CRNT.rd_en = 8918344 31 31
DMA_RGF.DESCQ.<5>.SW_HEAD_4_RD.OVRD.OVRD = 8918348 0 31
DMA_RGF.DESCQ.<5>.SW_HEAD_4_RD.OVRD.OVRD.data = 8918348 0 15
DMA_RGF.DESCQ.<5>.SW_HEAD_4_RD.OVRD.OVRD.reserved.227 = 8918348 16 30
DMA_RGF.DESCQ.<5>.SW_HEAD_4_RD.OVRD.OVRD.wr_en = 8918348 31 31
DMA_RGF.DESCQ.<5>.QID.CRNT = 8918352 0 31
DMA_RGF.DESCQ.<5>.QID.OVRD = 8918356 0 31
DMA_RGF.DESCQ.<5>.QID.CRNT.CRNT = 8918352 0 31
DMA_RGF.DESCQ.<5>.QID.CRNT.CRNT.data = 8918352 0 15
DMA_RGF.DESCQ.<5>.QID.CRNT.CRNT.reserved.228 = 8918352 16 30
DMA_RGF.DESCQ.<5>.QID.CRNT.CRNT.rd_en = 8918352 31 31
DMA_RGF.DESCQ.<5>.QID.OVRD.OVRD = 8918356 0 31
DMA_RGF.DESCQ.<5>.QID.OVRD.OVRD.data = 8918356 0 15
DMA_RGF.DESCQ.<5>.QID.OVRD.OVRD.reserved.229 = 8918356 16 30
DMA_RGF.DESCQ.<5>.QID.OVRD.OVRD.wr_en = 8918356 31 31
DMA_RGF.DESCQ.<5>.SW_BASE.BASE_L = 8918360 0 31
DMA_RGF.DESCQ.<5>.SW_BASE.BASE_H = 8918364 0 31
DMA_RGF.DESCQ.<5>.SW_BASE.BASE_L.BASE_L = 8918360 0 31
DMA_RGF.DESCQ.<5>.SW_BASE.BASE_L.BASE_L.val = 8918360 0 31
DMA_RGF.DESCQ.<5>.SW_BASE.BASE_H.BASE_H = 8918364 0 31
DMA_RGF.DESCQ.<5>.SW_BASE.BASE_H.BASE_H.val.230 = 8918364 0 31
DMA_RGF.DESCQ.<5>.NO_ACT_CNT.TRSH = 8918368 0 31
DMA_RGF.DESCQ.<5>.NO_ACT_CNT.DATA = 8918372 0 31
DMA_RGF.DESCQ.<5>.NO_ACT_CNT.CTL = 8918376 0 31
DMA_RGF.DESCQ.<5>.NO_ACT_CNT.TRSH.TRSH = 8918368 0 31
DMA_RGF.DESCQ.<5>.NO_ACT_CNT.TRSH.TRSH.val = 8918368 0 31
DMA_RGF.DESCQ.<5>.NO_ACT_CNT.DATA.DATA = 8918372 0 31
DMA_RGF.DESCQ.<5>.NO_ACT_CNT.DATA.DATA.val = 8918372 0 31
DMA_RGF.DESCQ.<5>.NO_ACT_CNT.CTL.CTL = 8918376 0 31
DMA_RGF.DESCQ.<5>.NO_ACT_CNT.CTL.CTL.en = 8918376 0 0
DMA_RGF.DESCQ.<5>.NO_ACT_CNT.CTL.CTL.ext_tick_sel = 8918376 1 1
DMA_RGF.DESCQ.<5>.NO_ACT_CNT.CTL.CTL.forever = 8918376 2 2
DMA_RGF.DESCQ.<5>.NO_ACT_CNT.CTL.CTL.clr = 8918376 3 3
DMA_RGF.DESCQ.<5>.NO_ACT_CNT.CTL.CTL.reached_tresh = 8918376 4 4
DMA_RGF.DESCQ.<5>.NO_ACT_CNT.CTL.CTL.reserved.231 = 8918376 5 31
DMA_RGF.DESCQ.<5>.THRS.SW = 8918380 0 31
DMA_RGF.DESCQ.<5>.THRS.HW = 8918384 0 31
DMA_RGF.DESCQ.<5>.THRS.SW.h_thrsh = 8918380 0 15
DMA_RGF.DESCQ.<5>.THRS.SW.reserved.232 = 8918380 16 31
DMA_RGF.DESCQ.<5>.THRS.HW.prftch = 8918384 0 3
DMA_RGF.DESCQ.<5>.THRS.HW.reserved.233 = 8918384 4 7
DMA_RGF.DESCQ.<5>.THRS.HW.p_thrsh = 8918384 8 11
DMA_RGF.DESCQ.<5>.THRS.HW.reserved.234 = 8918384 12 15
DMA_RGF.DESCQ.<5>.THRS.HW.wb_thrsh = 8918384 16 19
DMA_RGF.DESCQ.<5>.THRS.HW.reserved.235 = 8918384 20 31
DMA_RGF.DESCQ.<5>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR = 8918388 0 31
DMA_RGF.DESCQ.<5>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.val = 8918388 0 15
DMA_RGF.DESCQ.<5>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.reserved.236 = 8918388 16 31
DMA_RGF.DESCQ.<6>.CTL = 8918392 0 31
DMA_RGF.DESCQ.<6>.IS = 8918396 0 31
DMA_RGF.DESCQ.<6>.DO = 8918400 0 31
DMA_RGF.DESCQ.<6>.SW_SIZE = 8918404 0 31
DMA_RGF.DESCQ.<6>.SW_TAIL = 8918408 0 31
DMA_RGF.DESCQ.<6>.ARB_CTL = 8918412 0 31
DMA_RGF.DESCQ.<6>.DRC_FSM = 8918416 0 31
DMA_RGF.DESCQ.<6>.HRC_FSM = 8918420 0 31
DMA_RGF.DESCQ.<6>.DWBC_FSM = 8918424 0 31
DMA_RGF.DESCQ.<6>.HWBC_FSM = 8918428 0 31
DMA_RGF.DESCQ.<6>.HW_HEAD = 8918432 0 31
DMA_RGF.DESCQ.<6>.HW_WB_HEAD = 8918436 0 31
DMA_RGF.DESCQ.<6>.HW_TAIL = 8918440 0 31
DMA_RGF.DESCQ.<6>.HW_WB_TAIL = 8918444 0 31
DMA_RGF.DESCQ.<6>.SW_HEAD = 8918448 0 63
DMA_RGF.DESCQ.<6>.SW_HEAD_4_RD = 8918456 0 63
DMA_RGF.DESCQ.<6>.QID = 8918464 0 63
DMA_RGF.DESCQ.<6>.SW_BASE = 8918472 0 63
DMA_RGF.DESCQ.<6>.NO_ACT_CNT = 8918480 0 95
DMA_RGF.DESCQ.<6>.THRS = 8918492 0 63
DMA_RGF.DESCQ.<6>.RX_MAX_SIZE = 8918500 0 31
DMA_RGF.DESCQ.<6>.CTL.CTL = 8918392 0 31
DMA_RGF.DESCQ.<6>.CTL.CTL.dma_rd_en = 8918392 0 0
DMA_RGF.DESCQ.<6>.CTL.CTL.host_rd_en = 8918392 1 1
DMA_RGF.DESCQ.<6>.CTL.CTL.dma_wb_en = 8918392 2 2
DMA_RGF.DESCQ.<6>.CTL.CTL.host_wb_en = 8918392 3 3
DMA_RGF.DESCQ.<6>.CTL.CTL.vring_en = 8918392 4 4
DMA_RGF.DESCQ.<6>.CTL.CTL.reserved = 8918392 5 15
DMA_RGF.DESCQ.<6>.CTL.CTL.vring_index = 8918392 16 20
DMA_RGF.DESCQ.<6>.CTL.CTL.reserved.201 = 8918392 21 31
DMA_RGF.DESCQ.<6>.IS.IS = 8918396 0 31
DMA_RGF.DESCQ.<6>.IS.IS.mail_box = 8918396 0 0
DMA_RGF.DESCQ.<6>.IS.IS.sw_fw = 8918396 1 1
DMA_RGF.DESCQ.<6>.IS.IS.rx_tx = 8918396 2 2
DMA_RGF.DESCQ.<6>.IS.IS.vring = 8918396 3 3
DMA_RGF.DESCQ.<6>.IS.IS.ahb_master = 8918396 4 4
DMA_RGF.DESCQ.<6>.IS.IS.mac_wb = 8918396 5 5
DMA_RGF.DESCQ.<6>.IS.IS.is_pmc_dma = 8918396 6 6
DMA_RGF.DESCQ.<6>.IS.IS.reserved.202 = 8918396 7 31
DMA_RGF.DESCQ.<6>.DO.DO = 8918400 0 31
DMA_RGF.DESCQ.<6>.DO.DO.clr_all = 8918400 0 0
DMA_RGF.DESCQ.<6>.DO.DO.wb_req = 8918400 1 1
DMA_RGF.DESCQ.<6>.DO.DO.reserved.203 = 8918400 2 31
DMA_RGF.DESCQ.<6>.SW_SIZE.SW_SIZE = 8918404 0 31
DMA_RGF.DESCQ.<6>.SW_SIZE.SW_SIZE.val = 8918404 0 15
DMA_RGF.DESCQ.<6>.SW_SIZE.SW_SIZE.reserved.204 = 8918404 16 31
DMA_RGF.DESCQ.<6>.SW_TAIL.SW_TAIL = 8918408 0 31
DMA_RGF.DESCQ.<6>.SW_TAIL.SW_TAIL.val = 8918408 0 15
DMA_RGF.DESCQ.<6>.SW_TAIL.SW_TAIL.reserved.205 = 8918408 16 31
DMA_RGF.DESCQ.<6>.ARB_CTL.ARB_CTL = 8918412 0 31
DMA_RGF.DESCQ.<6>.ARB_CTL.ARB_CTL.current_state = 8918412 0 7
DMA_RGF.DESCQ.<6>.ARB_CTL.ARB_CTL.reserved.206 = 8918412 8 15
DMA_RGF.DESCQ.<6>.ARB_CTL.ARB_CTL.next_state_ovrd = 8918412 16 23
DMA_RGF.DESCQ.<6>.ARB_CTL.ARB_CTL.reserved.207 = 8918412 24 29
DMA_RGF.DESCQ.<6>.ARB_CTL.ARB_CTL.wr_fsm_en = 8918412 30 30
DMA_RGF.DESCQ.<6>.ARB_CTL.ARB_CTL.rd_fsm_en = 8918412 31 31
DMA_RGF.DESCQ.<6>.DRC_FSM.DRC_FSM = 8918416 0 31
DMA_RGF.DESCQ.<6>.DRC_FSM.DRC_FSM.current_state = 8918416 0 1
DMA_RGF.DESCQ.<6>.DRC_FSM.DRC_FSM.reserved.208 = 8918416 2 15
DMA_RGF.DESCQ.<6>.DRC_FSM.DRC_FSM.next_state_ovrd = 8918416 16 17
DMA_RGF.DESCQ.<6>.DRC_FSM.DRC_FSM.reserved.209 = 8918416 18 29
DMA_RGF.DESCQ.<6>.DRC_FSM.DRC_FSM.wr_fsm_en = 8918416 30 30
DMA_RGF.DESCQ.<6>.DRC_FSM.DRC_FSM.rd_fsm_en = 8918416 31 31
DMA_RGF.DESCQ.<6>.HRC_FSM.HRC_FSM = 8918420 0 31
DMA_RGF.DESCQ.<6>.HRC_FSM.HRC_FSM.current_state = 8918420 0 7
DMA_RGF.DESCQ.<6>.HRC_FSM.HRC_FSM.reserved.210 = 8918420 8 15
DMA_RGF.DESCQ.<6>.HRC_FSM.HRC_FSM.next_state_ovrd = 8918420 16 23
DMA_RGF.DESCQ.<6>.HRC_FSM.HRC_FSM.reserved.211 = 8918420 24 29
DMA_RGF.DESCQ.<6>.HRC_FSM.HRC_FSM.wr_fsm_en = 8918420 30 30
DMA_RGF.DESCQ.<6>.HRC_FSM.HRC_FSM.rd_fsm_en = 8918420 31 31
DMA_RGF.DESCQ.<6>.DWBC_FSM.DWBC_FSM = 8918424 0 31
DMA_RGF.DESCQ.<6>.DWBC_FSM.DWBC_FSM.current_state = 8918424 0 2
DMA_RGF.DESCQ.<6>.DWBC_FSM.DWBC_FSM.reserved.212 = 8918424 3 13
DMA_RGF.DESCQ.<6>.DWBC_FSM.DWBC_FSM.next_state_ovrd = 8918424 14 16
DMA_RGF.DESCQ.<6>.DWBC_FSM.DWBC_FSM.reserved.213 = 8918424 17 29
DMA_RGF.DESCQ.<6>.DWBC_FSM.DWBC_FSM.wr_fsm_en = 8918424 30 30
DMA_RGF.DESCQ.<6>.DWBC_FSM.DWBC_FSM.rd_fsm_en = 8918424 31 31
DMA_RGF.DESCQ.<6>.HWBC_FSM.HWBC_FSM = 8918428 0 31
DMA_RGF.DESCQ.<6>.HWBC_FSM.HWBC_FSM.current_state = 8918428 0 7
DMA_RGF.DESCQ.<6>.HWBC_FSM.HWBC_FSM.reserved.214 = 8918428 8 15
DMA_RGF.DESCQ.<6>.HWBC_FSM.HWBC_FSM.next_state_ovrd = 8918428 16 23
DMA_RGF.DESCQ.<6>.HWBC_FSM.HWBC_FSM.reserved.215 = 8918428 24 29
DMA_RGF.DESCQ.<6>.HWBC_FSM.HWBC_FSM.wr_fsm_en = 8918428 30 30
DMA_RGF.DESCQ.<6>.HWBC_FSM.HWBC_FSM.rd_fsm_en = 8918428 31 31
DMA_RGF.DESCQ.<6>.HW_HEAD.HW_HEAD = 8918432 0 31
DMA_RGF.DESCQ.<6>.HW_HEAD.HW_HEAD.current = 8918432 0 3
DMA_RGF.DESCQ.<6>.HW_HEAD.HW_HEAD.reserved.216 = 8918432 4 15
DMA_RGF.DESCQ.<6>.HW_HEAD.HW_HEAD.ovrd = 8918432 16 19
DMA_RGF.DESCQ.<6>.HW_HEAD.HW_HEAD.reserved.217 = 8918432 20 29
DMA_RGF.DESCQ.<6>.HW_HEAD.HW_HEAD.wr_en = 8918432 30 30
DMA_RGF.DESCQ.<6>.HW_HEAD.HW_HEAD.rd_en = 8918432 31 31
DMA_RGF.DESCQ.<6>.HW_WB_HEAD.HW_WB_HEAD = 8918436 0 31
DMA_RGF.DESCQ.<6>.HW_WB_HEAD.HW_WB_HEAD.current = 8918436 0 3
DMA_RGF.DESCQ.<6>.HW_WB_HEAD.HW_WB_HEAD.reserved.218 = 8918436 4 15
DMA_RGF.DESCQ.<6>.HW_WB_HEAD.HW_WB_HEAD.ovrd = 8918436 16 19
DMA_RGF.DESCQ.<6>.HW_WB_HEAD.HW_WB_HEAD.reserved.219 = 8918436 20 29
DMA_RGF.DESCQ.<6>.HW_WB_HEAD.HW_WB_HEAD.wr_en = 8918436 30 30
DMA_RGF.DESCQ.<6>.HW_WB_HEAD.HW_WB_HEAD.rd_en = 8918436 31 31
DMA_RGF.DESCQ.<6>.HW_TAIL.HW_TAIL = 8918440 0 31
DMA_RGF.DESCQ.<6>.HW_TAIL.HW_TAIL.current = 8918440 0 3
DMA_RGF.DESCQ.<6>.HW_TAIL.HW_TAIL.reserved.220 = 8918440 4 15
DMA_RGF.DESCQ.<6>.HW_TAIL.HW_TAIL.ovrd = 8918440 16 19
DMA_RGF.DESCQ.<6>.HW_TAIL.HW_TAIL.reserved.221 = 8918440 20 29
DMA_RGF.DESCQ.<6>.HW_TAIL.HW_TAIL.wr_en = 8918440 30 30
DMA_RGF.DESCQ.<6>.HW_TAIL.HW_TAIL.rd_en = 8918440 31 31
DMA_RGF.DESCQ.<6>.HW_WB_TAIL.HW_WB_TAIL = 8918444 0 31
DMA_RGF.DESCQ.<6>.HW_WB_TAIL.HW_WB_TAIL.current = 8918444 0 3
DMA_RGF.DESCQ.<6>.HW_WB_TAIL.HW_WB_TAIL.reserved.222 = 8918444 4 15
DMA_RGF.DESCQ.<6>.HW_WB_TAIL.HW_WB_TAIL.ovrd = 8918444 16 19
DMA_RGF.DESCQ.<6>.HW_WB_TAIL.HW_WB_TAIL.reserved.223 = 8918444 20 29
DMA_RGF.DESCQ.<6>.HW_WB_TAIL.HW_WB_TAIL.wr_en = 8918444 30 30
DMA_RGF.DESCQ.<6>.HW_WB_TAIL.HW_WB_TAIL.rd_en = 8918444 31 31
DMA_RGF.DESCQ.<6>.SW_HEAD.CRNT = 8918448 0 31
DMA_RGF.DESCQ.<6>.SW_HEAD.OVRD = 8918452 0 31
DMA_RGF.DESCQ.<6>.SW_HEAD.CRNT.CRNT = 8918448 0 31
DMA_RGF.DESCQ.<6>.SW_HEAD.CRNT.CRNT.data = 8918448 0 15
DMA_RGF.DESCQ.<6>.SW_HEAD.CRNT.CRNT.reserved.224 = 8918448 16 30
DMA_RGF.DESCQ.<6>.SW_HEAD.CRNT.CRNT.rd_en = 8918448 31 31
DMA_RGF.DESCQ.<6>.SW_HEAD.OVRD.OVRD = 8918452 0 31
DMA_RGF.DESCQ.<6>.SW_HEAD.OVRD.OVRD.data = 8918452 0 15
DMA_RGF.DESCQ.<6>.SW_HEAD.OVRD.OVRD.reserved.225 = 8918452 16 30
DMA_RGF.DESCQ.<6>.SW_HEAD.OVRD.OVRD.wr_en = 8918452 31 31
DMA_RGF.DESCQ.<6>.SW_HEAD_4_RD.CRNT = 8918456 0 31
DMA_RGF.DESCQ.<6>.SW_HEAD_4_RD.OVRD = 8918460 0 31
DMA_RGF.DESCQ.<6>.SW_HEAD_4_RD.CRNT.CRNT = 8918456 0 31
DMA_RGF.DESCQ.<6>.SW_HEAD_4_RD.CRNT.CRNT.data = 8918456 0 15
DMA_RGF.DESCQ.<6>.SW_HEAD_4_RD.CRNT.CRNT.reserved.226 = 8918456 16 30
DMA_RGF.DESCQ.<6>.SW_HEAD_4_RD.CRNT.CRNT.rd_en = 8918456 31 31
DMA_RGF.DESCQ.<6>.SW_HEAD_4_RD.OVRD.OVRD = 8918460 0 31
DMA_RGF.DESCQ.<6>.SW_HEAD_4_RD.OVRD.OVRD.data = 8918460 0 15
DMA_RGF.DESCQ.<6>.SW_HEAD_4_RD.OVRD.OVRD.reserved.227 = 8918460 16 30
DMA_RGF.DESCQ.<6>.SW_HEAD_4_RD.OVRD.OVRD.wr_en = 8918460 31 31
DMA_RGF.DESCQ.<6>.QID.CRNT = 8918464 0 31
DMA_RGF.DESCQ.<6>.QID.OVRD = 8918468 0 31
DMA_RGF.DESCQ.<6>.QID.CRNT.CRNT = 8918464 0 31
DMA_RGF.DESCQ.<6>.QID.CRNT.CRNT.data = 8918464 0 15
DMA_RGF.DESCQ.<6>.QID.CRNT.CRNT.reserved.228 = 8918464 16 30
DMA_RGF.DESCQ.<6>.QID.CRNT.CRNT.rd_en = 8918464 31 31
DMA_RGF.DESCQ.<6>.QID.OVRD.OVRD = 8918468 0 31
DMA_RGF.DESCQ.<6>.QID.OVRD.OVRD.data = 8918468 0 15
DMA_RGF.DESCQ.<6>.QID.OVRD.OVRD.reserved.229 = 8918468 16 30
DMA_RGF.DESCQ.<6>.QID.OVRD.OVRD.wr_en = 8918468 31 31
DMA_RGF.DESCQ.<6>.SW_BASE.BASE_L = 8918472 0 31
DMA_RGF.DESCQ.<6>.SW_BASE.BASE_H = 8918476 0 31
DMA_RGF.DESCQ.<6>.SW_BASE.BASE_L.BASE_L = 8918472 0 31
DMA_RGF.DESCQ.<6>.SW_BASE.BASE_L.BASE_L.val = 8918472 0 31
DMA_RGF.DESCQ.<6>.SW_BASE.BASE_H.BASE_H = 8918476 0 31
DMA_RGF.DESCQ.<6>.SW_BASE.BASE_H.BASE_H.val.230 = 8918476 0 31
DMA_RGF.DESCQ.<6>.NO_ACT_CNT.TRSH = 8918480 0 31
DMA_RGF.DESCQ.<6>.NO_ACT_CNT.DATA = 8918484 0 31
DMA_RGF.DESCQ.<6>.NO_ACT_CNT.CTL = 8918488 0 31
DMA_RGF.DESCQ.<6>.NO_ACT_CNT.TRSH.TRSH = 8918480 0 31
DMA_RGF.DESCQ.<6>.NO_ACT_CNT.TRSH.TRSH.val = 8918480 0 31
DMA_RGF.DESCQ.<6>.NO_ACT_CNT.DATA.DATA = 8918484 0 31
DMA_RGF.DESCQ.<6>.NO_ACT_CNT.DATA.DATA.val = 8918484 0 31
DMA_RGF.DESCQ.<6>.NO_ACT_CNT.CTL.CTL = 8918488 0 31
DMA_RGF.DESCQ.<6>.NO_ACT_CNT.CTL.CTL.en = 8918488 0 0
DMA_RGF.DESCQ.<6>.NO_ACT_CNT.CTL.CTL.ext_tick_sel = 8918488 1 1
DMA_RGF.DESCQ.<6>.NO_ACT_CNT.CTL.CTL.forever = 8918488 2 2
DMA_RGF.DESCQ.<6>.NO_ACT_CNT.CTL.CTL.clr = 8918488 3 3
DMA_RGF.DESCQ.<6>.NO_ACT_CNT.CTL.CTL.reached_tresh = 8918488 4 4
DMA_RGF.DESCQ.<6>.NO_ACT_CNT.CTL.CTL.reserved.231 = 8918488 5 31
DMA_RGF.DESCQ.<6>.THRS.SW = 8918492 0 31
DMA_RGF.DESCQ.<6>.THRS.HW = 8918496 0 31
DMA_RGF.DESCQ.<6>.THRS.SW.h_thrsh = 8918492 0 15
DMA_RGF.DESCQ.<6>.THRS.SW.reserved.232 = 8918492 16 31
DMA_RGF.DESCQ.<6>.THRS.HW.prftch = 8918496 0 3
DMA_RGF.DESCQ.<6>.THRS.HW.reserved.233 = 8918496 4 7
DMA_RGF.DESCQ.<6>.THRS.HW.p_thrsh = 8918496 8 11
DMA_RGF.DESCQ.<6>.THRS.HW.reserved.234 = 8918496 12 15
DMA_RGF.DESCQ.<6>.THRS.HW.wb_thrsh = 8918496 16 19
DMA_RGF.DESCQ.<6>.THRS.HW.reserved.235 = 8918496 20 31
DMA_RGF.DESCQ.<6>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR = 8918500 0 31
DMA_RGF.DESCQ.<6>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.val = 8918500 0 15
DMA_RGF.DESCQ.<6>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.reserved.236 = 8918500 16 31
DMA_RGF.DESCQ.<7>.CTL = 8918504 0 31
DMA_RGF.DESCQ.<7>.IS = 8918508 0 31
DMA_RGF.DESCQ.<7>.DO = 8918512 0 31
DMA_RGF.DESCQ.<7>.SW_SIZE = 8918516 0 31
DMA_RGF.DESCQ.<7>.SW_TAIL = 8918520 0 31
DMA_RGF.DESCQ.<7>.ARB_CTL = 8918524 0 31
DMA_RGF.DESCQ.<7>.DRC_FSM = 8918528 0 31
DMA_RGF.DESCQ.<7>.HRC_FSM = 8918532 0 31
DMA_RGF.DESCQ.<7>.DWBC_FSM = 8918536 0 31
DMA_RGF.DESCQ.<7>.HWBC_FSM = 8918540 0 31
DMA_RGF.DESCQ.<7>.HW_HEAD = 8918544 0 31
DMA_RGF.DESCQ.<7>.HW_WB_HEAD = 8918548 0 31
DMA_RGF.DESCQ.<7>.HW_TAIL = 8918552 0 31
DMA_RGF.DESCQ.<7>.HW_WB_TAIL = 8918556 0 31
DMA_RGF.DESCQ.<7>.SW_HEAD = 8918560 0 63
DMA_RGF.DESCQ.<7>.SW_HEAD_4_RD = 8918568 0 63
DMA_RGF.DESCQ.<7>.QID = 8918576 0 63
DMA_RGF.DESCQ.<7>.SW_BASE = 8918584 0 63
DMA_RGF.DESCQ.<7>.NO_ACT_CNT = 8918592 0 95
DMA_RGF.DESCQ.<7>.THRS = 8918604 0 63
DMA_RGF.DESCQ.<7>.RX_MAX_SIZE = 8918612 0 31
DMA_RGF.DESCQ.<7>.CTL.CTL = 8918504 0 31
DMA_RGF.DESCQ.<7>.CTL.CTL.dma_rd_en = 8918504 0 0
DMA_RGF.DESCQ.<7>.CTL.CTL.host_rd_en = 8918504 1 1
DMA_RGF.DESCQ.<7>.CTL.CTL.dma_wb_en = 8918504 2 2
DMA_RGF.DESCQ.<7>.CTL.CTL.host_wb_en = 8918504 3 3
DMA_RGF.DESCQ.<7>.CTL.CTL.vring_en = 8918504 4 4
DMA_RGF.DESCQ.<7>.CTL.CTL.reserved = 8918504 5 15
DMA_RGF.DESCQ.<7>.CTL.CTL.vring_index = 8918504 16 20
DMA_RGF.DESCQ.<7>.CTL.CTL.reserved.201 = 8918504 21 31
DMA_RGF.DESCQ.<7>.IS.IS = 8918508 0 31
DMA_RGF.DESCQ.<7>.IS.IS.mail_box = 8918508 0 0
DMA_RGF.DESCQ.<7>.IS.IS.sw_fw = 8918508 1 1
DMA_RGF.DESCQ.<7>.IS.IS.rx_tx = 8918508 2 2
DMA_RGF.DESCQ.<7>.IS.IS.vring = 8918508 3 3
DMA_RGF.DESCQ.<7>.IS.IS.ahb_master = 8918508 4 4
DMA_RGF.DESCQ.<7>.IS.IS.mac_wb = 8918508 5 5
DMA_RGF.DESCQ.<7>.IS.IS.is_pmc_dma = 8918508 6 6
DMA_RGF.DESCQ.<7>.IS.IS.reserved.202 = 8918508 7 31
DMA_RGF.DESCQ.<7>.DO.DO = 8918512 0 31
DMA_RGF.DESCQ.<7>.DO.DO.clr_all = 8918512 0 0
DMA_RGF.DESCQ.<7>.DO.DO.wb_req = 8918512 1 1
DMA_RGF.DESCQ.<7>.DO.DO.reserved.203 = 8918512 2 31
DMA_RGF.DESCQ.<7>.SW_SIZE.SW_SIZE = 8918516 0 31
DMA_RGF.DESCQ.<7>.SW_SIZE.SW_SIZE.val = 8918516 0 15
DMA_RGF.DESCQ.<7>.SW_SIZE.SW_SIZE.reserved.204 = 8918516 16 31
DMA_RGF.DESCQ.<7>.SW_TAIL.SW_TAIL = 8918520 0 31
DMA_RGF.DESCQ.<7>.SW_TAIL.SW_TAIL.val = 8918520 0 15
DMA_RGF.DESCQ.<7>.SW_TAIL.SW_TAIL.reserved.205 = 8918520 16 31
DMA_RGF.DESCQ.<7>.ARB_CTL.ARB_CTL = 8918524 0 31
DMA_RGF.DESCQ.<7>.ARB_CTL.ARB_CTL.current_state = 8918524 0 7
DMA_RGF.DESCQ.<7>.ARB_CTL.ARB_CTL.reserved.206 = 8918524 8 15
DMA_RGF.DESCQ.<7>.ARB_CTL.ARB_CTL.next_state_ovrd = 8918524 16 23
DMA_RGF.DESCQ.<7>.ARB_CTL.ARB_CTL.reserved.207 = 8918524 24 29
DMA_RGF.DESCQ.<7>.ARB_CTL.ARB_CTL.wr_fsm_en = 8918524 30 30
DMA_RGF.DESCQ.<7>.ARB_CTL.ARB_CTL.rd_fsm_en = 8918524 31 31
DMA_RGF.DESCQ.<7>.DRC_FSM.DRC_FSM = 8918528 0 31
DMA_RGF.DESCQ.<7>.DRC_FSM.DRC_FSM.current_state = 8918528 0 1
DMA_RGF.DESCQ.<7>.DRC_FSM.DRC_FSM.reserved.208 = 8918528 2 15
DMA_RGF.DESCQ.<7>.DRC_FSM.DRC_FSM.next_state_ovrd = 8918528 16 17
DMA_RGF.DESCQ.<7>.DRC_FSM.DRC_FSM.reserved.209 = 8918528 18 29
DMA_RGF.DESCQ.<7>.DRC_FSM.DRC_FSM.wr_fsm_en = 8918528 30 30
DMA_RGF.DESCQ.<7>.DRC_FSM.DRC_FSM.rd_fsm_en = 8918528 31 31
DMA_RGF.DESCQ.<7>.HRC_FSM.HRC_FSM = 8918532 0 31
DMA_RGF.DESCQ.<7>.HRC_FSM.HRC_FSM.current_state = 8918532 0 7
DMA_RGF.DESCQ.<7>.HRC_FSM.HRC_FSM.reserved.210 = 8918532 8 15
DMA_RGF.DESCQ.<7>.HRC_FSM.HRC_FSM.next_state_ovrd = 8918532 16 23
DMA_RGF.DESCQ.<7>.HRC_FSM.HRC_FSM.reserved.211 = 8918532 24 29
DMA_RGF.DESCQ.<7>.HRC_FSM.HRC_FSM.wr_fsm_en = 8918532 30 30
DMA_RGF.DESCQ.<7>.HRC_FSM.HRC_FSM.rd_fsm_en = 8918532 31 31
DMA_RGF.DESCQ.<7>.DWBC_FSM.DWBC_FSM = 8918536 0 31
DMA_RGF.DESCQ.<7>.DWBC_FSM.DWBC_FSM.current_state = 8918536 0 2
DMA_RGF.DESCQ.<7>.DWBC_FSM.DWBC_FSM.reserved.212 = 8918536 3 13
DMA_RGF.DESCQ.<7>.DWBC_FSM.DWBC_FSM.next_state_ovrd = 8918536 14 16
DMA_RGF.DESCQ.<7>.DWBC_FSM.DWBC_FSM.reserved.213 = 8918536 17 29
DMA_RGF.DESCQ.<7>.DWBC_FSM.DWBC_FSM.wr_fsm_en = 8918536 30 30
DMA_RGF.DESCQ.<7>.DWBC_FSM.DWBC_FSM.rd_fsm_en = 8918536 31 31
DMA_RGF.DESCQ.<7>.HWBC_FSM.HWBC_FSM = 8918540 0 31
DMA_RGF.DESCQ.<7>.HWBC_FSM.HWBC_FSM.current_state = 8918540 0 7
DMA_RGF.DESCQ.<7>.HWBC_FSM.HWBC_FSM.reserved.214 = 8918540 8 15
DMA_RGF.DESCQ.<7>.HWBC_FSM.HWBC_FSM.next_state_ovrd = 8918540 16 23
DMA_RGF.DESCQ.<7>.HWBC_FSM.HWBC_FSM.reserved.215 = 8918540 24 29
DMA_RGF.DESCQ.<7>.HWBC_FSM.HWBC_FSM.wr_fsm_en = 8918540 30 30
DMA_RGF.DESCQ.<7>.HWBC_FSM.HWBC_FSM.rd_fsm_en = 8918540 31 31
DMA_RGF.DESCQ.<7>.HW_HEAD.HW_HEAD = 8918544 0 31
DMA_RGF.DESCQ.<7>.HW_HEAD.HW_HEAD.current = 8918544 0 3
DMA_RGF.DESCQ.<7>.HW_HEAD.HW_HEAD.reserved.216 = 8918544 4 15
DMA_RGF.DESCQ.<7>.HW_HEAD.HW_HEAD.ovrd = 8918544 16 19
DMA_RGF.DESCQ.<7>.HW_HEAD.HW_HEAD.reserved.217 = 8918544 20 29
DMA_RGF.DESCQ.<7>.HW_HEAD.HW_HEAD.wr_en = 8918544 30 30
DMA_RGF.DESCQ.<7>.HW_HEAD.HW_HEAD.rd_en = 8918544 31 31
DMA_RGF.DESCQ.<7>.HW_WB_HEAD.HW_WB_HEAD = 8918548 0 31
DMA_RGF.DESCQ.<7>.HW_WB_HEAD.HW_WB_HEAD.current = 8918548 0 3
DMA_RGF.DESCQ.<7>.HW_WB_HEAD.HW_WB_HEAD.reserved.218 = 8918548 4 15
DMA_RGF.DESCQ.<7>.HW_WB_HEAD.HW_WB_HEAD.ovrd = 8918548 16 19
DMA_RGF.DESCQ.<7>.HW_WB_HEAD.HW_WB_HEAD.reserved.219 = 8918548 20 29
DMA_RGF.DESCQ.<7>.HW_WB_HEAD.HW_WB_HEAD.wr_en = 8918548 30 30
DMA_RGF.DESCQ.<7>.HW_WB_HEAD.HW_WB_HEAD.rd_en = 8918548 31 31
DMA_RGF.DESCQ.<7>.HW_TAIL.HW_TAIL = 8918552 0 31
DMA_RGF.DESCQ.<7>.HW_TAIL.HW_TAIL.current = 8918552 0 3
DMA_RGF.DESCQ.<7>.HW_TAIL.HW_TAIL.reserved.220 = 8918552 4 15
DMA_RGF.DESCQ.<7>.HW_TAIL.HW_TAIL.ovrd = 8918552 16 19
DMA_RGF.DESCQ.<7>.HW_TAIL.HW_TAIL.reserved.221 = 8918552 20 29
DMA_RGF.DESCQ.<7>.HW_TAIL.HW_TAIL.wr_en = 8918552 30 30
DMA_RGF.DESCQ.<7>.HW_TAIL.HW_TAIL.rd_en = 8918552 31 31
DMA_RGF.DESCQ.<7>.HW_WB_TAIL.HW_WB_TAIL = 8918556 0 31
DMA_RGF.DESCQ.<7>.HW_WB_TAIL.HW_WB_TAIL.current = 8918556 0 3
DMA_RGF.DESCQ.<7>.HW_WB_TAIL.HW_WB_TAIL.reserved.222 = 8918556 4 15
DMA_RGF.DESCQ.<7>.HW_WB_TAIL.HW_WB_TAIL.ovrd = 8918556 16 19
DMA_RGF.DESCQ.<7>.HW_WB_TAIL.HW_WB_TAIL.reserved.223 = 8918556 20 29
DMA_RGF.DESCQ.<7>.HW_WB_TAIL.HW_WB_TAIL.wr_en = 8918556 30 30
DMA_RGF.DESCQ.<7>.HW_WB_TAIL.HW_WB_TAIL.rd_en = 8918556 31 31
DMA_RGF.DESCQ.<7>.SW_HEAD.CRNT = 8918560 0 31
DMA_RGF.DESCQ.<7>.SW_HEAD.OVRD = 8918564 0 31
DMA_RGF.DESCQ.<7>.SW_HEAD.CRNT.CRNT = 8918560 0 31
DMA_RGF.DESCQ.<7>.SW_HEAD.CRNT.CRNT.data = 8918560 0 15
DMA_RGF.DESCQ.<7>.SW_HEAD.CRNT.CRNT.reserved.224 = 8918560 16 30
DMA_RGF.DESCQ.<7>.SW_HEAD.CRNT.CRNT.rd_en = 8918560 31 31
DMA_RGF.DESCQ.<7>.SW_HEAD.OVRD.OVRD = 8918564 0 31
DMA_RGF.DESCQ.<7>.SW_HEAD.OVRD.OVRD.data = 8918564 0 15
DMA_RGF.DESCQ.<7>.SW_HEAD.OVRD.OVRD.reserved.225 = 8918564 16 30
DMA_RGF.DESCQ.<7>.SW_HEAD.OVRD.OVRD.wr_en = 8918564 31 31
DMA_RGF.DESCQ.<7>.SW_HEAD_4_RD.CRNT = 8918568 0 31
DMA_RGF.DESCQ.<7>.SW_HEAD_4_RD.OVRD = 8918572 0 31
DMA_RGF.DESCQ.<7>.SW_HEAD_4_RD.CRNT.CRNT = 8918568 0 31
DMA_RGF.DESCQ.<7>.SW_HEAD_4_RD.CRNT.CRNT.data = 8918568 0 15
DMA_RGF.DESCQ.<7>.SW_HEAD_4_RD.CRNT.CRNT.reserved.226 = 8918568 16 30
DMA_RGF.DESCQ.<7>.SW_HEAD_4_RD.CRNT.CRNT.rd_en = 8918568 31 31
DMA_RGF.DESCQ.<7>.SW_HEAD_4_RD.OVRD.OVRD = 8918572 0 31
DMA_RGF.DESCQ.<7>.SW_HEAD_4_RD.OVRD.OVRD.data = 8918572 0 15
DMA_RGF.DESCQ.<7>.SW_HEAD_4_RD.OVRD.OVRD.reserved.227 = 8918572 16 30
DMA_RGF.DESCQ.<7>.SW_HEAD_4_RD.OVRD.OVRD.wr_en = 8918572 31 31
DMA_RGF.DESCQ.<7>.QID.CRNT = 8918576 0 31
DMA_RGF.DESCQ.<7>.QID.OVRD = 8918580 0 31
DMA_RGF.DESCQ.<7>.QID.CRNT.CRNT = 8918576 0 31
DMA_RGF.DESCQ.<7>.QID.CRNT.CRNT.data = 8918576 0 15
DMA_RGF.DESCQ.<7>.QID.CRNT.CRNT.reserved.228 = 8918576 16 30
DMA_RGF.DESCQ.<7>.QID.CRNT.CRNT.rd_en = 8918576 31 31
DMA_RGF.DESCQ.<7>.QID.OVRD.OVRD = 8918580 0 31
DMA_RGF.DESCQ.<7>.QID.OVRD.OVRD.data = 8918580 0 15
DMA_RGF.DESCQ.<7>.QID.OVRD.OVRD.reserved.229 = 8918580 16 30
DMA_RGF.DESCQ.<7>.QID.OVRD.OVRD.wr_en = 8918580 31 31
DMA_RGF.DESCQ.<7>.SW_BASE.BASE_L = 8918584 0 31
DMA_RGF.DESCQ.<7>.SW_BASE.BASE_H = 8918588 0 31
DMA_RGF.DESCQ.<7>.SW_BASE.BASE_L.BASE_L = 8918584 0 31
DMA_RGF.DESCQ.<7>.SW_BASE.BASE_L.BASE_L.val = 8918584 0 31
DMA_RGF.DESCQ.<7>.SW_BASE.BASE_H.BASE_H = 8918588 0 31
DMA_RGF.DESCQ.<7>.SW_BASE.BASE_H.BASE_H.val.230 = 8918588 0 31
DMA_RGF.DESCQ.<7>.NO_ACT_CNT.TRSH = 8918592 0 31
DMA_RGF.DESCQ.<7>.NO_ACT_CNT.DATA = 8918596 0 31
DMA_RGF.DESCQ.<7>.NO_ACT_CNT.CTL = 8918600 0 31
DMA_RGF.DESCQ.<7>.NO_ACT_CNT.TRSH.TRSH = 8918592 0 31
DMA_RGF.DESCQ.<7>.NO_ACT_CNT.TRSH.TRSH.val = 8918592 0 31
DMA_RGF.DESCQ.<7>.NO_ACT_CNT.DATA.DATA = 8918596 0 31
DMA_RGF.DESCQ.<7>.NO_ACT_CNT.DATA.DATA.val = 8918596 0 31
DMA_RGF.DESCQ.<7>.NO_ACT_CNT.CTL.CTL = 8918600 0 31
DMA_RGF.DESCQ.<7>.NO_ACT_CNT.CTL.CTL.en = 8918600 0 0
DMA_RGF.DESCQ.<7>.NO_ACT_CNT.CTL.CTL.ext_tick_sel = 8918600 1 1
DMA_RGF.DESCQ.<7>.NO_ACT_CNT.CTL.CTL.forever = 8918600 2 2
DMA_RGF.DESCQ.<7>.NO_ACT_CNT.CTL.CTL.clr = 8918600 3 3
DMA_RGF.DESCQ.<7>.NO_ACT_CNT.CTL.CTL.reached_tresh = 8918600 4 4
DMA_RGF.DESCQ.<7>.NO_ACT_CNT.CTL.CTL.reserved.231 = 8918600 5 31
DMA_RGF.DESCQ.<7>.THRS.SW = 8918604 0 31
DMA_RGF.DESCQ.<7>.THRS.HW = 8918608 0 31
DMA_RGF.DESCQ.<7>.THRS.SW.h_thrsh = 8918604 0 15
DMA_RGF.DESCQ.<7>.THRS.SW.reserved.232 = 8918604 16 31
DMA_RGF.DESCQ.<7>.THRS.HW.prftch = 8918608 0 3
DMA_RGF.DESCQ.<7>.THRS.HW.reserved.233 = 8918608 4 7
DMA_RGF.DESCQ.<7>.THRS.HW.p_thrsh = 8918608 8 11
DMA_RGF.DESCQ.<7>.THRS.HW.reserved.234 = 8918608 12 15
DMA_RGF.DESCQ.<7>.THRS.HW.wb_thrsh = 8918608 16 19
DMA_RGF.DESCQ.<7>.THRS.HW.reserved.235 = 8918608 20 31
DMA_RGF.DESCQ.<7>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR = 8918612 0 31
DMA_RGF.DESCQ.<7>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.val = 8918612 0 15
DMA_RGF.DESCQ.<7>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.reserved.236 = 8918612 16 31
DMA_RGF.DESCQ.<8>.CTL = 8918616 0 31
DMA_RGF.DESCQ.<8>.IS = 8918620 0 31
DMA_RGF.DESCQ.<8>.DO = 8918624 0 31
DMA_RGF.DESCQ.<8>.SW_SIZE = 8918628 0 31
DMA_RGF.DESCQ.<8>.SW_TAIL = 8918632 0 31
DMA_RGF.DESCQ.<8>.ARB_CTL = 8918636 0 31
DMA_RGF.DESCQ.<8>.DRC_FSM = 8918640 0 31
DMA_RGF.DESCQ.<8>.HRC_FSM = 8918644 0 31
DMA_RGF.DESCQ.<8>.DWBC_FSM = 8918648 0 31
DMA_RGF.DESCQ.<8>.HWBC_FSM = 8918652 0 31
DMA_RGF.DESCQ.<8>.HW_HEAD = 8918656 0 31
DMA_RGF.DESCQ.<8>.HW_WB_HEAD = 8918660 0 31
DMA_RGF.DESCQ.<8>.HW_TAIL = 8918664 0 31
DMA_RGF.DESCQ.<8>.HW_WB_TAIL = 8918668 0 31
DMA_RGF.DESCQ.<8>.SW_HEAD = 8918672 0 63
DMA_RGF.DESCQ.<8>.SW_HEAD_4_RD = 8918680 0 63
DMA_RGF.DESCQ.<8>.QID = 8918688 0 63
DMA_RGF.DESCQ.<8>.SW_BASE = 8918696 0 63
DMA_RGF.DESCQ.<8>.NO_ACT_CNT = 8918704 0 95
DMA_RGF.DESCQ.<8>.THRS = 8918716 0 63
DMA_RGF.DESCQ.<8>.RX_MAX_SIZE = 8918724 0 31
DMA_RGF.DESCQ.<8>.CTL.CTL = 8918616 0 31
DMA_RGF.DESCQ.<8>.CTL.CTL.dma_rd_en = 8918616 0 0
DMA_RGF.DESCQ.<8>.CTL.CTL.host_rd_en = 8918616 1 1
DMA_RGF.DESCQ.<8>.CTL.CTL.dma_wb_en = 8918616 2 2
DMA_RGF.DESCQ.<8>.CTL.CTL.host_wb_en = 8918616 3 3
DMA_RGF.DESCQ.<8>.CTL.CTL.vring_en = 8918616 4 4
DMA_RGF.DESCQ.<8>.CTL.CTL.reserved = 8918616 5 15
DMA_RGF.DESCQ.<8>.CTL.CTL.vring_index = 8918616 16 20
DMA_RGF.DESCQ.<8>.CTL.CTL.reserved.201 = 8918616 21 31
DMA_RGF.DESCQ.<8>.IS.IS = 8918620 0 31
DMA_RGF.DESCQ.<8>.IS.IS.mail_box = 8918620 0 0
DMA_RGF.DESCQ.<8>.IS.IS.sw_fw = 8918620 1 1
DMA_RGF.DESCQ.<8>.IS.IS.rx_tx = 8918620 2 2
DMA_RGF.DESCQ.<8>.IS.IS.vring = 8918620 3 3
DMA_RGF.DESCQ.<8>.IS.IS.ahb_master = 8918620 4 4
DMA_RGF.DESCQ.<8>.IS.IS.mac_wb = 8918620 5 5
DMA_RGF.DESCQ.<8>.IS.IS.is_pmc_dma = 8918620 6 6
DMA_RGF.DESCQ.<8>.IS.IS.reserved.202 = 8918620 7 31
DMA_RGF.DESCQ.<8>.DO.DO = 8918624 0 31
DMA_RGF.DESCQ.<8>.DO.DO.clr_all = 8918624 0 0
DMA_RGF.DESCQ.<8>.DO.DO.wb_req = 8918624 1 1
DMA_RGF.DESCQ.<8>.DO.DO.reserved.203 = 8918624 2 31
DMA_RGF.DESCQ.<8>.SW_SIZE.SW_SIZE = 8918628 0 31
DMA_RGF.DESCQ.<8>.SW_SIZE.SW_SIZE.val = 8918628 0 15
DMA_RGF.DESCQ.<8>.SW_SIZE.SW_SIZE.reserved.204 = 8918628 16 31
DMA_RGF.DESCQ.<8>.SW_TAIL.SW_TAIL = 8918632 0 31
DMA_RGF.DESCQ.<8>.SW_TAIL.SW_TAIL.val = 8918632 0 15
DMA_RGF.DESCQ.<8>.SW_TAIL.SW_TAIL.reserved.205 = 8918632 16 31
DMA_RGF.DESCQ.<8>.ARB_CTL.ARB_CTL = 8918636 0 31
DMA_RGF.DESCQ.<8>.ARB_CTL.ARB_CTL.current_state = 8918636 0 7
DMA_RGF.DESCQ.<8>.ARB_CTL.ARB_CTL.reserved.206 = 8918636 8 15
DMA_RGF.DESCQ.<8>.ARB_CTL.ARB_CTL.next_state_ovrd = 8918636 16 23
DMA_RGF.DESCQ.<8>.ARB_CTL.ARB_CTL.reserved.207 = 8918636 24 29
DMA_RGF.DESCQ.<8>.ARB_CTL.ARB_CTL.wr_fsm_en = 8918636 30 30
DMA_RGF.DESCQ.<8>.ARB_CTL.ARB_CTL.rd_fsm_en = 8918636 31 31
DMA_RGF.DESCQ.<8>.DRC_FSM.DRC_FSM = 8918640 0 31
DMA_RGF.DESCQ.<8>.DRC_FSM.DRC_FSM.current_state = 8918640 0 1
DMA_RGF.DESCQ.<8>.DRC_FSM.DRC_FSM.reserved.208 = 8918640 2 15
DMA_RGF.DESCQ.<8>.DRC_FSM.DRC_FSM.next_state_ovrd = 8918640 16 17
DMA_RGF.DESCQ.<8>.DRC_FSM.DRC_FSM.reserved.209 = 8918640 18 29
DMA_RGF.DESCQ.<8>.DRC_FSM.DRC_FSM.wr_fsm_en = 8918640 30 30
DMA_RGF.DESCQ.<8>.DRC_FSM.DRC_FSM.rd_fsm_en = 8918640 31 31
DMA_RGF.DESCQ.<8>.HRC_FSM.HRC_FSM = 8918644 0 31
DMA_RGF.DESCQ.<8>.HRC_FSM.HRC_FSM.current_state = 8918644 0 7
DMA_RGF.DESCQ.<8>.HRC_FSM.HRC_FSM.reserved.210 = 8918644 8 15
DMA_RGF.DESCQ.<8>.HRC_FSM.HRC_FSM.next_state_ovrd = 8918644 16 23
DMA_RGF.DESCQ.<8>.HRC_FSM.HRC_FSM.reserved.211 = 8918644 24 29
DMA_RGF.DESCQ.<8>.HRC_FSM.HRC_FSM.wr_fsm_en = 8918644 30 30
DMA_RGF.DESCQ.<8>.HRC_FSM.HRC_FSM.rd_fsm_en = 8918644 31 31
DMA_RGF.DESCQ.<8>.DWBC_FSM.DWBC_FSM = 8918648 0 31
DMA_RGF.DESCQ.<8>.DWBC_FSM.DWBC_FSM.current_state = 8918648 0 2
DMA_RGF.DESCQ.<8>.DWBC_FSM.DWBC_FSM.reserved.212 = 8918648 3 13
DMA_RGF.DESCQ.<8>.DWBC_FSM.DWBC_FSM.next_state_ovrd = 8918648 14 16
DMA_RGF.DESCQ.<8>.DWBC_FSM.DWBC_FSM.reserved.213 = 8918648 17 29
DMA_RGF.DESCQ.<8>.DWBC_FSM.DWBC_FSM.wr_fsm_en = 8918648 30 30
DMA_RGF.DESCQ.<8>.DWBC_FSM.DWBC_FSM.rd_fsm_en = 8918648 31 31
DMA_RGF.DESCQ.<8>.HWBC_FSM.HWBC_FSM = 8918652 0 31
DMA_RGF.DESCQ.<8>.HWBC_FSM.HWBC_FSM.current_state = 8918652 0 7
DMA_RGF.DESCQ.<8>.HWBC_FSM.HWBC_FSM.reserved.214 = 8918652 8 15
DMA_RGF.DESCQ.<8>.HWBC_FSM.HWBC_FSM.next_state_ovrd = 8918652 16 23
DMA_RGF.DESCQ.<8>.HWBC_FSM.HWBC_FSM.reserved.215 = 8918652 24 29
DMA_RGF.DESCQ.<8>.HWBC_FSM.HWBC_FSM.wr_fsm_en = 8918652 30 30
DMA_RGF.DESCQ.<8>.HWBC_FSM.HWBC_FSM.rd_fsm_en = 8918652 31 31
DMA_RGF.DESCQ.<8>.HW_HEAD.HW_HEAD = 8918656 0 31
DMA_RGF.DESCQ.<8>.HW_HEAD.HW_HEAD.current = 8918656 0 3
DMA_RGF.DESCQ.<8>.HW_HEAD.HW_HEAD.reserved.216 = 8918656 4 15
DMA_RGF.DESCQ.<8>.HW_HEAD.HW_HEAD.ovrd = 8918656 16 19
DMA_RGF.DESCQ.<8>.HW_HEAD.HW_HEAD.reserved.217 = 8918656 20 29
DMA_RGF.DESCQ.<8>.HW_HEAD.HW_HEAD.wr_en = 8918656 30 30
DMA_RGF.DESCQ.<8>.HW_HEAD.HW_HEAD.rd_en = 8918656 31 31
DMA_RGF.DESCQ.<8>.HW_WB_HEAD.HW_WB_HEAD = 8918660 0 31
DMA_RGF.DESCQ.<8>.HW_WB_HEAD.HW_WB_HEAD.current = 8918660 0 3
DMA_RGF.DESCQ.<8>.HW_WB_HEAD.HW_WB_HEAD.reserved.218 = 8918660 4 15
DMA_RGF.DESCQ.<8>.HW_WB_HEAD.HW_WB_HEAD.ovrd = 8918660 16 19
DMA_RGF.DESCQ.<8>.HW_WB_HEAD.HW_WB_HEAD.reserved.219 = 8918660 20 29
DMA_RGF.DESCQ.<8>.HW_WB_HEAD.HW_WB_HEAD.wr_en = 8918660 30 30
DMA_RGF.DESCQ.<8>.HW_WB_HEAD.HW_WB_HEAD.rd_en = 8918660 31 31
DMA_RGF.DESCQ.<8>.HW_TAIL.HW_TAIL = 8918664 0 31
DMA_RGF.DESCQ.<8>.HW_TAIL.HW_TAIL.current = 8918664 0 3
DMA_RGF.DESCQ.<8>.HW_TAIL.HW_TAIL.reserved.220 = 8918664 4 15
DMA_RGF.DESCQ.<8>.HW_TAIL.HW_TAIL.ovrd = 8918664 16 19
DMA_RGF.DESCQ.<8>.HW_TAIL.HW_TAIL.reserved.221 = 8918664 20 29
DMA_RGF.DESCQ.<8>.HW_TAIL.HW_TAIL.wr_en = 8918664 30 30
DMA_RGF.DESCQ.<8>.HW_TAIL.HW_TAIL.rd_en = 8918664 31 31
DMA_RGF.DESCQ.<8>.HW_WB_TAIL.HW_WB_TAIL = 8918668 0 31
DMA_RGF.DESCQ.<8>.HW_WB_TAIL.HW_WB_TAIL.current = 8918668 0 3
DMA_RGF.DESCQ.<8>.HW_WB_TAIL.HW_WB_TAIL.reserved.222 = 8918668 4 15
DMA_RGF.DESCQ.<8>.HW_WB_TAIL.HW_WB_TAIL.ovrd = 8918668 16 19
DMA_RGF.DESCQ.<8>.HW_WB_TAIL.HW_WB_TAIL.reserved.223 = 8918668 20 29
DMA_RGF.DESCQ.<8>.HW_WB_TAIL.HW_WB_TAIL.wr_en = 8918668 30 30
DMA_RGF.DESCQ.<8>.HW_WB_TAIL.HW_WB_TAIL.rd_en = 8918668 31 31
DMA_RGF.DESCQ.<8>.SW_HEAD.CRNT = 8918672 0 31
DMA_RGF.DESCQ.<8>.SW_HEAD.OVRD = 8918676 0 31
DMA_RGF.DESCQ.<8>.SW_HEAD.CRNT.CRNT = 8918672 0 31
DMA_RGF.DESCQ.<8>.SW_HEAD.CRNT.CRNT.data = 8918672 0 15
DMA_RGF.DESCQ.<8>.SW_HEAD.CRNT.CRNT.reserved.224 = 8918672 16 30
DMA_RGF.DESCQ.<8>.SW_HEAD.CRNT.CRNT.rd_en = 8918672 31 31
DMA_RGF.DESCQ.<8>.SW_HEAD.OVRD.OVRD = 8918676 0 31
DMA_RGF.DESCQ.<8>.SW_HEAD.OVRD.OVRD.data = 8918676 0 15
DMA_RGF.DESCQ.<8>.SW_HEAD.OVRD.OVRD.reserved.225 = 8918676 16 30
DMA_RGF.DESCQ.<8>.SW_HEAD.OVRD.OVRD.wr_en = 8918676 31 31
DMA_RGF.DESCQ.<8>.SW_HEAD_4_RD.CRNT = 8918680 0 31
DMA_RGF.DESCQ.<8>.SW_HEAD_4_RD.OVRD = 8918684 0 31
DMA_RGF.DESCQ.<8>.SW_HEAD_4_RD.CRNT.CRNT = 8918680 0 31
DMA_RGF.DESCQ.<8>.SW_HEAD_4_RD.CRNT.CRNT.data = 8918680 0 15
DMA_RGF.DESCQ.<8>.SW_HEAD_4_RD.CRNT.CRNT.reserved.226 = 8918680 16 30
DMA_RGF.DESCQ.<8>.SW_HEAD_4_RD.CRNT.CRNT.rd_en = 8918680 31 31
DMA_RGF.DESCQ.<8>.SW_HEAD_4_RD.OVRD.OVRD = 8918684 0 31
DMA_RGF.DESCQ.<8>.SW_HEAD_4_RD.OVRD.OVRD.data = 8918684 0 15
DMA_RGF.DESCQ.<8>.SW_HEAD_4_RD.OVRD.OVRD.reserved.227 = 8918684 16 30
DMA_RGF.DESCQ.<8>.SW_HEAD_4_RD.OVRD.OVRD.wr_en = 8918684 31 31
DMA_RGF.DESCQ.<8>.QID.CRNT = 8918688 0 31
DMA_RGF.DESCQ.<8>.QID.OVRD = 8918692 0 31
DMA_RGF.DESCQ.<8>.QID.CRNT.CRNT = 8918688 0 31
DMA_RGF.DESCQ.<8>.QID.CRNT.CRNT.data = 8918688 0 15
DMA_RGF.DESCQ.<8>.QID.CRNT.CRNT.reserved.228 = 8918688 16 30
DMA_RGF.DESCQ.<8>.QID.CRNT.CRNT.rd_en = 8918688 31 31
DMA_RGF.DESCQ.<8>.QID.OVRD.OVRD = 8918692 0 31
DMA_RGF.DESCQ.<8>.QID.OVRD.OVRD.data = 8918692 0 15
DMA_RGF.DESCQ.<8>.QID.OVRD.OVRD.reserved.229 = 8918692 16 30
DMA_RGF.DESCQ.<8>.QID.OVRD.OVRD.wr_en = 8918692 31 31
DMA_RGF.DESCQ.<8>.SW_BASE.BASE_L = 8918696 0 31
DMA_RGF.DESCQ.<8>.SW_BASE.BASE_H = 8918700 0 31
DMA_RGF.DESCQ.<8>.SW_BASE.BASE_L.BASE_L = 8918696 0 31
DMA_RGF.DESCQ.<8>.SW_BASE.BASE_L.BASE_L.val = 8918696 0 31
DMA_RGF.DESCQ.<8>.SW_BASE.BASE_H.BASE_H = 8918700 0 31
DMA_RGF.DESCQ.<8>.SW_BASE.BASE_H.BASE_H.val.230 = 8918700 0 31
DMA_RGF.DESCQ.<8>.NO_ACT_CNT.TRSH = 8918704 0 31
DMA_RGF.DESCQ.<8>.NO_ACT_CNT.DATA = 8918708 0 31
DMA_RGF.DESCQ.<8>.NO_ACT_CNT.CTL = 8918712 0 31
DMA_RGF.DESCQ.<8>.NO_ACT_CNT.TRSH.TRSH = 8918704 0 31
DMA_RGF.DESCQ.<8>.NO_ACT_CNT.TRSH.TRSH.val = 8918704 0 31
DMA_RGF.DESCQ.<8>.NO_ACT_CNT.DATA.DATA = 8918708 0 31
DMA_RGF.DESCQ.<8>.NO_ACT_CNT.DATA.DATA.val = 8918708 0 31
DMA_RGF.DESCQ.<8>.NO_ACT_CNT.CTL.CTL = 8918712 0 31
DMA_RGF.DESCQ.<8>.NO_ACT_CNT.CTL.CTL.en = 8918712 0 0
DMA_RGF.DESCQ.<8>.NO_ACT_CNT.CTL.CTL.ext_tick_sel = 8918712 1 1
DMA_RGF.DESCQ.<8>.NO_ACT_CNT.CTL.CTL.forever = 8918712 2 2
DMA_RGF.DESCQ.<8>.NO_ACT_CNT.CTL.CTL.clr = 8918712 3 3
DMA_RGF.DESCQ.<8>.NO_ACT_CNT.CTL.CTL.reached_tresh = 8918712 4 4
DMA_RGF.DESCQ.<8>.NO_ACT_CNT.CTL.CTL.reserved.231 = 8918712 5 31
DMA_RGF.DESCQ.<8>.THRS.SW = 8918716 0 31
DMA_RGF.DESCQ.<8>.THRS.HW = 8918720 0 31
DMA_RGF.DESCQ.<8>.THRS.SW.h_thrsh = 8918716 0 15
DMA_RGF.DESCQ.<8>.THRS.SW.reserved.232 = 8918716 16 31
DMA_RGF.DESCQ.<8>.THRS.HW.prftch = 8918720 0 3
DMA_RGF.DESCQ.<8>.THRS.HW.reserved.233 = 8918720 4 7
DMA_RGF.DESCQ.<8>.THRS.HW.p_thrsh = 8918720 8 11
DMA_RGF.DESCQ.<8>.THRS.HW.reserved.234 = 8918720 12 15
DMA_RGF.DESCQ.<8>.THRS.HW.wb_thrsh = 8918720 16 19
DMA_RGF.DESCQ.<8>.THRS.HW.reserved.235 = 8918720 20 31
DMA_RGF.DESCQ.<8>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR = 8918724 0 31
DMA_RGF.DESCQ.<8>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.val = 8918724 0 15
DMA_RGF.DESCQ.<8>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.reserved.236 = 8918724 16 31
DMA_RGF.DESCQ.<9>.CTL = 8918728 0 31
DMA_RGF.DESCQ.<9>.IS = 8918732 0 31
DMA_RGF.DESCQ.<9>.DO = 8918736 0 31
DMA_RGF.DESCQ.<9>.SW_SIZE = 8918740 0 31
DMA_RGF.DESCQ.<9>.SW_TAIL = 8918744 0 31
DMA_RGF.DESCQ.<9>.ARB_CTL = 8918748 0 31
DMA_RGF.DESCQ.<9>.DRC_FSM = 8918752 0 31
DMA_RGF.DESCQ.<9>.HRC_FSM = 8918756 0 31
DMA_RGF.DESCQ.<9>.DWBC_FSM = 8918760 0 31
DMA_RGF.DESCQ.<9>.HWBC_FSM = 8918764 0 31
DMA_RGF.DESCQ.<9>.HW_HEAD = 8918768 0 31
DMA_RGF.DESCQ.<9>.HW_WB_HEAD = 8918772 0 31
DMA_RGF.DESCQ.<9>.HW_TAIL = 8918776 0 31
DMA_RGF.DESCQ.<9>.HW_WB_TAIL = 8918780 0 31
DMA_RGF.DESCQ.<9>.SW_HEAD = 8918784 0 63
DMA_RGF.DESCQ.<9>.SW_HEAD_4_RD = 8918792 0 63
DMA_RGF.DESCQ.<9>.QID = 8918800 0 63
DMA_RGF.DESCQ.<9>.SW_BASE = 8918808 0 63
DMA_RGF.DESCQ.<9>.NO_ACT_CNT = 8918816 0 95
DMA_RGF.DESCQ.<9>.THRS = 8918828 0 63
DMA_RGF.DESCQ.<9>.RX_MAX_SIZE = 8918836 0 31
DMA_RGF.DESCQ.<9>.CTL.CTL = 8918728 0 31
DMA_RGF.DESCQ.<9>.CTL.CTL.dma_rd_en = 8918728 0 0
DMA_RGF.DESCQ.<9>.CTL.CTL.host_rd_en = 8918728 1 1
DMA_RGF.DESCQ.<9>.CTL.CTL.dma_wb_en = 8918728 2 2
DMA_RGF.DESCQ.<9>.CTL.CTL.host_wb_en = 8918728 3 3
DMA_RGF.DESCQ.<9>.CTL.CTL.vring_en = 8918728 4 4
DMA_RGF.DESCQ.<9>.CTL.CTL.reserved = 8918728 5 15
DMA_RGF.DESCQ.<9>.CTL.CTL.vring_index = 8918728 16 20
DMA_RGF.DESCQ.<9>.CTL.CTL.reserved.201 = 8918728 21 31
DMA_RGF.DESCQ.<9>.IS.IS = 8918732 0 31
DMA_RGF.DESCQ.<9>.IS.IS.mail_box = 8918732 0 0
DMA_RGF.DESCQ.<9>.IS.IS.sw_fw = 8918732 1 1
DMA_RGF.DESCQ.<9>.IS.IS.rx_tx = 8918732 2 2
DMA_RGF.DESCQ.<9>.IS.IS.vring = 8918732 3 3
DMA_RGF.DESCQ.<9>.IS.IS.ahb_master = 8918732 4 4
DMA_RGF.DESCQ.<9>.IS.IS.mac_wb = 8918732 5 5
DMA_RGF.DESCQ.<9>.IS.IS.is_pmc_dma = 8918732 6 6
DMA_RGF.DESCQ.<9>.IS.IS.reserved.202 = 8918732 7 31
DMA_RGF.DESCQ.<9>.DO.DO = 8918736 0 31
DMA_RGF.DESCQ.<9>.DO.DO.clr_all = 8918736 0 0
DMA_RGF.DESCQ.<9>.DO.DO.wb_req = 8918736 1 1
DMA_RGF.DESCQ.<9>.DO.DO.reserved.203 = 8918736 2 31
DMA_RGF.DESCQ.<9>.SW_SIZE.SW_SIZE = 8918740 0 31
DMA_RGF.DESCQ.<9>.SW_SIZE.SW_SIZE.val = 8918740 0 15
DMA_RGF.DESCQ.<9>.SW_SIZE.SW_SIZE.reserved.204 = 8918740 16 31
DMA_RGF.DESCQ.<9>.SW_TAIL.SW_TAIL = 8918744 0 31
DMA_RGF.DESCQ.<9>.SW_TAIL.SW_TAIL.val = 8918744 0 15
DMA_RGF.DESCQ.<9>.SW_TAIL.SW_TAIL.reserved.205 = 8918744 16 31
DMA_RGF.DESCQ.<9>.ARB_CTL.ARB_CTL = 8918748 0 31
DMA_RGF.DESCQ.<9>.ARB_CTL.ARB_CTL.current_state = 8918748 0 7
DMA_RGF.DESCQ.<9>.ARB_CTL.ARB_CTL.reserved.206 = 8918748 8 15
DMA_RGF.DESCQ.<9>.ARB_CTL.ARB_CTL.next_state_ovrd = 8918748 16 23
DMA_RGF.DESCQ.<9>.ARB_CTL.ARB_CTL.reserved.207 = 8918748 24 29
DMA_RGF.DESCQ.<9>.ARB_CTL.ARB_CTL.wr_fsm_en = 8918748 30 30
DMA_RGF.DESCQ.<9>.ARB_CTL.ARB_CTL.rd_fsm_en = 8918748 31 31
DMA_RGF.DESCQ.<9>.DRC_FSM.DRC_FSM = 8918752 0 31
DMA_RGF.DESCQ.<9>.DRC_FSM.DRC_FSM.current_state = 8918752 0 1
DMA_RGF.DESCQ.<9>.DRC_FSM.DRC_FSM.reserved.208 = 8918752 2 15
DMA_RGF.DESCQ.<9>.DRC_FSM.DRC_FSM.next_state_ovrd = 8918752 16 17
DMA_RGF.DESCQ.<9>.DRC_FSM.DRC_FSM.reserved.209 = 8918752 18 29
DMA_RGF.DESCQ.<9>.DRC_FSM.DRC_FSM.wr_fsm_en = 8918752 30 30
DMA_RGF.DESCQ.<9>.DRC_FSM.DRC_FSM.rd_fsm_en = 8918752 31 31
DMA_RGF.DESCQ.<9>.HRC_FSM.HRC_FSM = 8918756 0 31
DMA_RGF.DESCQ.<9>.HRC_FSM.HRC_FSM.current_state = 8918756 0 7
DMA_RGF.DESCQ.<9>.HRC_FSM.HRC_FSM.reserved.210 = 8918756 8 15
DMA_RGF.DESCQ.<9>.HRC_FSM.HRC_FSM.next_state_ovrd = 8918756 16 23
DMA_RGF.DESCQ.<9>.HRC_FSM.HRC_FSM.reserved.211 = 8918756 24 29
DMA_RGF.DESCQ.<9>.HRC_FSM.HRC_FSM.wr_fsm_en = 8918756 30 30
DMA_RGF.DESCQ.<9>.HRC_FSM.HRC_FSM.rd_fsm_en = 8918756 31 31
DMA_RGF.DESCQ.<9>.DWBC_FSM.DWBC_FSM = 8918760 0 31
DMA_RGF.DESCQ.<9>.DWBC_FSM.DWBC_FSM.current_state = 8918760 0 2
DMA_RGF.DESCQ.<9>.DWBC_FSM.DWBC_FSM.reserved.212 = 8918760 3 13
DMA_RGF.DESCQ.<9>.DWBC_FSM.DWBC_FSM.next_state_ovrd = 8918760 14 16
DMA_RGF.DESCQ.<9>.DWBC_FSM.DWBC_FSM.reserved.213 = 8918760 17 29
DMA_RGF.DESCQ.<9>.DWBC_FSM.DWBC_FSM.wr_fsm_en = 8918760 30 30
DMA_RGF.DESCQ.<9>.DWBC_FSM.DWBC_FSM.rd_fsm_en = 8918760 31 31
DMA_RGF.DESCQ.<9>.HWBC_FSM.HWBC_FSM = 8918764 0 31
DMA_RGF.DESCQ.<9>.HWBC_FSM.HWBC_FSM.current_state = 8918764 0 7
DMA_RGF.DESCQ.<9>.HWBC_FSM.HWBC_FSM.reserved.214 = 8918764 8 15
DMA_RGF.DESCQ.<9>.HWBC_FSM.HWBC_FSM.next_state_ovrd = 8918764 16 23
DMA_RGF.DESCQ.<9>.HWBC_FSM.HWBC_FSM.reserved.215 = 8918764 24 29
DMA_RGF.DESCQ.<9>.HWBC_FSM.HWBC_FSM.wr_fsm_en = 8918764 30 30
DMA_RGF.DESCQ.<9>.HWBC_FSM.HWBC_FSM.rd_fsm_en = 8918764 31 31
DMA_RGF.DESCQ.<9>.HW_HEAD.HW_HEAD = 8918768 0 31
DMA_RGF.DESCQ.<9>.HW_HEAD.HW_HEAD.current = 8918768 0 3
DMA_RGF.DESCQ.<9>.HW_HEAD.HW_HEAD.reserved.216 = 8918768 4 15
DMA_RGF.DESCQ.<9>.HW_HEAD.HW_HEAD.ovrd = 8918768 16 19
DMA_RGF.DESCQ.<9>.HW_HEAD.HW_HEAD.reserved.217 = 8918768 20 29
DMA_RGF.DESCQ.<9>.HW_HEAD.HW_HEAD.wr_en = 8918768 30 30
DMA_RGF.DESCQ.<9>.HW_HEAD.HW_HEAD.rd_en = 8918768 31 31
DMA_RGF.DESCQ.<9>.HW_WB_HEAD.HW_WB_HEAD = 8918772 0 31
DMA_RGF.DESCQ.<9>.HW_WB_HEAD.HW_WB_HEAD.current = 8918772 0 3
DMA_RGF.DESCQ.<9>.HW_WB_HEAD.HW_WB_HEAD.reserved.218 = 8918772 4 15
DMA_RGF.DESCQ.<9>.HW_WB_HEAD.HW_WB_HEAD.ovrd = 8918772 16 19
DMA_RGF.DESCQ.<9>.HW_WB_HEAD.HW_WB_HEAD.reserved.219 = 8918772 20 29
DMA_RGF.DESCQ.<9>.HW_WB_HEAD.HW_WB_HEAD.wr_en = 8918772 30 30
DMA_RGF.DESCQ.<9>.HW_WB_HEAD.HW_WB_HEAD.rd_en = 8918772 31 31
DMA_RGF.DESCQ.<9>.HW_TAIL.HW_TAIL = 8918776 0 31
DMA_RGF.DESCQ.<9>.HW_TAIL.HW_TAIL.current = 8918776 0 3
DMA_RGF.DESCQ.<9>.HW_TAIL.HW_TAIL.reserved.220 = 8918776 4 15
DMA_RGF.DESCQ.<9>.HW_TAIL.HW_TAIL.ovrd = 8918776 16 19
DMA_RGF.DESCQ.<9>.HW_TAIL.HW_TAIL.reserved.221 = 8918776 20 29
DMA_RGF.DESCQ.<9>.HW_TAIL.HW_TAIL.wr_en = 8918776 30 30
DMA_RGF.DESCQ.<9>.HW_TAIL.HW_TAIL.rd_en = 8918776 31 31
DMA_RGF.DESCQ.<9>.HW_WB_TAIL.HW_WB_TAIL = 8918780 0 31
DMA_RGF.DESCQ.<9>.HW_WB_TAIL.HW_WB_TAIL.current = 8918780 0 3
DMA_RGF.DESCQ.<9>.HW_WB_TAIL.HW_WB_TAIL.reserved.222 = 8918780 4 15
DMA_RGF.DESCQ.<9>.HW_WB_TAIL.HW_WB_TAIL.ovrd = 8918780 16 19
DMA_RGF.DESCQ.<9>.HW_WB_TAIL.HW_WB_TAIL.reserved.223 = 8918780 20 29
DMA_RGF.DESCQ.<9>.HW_WB_TAIL.HW_WB_TAIL.wr_en = 8918780 30 30
DMA_RGF.DESCQ.<9>.HW_WB_TAIL.HW_WB_TAIL.rd_en = 8918780 31 31
DMA_RGF.DESCQ.<9>.SW_HEAD.CRNT = 8918784 0 31
DMA_RGF.DESCQ.<9>.SW_HEAD.OVRD = 8918788 0 31
DMA_RGF.DESCQ.<9>.SW_HEAD.CRNT.CRNT = 8918784 0 31
DMA_RGF.DESCQ.<9>.SW_HEAD.CRNT.CRNT.data = 8918784 0 15
DMA_RGF.DESCQ.<9>.SW_HEAD.CRNT.CRNT.reserved.224 = 8918784 16 30
DMA_RGF.DESCQ.<9>.SW_HEAD.CRNT.CRNT.rd_en = 8918784 31 31
DMA_RGF.DESCQ.<9>.SW_HEAD.OVRD.OVRD = 8918788 0 31
DMA_RGF.DESCQ.<9>.SW_HEAD.OVRD.OVRD.data = 8918788 0 15
DMA_RGF.DESCQ.<9>.SW_HEAD.OVRD.OVRD.reserved.225 = 8918788 16 30
DMA_RGF.DESCQ.<9>.SW_HEAD.OVRD.OVRD.wr_en = 8918788 31 31
DMA_RGF.DESCQ.<9>.SW_HEAD_4_RD.CRNT = 8918792 0 31
DMA_RGF.DESCQ.<9>.SW_HEAD_4_RD.OVRD = 8918796 0 31
DMA_RGF.DESCQ.<9>.SW_HEAD_4_RD.CRNT.CRNT = 8918792 0 31
DMA_RGF.DESCQ.<9>.SW_HEAD_4_RD.CRNT.CRNT.data = 8918792 0 15
DMA_RGF.DESCQ.<9>.SW_HEAD_4_RD.CRNT.CRNT.reserved.226 = 8918792 16 30
DMA_RGF.DESCQ.<9>.SW_HEAD_4_RD.CRNT.CRNT.rd_en = 8918792 31 31
DMA_RGF.DESCQ.<9>.SW_HEAD_4_RD.OVRD.OVRD = 8918796 0 31
DMA_RGF.DESCQ.<9>.SW_HEAD_4_RD.OVRD.OVRD.data = 8918796 0 15
DMA_RGF.DESCQ.<9>.SW_HEAD_4_RD.OVRD.OVRD.reserved.227 = 8918796 16 30
DMA_RGF.DESCQ.<9>.SW_HEAD_4_RD.OVRD.OVRD.wr_en = 8918796 31 31
DMA_RGF.DESCQ.<9>.QID.CRNT = 8918800 0 31
DMA_RGF.DESCQ.<9>.QID.OVRD = 8918804 0 31
DMA_RGF.DESCQ.<9>.QID.CRNT.CRNT = 8918800 0 31
DMA_RGF.DESCQ.<9>.QID.CRNT.CRNT.data = 8918800 0 15
DMA_RGF.DESCQ.<9>.QID.CRNT.CRNT.reserved.228 = 8918800 16 30
DMA_RGF.DESCQ.<9>.QID.CRNT.CRNT.rd_en = 8918800 31 31
DMA_RGF.DESCQ.<9>.QID.OVRD.OVRD = 8918804 0 31
DMA_RGF.DESCQ.<9>.QID.OVRD.OVRD.data = 8918804 0 15
DMA_RGF.DESCQ.<9>.QID.OVRD.OVRD.reserved.229 = 8918804 16 30
DMA_RGF.DESCQ.<9>.QID.OVRD.OVRD.wr_en = 8918804 31 31
DMA_RGF.DESCQ.<9>.SW_BASE.BASE_L = 8918808 0 31
DMA_RGF.DESCQ.<9>.SW_BASE.BASE_H = 8918812 0 31
DMA_RGF.DESCQ.<9>.SW_BASE.BASE_L.BASE_L = 8918808 0 31
DMA_RGF.DESCQ.<9>.SW_BASE.BASE_L.BASE_L.val = 8918808 0 31
DMA_RGF.DESCQ.<9>.SW_BASE.BASE_H.BASE_H = 8918812 0 31
DMA_RGF.DESCQ.<9>.SW_BASE.BASE_H.BASE_H.val.230 = 8918812 0 31
DMA_RGF.DESCQ.<9>.NO_ACT_CNT.TRSH = 8918816 0 31
DMA_RGF.DESCQ.<9>.NO_ACT_CNT.DATA = 8918820 0 31
DMA_RGF.DESCQ.<9>.NO_ACT_CNT.CTL = 8918824 0 31
DMA_RGF.DESCQ.<9>.NO_ACT_CNT.TRSH.TRSH = 8918816 0 31
DMA_RGF.DESCQ.<9>.NO_ACT_CNT.TRSH.TRSH.val = 8918816 0 31
DMA_RGF.DESCQ.<9>.NO_ACT_CNT.DATA.DATA = 8918820 0 31
DMA_RGF.DESCQ.<9>.NO_ACT_CNT.DATA.DATA.val = 8918820 0 31
DMA_RGF.DESCQ.<9>.NO_ACT_CNT.CTL.CTL = 8918824 0 31
DMA_RGF.DESCQ.<9>.NO_ACT_CNT.CTL.CTL.en = 8918824 0 0
DMA_RGF.DESCQ.<9>.NO_ACT_CNT.CTL.CTL.ext_tick_sel = 8918824 1 1
DMA_RGF.DESCQ.<9>.NO_ACT_CNT.CTL.CTL.forever = 8918824 2 2
DMA_RGF.DESCQ.<9>.NO_ACT_CNT.CTL.CTL.clr = 8918824 3 3
DMA_RGF.DESCQ.<9>.NO_ACT_CNT.CTL.CTL.reached_tresh = 8918824 4 4
DMA_RGF.DESCQ.<9>.NO_ACT_CNT.CTL.CTL.reserved.231 = 8918824 5 31
DMA_RGF.DESCQ.<9>.THRS.SW = 8918828 0 31
DMA_RGF.DESCQ.<9>.THRS.HW = 8918832 0 31
DMA_RGF.DESCQ.<9>.THRS.SW.h_thrsh = 8918828 0 15
DMA_RGF.DESCQ.<9>.THRS.SW.reserved.232 = 8918828 16 31
DMA_RGF.DESCQ.<9>.THRS.HW.prftch = 8918832 0 3
DMA_RGF.DESCQ.<9>.THRS.HW.reserved.233 = 8918832 4 7
DMA_RGF.DESCQ.<9>.THRS.HW.p_thrsh = 8918832 8 11
DMA_RGF.DESCQ.<9>.THRS.HW.reserved.234 = 8918832 12 15
DMA_RGF.DESCQ.<9>.THRS.HW.wb_thrsh = 8918832 16 19
DMA_RGF.DESCQ.<9>.THRS.HW.reserved.235 = 8918832 20 31
DMA_RGF.DESCQ.<9>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR = 8918836 0 31
DMA_RGF.DESCQ.<9>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.val = 8918836 0 15
DMA_RGF.DESCQ.<9>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.reserved.236 = 8918836 16 31
DMA_RGF.DESCQ.<10>.CTL = 8918840 0 31
DMA_RGF.DESCQ.<10>.IS = 8918844 0 31
DMA_RGF.DESCQ.<10>.DO = 8918848 0 31
DMA_RGF.DESCQ.<10>.SW_SIZE = 8918852 0 31
DMA_RGF.DESCQ.<10>.SW_TAIL = 8918856 0 31
DMA_RGF.DESCQ.<10>.ARB_CTL = 8918860 0 31
DMA_RGF.DESCQ.<10>.DRC_FSM = 8918864 0 31
DMA_RGF.DESCQ.<10>.HRC_FSM = 8918868 0 31
DMA_RGF.DESCQ.<10>.DWBC_FSM = 8918872 0 31
DMA_RGF.DESCQ.<10>.HWBC_FSM = 8918876 0 31
DMA_RGF.DESCQ.<10>.HW_HEAD = 8918880 0 31
DMA_RGF.DESCQ.<10>.HW_WB_HEAD = 8918884 0 31
DMA_RGF.DESCQ.<10>.HW_TAIL = 8918888 0 31
DMA_RGF.DESCQ.<10>.HW_WB_TAIL = 8918892 0 31
DMA_RGF.DESCQ.<10>.SW_HEAD = 8918896 0 63
DMA_RGF.DESCQ.<10>.SW_HEAD_4_RD = 8918904 0 63
DMA_RGF.DESCQ.<10>.QID = 8918912 0 63
DMA_RGF.DESCQ.<10>.SW_BASE = 8918920 0 63
DMA_RGF.DESCQ.<10>.NO_ACT_CNT = 8918928 0 95
DMA_RGF.DESCQ.<10>.THRS = 8918940 0 63
DMA_RGF.DESCQ.<10>.RX_MAX_SIZE = 8918948 0 31
DMA_RGF.DESCQ.<10>.CTL.CTL = 8918840 0 31
DMA_RGF.DESCQ.<10>.CTL.CTL.dma_rd_en = 8918840 0 0
DMA_RGF.DESCQ.<10>.CTL.CTL.host_rd_en = 8918840 1 1
DMA_RGF.DESCQ.<10>.CTL.CTL.dma_wb_en = 8918840 2 2
DMA_RGF.DESCQ.<10>.CTL.CTL.host_wb_en = 8918840 3 3
DMA_RGF.DESCQ.<10>.CTL.CTL.vring_en = 8918840 4 4
DMA_RGF.DESCQ.<10>.CTL.CTL.reserved = 8918840 5 15
DMA_RGF.DESCQ.<10>.CTL.CTL.vring_index = 8918840 16 20
DMA_RGF.DESCQ.<10>.CTL.CTL.reserved.201 = 8918840 21 31
DMA_RGF.DESCQ.<10>.IS.IS = 8918844 0 31
DMA_RGF.DESCQ.<10>.IS.IS.mail_box = 8918844 0 0
DMA_RGF.DESCQ.<10>.IS.IS.sw_fw = 8918844 1 1
DMA_RGF.DESCQ.<10>.IS.IS.rx_tx = 8918844 2 2
DMA_RGF.DESCQ.<10>.IS.IS.vring = 8918844 3 3
DMA_RGF.DESCQ.<10>.IS.IS.ahb_master = 8918844 4 4
DMA_RGF.DESCQ.<10>.IS.IS.mac_wb = 8918844 5 5
DMA_RGF.DESCQ.<10>.IS.IS.is_pmc_dma = 8918844 6 6
DMA_RGF.DESCQ.<10>.IS.IS.reserved.202 = 8918844 7 31
DMA_RGF.DESCQ.<10>.DO.DO = 8918848 0 31
DMA_RGF.DESCQ.<10>.DO.DO.clr_all = 8918848 0 0
DMA_RGF.DESCQ.<10>.DO.DO.wb_req = 8918848 1 1
DMA_RGF.DESCQ.<10>.DO.DO.reserved.203 = 8918848 2 31
DMA_RGF.DESCQ.<10>.SW_SIZE.SW_SIZE = 8918852 0 31
DMA_RGF.DESCQ.<10>.SW_SIZE.SW_SIZE.val = 8918852 0 15
DMA_RGF.DESCQ.<10>.SW_SIZE.SW_SIZE.reserved.204 = 8918852 16 31
DMA_RGF.DESCQ.<10>.SW_TAIL.SW_TAIL = 8918856 0 31
DMA_RGF.DESCQ.<10>.SW_TAIL.SW_TAIL.val = 8918856 0 15
DMA_RGF.DESCQ.<10>.SW_TAIL.SW_TAIL.reserved.205 = 8918856 16 31
DMA_RGF.DESCQ.<10>.ARB_CTL.ARB_CTL = 8918860 0 31
DMA_RGF.DESCQ.<10>.ARB_CTL.ARB_CTL.current_state = 8918860 0 7
DMA_RGF.DESCQ.<10>.ARB_CTL.ARB_CTL.reserved.206 = 8918860 8 15
DMA_RGF.DESCQ.<10>.ARB_CTL.ARB_CTL.next_state_ovrd = 8918860 16 23
DMA_RGF.DESCQ.<10>.ARB_CTL.ARB_CTL.reserved.207 = 8918860 24 29
DMA_RGF.DESCQ.<10>.ARB_CTL.ARB_CTL.wr_fsm_en = 8918860 30 30
DMA_RGF.DESCQ.<10>.ARB_CTL.ARB_CTL.rd_fsm_en = 8918860 31 31
DMA_RGF.DESCQ.<10>.DRC_FSM.DRC_FSM = 8918864 0 31
DMA_RGF.DESCQ.<10>.DRC_FSM.DRC_FSM.current_state = 8918864 0 1
DMA_RGF.DESCQ.<10>.DRC_FSM.DRC_FSM.reserved.208 = 8918864 2 15
DMA_RGF.DESCQ.<10>.DRC_FSM.DRC_FSM.next_state_ovrd = 8918864 16 17
DMA_RGF.DESCQ.<10>.DRC_FSM.DRC_FSM.reserved.209 = 8918864 18 29
DMA_RGF.DESCQ.<10>.DRC_FSM.DRC_FSM.wr_fsm_en = 8918864 30 30
DMA_RGF.DESCQ.<10>.DRC_FSM.DRC_FSM.rd_fsm_en = 8918864 31 31
DMA_RGF.DESCQ.<10>.HRC_FSM.HRC_FSM = 8918868 0 31
DMA_RGF.DESCQ.<10>.HRC_FSM.HRC_FSM.current_state = 8918868 0 7
DMA_RGF.DESCQ.<10>.HRC_FSM.HRC_FSM.reserved.210 = 8918868 8 15
DMA_RGF.DESCQ.<10>.HRC_FSM.HRC_FSM.next_state_ovrd = 8918868 16 23
DMA_RGF.DESCQ.<10>.HRC_FSM.HRC_FSM.reserved.211 = 8918868 24 29
DMA_RGF.DESCQ.<10>.HRC_FSM.HRC_FSM.wr_fsm_en = 8918868 30 30
DMA_RGF.DESCQ.<10>.HRC_FSM.HRC_FSM.rd_fsm_en = 8918868 31 31
DMA_RGF.DESCQ.<10>.DWBC_FSM.DWBC_FSM = 8918872 0 31
DMA_RGF.DESCQ.<10>.DWBC_FSM.DWBC_FSM.current_state = 8918872 0 2
DMA_RGF.DESCQ.<10>.DWBC_FSM.DWBC_FSM.reserved.212 = 8918872 3 13
DMA_RGF.DESCQ.<10>.DWBC_FSM.DWBC_FSM.next_state_ovrd = 8918872 14 16
DMA_RGF.DESCQ.<10>.DWBC_FSM.DWBC_FSM.reserved.213 = 8918872 17 29
DMA_RGF.DESCQ.<10>.DWBC_FSM.DWBC_FSM.wr_fsm_en = 8918872 30 30
DMA_RGF.DESCQ.<10>.DWBC_FSM.DWBC_FSM.rd_fsm_en = 8918872 31 31
DMA_RGF.DESCQ.<10>.HWBC_FSM.HWBC_FSM = 8918876 0 31
DMA_RGF.DESCQ.<10>.HWBC_FSM.HWBC_FSM.current_state = 8918876 0 7
DMA_RGF.DESCQ.<10>.HWBC_FSM.HWBC_FSM.reserved.214 = 8918876 8 15
DMA_RGF.DESCQ.<10>.HWBC_FSM.HWBC_FSM.next_state_ovrd = 8918876 16 23
DMA_RGF.DESCQ.<10>.HWBC_FSM.HWBC_FSM.reserved.215 = 8918876 24 29
DMA_RGF.DESCQ.<10>.HWBC_FSM.HWBC_FSM.wr_fsm_en = 8918876 30 30
DMA_RGF.DESCQ.<10>.HWBC_FSM.HWBC_FSM.rd_fsm_en = 8918876 31 31
DMA_RGF.DESCQ.<10>.HW_HEAD.HW_HEAD = 8918880 0 31
DMA_RGF.DESCQ.<10>.HW_HEAD.HW_HEAD.current = 8918880 0 3
DMA_RGF.DESCQ.<10>.HW_HEAD.HW_HEAD.reserved.216 = 8918880 4 15
DMA_RGF.DESCQ.<10>.HW_HEAD.HW_HEAD.ovrd = 8918880 16 19
DMA_RGF.DESCQ.<10>.HW_HEAD.HW_HEAD.reserved.217 = 8918880 20 29
DMA_RGF.DESCQ.<10>.HW_HEAD.HW_HEAD.wr_en = 8918880 30 30
DMA_RGF.DESCQ.<10>.HW_HEAD.HW_HEAD.rd_en = 8918880 31 31
DMA_RGF.DESCQ.<10>.HW_WB_HEAD.HW_WB_HEAD = 8918884 0 31
DMA_RGF.DESCQ.<10>.HW_WB_HEAD.HW_WB_HEAD.current = 8918884 0 3
DMA_RGF.DESCQ.<10>.HW_WB_HEAD.HW_WB_HEAD.reserved.218 = 8918884 4 15
DMA_RGF.DESCQ.<10>.HW_WB_HEAD.HW_WB_HEAD.ovrd = 8918884 16 19
DMA_RGF.DESCQ.<10>.HW_WB_HEAD.HW_WB_HEAD.reserved.219 = 8918884 20 29
DMA_RGF.DESCQ.<10>.HW_WB_HEAD.HW_WB_HEAD.wr_en = 8918884 30 30
DMA_RGF.DESCQ.<10>.HW_WB_HEAD.HW_WB_HEAD.rd_en = 8918884 31 31
DMA_RGF.DESCQ.<10>.HW_TAIL.HW_TAIL = 8918888 0 31
DMA_RGF.DESCQ.<10>.HW_TAIL.HW_TAIL.current = 8918888 0 3
DMA_RGF.DESCQ.<10>.HW_TAIL.HW_TAIL.reserved.220 = 8918888 4 15
DMA_RGF.DESCQ.<10>.HW_TAIL.HW_TAIL.ovrd = 8918888 16 19
DMA_RGF.DESCQ.<10>.HW_TAIL.HW_TAIL.reserved.221 = 8918888 20 29
DMA_RGF.DESCQ.<10>.HW_TAIL.HW_TAIL.wr_en = 8918888 30 30
DMA_RGF.DESCQ.<10>.HW_TAIL.HW_TAIL.rd_en = 8918888 31 31
DMA_RGF.DESCQ.<10>.HW_WB_TAIL.HW_WB_TAIL = 8918892 0 31
DMA_RGF.DESCQ.<10>.HW_WB_TAIL.HW_WB_TAIL.current = 8918892 0 3
DMA_RGF.DESCQ.<10>.HW_WB_TAIL.HW_WB_TAIL.reserved.222 = 8918892 4 15
DMA_RGF.DESCQ.<10>.HW_WB_TAIL.HW_WB_TAIL.ovrd = 8918892 16 19
DMA_RGF.DESCQ.<10>.HW_WB_TAIL.HW_WB_TAIL.reserved.223 = 8918892 20 29
DMA_RGF.DESCQ.<10>.HW_WB_TAIL.HW_WB_TAIL.wr_en = 8918892 30 30
DMA_RGF.DESCQ.<10>.HW_WB_TAIL.HW_WB_TAIL.rd_en = 8918892 31 31
DMA_RGF.DESCQ.<10>.SW_HEAD.CRNT = 8918896 0 31
DMA_RGF.DESCQ.<10>.SW_HEAD.OVRD = 8918900 0 31
DMA_RGF.DESCQ.<10>.SW_HEAD.CRNT.CRNT = 8918896 0 31
DMA_RGF.DESCQ.<10>.SW_HEAD.CRNT.CRNT.data = 8918896 0 15
DMA_RGF.DESCQ.<10>.SW_HEAD.CRNT.CRNT.reserved.224 = 8918896 16 30
DMA_RGF.DESCQ.<10>.SW_HEAD.CRNT.CRNT.rd_en = 8918896 31 31
DMA_RGF.DESCQ.<10>.SW_HEAD.OVRD.OVRD = 8918900 0 31
DMA_RGF.DESCQ.<10>.SW_HEAD.OVRD.OVRD.data = 8918900 0 15
DMA_RGF.DESCQ.<10>.SW_HEAD.OVRD.OVRD.reserved.225 = 8918900 16 30
DMA_RGF.DESCQ.<10>.SW_HEAD.OVRD.OVRD.wr_en = 8918900 31 31
DMA_RGF.DESCQ.<10>.SW_HEAD_4_RD.CRNT = 8918904 0 31
DMA_RGF.DESCQ.<10>.SW_HEAD_4_RD.OVRD = 8918908 0 31
DMA_RGF.DESCQ.<10>.SW_HEAD_4_RD.CRNT.CRNT = 8918904 0 31
DMA_RGF.DESCQ.<10>.SW_HEAD_4_RD.CRNT.CRNT.data = 8918904 0 15
DMA_RGF.DESCQ.<10>.SW_HEAD_4_RD.CRNT.CRNT.reserved.226 = 8918904 16 30
DMA_RGF.DESCQ.<10>.SW_HEAD_4_RD.CRNT.CRNT.rd_en = 8918904 31 31
DMA_RGF.DESCQ.<10>.SW_HEAD_4_RD.OVRD.OVRD = 8918908 0 31
DMA_RGF.DESCQ.<10>.SW_HEAD_4_RD.OVRD.OVRD.data = 8918908 0 15
DMA_RGF.DESCQ.<10>.SW_HEAD_4_RD.OVRD.OVRD.reserved.227 = 8918908 16 30
DMA_RGF.DESCQ.<10>.SW_HEAD_4_RD.OVRD.OVRD.wr_en = 8918908 31 31
DMA_RGF.DESCQ.<10>.QID.CRNT = 8918912 0 31
DMA_RGF.DESCQ.<10>.QID.OVRD = 8918916 0 31
DMA_RGF.DESCQ.<10>.QID.CRNT.CRNT = 8918912 0 31
DMA_RGF.DESCQ.<10>.QID.CRNT.CRNT.data = 8918912 0 15
DMA_RGF.DESCQ.<10>.QID.CRNT.CRNT.reserved.228 = 8918912 16 30
DMA_RGF.DESCQ.<10>.QID.CRNT.CRNT.rd_en = 8918912 31 31
DMA_RGF.DESCQ.<10>.QID.OVRD.OVRD = 8918916 0 31
DMA_RGF.DESCQ.<10>.QID.OVRD.OVRD.data = 8918916 0 15
DMA_RGF.DESCQ.<10>.QID.OVRD.OVRD.reserved.229 = 8918916 16 30
DMA_RGF.DESCQ.<10>.QID.OVRD.OVRD.wr_en = 8918916 31 31
DMA_RGF.DESCQ.<10>.SW_BASE.BASE_L = 8918920 0 31
DMA_RGF.DESCQ.<10>.SW_BASE.BASE_H = 8918924 0 31
DMA_RGF.DESCQ.<10>.SW_BASE.BASE_L.BASE_L = 8918920 0 31
DMA_RGF.DESCQ.<10>.SW_BASE.BASE_L.BASE_L.val = 8918920 0 31
DMA_RGF.DESCQ.<10>.SW_BASE.BASE_H.BASE_H = 8918924 0 31
DMA_RGF.DESCQ.<10>.SW_BASE.BASE_H.BASE_H.val.230 = 8918924 0 31
DMA_RGF.DESCQ.<10>.NO_ACT_CNT.TRSH = 8918928 0 31
DMA_RGF.DESCQ.<10>.NO_ACT_CNT.DATA = 8918932 0 31
DMA_RGF.DESCQ.<10>.NO_ACT_CNT.CTL = 8918936 0 31
DMA_RGF.DESCQ.<10>.NO_ACT_CNT.TRSH.TRSH = 8918928 0 31
DMA_RGF.DESCQ.<10>.NO_ACT_CNT.TRSH.TRSH.val = 8918928 0 31
DMA_RGF.DESCQ.<10>.NO_ACT_CNT.DATA.DATA = 8918932 0 31
DMA_RGF.DESCQ.<10>.NO_ACT_CNT.DATA.DATA.val = 8918932 0 31
DMA_RGF.DESCQ.<10>.NO_ACT_CNT.CTL.CTL = 8918936 0 31
DMA_RGF.DESCQ.<10>.NO_ACT_CNT.CTL.CTL.en = 8918936 0 0
DMA_RGF.DESCQ.<10>.NO_ACT_CNT.CTL.CTL.ext_tick_sel = 8918936 1 1
DMA_RGF.DESCQ.<10>.NO_ACT_CNT.CTL.CTL.forever = 8918936 2 2
DMA_RGF.DESCQ.<10>.NO_ACT_CNT.CTL.CTL.clr = 8918936 3 3
DMA_RGF.DESCQ.<10>.NO_ACT_CNT.CTL.CTL.reached_tresh = 8918936 4 4
DMA_RGF.DESCQ.<10>.NO_ACT_CNT.CTL.CTL.reserved.231 = 8918936 5 31
DMA_RGF.DESCQ.<10>.THRS.SW = 8918940 0 31
DMA_RGF.DESCQ.<10>.THRS.HW = 8918944 0 31
DMA_RGF.DESCQ.<10>.THRS.SW.h_thrsh = 8918940 0 15
DMA_RGF.DESCQ.<10>.THRS.SW.reserved.232 = 8918940 16 31
DMA_RGF.DESCQ.<10>.THRS.HW.prftch = 8918944 0 3
DMA_RGF.DESCQ.<10>.THRS.HW.reserved.233 = 8918944 4 7
DMA_RGF.DESCQ.<10>.THRS.HW.p_thrsh = 8918944 8 11
DMA_RGF.DESCQ.<10>.THRS.HW.reserved.234 = 8918944 12 15
DMA_RGF.DESCQ.<10>.THRS.HW.wb_thrsh = 8918944 16 19
DMA_RGF.DESCQ.<10>.THRS.HW.reserved.235 = 8918944 20 31
DMA_RGF.DESCQ.<10>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR = 8918948 0 31
DMA_RGF.DESCQ.<10>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.val = 8918948 0 15
DMA_RGF.DESCQ.<10>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.reserved.236 = 8918948 16 31
DMA_RGF.DESCQ.<11>.CTL = 8918952 0 31
DMA_RGF.DESCQ.<11>.IS = 8918956 0 31
DMA_RGF.DESCQ.<11>.DO = 8918960 0 31
DMA_RGF.DESCQ.<11>.SW_SIZE = 8918964 0 31
DMA_RGF.DESCQ.<11>.SW_TAIL = 8918968 0 31
DMA_RGF.DESCQ.<11>.ARB_CTL = 8918972 0 31
DMA_RGF.DESCQ.<11>.DRC_FSM = 8918976 0 31
DMA_RGF.DESCQ.<11>.HRC_FSM = 8918980 0 31
DMA_RGF.DESCQ.<11>.DWBC_FSM = 8918984 0 31
DMA_RGF.DESCQ.<11>.HWBC_FSM = 8918988 0 31
DMA_RGF.DESCQ.<11>.HW_HEAD = 8918992 0 31
DMA_RGF.DESCQ.<11>.HW_WB_HEAD = 8918996 0 31
DMA_RGF.DESCQ.<11>.HW_TAIL = 8919000 0 31
DMA_RGF.DESCQ.<11>.HW_WB_TAIL = 8919004 0 31
DMA_RGF.DESCQ.<11>.SW_HEAD = 8919008 0 63
DMA_RGF.DESCQ.<11>.SW_HEAD_4_RD = 8919016 0 63
DMA_RGF.DESCQ.<11>.QID = 8919024 0 63
DMA_RGF.DESCQ.<11>.SW_BASE = 8919032 0 63
DMA_RGF.DESCQ.<11>.NO_ACT_CNT = 8919040 0 95
DMA_RGF.DESCQ.<11>.THRS = 8919052 0 63
DMA_RGF.DESCQ.<11>.RX_MAX_SIZE = 8919060 0 31
DMA_RGF.DESCQ.<11>.CTL.CTL = 8918952 0 31
DMA_RGF.DESCQ.<11>.CTL.CTL.dma_rd_en = 8918952 0 0
DMA_RGF.DESCQ.<11>.CTL.CTL.host_rd_en = 8918952 1 1
DMA_RGF.DESCQ.<11>.CTL.CTL.dma_wb_en = 8918952 2 2
DMA_RGF.DESCQ.<11>.CTL.CTL.host_wb_en = 8918952 3 3
DMA_RGF.DESCQ.<11>.CTL.CTL.vring_en = 8918952 4 4
DMA_RGF.DESCQ.<11>.CTL.CTL.reserved = 8918952 5 15
DMA_RGF.DESCQ.<11>.CTL.CTL.vring_index = 8918952 16 20
DMA_RGF.DESCQ.<11>.CTL.CTL.reserved.201 = 8918952 21 31
DMA_RGF.DESCQ.<11>.IS.IS = 8918956 0 31
DMA_RGF.DESCQ.<11>.IS.IS.mail_box = 8918956 0 0
DMA_RGF.DESCQ.<11>.IS.IS.sw_fw = 8918956 1 1
DMA_RGF.DESCQ.<11>.IS.IS.rx_tx = 8918956 2 2
DMA_RGF.DESCQ.<11>.IS.IS.vring = 8918956 3 3
DMA_RGF.DESCQ.<11>.IS.IS.ahb_master = 8918956 4 4
DMA_RGF.DESCQ.<11>.IS.IS.mac_wb = 8918956 5 5
DMA_RGF.DESCQ.<11>.IS.IS.is_pmc_dma = 8918956 6 6
DMA_RGF.DESCQ.<11>.IS.IS.reserved.202 = 8918956 7 31
DMA_RGF.DESCQ.<11>.DO.DO = 8918960 0 31
DMA_RGF.DESCQ.<11>.DO.DO.clr_all = 8918960 0 0
DMA_RGF.DESCQ.<11>.DO.DO.wb_req = 8918960 1 1
DMA_RGF.DESCQ.<11>.DO.DO.reserved.203 = 8918960 2 31
DMA_RGF.DESCQ.<11>.SW_SIZE.SW_SIZE = 8918964 0 31
DMA_RGF.DESCQ.<11>.SW_SIZE.SW_SIZE.val = 8918964 0 15
DMA_RGF.DESCQ.<11>.SW_SIZE.SW_SIZE.reserved.204 = 8918964 16 31
DMA_RGF.DESCQ.<11>.SW_TAIL.SW_TAIL = 8918968 0 31
DMA_RGF.DESCQ.<11>.SW_TAIL.SW_TAIL.val = 8918968 0 15
DMA_RGF.DESCQ.<11>.SW_TAIL.SW_TAIL.reserved.205 = 8918968 16 31
DMA_RGF.DESCQ.<11>.ARB_CTL.ARB_CTL = 8918972 0 31
DMA_RGF.DESCQ.<11>.ARB_CTL.ARB_CTL.current_state = 8918972 0 7
DMA_RGF.DESCQ.<11>.ARB_CTL.ARB_CTL.reserved.206 = 8918972 8 15
DMA_RGF.DESCQ.<11>.ARB_CTL.ARB_CTL.next_state_ovrd = 8918972 16 23
DMA_RGF.DESCQ.<11>.ARB_CTL.ARB_CTL.reserved.207 = 8918972 24 29
DMA_RGF.DESCQ.<11>.ARB_CTL.ARB_CTL.wr_fsm_en = 8918972 30 30
DMA_RGF.DESCQ.<11>.ARB_CTL.ARB_CTL.rd_fsm_en = 8918972 31 31
DMA_RGF.DESCQ.<11>.DRC_FSM.DRC_FSM = 8918976 0 31
DMA_RGF.DESCQ.<11>.DRC_FSM.DRC_FSM.current_state = 8918976 0 1
DMA_RGF.DESCQ.<11>.DRC_FSM.DRC_FSM.reserved.208 = 8918976 2 15
DMA_RGF.DESCQ.<11>.DRC_FSM.DRC_FSM.next_state_ovrd = 8918976 16 17
DMA_RGF.DESCQ.<11>.DRC_FSM.DRC_FSM.reserved.209 = 8918976 18 29
DMA_RGF.DESCQ.<11>.DRC_FSM.DRC_FSM.wr_fsm_en = 8918976 30 30
DMA_RGF.DESCQ.<11>.DRC_FSM.DRC_FSM.rd_fsm_en = 8918976 31 31
DMA_RGF.DESCQ.<11>.HRC_FSM.HRC_FSM = 8918980 0 31
DMA_RGF.DESCQ.<11>.HRC_FSM.HRC_FSM.current_state = 8918980 0 7
DMA_RGF.DESCQ.<11>.HRC_FSM.HRC_FSM.reserved.210 = 8918980 8 15
DMA_RGF.DESCQ.<11>.HRC_FSM.HRC_FSM.next_state_ovrd = 8918980 16 23
DMA_RGF.DESCQ.<11>.HRC_FSM.HRC_FSM.reserved.211 = 8918980 24 29
DMA_RGF.DESCQ.<11>.HRC_FSM.HRC_FSM.wr_fsm_en = 8918980 30 30
DMA_RGF.DESCQ.<11>.HRC_FSM.HRC_FSM.rd_fsm_en = 8918980 31 31
DMA_RGF.DESCQ.<11>.DWBC_FSM.DWBC_FSM = 8918984 0 31
DMA_RGF.DESCQ.<11>.DWBC_FSM.DWBC_FSM.current_state = 8918984 0 2
DMA_RGF.DESCQ.<11>.DWBC_FSM.DWBC_FSM.reserved.212 = 8918984 3 13
DMA_RGF.DESCQ.<11>.DWBC_FSM.DWBC_FSM.next_state_ovrd = 8918984 14 16
DMA_RGF.DESCQ.<11>.DWBC_FSM.DWBC_FSM.reserved.213 = 8918984 17 29
DMA_RGF.DESCQ.<11>.DWBC_FSM.DWBC_FSM.wr_fsm_en = 8918984 30 30
DMA_RGF.DESCQ.<11>.DWBC_FSM.DWBC_FSM.rd_fsm_en = 8918984 31 31
DMA_RGF.DESCQ.<11>.HWBC_FSM.HWBC_FSM = 8918988 0 31
DMA_RGF.DESCQ.<11>.HWBC_FSM.HWBC_FSM.current_state = 8918988 0 7
DMA_RGF.DESCQ.<11>.HWBC_FSM.HWBC_FSM.reserved.214 = 8918988 8 15
DMA_RGF.DESCQ.<11>.HWBC_FSM.HWBC_FSM.next_state_ovrd = 8918988 16 23
DMA_RGF.DESCQ.<11>.HWBC_FSM.HWBC_FSM.reserved.215 = 8918988 24 29
DMA_RGF.DESCQ.<11>.HWBC_FSM.HWBC_FSM.wr_fsm_en = 8918988 30 30
DMA_RGF.DESCQ.<11>.HWBC_FSM.HWBC_FSM.rd_fsm_en = 8918988 31 31
DMA_RGF.DESCQ.<11>.HW_HEAD.HW_HEAD = 8918992 0 31
DMA_RGF.DESCQ.<11>.HW_HEAD.HW_HEAD.current = 8918992 0 3
DMA_RGF.DESCQ.<11>.HW_HEAD.HW_HEAD.reserved.216 = 8918992 4 15
DMA_RGF.DESCQ.<11>.HW_HEAD.HW_HEAD.ovrd = 8918992 16 19
DMA_RGF.DESCQ.<11>.HW_HEAD.HW_HEAD.reserved.217 = 8918992 20 29
DMA_RGF.DESCQ.<11>.HW_HEAD.HW_HEAD.wr_en = 8918992 30 30
DMA_RGF.DESCQ.<11>.HW_HEAD.HW_HEAD.rd_en = 8918992 31 31
DMA_RGF.DESCQ.<11>.HW_WB_HEAD.HW_WB_HEAD = 8918996 0 31
DMA_RGF.DESCQ.<11>.HW_WB_HEAD.HW_WB_HEAD.current = 8918996 0 3
DMA_RGF.DESCQ.<11>.HW_WB_HEAD.HW_WB_HEAD.reserved.218 = 8918996 4 15
DMA_RGF.DESCQ.<11>.HW_WB_HEAD.HW_WB_HEAD.ovrd = 8918996 16 19
DMA_RGF.DESCQ.<11>.HW_WB_HEAD.HW_WB_HEAD.reserved.219 = 8918996 20 29
DMA_RGF.DESCQ.<11>.HW_WB_HEAD.HW_WB_HEAD.wr_en = 8918996 30 30
DMA_RGF.DESCQ.<11>.HW_WB_HEAD.HW_WB_HEAD.rd_en = 8918996 31 31
DMA_RGF.DESCQ.<11>.HW_TAIL.HW_TAIL = 8919000 0 31
DMA_RGF.DESCQ.<11>.HW_TAIL.HW_TAIL.current = 8919000 0 3
DMA_RGF.DESCQ.<11>.HW_TAIL.HW_TAIL.reserved.220 = 8919000 4 15
DMA_RGF.DESCQ.<11>.HW_TAIL.HW_TAIL.ovrd = 8919000 16 19
DMA_RGF.DESCQ.<11>.HW_TAIL.HW_TAIL.reserved.221 = 8919000 20 29
DMA_RGF.DESCQ.<11>.HW_TAIL.HW_TAIL.wr_en = 8919000 30 30
DMA_RGF.DESCQ.<11>.HW_TAIL.HW_TAIL.rd_en = 8919000 31 31
DMA_RGF.DESCQ.<11>.HW_WB_TAIL.HW_WB_TAIL = 8919004 0 31
DMA_RGF.DESCQ.<11>.HW_WB_TAIL.HW_WB_TAIL.current = 8919004 0 3
DMA_RGF.DESCQ.<11>.HW_WB_TAIL.HW_WB_TAIL.reserved.222 = 8919004 4 15
DMA_RGF.DESCQ.<11>.HW_WB_TAIL.HW_WB_TAIL.ovrd = 8919004 16 19
DMA_RGF.DESCQ.<11>.HW_WB_TAIL.HW_WB_TAIL.reserved.223 = 8919004 20 29
DMA_RGF.DESCQ.<11>.HW_WB_TAIL.HW_WB_TAIL.wr_en = 8919004 30 30
DMA_RGF.DESCQ.<11>.HW_WB_TAIL.HW_WB_TAIL.rd_en = 8919004 31 31
DMA_RGF.DESCQ.<11>.SW_HEAD.CRNT = 8919008 0 31
DMA_RGF.DESCQ.<11>.SW_HEAD.OVRD = 8919012 0 31
DMA_RGF.DESCQ.<11>.SW_HEAD.CRNT.CRNT = 8919008 0 31
DMA_RGF.DESCQ.<11>.SW_HEAD.CRNT.CRNT.data = 8919008 0 15
DMA_RGF.DESCQ.<11>.SW_HEAD.CRNT.CRNT.reserved.224 = 8919008 16 30
DMA_RGF.DESCQ.<11>.SW_HEAD.CRNT.CRNT.rd_en = 8919008 31 31
DMA_RGF.DESCQ.<11>.SW_HEAD.OVRD.OVRD = 8919012 0 31
DMA_RGF.DESCQ.<11>.SW_HEAD.OVRD.OVRD.data = 8919012 0 15
DMA_RGF.DESCQ.<11>.SW_HEAD.OVRD.OVRD.reserved.225 = 8919012 16 30
DMA_RGF.DESCQ.<11>.SW_HEAD.OVRD.OVRD.wr_en = 8919012 31 31
DMA_RGF.DESCQ.<11>.SW_HEAD_4_RD.CRNT = 8919016 0 31
DMA_RGF.DESCQ.<11>.SW_HEAD_4_RD.OVRD = 8919020 0 31
DMA_RGF.DESCQ.<11>.SW_HEAD_4_RD.CRNT.CRNT = 8919016 0 31
DMA_RGF.DESCQ.<11>.SW_HEAD_4_RD.CRNT.CRNT.data = 8919016 0 15
DMA_RGF.DESCQ.<11>.SW_HEAD_4_RD.CRNT.CRNT.reserved.226 = 8919016 16 30
DMA_RGF.DESCQ.<11>.SW_HEAD_4_RD.CRNT.CRNT.rd_en = 8919016 31 31
DMA_RGF.DESCQ.<11>.SW_HEAD_4_RD.OVRD.OVRD = 8919020 0 31
DMA_RGF.DESCQ.<11>.SW_HEAD_4_RD.OVRD.OVRD.data = 8919020 0 15
DMA_RGF.DESCQ.<11>.SW_HEAD_4_RD.OVRD.OVRD.reserved.227 = 8919020 16 30
DMA_RGF.DESCQ.<11>.SW_HEAD_4_RD.OVRD.OVRD.wr_en = 8919020 31 31
DMA_RGF.DESCQ.<11>.QID.CRNT = 8919024 0 31
DMA_RGF.DESCQ.<11>.QID.OVRD = 8919028 0 31
DMA_RGF.DESCQ.<11>.QID.CRNT.CRNT = 8919024 0 31
DMA_RGF.DESCQ.<11>.QID.CRNT.CRNT.data = 8919024 0 15
DMA_RGF.DESCQ.<11>.QID.CRNT.CRNT.reserved.228 = 8919024 16 30
DMA_RGF.DESCQ.<11>.QID.CRNT.CRNT.rd_en = 8919024 31 31
DMA_RGF.DESCQ.<11>.QID.OVRD.OVRD = 8919028 0 31
DMA_RGF.DESCQ.<11>.QID.OVRD.OVRD.data = 8919028 0 15
DMA_RGF.DESCQ.<11>.QID.OVRD.OVRD.reserved.229 = 8919028 16 30
DMA_RGF.DESCQ.<11>.QID.OVRD.OVRD.wr_en = 8919028 31 31
DMA_RGF.DESCQ.<11>.SW_BASE.BASE_L = 8919032 0 31
DMA_RGF.DESCQ.<11>.SW_BASE.BASE_H = 8919036 0 31
DMA_RGF.DESCQ.<11>.SW_BASE.BASE_L.BASE_L = 8919032 0 31
DMA_RGF.DESCQ.<11>.SW_BASE.BASE_L.BASE_L.val = 8919032 0 31
DMA_RGF.DESCQ.<11>.SW_BASE.BASE_H.BASE_H = 8919036 0 31
DMA_RGF.DESCQ.<11>.SW_BASE.BASE_H.BASE_H.val.230 = 8919036 0 31
DMA_RGF.DESCQ.<11>.NO_ACT_CNT.TRSH = 8919040 0 31
DMA_RGF.DESCQ.<11>.NO_ACT_CNT.DATA = 8919044 0 31
DMA_RGF.DESCQ.<11>.NO_ACT_CNT.CTL = 8919048 0 31
DMA_RGF.DESCQ.<11>.NO_ACT_CNT.TRSH.TRSH = 8919040 0 31
DMA_RGF.DESCQ.<11>.NO_ACT_CNT.TRSH.TRSH.val = 8919040 0 31
DMA_RGF.DESCQ.<11>.NO_ACT_CNT.DATA.DATA = 8919044 0 31
DMA_RGF.DESCQ.<11>.NO_ACT_CNT.DATA.DATA.val = 8919044 0 31
DMA_RGF.DESCQ.<11>.NO_ACT_CNT.CTL.CTL = 8919048 0 31
DMA_RGF.DESCQ.<11>.NO_ACT_CNT.CTL.CTL.en = 8919048 0 0
DMA_RGF.DESCQ.<11>.NO_ACT_CNT.CTL.CTL.ext_tick_sel = 8919048 1 1
DMA_RGF.DESCQ.<11>.NO_ACT_CNT.CTL.CTL.forever = 8919048 2 2
DMA_RGF.DESCQ.<11>.NO_ACT_CNT.CTL.CTL.clr = 8919048 3 3
DMA_RGF.DESCQ.<11>.NO_ACT_CNT.CTL.CTL.reached_tresh = 8919048 4 4
DMA_RGF.DESCQ.<11>.NO_ACT_CNT.CTL.CTL.reserved.231 = 8919048 5 31
DMA_RGF.DESCQ.<11>.THRS.SW = 8919052 0 31
DMA_RGF.DESCQ.<11>.THRS.HW = 8919056 0 31
DMA_RGF.DESCQ.<11>.THRS.SW.h_thrsh = 8919052 0 15
DMA_RGF.DESCQ.<11>.THRS.SW.reserved.232 = 8919052 16 31
DMA_RGF.DESCQ.<11>.THRS.HW.prftch = 8919056 0 3
DMA_RGF.DESCQ.<11>.THRS.HW.reserved.233 = 8919056 4 7
DMA_RGF.DESCQ.<11>.THRS.HW.p_thrsh = 8919056 8 11
DMA_RGF.DESCQ.<11>.THRS.HW.reserved.234 = 8919056 12 15
DMA_RGF.DESCQ.<11>.THRS.HW.wb_thrsh = 8919056 16 19
DMA_RGF.DESCQ.<11>.THRS.HW.reserved.235 = 8919056 20 31
DMA_RGF.DESCQ.<11>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR = 8919060 0 31
DMA_RGF.DESCQ.<11>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.val = 8919060 0 15
DMA_RGF.DESCQ.<11>.RX_MAX_SIZE.MAX_RX_PL_PER_DESCRIPTOR.reserved.236 = 8919060 16 31
DMA_RGF.VRING.<0> = 8919064 0 255
DMA_RGF.VRING.<1> = 8919096 0 255
DMA_RGF.VRING.<2> = 8919128 0 255
DMA_RGF.VRING.<3> = 8919160 0 255
DMA_RGF.VRING.<4> = 8919192 0 255
DMA_RGF.VRING.<5> = 8919224 0 255
DMA_RGF.VRING.<6> = 8919256 0 255
DMA_RGF.VRING.<7> = 8919288 0 255
DMA_RGF.VRING.<8> = 8919320 0 255
DMA_RGF.VRING.<9> = 8919352 0 255
DMA_RGF.VRING.<10> = 8919384 0 255
DMA_RGF.VRING.<11> = 8919416 0 255
DMA_RGF.VRING.<12> = 8919448 0 255
DMA_RGF.VRING.<13> = 8919480 0 255
DMA_RGF.VRING.<14> = 8919512 0 255
DMA_RGF.VRING.<15> = 8919544 0 255
DMA_RGF.VRING.<16> = 8919576 0 255
DMA_RGF.VRING.<17> = 8919608 0 255
DMA_RGF.VRING.<18> = 8919640 0 255
DMA_RGF.VRING.<19> = 8919672 0 255
DMA_RGF.VRING.<20> = 8919704 0 255
DMA_RGF.VRING.<21> = 8919736 0 255
DMA_RGF.VRING.<22> = 8919768 0 255
DMA_RGF.VRING.<23> = 8919800 0 255
DMA_RGF.VRING.<0>.HEAD = 8919064 0 63
DMA_RGF.VRING.<0>.TAIL = 8919072 0 31
DMA_RGF.VRING.<0>.HEAD_4_RD = 8919076 0 63
DMA_RGF.VRING.<0>.BASE_L = 8919084 0 31
DMA_RGF.VRING.<0>.BASE_H = 8919088 0 31
DMA_RGF.VRING.<0>.SIZE = 8919092 0 31
DMA_RGF.VRING.<0>.HEAD.HEAD = 8919064 0 31
DMA_RGF.VRING.<0>.HEAD.HEAD_OVRD = 8919068 0 31
DMA_RGF.VRING.<0>.HEAD.HEAD.head = 8919064 0 15
DMA_RGF.VRING.<0>.HEAD.HEAD.reserved.237 = 8919064 16 31
DMA_RGF.VRING.<0>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919068 0 31
DMA_RGF.VRING.<0>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919068 0 15
DMA_RGF.VRING.<0>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919068 16 30
DMA_RGF.VRING.<0>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919068 31 31
DMA_RGF.VRING.<0>.TAIL.TAIL = 8919072 0 31
DMA_RGF.VRING.<0>.TAIL.TAIL.val = 8919072 0 15
DMA_RGF.VRING.<0>.TAIL.TAIL.reserved.239 = 8919072 16 31
DMA_RGF.VRING.<0>.HEAD_4_RD.HEAD_4_RD = 8919076 0 31
DMA_RGF.VRING.<0>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919080 0 31
DMA_RGF.VRING.<0>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919076 0 15
DMA_RGF.VRING.<0>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919076 16 31
DMA_RGF.VRING.<0>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919080 0 31
DMA_RGF.VRING.<0>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919080 0 15
DMA_RGF.VRING.<0>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919080 16 30
DMA_RGF.VRING.<0>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919080 31 31
DMA_RGF.VRING.<0>.BASE_L.BASE_L = 8919084 0 31
DMA_RGF.VRING.<0>.BASE_L.BASE_L.val = 8919084 0 31
DMA_RGF.VRING.<0>.BASE_H.BASE_H = 8919088 0 31
DMA_RGF.VRING.<0>.BASE_H.BASE_H.reserved.242 = 8919088 0 15
DMA_RGF.VRING.<0>.BASE_H.BASE_H.reserved.243 = 8919088 16 31
DMA_RGF.VRING.<0>.SIZE.SIZE = 8919092 0 31
DMA_RGF.VRING.<0>.SIZE.SIZE.val = 8919092 0 15
DMA_RGF.VRING.<0>.SIZE.SIZE.reserved.244 = 8919092 16 31
DMA_RGF.VRING.<1>.HEAD = 8919096 0 63
DMA_RGF.VRING.<1>.TAIL = 8919104 0 31
DMA_RGF.VRING.<1>.HEAD_4_RD = 8919108 0 63
DMA_RGF.VRING.<1>.BASE_L = 8919116 0 31
DMA_RGF.VRING.<1>.BASE_H = 8919120 0 31
DMA_RGF.VRING.<1>.SIZE = 8919124 0 31
DMA_RGF.VRING.<1>.HEAD.HEAD = 8919096 0 31
DMA_RGF.VRING.<1>.HEAD.HEAD_OVRD = 8919100 0 31
DMA_RGF.VRING.<1>.HEAD.HEAD.head = 8919096 0 15
DMA_RGF.VRING.<1>.HEAD.HEAD.reserved.237 = 8919096 16 31
DMA_RGF.VRING.<1>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919100 0 31
DMA_RGF.VRING.<1>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919100 0 15
DMA_RGF.VRING.<1>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919100 16 30
DMA_RGF.VRING.<1>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919100 31 31
DMA_RGF.VRING.<1>.TAIL.TAIL = 8919104 0 31
DMA_RGF.VRING.<1>.TAIL.TAIL.val = 8919104 0 15
DMA_RGF.VRING.<1>.TAIL.TAIL.reserved.239 = 8919104 16 31
DMA_RGF.VRING.<1>.HEAD_4_RD.HEAD_4_RD = 8919108 0 31
DMA_RGF.VRING.<1>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919112 0 31
DMA_RGF.VRING.<1>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919108 0 15
DMA_RGF.VRING.<1>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919108 16 31
DMA_RGF.VRING.<1>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919112 0 31
DMA_RGF.VRING.<1>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919112 0 15
DMA_RGF.VRING.<1>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919112 16 30
DMA_RGF.VRING.<1>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919112 31 31
DMA_RGF.VRING.<1>.BASE_L.BASE_L = 8919116 0 31
DMA_RGF.VRING.<1>.BASE_L.BASE_L.val = 8919116 0 31
DMA_RGF.VRING.<1>.BASE_H.BASE_H = 8919120 0 31
DMA_RGF.VRING.<1>.BASE_H.BASE_H.reserved.242 = 8919120 0 15
DMA_RGF.VRING.<1>.BASE_H.BASE_H.reserved.243 = 8919120 16 31
DMA_RGF.VRING.<1>.SIZE.SIZE = 8919124 0 31
DMA_RGF.VRING.<1>.SIZE.SIZE.val = 8919124 0 15
DMA_RGF.VRING.<1>.SIZE.SIZE.reserved.244 = 8919124 16 31
DMA_RGF.VRING.<2>.HEAD = 8919128 0 63
DMA_RGF.VRING.<2>.TAIL = 8919136 0 31
DMA_RGF.VRING.<2>.HEAD_4_RD = 8919140 0 63
DMA_RGF.VRING.<2>.BASE_L = 8919148 0 31
DMA_RGF.VRING.<2>.BASE_H = 8919152 0 31
DMA_RGF.VRING.<2>.SIZE = 8919156 0 31
DMA_RGF.VRING.<2>.HEAD.HEAD = 8919128 0 31
DMA_RGF.VRING.<2>.HEAD.HEAD_OVRD = 8919132 0 31
DMA_RGF.VRING.<2>.HEAD.HEAD.head = 8919128 0 15
DMA_RGF.VRING.<2>.HEAD.HEAD.reserved.237 = 8919128 16 31
DMA_RGF.VRING.<2>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919132 0 31
DMA_RGF.VRING.<2>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919132 0 15
DMA_RGF.VRING.<2>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919132 16 30
DMA_RGF.VRING.<2>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919132 31 31
DMA_RGF.VRING.<2>.TAIL.TAIL = 8919136 0 31
DMA_RGF.VRING.<2>.TAIL.TAIL.val = 8919136 0 15
DMA_RGF.VRING.<2>.TAIL.TAIL.reserved.239 = 8919136 16 31
DMA_RGF.VRING.<2>.HEAD_4_RD.HEAD_4_RD = 8919140 0 31
DMA_RGF.VRING.<2>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919144 0 31
DMA_RGF.VRING.<2>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919140 0 15
DMA_RGF.VRING.<2>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919140 16 31
DMA_RGF.VRING.<2>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919144 0 31
DMA_RGF.VRING.<2>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919144 0 15
DMA_RGF.VRING.<2>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919144 16 30
DMA_RGF.VRING.<2>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919144 31 31
DMA_RGF.VRING.<2>.BASE_L.BASE_L = 8919148 0 31
DMA_RGF.VRING.<2>.BASE_L.BASE_L.val = 8919148 0 31
DMA_RGF.VRING.<2>.BASE_H.BASE_H = 8919152 0 31
DMA_RGF.VRING.<2>.BASE_H.BASE_H.reserved.242 = 8919152 0 15
DMA_RGF.VRING.<2>.BASE_H.BASE_H.reserved.243 = 8919152 16 31
DMA_RGF.VRING.<2>.SIZE.SIZE = 8919156 0 31
DMA_RGF.VRING.<2>.SIZE.SIZE.val = 8919156 0 15
DMA_RGF.VRING.<2>.SIZE.SIZE.reserved.244 = 8919156 16 31
DMA_RGF.VRING.<3>.HEAD = 8919160 0 63
DMA_RGF.VRING.<3>.TAIL = 8919168 0 31
DMA_RGF.VRING.<3>.HEAD_4_RD = 8919172 0 63
DMA_RGF.VRING.<3>.BASE_L = 8919180 0 31
DMA_RGF.VRING.<3>.BASE_H = 8919184 0 31
DMA_RGF.VRING.<3>.SIZE = 8919188 0 31
DMA_RGF.VRING.<3>.HEAD.HEAD = 8919160 0 31
DMA_RGF.VRING.<3>.HEAD.HEAD_OVRD = 8919164 0 31
DMA_RGF.VRING.<3>.HEAD.HEAD.head = 8919160 0 15
DMA_RGF.VRING.<3>.HEAD.HEAD.reserved.237 = 8919160 16 31
DMA_RGF.VRING.<3>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919164 0 31
DMA_RGF.VRING.<3>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919164 0 15
DMA_RGF.VRING.<3>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919164 16 30
DMA_RGF.VRING.<3>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919164 31 31
DMA_RGF.VRING.<3>.TAIL.TAIL = 8919168 0 31
DMA_RGF.VRING.<3>.TAIL.TAIL.val = 8919168 0 15
DMA_RGF.VRING.<3>.TAIL.TAIL.reserved.239 = 8919168 16 31
DMA_RGF.VRING.<3>.HEAD_4_RD.HEAD_4_RD = 8919172 0 31
DMA_RGF.VRING.<3>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919176 0 31
DMA_RGF.VRING.<3>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919172 0 15
DMA_RGF.VRING.<3>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919172 16 31
DMA_RGF.VRING.<3>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919176 0 31
DMA_RGF.VRING.<3>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919176 0 15
DMA_RGF.VRING.<3>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919176 16 30
DMA_RGF.VRING.<3>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919176 31 31
DMA_RGF.VRING.<3>.BASE_L.BASE_L = 8919180 0 31
DMA_RGF.VRING.<3>.BASE_L.BASE_L.val = 8919180 0 31
DMA_RGF.VRING.<3>.BASE_H.BASE_H = 8919184 0 31
DMA_RGF.VRING.<3>.BASE_H.BASE_H.reserved.242 = 8919184 0 15
DMA_RGF.VRING.<3>.BASE_H.BASE_H.reserved.243 = 8919184 16 31
DMA_RGF.VRING.<3>.SIZE.SIZE = 8919188 0 31
DMA_RGF.VRING.<3>.SIZE.SIZE.val = 8919188 0 15
DMA_RGF.VRING.<3>.SIZE.SIZE.reserved.244 = 8919188 16 31
DMA_RGF.VRING.<4>.HEAD = 8919192 0 63
DMA_RGF.VRING.<4>.TAIL = 8919200 0 31
DMA_RGF.VRING.<4>.HEAD_4_RD = 8919204 0 63
DMA_RGF.VRING.<4>.BASE_L = 8919212 0 31
DMA_RGF.VRING.<4>.BASE_H = 8919216 0 31
DMA_RGF.VRING.<4>.SIZE = 8919220 0 31
DMA_RGF.VRING.<4>.HEAD.HEAD = 8919192 0 31
DMA_RGF.VRING.<4>.HEAD.HEAD_OVRD = 8919196 0 31
DMA_RGF.VRING.<4>.HEAD.HEAD.head = 8919192 0 15
DMA_RGF.VRING.<4>.HEAD.HEAD.reserved.237 = 8919192 16 31
DMA_RGF.VRING.<4>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919196 0 31
DMA_RGF.VRING.<4>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919196 0 15
DMA_RGF.VRING.<4>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919196 16 30
DMA_RGF.VRING.<4>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919196 31 31
DMA_RGF.VRING.<4>.TAIL.TAIL = 8919200 0 31
DMA_RGF.VRING.<4>.TAIL.TAIL.val = 8919200 0 15
DMA_RGF.VRING.<4>.TAIL.TAIL.reserved.239 = 8919200 16 31
DMA_RGF.VRING.<4>.HEAD_4_RD.HEAD_4_RD = 8919204 0 31
DMA_RGF.VRING.<4>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919208 0 31
DMA_RGF.VRING.<4>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919204 0 15
DMA_RGF.VRING.<4>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919204 16 31
DMA_RGF.VRING.<4>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919208 0 31
DMA_RGF.VRING.<4>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919208 0 15
DMA_RGF.VRING.<4>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919208 16 30
DMA_RGF.VRING.<4>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919208 31 31
DMA_RGF.VRING.<4>.BASE_L.BASE_L = 8919212 0 31
DMA_RGF.VRING.<4>.BASE_L.BASE_L.val = 8919212 0 31
DMA_RGF.VRING.<4>.BASE_H.BASE_H = 8919216 0 31
DMA_RGF.VRING.<4>.BASE_H.BASE_H.reserved.242 = 8919216 0 15
DMA_RGF.VRING.<4>.BASE_H.BASE_H.reserved.243 = 8919216 16 31
DMA_RGF.VRING.<4>.SIZE.SIZE = 8919220 0 31
DMA_RGF.VRING.<4>.SIZE.SIZE.val = 8919220 0 15
DMA_RGF.VRING.<4>.SIZE.SIZE.reserved.244 = 8919220 16 31
DMA_RGF.VRING.<5>.HEAD = 8919224 0 63
DMA_RGF.VRING.<5>.TAIL = 8919232 0 31
DMA_RGF.VRING.<5>.HEAD_4_RD = 8919236 0 63
DMA_RGF.VRING.<5>.BASE_L = 8919244 0 31
DMA_RGF.VRING.<5>.BASE_H = 8919248 0 31
DMA_RGF.VRING.<5>.SIZE = 8919252 0 31
DMA_RGF.VRING.<5>.HEAD.HEAD = 8919224 0 31
DMA_RGF.VRING.<5>.HEAD.HEAD_OVRD = 8919228 0 31
DMA_RGF.VRING.<5>.HEAD.HEAD.head = 8919224 0 15
DMA_RGF.VRING.<5>.HEAD.HEAD.reserved.237 = 8919224 16 31
DMA_RGF.VRING.<5>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919228 0 31
DMA_RGF.VRING.<5>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919228 0 15
DMA_RGF.VRING.<5>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919228 16 30
DMA_RGF.VRING.<5>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919228 31 31
DMA_RGF.VRING.<5>.TAIL.TAIL = 8919232 0 31
DMA_RGF.VRING.<5>.TAIL.TAIL.val = 8919232 0 15
DMA_RGF.VRING.<5>.TAIL.TAIL.reserved.239 = 8919232 16 31
DMA_RGF.VRING.<5>.HEAD_4_RD.HEAD_4_RD = 8919236 0 31
DMA_RGF.VRING.<5>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919240 0 31
DMA_RGF.VRING.<5>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919236 0 15
DMA_RGF.VRING.<5>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919236 16 31
DMA_RGF.VRING.<5>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919240 0 31
DMA_RGF.VRING.<5>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919240 0 15
DMA_RGF.VRING.<5>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919240 16 30
DMA_RGF.VRING.<5>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919240 31 31
DMA_RGF.VRING.<5>.BASE_L.BASE_L = 8919244 0 31
DMA_RGF.VRING.<5>.BASE_L.BASE_L.val = 8919244 0 31
DMA_RGF.VRING.<5>.BASE_H.BASE_H = 8919248 0 31
DMA_RGF.VRING.<5>.BASE_H.BASE_H.reserved.242 = 8919248 0 15
DMA_RGF.VRING.<5>.BASE_H.BASE_H.reserved.243 = 8919248 16 31
DMA_RGF.VRING.<5>.SIZE.SIZE = 8919252 0 31
DMA_RGF.VRING.<5>.SIZE.SIZE.val = 8919252 0 15
DMA_RGF.VRING.<5>.SIZE.SIZE.reserved.244 = 8919252 16 31
DMA_RGF.VRING.<6>.HEAD = 8919256 0 63
DMA_RGF.VRING.<6>.TAIL = 8919264 0 31
DMA_RGF.VRING.<6>.HEAD_4_RD = 8919268 0 63
DMA_RGF.VRING.<6>.BASE_L = 8919276 0 31
DMA_RGF.VRING.<6>.BASE_H = 8919280 0 31
DMA_RGF.VRING.<6>.SIZE = 8919284 0 31
DMA_RGF.VRING.<6>.HEAD.HEAD = 8919256 0 31
DMA_RGF.VRING.<6>.HEAD.HEAD_OVRD = 8919260 0 31
DMA_RGF.VRING.<6>.HEAD.HEAD.head = 8919256 0 15
DMA_RGF.VRING.<6>.HEAD.HEAD.reserved.237 = 8919256 16 31
DMA_RGF.VRING.<6>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919260 0 31
DMA_RGF.VRING.<6>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919260 0 15
DMA_RGF.VRING.<6>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919260 16 30
DMA_RGF.VRING.<6>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919260 31 31
DMA_RGF.VRING.<6>.TAIL.TAIL = 8919264 0 31
DMA_RGF.VRING.<6>.TAIL.TAIL.val = 8919264 0 15
DMA_RGF.VRING.<6>.TAIL.TAIL.reserved.239 = 8919264 16 31
DMA_RGF.VRING.<6>.HEAD_4_RD.HEAD_4_RD = 8919268 0 31
DMA_RGF.VRING.<6>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919272 0 31
DMA_RGF.VRING.<6>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919268 0 15
DMA_RGF.VRING.<6>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919268 16 31
DMA_RGF.VRING.<6>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919272 0 31
DMA_RGF.VRING.<6>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919272 0 15
DMA_RGF.VRING.<6>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919272 16 30
DMA_RGF.VRING.<6>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919272 31 31
DMA_RGF.VRING.<6>.BASE_L.BASE_L = 8919276 0 31
DMA_RGF.VRING.<6>.BASE_L.BASE_L.val = 8919276 0 31
DMA_RGF.VRING.<6>.BASE_H.BASE_H = 8919280 0 31
DMA_RGF.VRING.<6>.BASE_H.BASE_H.reserved.242 = 8919280 0 15
DMA_RGF.VRING.<6>.BASE_H.BASE_H.reserved.243 = 8919280 16 31
DMA_RGF.VRING.<6>.SIZE.SIZE = 8919284 0 31
DMA_RGF.VRING.<6>.SIZE.SIZE.val = 8919284 0 15
DMA_RGF.VRING.<6>.SIZE.SIZE.reserved.244 = 8919284 16 31
DMA_RGF.VRING.<7>.HEAD = 8919288 0 63
DMA_RGF.VRING.<7>.TAIL = 8919296 0 31
DMA_RGF.VRING.<7>.HEAD_4_RD = 8919300 0 63
DMA_RGF.VRING.<7>.BASE_L = 8919308 0 31
DMA_RGF.VRING.<7>.BASE_H = 8919312 0 31
DMA_RGF.VRING.<7>.SIZE = 8919316 0 31
DMA_RGF.VRING.<7>.HEAD.HEAD = 8919288 0 31
DMA_RGF.VRING.<7>.HEAD.HEAD_OVRD = 8919292 0 31
DMA_RGF.VRING.<7>.HEAD.HEAD.head = 8919288 0 15
DMA_RGF.VRING.<7>.HEAD.HEAD.reserved.237 = 8919288 16 31
DMA_RGF.VRING.<7>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919292 0 31
DMA_RGF.VRING.<7>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919292 0 15
DMA_RGF.VRING.<7>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919292 16 30
DMA_RGF.VRING.<7>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919292 31 31
DMA_RGF.VRING.<7>.TAIL.TAIL = 8919296 0 31
DMA_RGF.VRING.<7>.TAIL.TAIL.val = 8919296 0 15
DMA_RGF.VRING.<7>.TAIL.TAIL.reserved.239 = 8919296 16 31
DMA_RGF.VRING.<7>.HEAD_4_RD.HEAD_4_RD = 8919300 0 31
DMA_RGF.VRING.<7>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919304 0 31
DMA_RGF.VRING.<7>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919300 0 15
DMA_RGF.VRING.<7>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919300 16 31
DMA_RGF.VRING.<7>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919304 0 31
DMA_RGF.VRING.<7>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919304 0 15
DMA_RGF.VRING.<7>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919304 16 30
DMA_RGF.VRING.<7>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919304 31 31
DMA_RGF.VRING.<7>.BASE_L.BASE_L = 8919308 0 31
DMA_RGF.VRING.<7>.BASE_L.BASE_L.val = 8919308 0 31
DMA_RGF.VRING.<7>.BASE_H.BASE_H = 8919312 0 31
DMA_RGF.VRING.<7>.BASE_H.BASE_H.reserved.242 = 8919312 0 15
DMA_RGF.VRING.<7>.BASE_H.BASE_H.reserved.243 = 8919312 16 31
DMA_RGF.VRING.<7>.SIZE.SIZE = 8919316 0 31
DMA_RGF.VRING.<7>.SIZE.SIZE.val = 8919316 0 15
DMA_RGF.VRING.<7>.SIZE.SIZE.reserved.244 = 8919316 16 31
DMA_RGF.VRING.<8>.HEAD = 8919320 0 63
DMA_RGF.VRING.<8>.TAIL = 8919328 0 31
DMA_RGF.VRING.<8>.HEAD_4_RD = 8919332 0 63
DMA_RGF.VRING.<8>.BASE_L = 8919340 0 31
DMA_RGF.VRING.<8>.BASE_H = 8919344 0 31
DMA_RGF.VRING.<8>.SIZE = 8919348 0 31
DMA_RGF.VRING.<8>.HEAD.HEAD = 8919320 0 31
DMA_RGF.VRING.<8>.HEAD.HEAD_OVRD = 8919324 0 31
DMA_RGF.VRING.<8>.HEAD.HEAD.head = 8919320 0 15
DMA_RGF.VRING.<8>.HEAD.HEAD.reserved.237 = 8919320 16 31
DMA_RGF.VRING.<8>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919324 0 31
DMA_RGF.VRING.<8>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919324 0 15
DMA_RGF.VRING.<8>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919324 16 30
DMA_RGF.VRING.<8>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919324 31 31
DMA_RGF.VRING.<8>.TAIL.TAIL = 8919328 0 31
DMA_RGF.VRING.<8>.TAIL.TAIL.val = 8919328 0 15
DMA_RGF.VRING.<8>.TAIL.TAIL.reserved.239 = 8919328 16 31
DMA_RGF.VRING.<8>.HEAD_4_RD.HEAD_4_RD = 8919332 0 31
DMA_RGF.VRING.<8>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919336 0 31
DMA_RGF.VRING.<8>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919332 0 15
DMA_RGF.VRING.<8>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919332 16 31
DMA_RGF.VRING.<8>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919336 0 31
DMA_RGF.VRING.<8>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919336 0 15
DMA_RGF.VRING.<8>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919336 16 30
DMA_RGF.VRING.<8>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919336 31 31
DMA_RGF.VRING.<8>.BASE_L.BASE_L = 8919340 0 31
DMA_RGF.VRING.<8>.BASE_L.BASE_L.val = 8919340 0 31
DMA_RGF.VRING.<8>.BASE_H.BASE_H = 8919344 0 31
DMA_RGF.VRING.<8>.BASE_H.BASE_H.reserved.242 = 8919344 0 15
DMA_RGF.VRING.<8>.BASE_H.BASE_H.reserved.243 = 8919344 16 31
DMA_RGF.VRING.<8>.SIZE.SIZE = 8919348 0 31
DMA_RGF.VRING.<8>.SIZE.SIZE.val = 8919348 0 15
DMA_RGF.VRING.<8>.SIZE.SIZE.reserved.244 = 8919348 16 31
DMA_RGF.VRING.<9>.HEAD = 8919352 0 63
DMA_RGF.VRING.<9>.TAIL = 8919360 0 31
DMA_RGF.VRING.<9>.HEAD_4_RD = 8919364 0 63
DMA_RGF.VRING.<9>.BASE_L = 8919372 0 31
DMA_RGF.VRING.<9>.BASE_H = 8919376 0 31
DMA_RGF.VRING.<9>.SIZE = 8919380 0 31
DMA_RGF.VRING.<9>.HEAD.HEAD = 8919352 0 31
DMA_RGF.VRING.<9>.HEAD.HEAD_OVRD = 8919356 0 31
DMA_RGF.VRING.<9>.HEAD.HEAD.head = 8919352 0 15
DMA_RGF.VRING.<9>.HEAD.HEAD.reserved.237 = 8919352 16 31
DMA_RGF.VRING.<9>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919356 0 31
DMA_RGF.VRING.<9>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919356 0 15
DMA_RGF.VRING.<9>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919356 16 30
DMA_RGF.VRING.<9>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919356 31 31
DMA_RGF.VRING.<9>.TAIL.TAIL = 8919360 0 31
DMA_RGF.VRING.<9>.TAIL.TAIL.val = 8919360 0 15
DMA_RGF.VRING.<9>.TAIL.TAIL.reserved.239 = 8919360 16 31
DMA_RGF.VRING.<9>.HEAD_4_RD.HEAD_4_RD = 8919364 0 31
DMA_RGF.VRING.<9>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919368 0 31
DMA_RGF.VRING.<9>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919364 0 15
DMA_RGF.VRING.<9>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919364 16 31
DMA_RGF.VRING.<9>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919368 0 31
DMA_RGF.VRING.<9>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919368 0 15
DMA_RGF.VRING.<9>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919368 16 30
DMA_RGF.VRING.<9>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919368 31 31
DMA_RGF.VRING.<9>.BASE_L.BASE_L = 8919372 0 31
DMA_RGF.VRING.<9>.BASE_L.BASE_L.val = 8919372 0 31
DMA_RGF.VRING.<9>.BASE_H.BASE_H = 8919376 0 31
DMA_RGF.VRING.<9>.BASE_H.BASE_H.reserved.242 = 8919376 0 15
DMA_RGF.VRING.<9>.BASE_H.BASE_H.reserved.243 = 8919376 16 31
DMA_RGF.VRING.<9>.SIZE.SIZE = 8919380 0 31
DMA_RGF.VRING.<9>.SIZE.SIZE.val = 8919380 0 15
DMA_RGF.VRING.<9>.SIZE.SIZE.reserved.244 = 8919380 16 31
DMA_RGF.VRING.<10>.HEAD = 8919384 0 63
DMA_RGF.VRING.<10>.TAIL = 8919392 0 31
DMA_RGF.VRING.<10>.HEAD_4_RD = 8919396 0 63
DMA_RGF.VRING.<10>.BASE_L = 8919404 0 31
DMA_RGF.VRING.<10>.BASE_H = 8919408 0 31
DMA_RGF.VRING.<10>.SIZE = 8919412 0 31
DMA_RGF.VRING.<10>.HEAD.HEAD = 8919384 0 31
DMA_RGF.VRING.<10>.HEAD.HEAD_OVRD = 8919388 0 31
DMA_RGF.VRING.<10>.HEAD.HEAD.head = 8919384 0 15
DMA_RGF.VRING.<10>.HEAD.HEAD.reserved.237 = 8919384 16 31
DMA_RGF.VRING.<10>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919388 0 31
DMA_RGF.VRING.<10>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919388 0 15
DMA_RGF.VRING.<10>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919388 16 30
DMA_RGF.VRING.<10>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919388 31 31
DMA_RGF.VRING.<10>.TAIL.TAIL = 8919392 0 31
DMA_RGF.VRING.<10>.TAIL.TAIL.val = 8919392 0 15
DMA_RGF.VRING.<10>.TAIL.TAIL.reserved.239 = 8919392 16 31
DMA_RGF.VRING.<10>.HEAD_4_RD.HEAD_4_RD = 8919396 0 31
DMA_RGF.VRING.<10>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919400 0 31
DMA_RGF.VRING.<10>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919396 0 15
DMA_RGF.VRING.<10>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919396 16 31
DMA_RGF.VRING.<10>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919400 0 31
DMA_RGF.VRING.<10>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919400 0 15
DMA_RGF.VRING.<10>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919400 16 30
DMA_RGF.VRING.<10>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919400 31 31
DMA_RGF.VRING.<10>.BASE_L.BASE_L = 8919404 0 31
DMA_RGF.VRING.<10>.BASE_L.BASE_L.val = 8919404 0 31
DMA_RGF.VRING.<10>.BASE_H.BASE_H = 8919408 0 31
DMA_RGF.VRING.<10>.BASE_H.BASE_H.reserved.242 = 8919408 0 15
DMA_RGF.VRING.<10>.BASE_H.BASE_H.reserved.243 = 8919408 16 31
DMA_RGF.VRING.<10>.SIZE.SIZE = 8919412 0 31
DMA_RGF.VRING.<10>.SIZE.SIZE.val = 8919412 0 15
DMA_RGF.VRING.<10>.SIZE.SIZE.reserved.244 = 8919412 16 31
DMA_RGF.VRING.<11>.HEAD = 8919416 0 63
DMA_RGF.VRING.<11>.TAIL = 8919424 0 31
DMA_RGF.VRING.<11>.HEAD_4_RD = 8919428 0 63
DMA_RGF.VRING.<11>.BASE_L = 8919436 0 31
DMA_RGF.VRING.<11>.BASE_H = 8919440 0 31
DMA_RGF.VRING.<11>.SIZE = 8919444 0 31
DMA_RGF.VRING.<11>.HEAD.HEAD = 8919416 0 31
DMA_RGF.VRING.<11>.HEAD.HEAD_OVRD = 8919420 0 31
DMA_RGF.VRING.<11>.HEAD.HEAD.head = 8919416 0 15
DMA_RGF.VRING.<11>.HEAD.HEAD.reserved.237 = 8919416 16 31
DMA_RGF.VRING.<11>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919420 0 31
DMA_RGF.VRING.<11>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919420 0 15
DMA_RGF.VRING.<11>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919420 16 30
DMA_RGF.VRING.<11>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919420 31 31
DMA_RGF.VRING.<11>.TAIL.TAIL = 8919424 0 31
DMA_RGF.VRING.<11>.TAIL.TAIL.val = 8919424 0 15
DMA_RGF.VRING.<11>.TAIL.TAIL.reserved.239 = 8919424 16 31
DMA_RGF.VRING.<11>.HEAD_4_RD.HEAD_4_RD = 8919428 0 31
DMA_RGF.VRING.<11>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919432 0 31
DMA_RGF.VRING.<11>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919428 0 15
DMA_RGF.VRING.<11>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919428 16 31
DMA_RGF.VRING.<11>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919432 0 31
DMA_RGF.VRING.<11>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919432 0 15
DMA_RGF.VRING.<11>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919432 16 30
DMA_RGF.VRING.<11>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919432 31 31
DMA_RGF.VRING.<11>.BASE_L.BASE_L = 8919436 0 31
DMA_RGF.VRING.<11>.BASE_L.BASE_L.val = 8919436 0 31
DMA_RGF.VRING.<11>.BASE_H.BASE_H = 8919440 0 31
DMA_RGF.VRING.<11>.BASE_H.BASE_H.reserved.242 = 8919440 0 15
DMA_RGF.VRING.<11>.BASE_H.BASE_H.reserved.243 = 8919440 16 31
DMA_RGF.VRING.<11>.SIZE.SIZE = 8919444 0 31
DMA_RGF.VRING.<11>.SIZE.SIZE.val = 8919444 0 15
DMA_RGF.VRING.<11>.SIZE.SIZE.reserved.244 = 8919444 16 31
DMA_RGF.VRING.<12>.HEAD = 8919448 0 63
DMA_RGF.VRING.<12>.TAIL = 8919456 0 31
DMA_RGF.VRING.<12>.HEAD_4_RD = 8919460 0 63
DMA_RGF.VRING.<12>.BASE_L = 8919468 0 31
DMA_RGF.VRING.<12>.BASE_H = 8919472 0 31
DMA_RGF.VRING.<12>.SIZE = 8919476 0 31
DMA_RGF.VRING.<12>.HEAD.HEAD = 8919448 0 31
DMA_RGF.VRING.<12>.HEAD.HEAD_OVRD = 8919452 0 31
DMA_RGF.VRING.<12>.HEAD.HEAD.head = 8919448 0 15
DMA_RGF.VRING.<12>.HEAD.HEAD.reserved.237 = 8919448 16 31
DMA_RGF.VRING.<12>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919452 0 31
DMA_RGF.VRING.<12>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919452 0 15
DMA_RGF.VRING.<12>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919452 16 30
DMA_RGF.VRING.<12>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919452 31 31
DMA_RGF.VRING.<12>.TAIL.TAIL = 8919456 0 31
DMA_RGF.VRING.<12>.TAIL.TAIL.val = 8919456 0 15
DMA_RGF.VRING.<12>.TAIL.TAIL.reserved.239 = 8919456 16 31
DMA_RGF.VRING.<12>.HEAD_4_RD.HEAD_4_RD = 8919460 0 31
DMA_RGF.VRING.<12>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919464 0 31
DMA_RGF.VRING.<12>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919460 0 15
DMA_RGF.VRING.<12>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919460 16 31
DMA_RGF.VRING.<12>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919464 0 31
DMA_RGF.VRING.<12>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919464 0 15
DMA_RGF.VRING.<12>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919464 16 30
DMA_RGF.VRING.<12>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919464 31 31
DMA_RGF.VRING.<12>.BASE_L.BASE_L = 8919468 0 31
DMA_RGF.VRING.<12>.BASE_L.BASE_L.val = 8919468 0 31
DMA_RGF.VRING.<12>.BASE_H.BASE_H = 8919472 0 31
DMA_RGF.VRING.<12>.BASE_H.BASE_H.reserved.242 = 8919472 0 15
DMA_RGF.VRING.<12>.BASE_H.BASE_H.reserved.243 = 8919472 16 31
DMA_RGF.VRING.<12>.SIZE.SIZE = 8919476 0 31
DMA_RGF.VRING.<12>.SIZE.SIZE.val = 8919476 0 15
DMA_RGF.VRING.<12>.SIZE.SIZE.reserved.244 = 8919476 16 31
DMA_RGF.VRING.<13>.HEAD = 8919480 0 63
DMA_RGF.VRING.<13>.TAIL = 8919488 0 31
DMA_RGF.VRING.<13>.HEAD_4_RD = 8919492 0 63
DMA_RGF.VRING.<13>.BASE_L = 8919500 0 31
DMA_RGF.VRING.<13>.BASE_H = 8919504 0 31
DMA_RGF.VRING.<13>.SIZE = 8919508 0 31
DMA_RGF.VRING.<13>.HEAD.HEAD = 8919480 0 31
DMA_RGF.VRING.<13>.HEAD.HEAD_OVRD = 8919484 0 31
DMA_RGF.VRING.<13>.HEAD.HEAD.head = 8919480 0 15
DMA_RGF.VRING.<13>.HEAD.HEAD.reserved.237 = 8919480 16 31
DMA_RGF.VRING.<13>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919484 0 31
DMA_RGF.VRING.<13>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919484 0 15
DMA_RGF.VRING.<13>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919484 16 30
DMA_RGF.VRING.<13>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919484 31 31
DMA_RGF.VRING.<13>.TAIL.TAIL = 8919488 0 31
DMA_RGF.VRING.<13>.TAIL.TAIL.val = 8919488 0 15
DMA_RGF.VRING.<13>.TAIL.TAIL.reserved.239 = 8919488 16 31
DMA_RGF.VRING.<13>.HEAD_4_RD.HEAD_4_RD = 8919492 0 31
DMA_RGF.VRING.<13>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919496 0 31
DMA_RGF.VRING.<13>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919492 0 15
DMA_RGF.VRING.<13>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919492 16 31
DMA_RGF.VRING.<13>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919496 0 31
DMA_RGF.VRING.<13>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919496 0 15
DMA_RGF.VRING.<13>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919496 16 30
DMA_RGF.VRING.<13>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919496 31 31
DMA_RGF.VRING.<13>.BASE_L.BASE_L = 8919500 0 31
DMA_RGF.VRING.<13>.BASE_L.BASE_L.val = 8919500 0 31
DMA_RGF.VRING.<13>.BASE_H.BASE_H = 8919504 0 31
DMA_RGF.VRING.<13>.BASE_H.BASE_H.reserved.242 = 8919504 0 15
DMA_RGF.VRING.<13>.BASE_H.BASE_H.reserved.243 = 8919504 16 31
DMA_RGF.VRING.<13>.SIZE.SIZE = 8919508 0 31
DMA_RGF.VRING.<13>.SIZE.SIZE.val = 8919508 0 15
DMA_RGF.VRING.<13>.SIZE.SIZE.reserved.244 = 8919508 16 31
DMA_RGF.VRING.<14>.HEAD = 8919512 0 63
DMA_RGF.VRING.<14>.TAIL = 8919520 0 31
DMA_RGF.VRING.<14>.HEAD_4_RD = 8919524 0 63
DMA_RGF.VRING.<14>.BASE_L = 8919532 0 31
DMA_RGF.VRING.<14>.BASE_H = 8919536 0 31
DMA_RGF.VRING.<14>.SIZE = 8919540 0 31
DMA_RGF.VRING.<14>.HEAD.HEAD = 8919512 0 31
DMA_RGF.VRING.<14>.HEAD.HEAD_OVRD = 8919516 0 31
DMA_RGF.VRING.<14>.HEAD.HEAD.head = 8919512 0 15
DMA_RGF.VRING.<14>.HEAD.HEAD.reserved.237 = 8919512 16 31
DMA_RGF.VRING.<14>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919516 0 31
DMA_RGF.VRING.<14>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919516 0 15
DMA_RGF.VRING.<14>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919516 16 30
DMA_RGF.VRING.<14>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919516 31 31
DMA_RGF.VRING.<14>.TAIL.TAIL = 8919520 0 31
DMA_RGF.VRING.<14>.TAIL.TAIL.val = 8919520 0 15
DMA_RGF.VRING.<14>.TAIL.TAIL.reserved.239 = 8919520 16 31
DMA_RGF.VRING.<14>.HEAD_4_RD.HEAD_4_RD = 8919524 0 31
DMA_RGF.VRING.<14>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919528 0 31
DMA_RGF.VRING.<14>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919524 0 15
DMA_RGF.VRING.<14>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919524 16 31
DMA_RGF.VRING.<14>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919528 0 31
DMA_RGF.VRING.<14>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919528 0 15
DMA_RGF.VRING.<14>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919528 16 30
DMA_RGF.VRING.<14>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919528 31 31
DMA_RGF.VRING.<14>.BASE_L.BASE_L = 8919532 0 31
DMA_RGF.VRING.<14>.BASE_L.BASE_L.val = 8919532 0 31
DMA_RGF.VRING.<14>.BASE_H.BASE_H = 8919536 0 31
DMA_RGF.VRING.<14>.BASE_H.BASE_H.reserved.242 = 8919536 0 15
DMA_RGF.VRING.<14>.BASE_H.BASE_H.reserved.243 = 8919536 16 31
DMA_RGF.VRING.<14>.SIZE.SIZE = 8919540 0 31
DMA_RGF.VRING.<14>.SIZE.SIZE.val = 8919540 0 15
DMA_RGF.VRING.<14>.SIZE.SIZE.reserved.244 = 8919540 16 31
DMA_RGF.VRING.<15>.HEAD = 8919544 0 63
DMA_RGF.VRING.<15>.TAIL = 8919552 0 31
DMA_RGF.VRING.<15>.HEAD_4_RD = 8919556 0 63
DMA_RGF.VRING.<15>.BASE_L = 8919564 0 31
DMA_RGF.VRING.<15>.BASE_H = 8919568 0 31
DMA_RGF.VRING.<15>.SIZE = 8919572 0 31
DMA_RGF.VRING.<15>.HEAD.HEAD = 8919544 0 31
DMA_RGF.VRING.<15>.HEAD.HEAD_OVRD = 8919548 0 31
DMA_RGF.VRING.<15>.HEAD.HEAD.head = 8919544 0 15
DMA_RGF.VRING.<15>.HEAD.HEAD.reserved.237 = 8919544 16 31
DMA_RGF.VRING.<15>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919548 0 31
DMA_RGF.VRING.<15>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919548 0 15
DMA_RGF.VRING.<15>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919548 16 30
DMA_RGF.VRING.<15>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919548 31 31
DMA_RGF.VRING.<15>.TAIL.TAIL = 8919552 0 31
DMA_RGF.VRING.<15>.TAIL.TAIL.val = 8919552 0 15
DMA_RGF.VRING.<15>.TAIL.TAIL.reserved.239 = 8919552 16 31
DMA_RGF.VRING.<15>.HEAD_4_RD.HEAD_4_RD = 8919556 0 31
DMA_RGF.VRING.<15>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919560 0 31
DMA_RGF.VRING.<15>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919556 0 15
DMA_RGF.VRING.<15>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919556 16 31
DMA_RGF.VRING.<15>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919560 0 31
DMA_RGF.VRING.<15>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919560 0 15
DMA_RGF.VRING.<15>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919560 16 30
DMA_RGF.VRING.<15>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919560 31 31
DMA_RGF.VRING.<15>.BASE_L.BASE_L = 8919564 0 31
DMA_RGF.VRING.<15>.BASE_L.BASE_L.val = 8919564 0 31
DMA_RGF.VRING.<15>.BASE_H.BASE_H = 8919568 0 31
DMA_RGF.VRING.<15>.BASE_H.BASE_H.reserved.242 = 8919568 0 15
DMA_RGF.VRING.<15>.BASE_H.BASE_H.reserved.243 = 8919568 16 31
DMA_RGF.VRING.<15>.SIZE.SIZE = 8919572 0 31
DMA_RGF.VRING.<15>.SIZE.SIZE.val = 8919572 0 15
DMA_RGF.VRING.<15>.SIZE.SIZE.reserved.244 = 8919572 16 31
DMA_RGF.VRING.<16>.HEAD = 8919576 0 63
DMA_RGF.VRING.<16>.TAIL = 8919584 0 31
DMA_RGF.VRING.<16>.HEAD_4_RD = 8919588 0 63
DMA_RGF.VRING.<16>.BASE_L = 8919596 0 31
DMA_RGF.VRING.<16>.BASE_H = 8919600 0 31
DMA_RGF.VRING.<16>.SIZE = 8919604 0 31
DMA_RGF.VRING.<16>.HEAD.HEAD = 8919576 0 31
DMA_RGF.VRING.<16>.HEAD.HEAD_OVRD = 8919580 0 31
DMA_RGF.VRING.<16>.HEAD.HEAD.head = 8919576 0 15
DMA_RGF.VRING.<16>.HEAD.HEAD.reserved.237 = 8919576 16 31
DMA_RGF.VRING.<16>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919580 0 31
DMA_RGF.VRING.<16>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919580 0 15
DMA_RGF.VRING.<16>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919580 16 30
DMA_RGF.VRING.<16>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919580 31 31
DMA_RGF.VRING.<16>.TAIL.TAIL = 8919584 0 31
DMA_RGF.VRING.<16>.TAIL.TAIL.val = 8919584 0 15
DMA_RGF.VRING.<16>.TAIL.TAIL.reserved.239 = 8919584 16 31
DMA_RGF.VRING.<16>.HEAD_4_RD.HEAD_4_RD = 8919588 0 31
DMA_RGF.VRING.<16>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919592 0 31
DMA_RGF.VRING.<16>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919588 0 15
DMA_RGF.VRING.<16>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919588 16 31
DMA_RGF.VRING.<16>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919592 0 31
DMA_RGF.VRING.<16>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919592 0 15
DMA_RGF.VRING.<16>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919592 16 30
DMA_RGF.VRING.<16>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919592 31 31
DMA_RGF.VRING.<16>.BASE_L.BASE_L = 8919596 0 31
DMA_RGF.VRING.<16>.BASE_L.BASE_L.val = 8919596 0 31
DMA_RGF.VRING.<16>.BASE_H.BASE_H = 8919600 0 31
DMA_RGF.VRING.<16>.BASE_H.BASE_H.reserved.242 = 8919600 0 15
DMA_RGF.VRING.<16>.BASE_H.BASE_H.reserved.243 = 8919600 16 31
DMA_RGF.VRING.<16>.SIZE.SIZE = 8919604 0 31
DMA_RGF.VRING.<16>.SIZE.SIZE.val = 8919604 0 15
DMA_RGF.VRING.<16>.SIZE.SIZE.reserved.244 = 8919604 16 31
DMA_RGF.VRING.<17>.HEAD = 8919608 0 63
DMA_RGF.VRING.<17>.TAIL = 8919616 0 31
DMA_RGF.VRING.<17>.HEAD_4_RD = 8919620 0 63
DMA_RGF.VRING.<17>.BASE_L = 8919628 0 31
DMA_RGF.VRING.<17>.BASE_H = 8919632 0 31
DMA_RGF.VRING.<17>.SIZE = 8919636 0 31
DMA_RGF.VRING.<17>.HEAD.HEAD = 8919608 0 31
DMA_RGF.VRING.<17>.HEAD.HEAD_OVRD = 8919612 0 31
DMA_RGF.VRING.<17>.HEAD.HEAD.head = 8919608 0 15
DMA_RGF.VRING.<17>.HEAD.HEAD.reserved.237 = 8919608 16 31
DMA_RGF.VRING.<17>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919612 0 31
DMA_RGF.VRING.<17>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919612 0 15
DMA_RGF.VRING.<17>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919612 16 30
DMA_RGF.VRING.<17>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919612 31 31
DMA_RGF.VRING.<17>.TAIL.TAIL = 8919616 0 31
DMA_RGF.VRING.<17>.TAIL.TAIL.val = 8919616 0 15
DMA_RGF.VRING.<17>.TAIL.TAIL.reserved.239 = 8919616 16 31
DMA_RGF.VRING.<17>.HEAD_4_RD.HEAD_4_RD = 8919620 0 31
DMA_RGF.VRING.<17>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919624 0 31
DMA_RGF.VRING.<17>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919620 0 15
DMA_RGF.VRING.<17>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919620 16 31
DMA_RGF.VRING.<17>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919624 0 31
DMA_RGF.VRING.<17>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919624 0 15
DMA_RGF.VRING.<17>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919624 16 30
DMA_RGF.VRING.<17>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919624 31 31
DMA_RGF.VRING.<17>.BASE_L.BASE_L = 8919628 0 31
DMA_RGF.VRING.<17>.BASE_L.BASE_L.val = 8919628 0 31
DMA_RGF.VRING.<17>.BASE_H.BASE_H = 8919632 0 31
DMA_RGF.VRING.<17>.BASE_H.BASE_H.reserved.242 = 8919632 0 15
DMA_RGF.VRING.<17>.BASE_H.BASE_H.reserved.243 = 8919632 16 31
DMA_RGF.VRING.<17>.SIZE.SIZE = 8919636 0 31
DMA_RGF.VRING.<17>.SIZE.SIZE.val = 8919636 0 15
DMA_RGF.VRING.<17>.SIZE.SIZE.reserved.244 = 8919636 16 31
DMA_RGF.VRING.<18>.HEAD = 8919640 0 63
DMA_RGF.VRING.<18>.TAIL = 8919648 0 31
DMA_RGF.VRING.<18>.HEAD_4_RD = 8919652 0 63
DMA_RGF.VRING.<18>.BASE_L = 8919660 0 31
DMA_RGF.VRING.<18>.BASE_H = 8919664 0 31
DMA_RGF.VRING.<18>.SIZE = 8919668 0 31
DMA_RGF.VRING.<18>.HEAD.HEAD = 8919640 0 31
DMA_RGF.VRING.<18>.HEAD.HEAD_OVRD = 8919644 0 31
DMA_RGF.VRING.<18>.HEAD.HEAD.head = 8919640 0 15
DMA_RGF.VRING.<18>.HEAD.HEAD.reserved.237 = 8919640 16 31
DMA_RGF.VRING.<18>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919644 0 31
DMA_RGF.VRING.<18>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919644 0 15
DMA_RGF.VRING.<18>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919644 16 30
DMA_RGF.VRING.<18>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919644 31 31
DMA_RGF.VRING.<18>.TAIL.TAIL = 8919648 0 31
DMA_RGF.VRING.<18>.TAIL.TAIL.val = 8919648 0 15
DMA_RGF.VRING.<18>.TAIL.TAIL.reserved.239 = 8919648 16 31
DMA_RGF.VRING.<18>.HEAD_4_RD.HEAD_4_RD = 8919652 0 31
DMA_RGF.VRING.<18>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919656 0 31
DMA_RGF.VRING.<18>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919652 0 15
DMA_RGF.VRING.<18>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919652 16 31
DMA_RGF.VRING.<18>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919656 0 31
DMA_RGF.VRING.<18>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919656 0 15
DMA_RGF.VRING.<18>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919656 16 30
DMA_RGF.VRING.<18>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919656 31 31
DMA_RGF.VRING.<18>.BASE_L.BASE_L = 8919660 0 31
DMA_RGF.VRING.<18>.BASE_L.BASE_L.val = 8919660 0 31
DMA_RGF.VRING.<18>.BASE_H.BASE_H = 8919664 0 31
DMA_RGF.VRING.<18>.BASE_H.BASE_H.reserved.242 = 8919664 0 15
DMA_RGF.VRING.<18>.BASE_H.BASE_H.reserved.243 = 8919664 16 31
DMA_RGF.VRING.<18>.SIZE.SIZE = 8919668 0 31
DMA_RGF.VRING.<18>.SIZE.SIZE.val = 8919668 0 15
DMA_RGF.VRING.<18>.SIZE.SIZE.reserved.244 = 8919668 16 31
DMA_RGF.VRING.<19>.HEAD = 8919672 0 63
DMA_RGF.VRING.<19>.TAIL = 8919680 0 31
DMA_RGF.VRING.<19>.HEAD_4_RD = 8919684 0 63
DMA_RGF.VRING.<19>.BASE_L = 8919692 0 31
DMA_RGF.VRING.<19>.BASE_H = 8919696 0 31
DMA_RGF.VRING.<19>.SIZE = 8919700 0 31
DMA_RGF.VRING.<19>.HEAD.HEAD = 8919672 0 31
DMA_RGF.VRING.<19>.HEAD.HEAD_OVRD = 8919676 0 31
DMA_RGF.VRING.<19>.HEAD.HEAD.head = 8919672 0 15
DMA_RGF.VRING.<19>.HEAD.HEAD.reserved.237 = 8919672 16 31
DMA_RGF.VRING.<19>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919676 0 31
DMA_RGF.VRING.<19>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919676 0 15
DMA_RGF.VRING.<19>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919676 16 30
DMA_RGF.VRING.<19>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919676 31 31
DMA_RGF.VRING.<19>.TAIL.TAIL = 8919680 0 31
DMA_RGF.VRING.<19>.TAIL.TAIL.val = 8919680 0 15
DMA_RGF.VRING.<19>.TAIL.TAIL.reserved.239 = 8919680 16 31
DMA_RGF.VRING.<19>.HEAD_4_RD.HEAD_4_RD = 8919684 0 31
DMA_RGF.VRING.<19>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919688 0 31
DMA_RGF.VRING.<19>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919684 0 15
DMA_RGF.VRING.<19>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919684 16 31
DMA_RGF.VRING.<19>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919688 0 31
DMA_RGF.VRING.<19>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919688 0 15
DMA_RGF.VRING.<19>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919688 16 30
DMA_RGF.VRING.<19>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919688 31 31
DMA_RGF.VRING.<19>.BASE_L.BASE_L = 8919692 0 31
DMA_RGF.VRING.<19>.BASE_L.BASE_L.val = 8919692 0 31
DMA_RGF.VRING.<19>.BASE_H.BASE_H = 8919696 0 31
DMA_RGF.VRING.<19>.BASE_H.BASE_H.reserved.242 = 8919696 0 15
DMA_RGF.VRING.<19>.BASE_H.BASE_H.reserved.243 = 8919696 16 31
DMA_RGF.VRING.<19>.SIZE.SIZE = 8919700 0 31
DMA_RGF.VRING.<19>.SIZE.SIZE.val = 8919700 0 15
DMA_RGF.VRING.<19>.SIZE.SIZE.reserved.244 = 8919700 16 31
DMA_RGF.VRING.<20>.HEAD = 8919704 0 63
DMA_RGF.VRING.<20>.TAIL = 8919712 0 31
DMA_RGF.VRING.<20>.HEAD_4_RD = 8919716 0 63
DMA_RGF.VRING.<20>.BASE_L = 8919724 0 31
DMA_RGF.VRING.<20>.BASE_H = 8919728 0 31
DMA_RGF.VRING.<20>.SIZE = 8919732 0 31
DMA_RGF.VRING.<20>.HEAD.HEAD = 8919704 0 31
DMA_RGF.VRING.<20>.HEAD.HEAD_OVRD = 8919708 0 31
DMA_RGF.VRING.<20>.HEAD.HEAD.head = 8919704 0 15
DMA_RGF.VRING.<20>.HEAD.HEAD.reserved.237 = 8919704 16 31
DMA_RGF.VRING.<20>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919708 0 31
DMA_RGF.VRING.<20>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919708 0 15
DMA_RGF.VRING.<20>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919708 16 30
DMA_RGF.VRING.<20>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919708 31 31
DMA_RGF.VRING.<20>.TAIL.TAIL = 8919712 0 31
DMA_RGF.VRING.<20>.TAIL.TAIL.val = 8919712 0 15
DMA_RGF.VRING.<20>.TAIL.TAIL.reserved.239 = 8919712 16 31
DMA_RGF.VRING.<20>.HEAD_4_RD.HEAD_4_RD = 8919716 0 31
DMA_RGF.VRING.<20>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919720 0 31
DMA_RGF.VRING.<20>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919716 0 15
DMA_RGF.VRING.<20>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919716 16 31
DMA_RGF.VRING.<20>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919720 0 31
DMA_RGF.VRING.<20>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919720 0 15
DMA_RGF.VRING.<20>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919720 16 30
DMA_RGF.VRING.<20>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919720 31 31
DMA_RGF.VRING.<20>.BASE_L.BASE_L = 8919724 0 31
DMA_RGF.VRING.<20>.BASE_L.BASE_L.val = 8919724 0 31
DMA_RGF.VRING.<20>.BASE_H.BASE_H = 8919728 0 31
DMA_RGF.VRING.<20>.BASE_H.BASE_H.reserved.242 = 8919728 0 15
DMA_RGF.VRING.<20>.BASE_H.BASE_H.reserved.243 = 8919728 16 31
DMA_RGF.VRING.<20>.SIZE.SIZE = 8919732 0 31
DMA_RGF.VRING.<20>.SIZE.SIZE.val = 8919732 0 15
DMA_RGF.VRING.<20>.SIZE.SIZE.reserved.244 = 8919732 16 31
DMA_RGF.VRING.<21>.HEAD = 8919736 0 63
DMA_RGF.VRING.<21>.TAIL = 8919744 0 31
DMA_RGF.VRING.<21>.HEAD_4_RD = 8919748 0 63
DMA_RGF.VRING.<21>.BASE_L = 8919756 0 31
DMA_RGF.VRING.<21>.BASE_H = 8919760 0 31
DMA_RGF.VRING.<21>.SIZE = 8919764 0 31
DMA_RGF.VRING.<21>.HEAD.HEAD = 8919736 0 31
DMA_RGF.VRING.<21>.HEAD.HEAD_OVRD = 8919740 0 31
DMA_RGF.VRING.<21>.HEAD.HEAD.head = 8919736 0 15
DMA_RGF.VRING.<21>.HEAD.HEAD.reserved.237 = 8919736 16 31
DMA_RGF.VRING.<21>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919740 0 31
DMA_RGF.VRING.<21>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919740 0 15
DMA_RGF.VRING.<21>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919740 16 30
DMA_RGF.VRING.<21>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919740 31 31
DMA_RGF.VRING.<21>.TAIL.TAIL = 8919744 0 31
DMA_RGF.VRING.<21>.TAIL.TAIL.val = 8919744 0 15
DMA_RGF.VRING.<21>.TAIL.TAIL.reserved.239 = 8919744 16 31
DMA_RGF.VRING.<21>.HEAD_4_RD.HEAD_4_RD = 8919748 0 31
DMA_RGF.VRING.<21>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919752 0 31
DMA_RGF.VRING.<21>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919748 0 15
DMA_RGF.VRING.<21>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919748 16 31
DMA_RGF.VRING.<21>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919752 0 31
DMA_RGF.VRING.<21>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919752 0 15
DMA_RGF.VRING.<21>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919752 16 30
DMA_RGF.VRING.<21>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919752 31 31
DMA_RGF.VRING.<21>.BASE_L.BASE_L = 8919756 0 31
DMA_RGF.VRING.<21>.BASE_L.BASE_L.val = 8919756 0 31
DMA_RGF.VRING.<21>.BASE_H.BASE_H = 8919760 0 31
DMA_RGF.VRING.<21>.BASE_H.BASE_H.reserved.242 = 8919760 0 15
DMA_RGF.VRING.<21>.BASE_H.BASE_H.reserved.243 = 8919760 16 31
DMA_RGF.VRING.<21>.SIZE.SIZE = 8919764 0 31
DMA_RGF.VRING.<21>.SIZE.SIZE.val = 8919764 0 15
DMA_RGF.VRING.<21>.SIZE.SIZE.reserved.244 = 8919764 16 31
DMA_RGF.VRING.<22>.HEAD = 8919768 0 63
DMA_RGF.VRING.<22>.TAIL = 8919776 0 31
DMA_RGF.VRING.<22>.HEAD_4_RD = 8919780 0 63
DMA_RGF.VRING.<22>.BASE_L = 8919788 0 31
DMA_RGF.VRING.<22>.BASE_H = 8919792 0 31
DMA_RGF.VRING.<22>.SIZE = 8919796 0 31
DMA_RGF.VRING.<22>.HEAD.HEAD = 8919768 0 31
DMA_RGF.VRING.<22>.HEAD.HEAD_OVRD = 8919772 0 31
DMA_RGF.VRING.<22>.HEAD.HEAD.head = 8919768 0 15
DMA_RGF.VRING.<22>.HEAD.HEAD.reserved.237 = 8919768 16 31
DMA_RGF.VRING.<22>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919772 0 31
DMA_RGF.VRING.<22>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919772 0 15
DMA_RGF.VRING.<22>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919772 16 30
DMA_RGF.VRING.<22>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919772 31 31
DMA_RGF.VRING.<22>.TAIL.TAIL = 8919776 0 31
DMA_RGF.VRING.<22>.TAIL.TAIL.val = 8919776 0 15
DMA_RGF.VRING.<22>.TAIL.TAIL.reserved.239 = 8919776 16 31
DMA_RGF.VRING.<22>.HEAD_4_RD.HEAD_4_RD = 8919780 0 31
DMA_RGF.VRING.<22>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919784 0 31
DMA_RGF.VRING.<22>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919780 0 15
DMA_RGF.VRING.<22>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919780 16 31
DMA_RGF.VRING.<22>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919784 0 31
DMA_RGF.VRING.<22>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919784 0 15
DMA_RGF.VRING.<22>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919784 16 30
DMA_RGF.VRING.<22>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919784 31 31
DMA_RGF.VRING.<22>.BASE_L.BASE_L = 8919788 0 31
DMA_RGF.VRING.<22>.BASE_L.BASE_L.val = 8919788 0 31
DMA_RGF.VRING.<22>.BASE_H.BASE_H = 8919792 0 31
DMA_RGF.VRING.<22>.BASE_H.BASE_H.reserved.242 = 8919792 0 15
DMA_RGF.VRING.<22>.BASE_H.BASE_H.reserved.243 = 8919792 16 31
DMA_RGF.VRING.<22>.SIZE.SIZE = 8919796 0 31
DMA_RGF.VRING.<22>.SIZE.SIZE.val = 8919796 0 15
DMA_RGF.VRING.<22>.SIZE.SIZE.reserved.244 = 8919796 16 31
DMA_RGF.VRING.<23>.HEAD = 8919800 0 63
DMA_RGF.VRING.<23>.TAIL = 8919808 0 31
DMA_RGF.VRING.<23>.HEAD_4_RD = 8919812 0 63
DMA_RGF.VRING.<23>.BASE_L = 8919820 0 31
DMA_RGF.VRING.<23>.BASE_H = 8919824 0 31
DMA_RGF.VRING.<23>.SIZE = 8919828 0 31
DMA_RGF.VRING.<23>.HEAD.HEAD = 8919800 0 31
DMA_RGF.VRING.<23>.HEAD.HEAD_OVRD = 8919804 0 31
DMA_RGF.VRING.<23>.HEAD.HEAD.head = 8919800 0 15
DMA_RGF.VRING.<23>.HEAD.HEAD.reserved.237 = 8919800 16 31
DMA_RGF.VRING.<23>.HEAD.HEAD_OVRD.HEAD_OVRD = 8919804 0 31
DMA_RGF.VRING.<23>.HEAD.HEAD_OVRD.HEAD_OVRD.data = 8919804 0 15
DMA_RGF.VRING.<23>.HEAD.HEAD_OVRD.HEAD_OVRD.reserved.238 = 8919804 16 30
DMA_RGF.VRING.<23>.HEAD.HEAD_OVRD.HEAD_OVRD.wr_en = 8919804 31 31
DMA_RGF.VRING.<23>.TAIL.TAIL = 8919808 0 31
DMA_RGF.VRING.<23>.TAIL.TAIL.val = 8919808 0 15
DMA_RGF.VRING.<23>.TAIL.TAIL.reserved.239 = 8919808 16 31
DMA_RGF.VRING.<23>.HEAD_4_RD.HEAD_4_RD = 8919812 0 31
DMA_RGF.VRING.<23>.HEAD_4_RD.HEAD_4_RD_OVRD = 8919816 0 31
DMA_RGF.VRING.<23>.HEAD_4_RD.HEAD_4_RD.head_4_rd = 8919812 0 15
DMA_RGF.VRING.<23>.HEAD_4_RD.HEAD_4_RD.reserved.240 = 8919812 16 31
DMA_RGF.VRING.<23>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD = 8919816 0 31
DMA_RGF.VRING.<23>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.data = 8919816 0 15
DMA_RGF.VRING.<23>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.reserved.241 = 8919816 16 30
DMA_RGF.VRING.<23>.HEAD_4_RD.HEAD_4_RD_OVRD.HEAD_4_RD_OVRD.wr_en = 8919816 31 31
DMA_RGF.VRING.<23>.BASE_L.BASE_L = 8919820 0 31
DMA_RGF.VRING.<23>.BASE_L.BASE_L.val = 8919820 0 31
DMA_RGF.VRING.<23>.BASE_H.BASE_H = 8919824 0 31
DMA_RGF.VRING.<23>.BASE_H.BASE_H.reserved.242 = 8919824 0 15
DMA_RGF.VRING.<23>.BASE_H.BASE_H.reserved.243 = 8919824 16 31
DMA_RGF.VRING.<23>.SIZE.SIZE = 8919828 0 31
DMA_RGF.VRING.<23>.SIZE.SIZE.val = 8919828 0 15
DMA_RGF.VRING.<23>.SIZE.SIZE.reserved.244 = 8919828 16 31
DMA_RGF.DMA_OFUL2.TX_SNAP_HEAD_L = 8919832 0 31
DMA_RGF.DMA_OFUL2.TX_SNAP_HEAD_H = 8919836 0 31
DMA_RGF.DMA_OFUL2.TX_FC = 8919840 0 31
DMA_RGF.DMA_OFUL2.TX_CTL = 8919844 0 31
DMA_RGF.DMA_OFUL2.RX_BSSID_L = 8919848 0 31
DMA_RGF.DMA_OFUL2.RX_BSSID_H = 8919852 0 31
DMA_RGF.DMA_OFUL2.RX_VLAN = 8919856 0 31
DMA_RGF.DMA_OFUL2.RX_IP = 8919860 0 31
DMA_RGF.DMA_OFUL2.RX_QID_UP = 8919864 0 511
DMA_RGF.DMA_OFUL2.RX_ETHER = 8919928 0 127
DMA_RGF.DMA_OFUL2.RX_CTL = 8919944 0 31
DMA_RGF.DMA_OFUL2.DEBUG = 8919948 0 63
DMA_RGF.DMA_OFUL2.TX_SNAP_HEAD_L.TX_SNAP_HEAD_L = 8919832 0 31
DMA_RGF.DMA_OFUL2.TX_SNAP_HEAD_L.TX_SNAP_HEAD_L.val = 8919832 0 31
DMA_RGF.DMA_OFUL2.TX_SNAP_HEAD_H.TX_SNAP_HEAD_H = 8919836 0 31
DMA_RGF.DMA_OFUL2.TX_SNAP_HEAD_H.TX_SNAP_HEAD_H.val = 8919836 0 15
DMA_RGF.DMA_OFUL2.TX_SNAP_HEAD_H.TX_SNAP_HEAD_H.reserved.245 = 8919836 16 31
DMA_RGF.DMA_OFUL2.TX_FC.TX_FC = 8919840 0 31
DMA_RGF.DMA_OFUL2.TX_FC.TX_FC.val = 8919840 0 15
DMA_RGF.DMA_OFUL2.TX_FC.TX_FC.reserved.246 = 8919840 16 31
DMA_RGF.DMA_OFUL2.TX_CTL.tx_bypass = 8919844 0 0
DMA_RGF.DMA_OFUL2.TX_CTL.tx_qinvalid = 8919844 1 1
DMA_RGF.DMA_OFUL2.TX_CTL.reserved.247 = 8919844 2 31
DMA_RGF.DMA_OFUL2.RX_BSSID_L.RX_BSSID_L = 8919848 0 31
DMA_RGF.DMA_OFUL2.RX_BSSID_L.RX_BSSID_L.val = 8919848 0 31
DMA_RGF.DMA_OFUL2.RX_BSSID_H.RX_BSSID_H = 8919852 0 31
DMA_RGF.DMA_OFUL2.RX_BSSID_H.RX_BSSID_H.val = 8919852 0 15
DMA_RGF.DMA_OFUL2.RX_BSSID_H.RX_BSSID_H.reserved.248 = 8919852 16 31
DMA_RGF.DMA_OFUL2.RX_VLAN.RX_VLAN = 8919856 0 31
DMA_RGF.DMA_OFUL2.RX_VLAN.RX_VLAN.val = 8919856 0 31
DMA_RGF.DMA_OFUL2.RX_IP.type0 = 8919860 0 15
DMA_RGF.DMA_OFUL2.RX_IP.type1 = 8919860 16 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_0 = 8919864 0 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_1 = 8919868 0 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_2 = 8919872 0 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_3 = 8919876 0 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_4 = 8919880 0 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_5 = 8919884 0 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_6 = 8919888 0 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_7 = 8919892 0 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_8 = 8919896 0 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_9 = 8919900 0 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_10 = 8919904 0 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_11 = 8919908 0 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_12 = 8919912 0 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_13 = 8919916 0 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_14 = 8919920 0 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_15 = 8919924 0 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_0.val0 = 8919864 0 2
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_0.reserved.249 = 8919864 3 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_1.val1 = 8919868 0 2
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_1.reserved.250 = 8919868 3 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_2.val2 = 8919872 0 2
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_2.reserved.251 = 8919872 3 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_3.val3 = 8919876 0 2
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_3.reserved.252 = 8919876 3 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_4.val4 = 8919880 0 2
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_4.reserved.253 = 8919880 3 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_5.val5 = 8919884 0 2
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_5.reserved.254 = 8919884 3 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_6.val6 = 8919888 0 2
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_6.reserved.255 = 8919888 3 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_7.val7 = 8919892 0 2
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_7.reserved.256 = 8919892 3 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_8.val8 = 8919896 0 2
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_8.reserved.257 = 8919896 3 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_9.val9 = 8919900 0 2
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_9.reserved.258 = 8919900 3 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_10.val10 = 8919904 0 2
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_10.reserved.259 = 8919904 3 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_11.val11 = 8919908 0 2
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_11.reserved.260 = 8919908 3 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_12.val12 = 8919912 0 2
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_12.reserved.261 = 8919912 3 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_13.val13 = 8919916 0 2
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_13.reserved.262 = 8919916 3 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_14.val14 = 8919920 0 2
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_14.reserved.263 = 8919920 3 31
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_15.val15 = 8919924 0 2
DMA_RGF.DMA_OFUL2.RX_QID_UP.RX_QID_UP_15.reserved.264 = 8919924 3 31
DMA_RGF.DMA_OFUL2.RX_ETHER.RX_ETHER_0 = 8919928 0 31
DMA_RGF.DMA_OFUL2.RX_ETHER.RX_ETHER_1 = 8919932 0 31
DMA_RGF.DMA_OFUL2.RX_ETHER.RX_ETHER_2 = 8919936 0 31
DMA_RGF.DMA_OFUL2.RX_ETHER.RX_ETHER_3 = 8919940 0 31
DMA_RGF.DMA_OFUL2.RX_ETHER.RX_ETHER_0.type0 = 8919928 0 15
DMA_RGF.DMA_OFUL2.RX_ETHER.RX_ETHER_0.type1 = 8919928 16 31
DMA_RGF.DMA_OFUL2.RX_ETHER.RX_ETHER_1.type2 = 8919932 0 15
DMA_RGF.DMA_OFUL2.RX_ETHER.RX_ETHER_1.type3 = 8919932 16 31
DMA_RGF.DMA_OFUL2.RX_ETHER.RX_ETHER_2.type4 = 8919936 0 15
DMA_RGF.DMA_OFUL2.RX_ETHER.RX_ETHER_2.type5 = 8919936 16 31
DMA_RGF.DMA_OFUL2.RX_ETHER.RX_ETHER_3.type6 = 8919940 0 15
DMA_RGF.DMA_OFUL2.RX_ETHER.RX_ETHER_3.type7 = 8919940 16 31
DMA_RGF.DMA_OFUL2.RX_CTL.rx_trans_type = 8919944 0 1
DMA_RGF.DMA_OFUL2.RX_CTL.rx_snap_remove = 8919944 2 2
DMA_RGF.DMA_OFUL2.RX_CTL.rx_ds_type = 8919944 3 4
DMA_RGF.DMA_OFUL2.RX_CTL.rx_vlan_insert = 8919944 5 5
DMA_RGF.DMA_OFUL2.RX_CTL.rx_qos_remove = 8919944 6 6
DMA_RGF.DMA_OFUL2.RX_CTL.rx_bypass = 8919944 7 7
DMA_RGF.DMA_OFUL2.RX_CTL.reserved.265 = 8919944 8 31
DMA_RGF.DMA_OFUL2.DEBUG.RX = 8919948 0 31
DMA_RGF.DMA_OFUL2.DEBUG.TX = 8919952 0 31
DMA_RGF.DMA_OFUL2.DEBUG.RX.rx_debug = 8919948 0 31
DMA_RGF.DMA_OFUL2.DEBUG.TX.tx_debug = 8919952 0 31
DMA_RGF.OFUL34.DMA_DMA_RGF_OFUL34_0 = 8919956 0 31
DMA_RGF.OFUL34.OFUL34_L3_ERR = 8919960 0 63
DMA_RGF.OFUL34.OFUL34_L4_ERR = 8919968 0 63
DMA_RGF.OFUL34.DEBUG = 8919976 0 63
DMA_RGF.OFUL34.DMA_DMA_RGF_OFUL34_0.dma_rgf_l34_12vrings_mode = 8919956 0 0
DMA_RGF.OFUL34.DMA_DMA_RGF_OFUL34_0.dma_rgf_l34_en = 8919956 1 1
DMA_RGF.OFUL34.DMA_DMA_RGF_OFUL34_0.dma_rgf_l34_force_ipv4_cs = 8919956 2 2
DMA_RGF.OFUL34.DMA_DMA_RGF_OFUL34_0.dma_rgf_l34_force_l4_cs = 8919956 3 3
DMA_RGF.OFUL34.DMA_DMA_RGF_OFUL34_0.dma_rgf_l34_ipv4_cs_en = 8919956 4 4
DMA_RGF.OFUL34.DMA_DMA_RGF_OFUL34_0.dma_rgf_l34_l4_cs_en = 8919956 5 5
DMA_RGF.OFUL34.DMA_DMA_RGF_OFUL34_0.dma_rgf_l34_rx_bypass = 8919956 6 6
DMA_RGF.OFUL34.DMA_DMA_RGF_OFUL34_0.dma_rgf_l34_tx_bypass = 8919956 7 7
DMA_RGF.OFUL34.DMA_DMA_RGF_OFUL34_0.dma_rgf_l34_rx_bit_swap = 8919956 8 8
DMA_RGF.OFUL34.DMA_DMA_RGF_OFUL34_0.dma_rgf_l34_tx_bit_swap = 8919956 9 9
DMA_RGF.OFUL34.DMA_DMA_RGF_OFUL34_0.dma_rgf_l34_rx_byte_swap = 8919956 10 10
DMA_RGF.OFUL34.DMA_DMA_RGF_OFUL34_0.dma_rgf_l34_tx_byte_swap = 8919956 11 11
DMA_RGF.OFUL34.DMA_DMA_RGF_OFUL34_0.reserved.266 = 8919956 12 31
DMA_RGF.OFUL34.OFUL34_L3_ERR.CNT = 8919960 0 31
DMA_RGF.OFUL34.OFUL34_L3_ERR.CNT_CTL = 8919964 0 31
DMA_RGF.OFUL34.OFUL34_L3_ERR.CNT.ctl_val = 8919960 0 31
DMA_RGF.OFUL34.OFUL34_L3_ERR.CNT_CTL.en = 8919964 0 0
DMA_RGF.OFUL34.OFUL34_L3_ERR.CNT_CTL.ext_tick_sel = 8919964 1 1
DMA_RGF.OFUL34.OFUL34_L3_ERR.CNT_CTL.forever = 8919964 2 2
DMA_RGF.OFUL34.OFUL34_L3_ERR.CNT_CTL.clr = 8919964 3 3
DMA_RGF.OFUL34.OFUL34_L3_ERR.CNT_CTL.reached_tresh = 8919964 4 4
DMA_RGF.OFUL34.OFUL34_L3_ERR.CNT_CTL.reserved.267 = 8919964 5 31
DMA_RGF.OFUL34.OFUL34_L4_ERR.CNT = 8919968 0 31
DMA_RGF.OFUL34.OFUL34_L4_ERR.CNT_CTL = 8919972 0 31
DMA_RGF.OFUL34.OFUL34_L4_ERR.CNT.ctl_val = 8919968 0 31
DMA_RGF.OFUL34.OFUL34_L4_ERR.CNT_CTL.en = 8919972 0 0
DMA_RGF.OFUL34.OFUL34_L4_ERR.CNT_CTL.ext_tick_sel = 8919972 1 1
DMA_RGF.OFUL34.OFUL34_L4_ERR.CNT_CTL.forever = 8919972 2 2
DMA_RGF.OFUL34.OFUL34_L4_ERR.CNT_CTL.clr = 8919972 3 3
DMA_RGF.OFUL34.OFUL34_L4_ERR.CNT_CTL.reached_tresh = 8919972 4 4
DMA_RGF.OFUL34.OFUL34_L4_ERR.CNT_CTL.reserved.268 = 8919972 5 31
DMA_RGF.OFUL34.DEBUG.RX = 8919976 0 31
DMA_RGF.OFUL34.DEBUG.TX = 8919980 0 31
DMA_RGF.OFUL34.DEBUG.RX.dma_ofu34_rx_debug = 8919976 0 31
DMA_RGF.OFUL34.DEBUG.TX.dma_ofu34_tx_debug = 8919980 0 31
DMA_RGF.WB_FIFO_CTL.WB_FIFO_CTL_0 = 8919984 0 31
DMA_RGF.WB_FIFO_CTL.WB_FIFO_CTL_0.empty = 8919984 0 0
DMA_RGF.WB_FIFO_CTL.WB_FIFO_CTL_0.full = 8919984 1 1
DMA_RGF.WB_FIFO_CTL.WB_FIFO_CTL_0.num_slots_occupied = 8919984 2 8
DMA_RGF.WB_FIFO_CTL.WB_FIFO_CTL_0.wof_err = 8919984 9 9
DMA_RGF.WB_FIFO_CTL.WB_FIFO_CTL_0.roe_err = 8919984 10 10
DMA_RGF.WB_FIFO_CTL.WB_FIFO_CTL_0.clr_wr = 8919984 11 11
DMA_RGF.WB_FIFO_CTL.WB_FIFO_CTL_0.clr_rd = 8919984 12 12
DMA_RGF.WB_FIFO_CTL.WB_FIFO_CTL_0.reserved.269 = 8919984 13 31
DMA_RGF.DMA_EP_TX_ICR.ICC = 8919988 0 31
DMA_RGF.DMA_EP_TX_ICR.ICR = 8919992 0 31
DMA_RGF.DMA_EP_TX_ICR.ICM = 8919996 0 31
DMA_RGF.DMA_EP_TX_ICR.ICS = 8920000 0 31
DMA_RGF.DMA_EP_TX_ICR.IMV = 8920004 0 31
DMA_RGF.DMA_EP_TX_ICR.IMS = 8920008 0 31
DMA_RGF.DMA_EP_TX_ICR.IMC = 8920012 0 31
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode0 = 8919988 0 0
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode1 = 8919988 1 1
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode2 = 8919988 2 2
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode3 = 8919988 3 3
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode4 = 8919988 4 4
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode5 = 8919988 5 5
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode6 = 8919988 6 6
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode7 = 8919988 7 7
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode8 = 8919988 8 8
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode9 = 8919988 9 9
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode10 = 8919988 10 10
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode11 = 8919988 11 11
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode12 = 8919988 12 12
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode13 = 8919988 13 13
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode14 = 8919988 14 14
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode15 = 8919988 15 15
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode16 = 8919988 16 16
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode17 = 8919988 17 17
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode18 = 8919988 18 18
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode19 = 8919988 19 19
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode20 = 8919988 20 20
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode21 = 8919988 21 21
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode22 = 8919988 22 22
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode23 = 8919988 23 23
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode24 = 8919988 24 24
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode25 = 8919988 25 25
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode26 = 8919988 26 26
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode27 = 8919988 27 27
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode28 = 8919988 28 28
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode29 = 8919988 29 29
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode30 = 8919988 30 30
DMA_RGF.DMA_EP_TX_ICR.ICC.int1_mode31 = 8919988 31 31
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done = 8919992 0 0
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_0 = 8919992 1 1
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_1 = 8919992 2 2
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_2 = 8919992 3 3
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_3 = 8919992 4 4
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_4 = 8919992 5 5
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_5 = 8919992 6 6
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_6 = 8919992 7 7
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_7 = 8919992 8 8
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_8 = 8919992 9 9
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_9 = 8919992 10 10
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_10 = 8919992 11 11
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_11 = 8919992 12 12
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_12 = 8919992 13 13
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_13 = 8919992 14 14
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_14 = 8919992 15 15
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_15 = 8919992 16 16
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_16 = 8919992 17 17
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_17 = 8919992 18 18
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_18 = 8919992 19 19
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_19 = 8919992 20 20
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_20 = 8919992 21 21
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_21 = 8919992 22 22
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_22 = 8919992 23 23
DMA_RGF.DMA_EP_TX_ICR.ICR.int_tx_done_23 = 8919992 24 24
DMA_RGF.DMA_EP_TX_ICR.ICR.reserved.270 = 8919992 25 25
DMA_RGF.DMA_EP_TX_ICR.ICR.reserved.271 = 8919992 26 26
DMA_RGF.DMA_EP_TX_ICR.ICR.reserved.272 = 8919992 27 27
DMA_RGF.DMA_EP_TX_ICR.ICR.reserved.273 = 8919992 28 28
DMA_RGF.DMA_EP_TX_ICR.ICR.reserved.274 = 8919992 29 29
DMA_RGF.DMA_EP_TX_ICR.ICR.reserved.275 = 8919992 30 30
DMA_RGF.DMA_EP_TX_ICR.ICR.reserved.276 = 8919992 31 31
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked0 = 8919996 0 0
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked1 = 8919996 1 1
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked2 = 8919996 2 2
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked3 = 8919996 3 3
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked4 = 8919996 4 4
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked5 = 8919996 5 5
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked6 = 8919996 6 6
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked7 = 8919996 7 7
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked8 = 8919996 8 8
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked9 = 8919996 9 9
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked10 = 8919996 10 10
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked11 = 8919996 11 11
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked12 = 8919996 12 12
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked13 = 8919996 13 13
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked14 = 8919996 14 14
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked15 = 8919996 15 15
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked16 = 8919996 16 16
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked17 = 8919996 17 17
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked18 = 8919996 18 18
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked19 = 8919996 19 19
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked20 = 8919996 20 20
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked21 = 8919996 21 21
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked22 = 8919996 22 22
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked23 = 8919996 23 23
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked24 = 8919996 24 24
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked25 = 8919996 25 25
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked26 = 8919996 26 26
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked27 = 8919996 27 27
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked28 = 8919996 28 28
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked29 = 8919996 29 29
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked30 = 8919996 30 30
DMA_RGF.DMA_EP_TX_ICR.ICM.int1_masked31 = 8919996 31 31
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set0 = 8920000 0 0
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set1 = 8920000 1 1
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set2 = 8920000 2 2
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set3 = 8920000 3 3
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set4 = 8920000 4 4
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set5 = 8920000 5 5
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set6 = 8920000 6 6
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set7 = 8920000 7 7
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set8 = 8920000 8 8
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set9 = 8920000 9 9
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set10 = 8920000 10 10
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set11 = 8920000 11 11
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set12 = 8920000 12 12
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set13 = 8920000 13 13
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set14 = 8920000 14 14
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set15 = 8920000 15 15
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set16 = 8920000 16 16
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set17 = 8920000 17 17
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set18 = 8920000 18 18
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set19 = 8920000 19 19
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set20 = 8920000 20 20
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set21 = 8920000 21 21
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set22 = 8920000 22 22
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set23 = 8920000 23 23
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set24 = 8920000 24 24
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set25 = 8920000 25 25
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set26 = 8920000 26 26
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set27 = 8920000 27 27
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set28 = 8920000 28 28
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set29 = 8920000 29 29
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set30 = 8920000 30 30
DMA_RGF.DMA_EP_TX_ICR.ICS.int_set31 = 8920000 31 31
DMA_RGF.DMA_EP_TX_ICR.IMV.mask0 = 8920004 0 0
DMA_RGF.DMA_EP_TX_ICR.IMV.mask1 = 8920004 1 1
DMA_RGF.DMA_EP_TX_ICR.IMV.mask2 = 8920004 2 2
DMA_RGF.DMA_EP_TX_ICR.IMV.mask3 = 8920004 3 3
DMA_RGF.DMA_EP_TX_ICR.IMV.mask4 = 8920004 4 4
DMA_RGF.DMA_EP_TX_ICR.IMV.mask5 = 8920004 5 5
DMA_RGF.DMA_EP_TX_ICR.IMV.mask6 = 8920004 6 6
DMA_RGF.DMA_EP_TX_ICR.IMV.mask7 = 8920004 7 7
DMA_RGF.DMA_EP_TX_ICR.IMV.mask8 = 8920004 8 8
DMA_RGF.DMA_EP_TX_ICR.IMV.mask9 = 8920004 9 9
DMA_RGF.DMA_EP_TX_ICR.IMV.mask10 = 8920004 10 10
DMA_RGF.DMA_EP_TX_ICR.IMV.mask11 = 8920004 11 11
DMA_RGF.DMA_EP_TX_ICR.IMV.mask12 = 8920004 12 12
DMA_RGF.DMA_EP_TX_ICR.IMV.mask13 = 8920004 13 13
DMA_RGF.DMA_EP_TX_ICR.IMV.mask14 = 8920004 14 14
DMA_RGF.DMA_EP_TX_ICR.IMV.mask15 = 8920004 15 15
DMA_RGF.DMA_EP_TX_ICR.IMV.mask16 = 8920004 16 16
DMA_RGF.DMA_EP_TX_ICR.IMV.mask17 = 8920004 17 17
DMA_RGF.DMA_EP_TX_ICR.IMV.mask18 = 8920004 18 18
DMA_RGF.DMA_EP_TX_ICR.IMV.mask19 = 8920004 19 19
DMA_RGF.DMA_EP_TX_ICR.IMV.mask20 = 8920004 20 20
DMA_RGF.DMA_EP_TX_ICR.IMV.mask21 = 8920004 21 21
DMA_RGF.DMA_EP_TX_ICR.IMV.mask22 = 8920004 22 22
DMA_RGF.DMA_EP_TX_ICR.IMV.mask23 = 8920004 23 23
DMA_RGF.DMA_EP_TX_ICR.IMV.mask24 = 8920004 24 24
DMA_RGF.DMA_EP_TX_ICR.IMV.mask25 = 8920004 25 25
DMA_RGF.DMA_EP_TX_ICR.IMV.mask26 = 8920004 26 26
DMA_RGF.DMA_EP_TX_ICR.IMV.mask27 = 8920004 27 27
DMA_RGF.DMA_EP_TX_ICR.IMV.mask28 = 8920004 28 28
DMA_RGF.DMA_EP_TX_ICR.IMV.mask29 = 8920004 29 29
DMA_RGF.DMA_EP_TX_ICR.IMV.mask30 = 8920004 30 30
DMA_RGF.DMA_EP_TX_ICR.IMV.mask31 = 8920004 31 31
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set0 = 8920008 0 0
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set1 = 8920008 1 1
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set2 = 8920008 2 2
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set3 = 8920008 3 3
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set4 = 8920008 4 4
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set5 = 8920008 5 5
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set6 = 8920008 6 6
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set7 = 8920008 7 7
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set8 = 8920008 8 8
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set9 = 8920008 9 9
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set10 = 8920008 10 10
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set11 = 8920008 11 11
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set12 = 8920008 12 12
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set13 = 8920008 13 13
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set14 = 8920008 14 14
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set15 = 8920008 15 15
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set16 = 8920008 16 16
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set17 = 8920008 17 17
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set18 = 8920008 18 18
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set19 = 8920008 19 19
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set20 = 8920008 20 20
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set21 = 8920008 21 21
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set22 = 8920008 22 22
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set23 = 8920008 23 23
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set24 = 8920008 24 24
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set25 = 8920008 25 25
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set26 = 8920008 26 26
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set27 = 8920008 27 27
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set28 = 8920008 28 28
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set29 = 8920008 29 29
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set30 = 8920008 30 30
DMA_RGF.DMA_EP_TX_ICR.IMS.mask_set31 = 8920008 31 31
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr0 = 8920012 0 0
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr1 = 8920012 1 1
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr2 = 8920012 2 2
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr3 = 8920012 3 3
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr4 = 8920012 4 4
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr5 = 8920012 5 5
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr6 = 8920012 6 6
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr7 = 8920012 7 7
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr8 = 8920012 8 8
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr9 = 8920012 9 9
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr10 = 8920012 10 10
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr11 = 8920012 11 11
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr12 = 8920012 12 12
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr13 = 8920012 13 13
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr14 = 8920012 14 14
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr15 = 8920012 15 15
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr16 = 8920012 16 16
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr17 = 8920012 17 17
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr18 = 8920012 18 18
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr19 = 8920012 19 19
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr20 = 8920012 20 20
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr21 = 8920012 21 21
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr22 = 8920012 22 22
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr23 = 8920012 23 23
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr24 = 8920012 24 24
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr25 = 8920012 25 25
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr26 = 8920012 26 26
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr27 = 8920012 27 27
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr28 = 8920012 28 28
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr29 = 8920012 29 29
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr30 = 8920012 30 30
DMA_RGF.DMA_EP_TX_ICR.IMC.mask_clr31 = 8920012 31 31
DMA_RGF.DMA_EP_RX_ICR.ICC = 8920016 0 31
DMA_RGF.DMA_EP_RX_ICR.ICR = 8920020 0 31
DMA_RGF.DMA_EP_RX_ICR.ICM = 8920024 0 31
DMA_RGF.DMA_EP_RX_ICR.ICS = 8920028 0 31
DMA_RGF.DMA_EP_RX_ICR.IMV = 8920032 0 31
DMA_RGF.DMA_EP_RX_ICR.IMS = 8920036 0 31
DMA_RGF.DMA_EP_RX_ICR.IMC = 8920040 0 31
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode0 = 8920016 0 0
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode1 = 8920016 1 1
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode2 = 8920016 2 2
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode3 = 8920016 3 3
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode4 = 8920016 4 4
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode5 = 8920016 5 5
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode6 = 8920016 6 6
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode7 = 8920016 7 7
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode8 = 8920016 8 8
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode9 = 8920016 9 9
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode10 = 8920016 10 10
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode11 = 8920016 11 11
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode12 = 8920016 12 12
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode13 = 8920016 13 13
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode14 = 8920016 14 14
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode15 = 8920016 15 15
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode16 = 8920016 16 16
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode17 = 8920016 17 17
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode18 = 8920016 18 18
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode19 = 8920016 19 19
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode20 = 8920016 20 20
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode21 = 8920016 21 21
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode22 = 8920016 22 22
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode23 = 8920016 23 23
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode24 = 8920016 24 24
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode25 = 8920016 25 25
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode26 = 8920016 26 26
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode27 = 8920016 27 27
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode28 = 8920016 28 28
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode29 = 8920016 29 29
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode30 = 8920016 30 30
DMA_RGF.DMA_EP_RX_ICR.ICC.int1_mode31 = 8920016 31 31
DMA_RGF.DMA_EP_RX_ICR.ICR.int_rx_done = 8920020 0 0
DMA_RGF.DMA_EP_RX_ICR.ICR.int_rx_htrsh = 8920020 1 1
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.277 = 8920020 2 2
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.278 = 8920020 3 3
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.279 = 8920020 4 4
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.280 = 8920020 5 5
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.281 = 8920020 6 6
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.282 = 8920020 7 7
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.283 = 8920020 8 8
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.284 = 8920020 9 9
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.285 = 8920020 10 10
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.286 = 8920020 11 11
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.287 = 8920020 12 12
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.288 = 8920020 13 13
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.289 = 8920020 14 14
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.290 = 8920020 15 15
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.291 = 8920020 16 16
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.292 = 8920020 17 17
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.293 = 8920020 18 18
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.294 = 8920020 19 19
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.295 = 8920020 20 20
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.296 = 8920020 21 21
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.297 = 8920020 22 22
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.298 = 8920020 23 23
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.299 = 8920020 24 24
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.300 = 8920020 25 25
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.301 = 8920020 26 26
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.302 = 8920020 27 27
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.303 = 8920020 28 28
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.304 = 8920020 29 29
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.305 = 8920020 30 30
DMA_RGF.DMA_EP_RX_ICR.ICR.reserved.306 = 8920020 31 31
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked0 = 8920024 0 0
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked1 = 8920024 1 1
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked2 = 8920024 2 2
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked3 = 8920024 3 3
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked4 = 8920024 4 4
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked5 = 8920024 5 5
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked6 = 8920024 6 6
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked7 = 8920024 7 7
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked8 = 8920024 8 8
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked9 = 8920024 9 9
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked10 = 8920024 10 10
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked11 = 8920024 11 11
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked12 = 8920024 12 12
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked13 = 8920024 13 13
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked14 = 8920024 14 14
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked15 = 8920024 15 15
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked16 = 8920024 16 16
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked17 = 8920024 17 17
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked18 = 8920024 18 18
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked19 = 8920024 19 19
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked20 = 8920024 20 20
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked21 = 8920024 21 21
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked22 = 8920024 22 22
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked23 = 8920024 23 23
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked24 = 8920024 24 24
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked25 = 8920024 25 25
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked26 = 8920024 26 26
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked27 = 8920024 27 27
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked28 = 8920024 28 28
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked29 = 8920024 29 29
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked30 = 8920024 30 30
DMA_RGF.DMA_EP_RX_ICR.ICM.int1_masked31 = 8920024 31 31
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set0 = 8920028 0 0
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set1 = 8920028 1 1
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set2 = 8920028 2 2
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set3 = 8920028 3 3
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set4 = 8920028 4 4
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set5 = 8920028 5 5
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set6 = 8920028 6 6
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set7 = 8920028 7 7
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set8 = 8920028 8 8
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set9 = 8920028 9 9
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set10 = 8920028 10 10
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set11 = 8920028 11 11
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set12 = 8920028 12 12
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set13 = 8920028 13 13
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set14 = 8920028 14 14
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set15 = 8920028 15 15
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set16 = 8920028 16 16
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set17 = 8920028 17 17
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set18 = 8920028 18 18
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set19 = 8920028 19 19
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set20 = 8920028 20 20
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set21 = 8920028 21 21
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set22 = 8920028 22 22
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set23 = 8920028 23 23
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set24 = 8920028 24 24
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set25 = 8920028 25 25
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set26 = 8920028 26 26
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set27 = 8920028 27 27
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set28 = 8920028 28 28
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set29 = 8920028 29 29
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set30 = 8920028 30 30
DMA_RGF.DMA_EP_RX_ICR.ICS.int_set31 = 8920028 31 31
DMA_RGF.DMA_EP_RX_ICR.IMV.mask0 = 8920032 0 0
DMA_RGF.DMA_EP_RX_ICR.IMV.mask1 = 8920032 1 1
DMA_RGF.DMA_EP_RX_ICR.IMV.mask2 = 8920032 2 2
DMA_RGF.DMA_EP_RX_ICR.IMV.mask3 = 8920032 3 3
DMA_RGF.DMA_EP_RX_ICR.IMV.mask4 = 8920032 4 4
DMA_RGF.DMA_EP_RX_ICR.IMV.mask5 = 8920032 5 5
DMA_RGF.DMA_EP_RX_ICR.IMV.mask6 = 8920032 6 6
DMA_RGF.DMA_EP_RX_ICR.IMV.mask7 = 8920032 7 7
DMA_RGF.DMA_EP_RX_ICR.IMV.mask8 = 8920032 8 8
DMA_RGF.DMA_EP_RX_ICR.IMV.mask9 = 8920032 9 9
DMA_RGF.DMA_EP_RX_ICR.IMV.mask10 = 8920032 10 10
DMA_RGF.DMA_EP_RX_ICR.IMV.mask11 = 8920032 11 11
DMA_RGF.DMA_EP_RX_ICR.IMV.mask12 = 8920032 12 12
DMA_RGF.DMA_EP_RX_ICR.IMV.mask13 = 8920032 13 13
DMA_RGF.DMA_EP_RX_ICR.IMV.mask14 = 8920032 14 14
DMA_RGF.DMA_EP_RX_ICR.IMV.mask15 = 8920032 15 15
DMA_RGF.DMA_EP_RX_ICR.IMV.mask16 = 8920032 16 16
DMA_RGF.DMA_EP_RX_ICR.IMV.mask17 = 8920032 17 17
DMA_RGF.DMA_EP_RX_ICR.IMV.mask18 = 8920032 18 18
DMA_RGF.DMA_EP_RX_ICR.IMV.mask19 = 8920032 19 19
DMA_RGF.DMA_EP_RX_ICR.IMV.mask20 = 8920032 20 20
DMA_RGF.DMA_EP_RX_ICR.IMV.mask21 = 8920032 21 21
DMA_RGF.DMA_EP_RX_ICR.IMV.mask22 = 8920032 22 22
DMA_RGF.DMA_EP_RX_ICR.IMV.mask23 = 8920032 23 23
DMA_RGF.DMA_EP_RX_ICR.IMV.mask24 = 8920032 24 24
DMA_RGF.DMA_EP_RX_ICR.IMV.mask25 = 8920032 25 25
DMA_RGF.DMA_EP_RX_ICR.IMV.mask26 = 8920032 26 26
DMA_RGF.DMA_EP_RX_ICR.IMV.mask27 = 8920032 27 27
DMA_RGF.DMA_EP_RX_ICR.IMV.mask28 = 8920032 28 28
DMA_RGF.DMA_EP_RX_ICR.IMV.mask29 = 8920032 29 29
DMA_RGF.DMA_EP_RX_ICR.IMV.mask30 = 8920032 30 30
DMA_RGF.DMA_EP_RX_ICR.IMV.mask31 = 8920032 31 31
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set0 = 8920036 0 0
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set1 = 8920036 1 1
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set2 = 8920036 2 2
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set3 = 8920036 3 3
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set4 = 8920036 4 4
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set5 = 8920036 5 5
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set6 = 8920036 6 6
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set7 = 8920036 7 7
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set8 = 8920036 8 8
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set9 = 8920036 9 9
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set10 = 8920036 10 10
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set11 = 8920036 11 11
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set12 = 8920036 12 12
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set13 = 8920036 13 13
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set14 = 8920036 14 14
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set15 = 8920036 15 15
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set16 = 8920036 16 16
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set17 = 8920036 17 17
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set18 = 8920036 18 18
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set19 = 8920036 19 19
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set20 = 8920036 20 20
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set21 = 8920036 21 21
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set22 = 8920036 22 22
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set23 = 8920036 23 23
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set24 = 8920036 24 24
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set25 = 8920036 25 25
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set26 = 8920036 26 26
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set27 = 8920036 27 27
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set28 = 8920036 28 28
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set29 = 8920036 29 29
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set30 = 8920036 30 30
DMA_RGF.DMA_EP_RX_ICR.IMS.mask_set31 = 8920036 31 31
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr0 = 8920040 0 0
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr1 = 8920040 1 1
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr2 = 8920040 2 2
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr3 = 8920040 3 3
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr4 = 8920040 4 4
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr5 = 8920040 5 5
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr6 = 8920040 6 6
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr7 = 8920040 7 7
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr8 = 8920040 8 8
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr9 = 8920040 9 9
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr10 = 8920040 10 10
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr11 = 8920040 11 11
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr12 = 8920040 12 12
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr13 = 8920040 13 13
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr14 = 8920040 14 14
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr15 = 8920040 15 15
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr16 = 8920040 16 16
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr17 = 8920040 17 17
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr18 = 8920040 18 18
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr19 = 8920040 19 19
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr20 = 8920040 20 20
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr21 = 8920040 21 21
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr22 = 8920040 22 22
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr23 = 8920040 23 23
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr24 = 8920040 24 24
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr25 = 8920040 25 25
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr26 = 8920040 26 26
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr27 = 8920040 27 27
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr28 = 8920040 28 28
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr29 = 8920040 29 29
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr30 = 8920040 30 30
DMA_RGF.DMA_EP_RX_ICR.IMC.mask_clr31 = 8920040 31 31
DMA_RGF.DMA_EP_MISC_ICR.ICC = 8920044 0 31
DMA_RGF.DMA_EP_MISC_ICR.ICR = 8920048 0 31
DMA_RGF.DMA_EP_MISC_ICR.ICM = 8920052 0 31
DMA_RGF.DMA_EP_MISC_ICR.ICS = 8920056 0 31
DMA_RGF.DMA_EP_MISC_ICR.IMV = 8920060 0 31
DMA_RGF.DMA_EP_MISC_ICR.IMS = 8920064 0 31
DMA_RGF.DMA_EP_MISC_ICR.IMC = 8920068 0 31
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode0 = 8920044 0 0
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode1 = 8920044 1 1
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode2 = 8920044 2 2
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode3 = 8920044 3 3
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode4 = 8920044 4 4
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode5 = 8920044 5 5
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode6 = 8920044 6 6
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode7 = 8920044 7 7
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode8 = 8920044 8 8
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode9 = 8920044 9 9
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode10 = 8920044 10 10
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode11 = 8920044 11 11
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode12 = 8920044 12 12
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode13 = 8920044 13 13
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode14 = 8920044 14 14
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode15 = 8920044 15 15
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode16 = 8920044 16 16
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode17 = 8920044 17 17
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode18 = 8920044 18 18
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode19 = 8920044 19 19
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode20 = 8920044 20 20
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode21 = 8920044 21 21
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode22 = 8920044 22 22
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode23 = 8920044 23 23
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode24 = 8920044 24 24
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode25 = 8920044 25 25
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode26 = 8920044 26 26
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode27 = 8920044 27 27
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode28 = 8920044 28 28
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode29 = 8920044 29 29
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode30 = 8920044 30 30
DMA_RGF.DMA_EP_MISC_ICR.ICC.int1_mode31 = 8920044 31 31
DMA_RGF.DMA_EP_MISC_ICR.ICR.int_rx_htrsh = 8920048 0 0
DMA_RGF.DMA_EP_MISC_ICR.ICR.int_rx_no_act = 8920048 1 1
DMA_RGF.DMA_EP_MISC_ICR.ICR.int_tx_no_act = 8920048 2 2
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.307 = 8920048 3 3
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.308 = 8920048 4 4
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.309 = 8920048 5 5
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.310 = 8920048 6 6
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.311 = 8920048 7 7
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.312 = 8920048 8 8
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.313 = 8920048 9 9
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.314 = 8920048 10 10
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.315 = 8920048 11 11
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.316 = 8920048 12 12
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.317 = 8920048 13 13
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.318 = 8920048 14 14
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.319 = 8920048 15 15
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.320 = 8920048 16 16
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.321 = 8920048 17 17
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.322 = 8920048 18 18
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.323 = 8920048 19 19
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.324 = 8920048 20 20
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.325 = 8920048 21 21
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.326 = 8920048 22 22
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.327 = 8920048 23 23
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.328 = 8920048 24 24
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.329 = 8920048 25 25
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.330 = 8920048 26 26
DMA_RGF.DMA_EP_MISC_ICR.ICR.reserved.331 = 8920048 27 27
DMA_RGF.DMA_EP_MISC_ICR.ICR.fw_int0 = 8920048 28 28
DMA_RGF.DMA_EP_MISC_ICR.ICR.fw_int1 = 8920048 29 29
DMA_RGF.DMA_EP_MISC_ICR.ICR.fw_int2 = 8920048 30 30
DMA_RGF.DMA_EP_MISC_ICR.ICR.fw_int3 = 8920048 31 31
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked0 = 8920052 0 0
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked1 = 8920052 1 1
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked2 = 8920052 2 2
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked3 = 8920052 3 3
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked4 = 8920052 4 4
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked5 = 8920052 5 5
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked6 = 8920052 6 6
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked7 = 8920052 7 7
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked8 = 8920052 8 8
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked9 = 8920052 9 9
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked10 = 8920052 10 10
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked11 = 8920052 11 11
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked12 = 8920052 12 12
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked13 = 8920052 13 13
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked14 = 8920052 14 14
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked15 = 8920052 15 15
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked16 = 8920052 16 16
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked17 = 8920052 17 17
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked18 = 8920052 18 18
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked19 = 8920052 19 19
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked20 = 8920052 20 20
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked21 = 8920052 21 21
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked22 = 8920052 22 22
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked23 = 8920052 23 23
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked24 = 8920052 24 24
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked25 = 8920052 25 25
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked26 = 8920052 26 26
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked27 = 8920052 27 27
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked28 = 8920052 28 28
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked29 = 8920052 29 29
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked30 = 8920052 30 30
DMA_RGF.DMA_EP_MISC_ICR.ICM.int1_masked31 = 8920052 31 31
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set0 = 8920056 0 0
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set1 = 8920056 1 1
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set2 = 8920056 2 2
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set3 = 8920056 3 3
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set4 = 8920056 4 4
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set5 = 8920056 5 5
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set6 = 8920056 6 6
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set7 = 8920056 7 7
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set8 = 8920056 8 8
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set9 = 8920056 9 9
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set10 = 8920056 10 10
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set11 = 8920056 11 11
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set12 = 8920056 12 12
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set13 = 8920056 13 13
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set14 = 8920056 14 14
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set15 = 8920056 15 15
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set16 = 8920056 16 16
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set17 = 8920056 17 17
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set18 = 8920056 18 18
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set19 = 8920056 19 19
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set20 = 8920056 20 20
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set21 = 8920056 21 21
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set22 = 8920056 22 22
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set23 = 8920056 23 23
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set24 = 8920056 24 24
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set25 = 8920056 25 25
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set26 = 8920056 26 26
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set27 = 8920056 27 27
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set28 = 8920056 28 28
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set29 = 8920056 29 29
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set30 = 8920056 30 30
DMA_RGF.DMA_EP_MISC_ICR.ICS.int_set31 = 8920056 31 31
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask0 = 8920060 0 0
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask1 = 8920060 1 1
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask2 = 8920060 2 2
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask3 = 8920060 3 3
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask4 = 8920060 4 4
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask5 = 8920060 5 5
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask6 = 8920060 6 6
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask7 = 8920060 7 7
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask8 = 8920060 8 8
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask9 = 8920060 9 9
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask10 = 8920060 10 10
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask11 = 8920060 11 11
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask12 = 8920060 12 12
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask13 = 8920060 13 13
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask14 = 8920060 14 14
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask15 = 8920060 15 15
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask16 = 8920060 16 16
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask17 = 8920060 17 17
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask18 = 8920060 18 18
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask19 = 8920060 19 19
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask20 = 8920060 20 20
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask21 = 8920060 21 21
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask22 = 8920060 22 22
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask23 = 8920060 23 23
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask24 = 8920060 24 24
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask25 = 8920060 25 25
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask26 = 8920060 26 26
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask27 = 8920060 27 27
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask28 = 8920060 28 28
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask29 = 8920060 29 29
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask30 = 8920060 30 30
DMA_RGF.DMA_EP_MISC_ICR.IMV.mask31 = 8920060 31 31
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set0 = 8920064 0 0
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set1 = 8920064 1 1
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set2 = 8920064 2 2
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set3 = 8920064 3 3
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set4 = 8920064 4 4
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set5 = 8920064 5 5
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set6 = 8920064 6 6
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set7 = 8920064 7 7
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set8 = 8920064 8 8
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set9 = 8920064 9 9
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set10 = 8920064 10 10
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set11 = 8920064 11 11
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set12 = 8920064 12 12
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set13 = 8920064 13 13
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set14 = 8920064 14 14
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set15 = 8920064 15 15
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set16 = 8920064 16 16
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set17 = 8920064 17 17
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set18 = 8920064 18 18
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set19 = 8920064 19 19
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set20 = 8920064 20 20
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set21 = 8920064 21 21
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set22 = 8920064 22 22
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set23 = 8920064 23 23
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set24 = 8920064 24 24
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set25 = 8920064 25 25
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set26 = 8920064 26 26
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set27 = 8920064 27 27
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set28 = 8920064 28 28
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set29 = 8920064 29 29
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set30 = 8920064 30 30
DMA_RGF.DMA_EP_MISC_ICR.IMS.mask_set31 = 8920064 31 31
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr0 = 8920068 0 0
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr1 = 8920068 1 1
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr2 = 8920068 2 2
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr3 = 8920068 3 3
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr4 = 8920068 4 4
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr5 = 8920068 5 5
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr6 = 8920068 6 6
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr7 = 8920068 7 7
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr8 = 8920068 8 8
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr9 = 8920068 9 9
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr10 = 8920068 10 10
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr11 = 8920068 11 11
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr12 = 8920068 12 12
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr13 = 8920068 13 13
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr14 = 8920068 14 14
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr15 = 8920068 15 15
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr16 = 8920068 16 16
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr17 = 8920068 17 17
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr18 = 8920068 18 18
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr19 = 8920068 19 19
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr20 = 8920068 20 20
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr21 = 8920068 21 21
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr22 = 8920068 22 22
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr23 = 8920068 23 23
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr24 = 8920068 24 24
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr25 = 8920068 25 25
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr26 = 8920068 26 26
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr27 = 8920068 27 27
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr28 = 8920068 28 28
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr29 = 8920068 29 29
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr30 = 8920068 30 30
DMA_RGF.DMA_EP_MISC_ICR.IMC.mask_clr31 = 8920068 31 31
DMA_RGF.DMA_FW_ICR_0.ICC = 8920072 0 31
DMA_RGF.DMA_FW_ICR_0.ICR = 8920076 0 31
DMA_RGF.DMA_FW_ICR_0.ICM = 8920080 0 31
DMA_RGF.DMA_FW_ICR_0.ICS = 8920084 0 31
DMA_RGF.DMA_FW_ICR_0.IMV = 8920088 0 31
DMA_RGF.DMA_FW_ICR_0.IMS = 8920092 0 31
DMA_RGF.DMA_FW_ICR_0.IMC = 8920096 0 31
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode0 = 8920072 0 0
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode1 = 8920072 1 1
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode2 = 8920072 2 2
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode3 = 8920072 3 3
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode4 = 8920072 4 4
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode5 = 8920072 5 5
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode6 = 8920072 6 6
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode7 = 8920072 7 7
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode8 = 8920072 8 8
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode9 = 8920072 9 9
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode10 = 8920072 10 10
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode11 = 8920072 11 11
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode12 = 8920072 12 12
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode13 = 8920072 13 13
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode14 = 8920072 14 14
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode15 = 8920072 15 15
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode16 = 8920072 16 16
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode17 = 8920072 17 17
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode18 = 8920072 18 18
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode19 = 8920072 19 19
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode20 = 8920072 20 20
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode21 = 8920072 21 21
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode22 = 8920072 22 22
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode23 = 8920072 23 23
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode24 = 8920072 24 24
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode25 = 8920072 25 25
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode26 = 8920072 26 26
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode27 = 8920072 27 27
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode28 = 8920072 28 28
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode29 = 8920072 29 29
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode30 = 8920072 30 30
DMA_RGF.DMA_FW_ICR_0.ICC.int1_mode31 = 8920072 31 31
DMA_RGF.DMA_FW_ICR_0.ICR.int_pring_done_0 = 8920076 0 0
DMA_RGF.DMA_FW_ICR_0.ICR.int_pring_done_1 = 8920076 1 1
DMA_RGF.DMA_FW_ICR_0.ICR.int_pring_done_2 = 8920076 2 2
DMA_RGF.DMA_FW_ICR_0.ICR.int_pring_done_3 = 8920076 3 3
DMA_RGF.DMA_FW_ICR_0.ICR.int_pring_done_4 = 8920076 4 4
DMA_RGF.DMA_FW_ICR_0.ICR.int_pring_done_5 = 8920076 5 5
DMA_RGF.DMA_FW_ICR_0.ICR.int_pring_done_6 = 8920076 6 6
DMA_RGF.DMA_FW_ICR_0.ICR.int_pring_done_7 = 8920076 7 7
DMA_RGF.DMA_FW_ICR_0.ICR.int_pring_done_8 = 8920076 8 8
DMA_RGF.DMA_FW_ICR_0.ICR.int_pring_done_9 = 8920076 9 9
DMA_RGF.DMA_FW_ICR_0.ICR.int_pring_done_10 = 8920076 10 10
DMA_RGF.DMA_FW_ICR_0.ICR.int_pring_done_11 = 8920076 11 11
DMA_RGF.DMA_FW_ICR_0.ICR.int_htrsh_0 = 8920076 12 12
DMA_RGF.DMA_FW_ICR_0.ICR.int_htrsh_1 = 8920076 13 13
DMA_RGF.DMA_FW_ICR_0.ICR.int_htrsh_2 = 8920076 14 14
DMA_RGF.DMA_FW_ICR_0.ICR.int_htrsh_3 = 8920076 15 15
DMA_RGF.DMA_FW_ICR_0.ICR.int_htrsh_4 = 8920076 16 16
DMA_RGF.DMA_FW_ICR_0.ICR.int_htrsh_5 = 8920076 17 17
DMA_RGF.DMA_FW_ICR_0.ICR.int_htrsh_6 = 8920076 18 18
DMA_RGF.DMA_FW_ICR_0.ICR.int_htrsh_7 = 8920076 19 19
DMA_RGF.DMA_FW_ICR_0.ICR.int_htrsh_8 = 8920076 20 20
DMA_RGF.DMA_FW_ICR_0.ICR.int_htrsh_9 = 8920076 21 21
DMA_RGF.DMA_FW_ICR_0.ICR.int_htrsh_10 = 8920076 22 22
DMA_RGF.DMA_FW_ICR_0.ICR.int_htrsh_11 = 8920076 23 23
DMA_RGF.DMA_FW_ICR_0.ICR.reserved.332 = 8920076 24 24
DMA_RGF.DMA_FW_ICR_0.ICR.reserved.333 = 8920076 25 25
DMA_RGF.DMA_FW_ICR_0.ICR.reserved.334 = 8920076 26 26
DMA_RGF.DMA_FW_ICR_0.ICR.reserved.335 = 8920076 27 27
DMA_RGF.DMA_FW_ICR_0.ICR.sw_sig_0 = 8920076 28 28
DMA_RGF.DMA_FW_ICR_0.ICR.sw_sig_1 = 8920076 29 29
DMA_RGF.DMA_FW_ICR_0.ICR.sw_sig_2 = 8920076 30 30
DMA_RGF.DMA_FW_ICR_0.ICR.sw_sig_3 = 8920076 31 31
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked0 = 8920080 0 0
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked1 = 8920080 1 1
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked2 = 8920080 2 2
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked3 = 8920080 3 3
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked4 = 8920080 4 4
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked5 = 8920080 5 5
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked6 = 8920080 6 6
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked7 = 8920080 7 7
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked8 = 8920080 8 8
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked9 = 8920080 9 9
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked10 = 8920080 10 10
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked11 = 8920080 11 11
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked12 = 8920080 12 12
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked13 = 8920080 13 13
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked14 = 8920080 14 14
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked15 = 8920080 15 15
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked16 = 8920080 16 16
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked17 = 8920080 17 17
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked18 = 8920080 18 18
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked19 = 8920080 19 19
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked20 = 8920080 20 20
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked21 = 8920080 21 21
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked22 = 8920080 22 22
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked23 = 8920080 23 23
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked24 = 8920080 24 24
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked25 = 8920080 25 25
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked26 = 8920080 26 26
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked27 = 8920080 27 27
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked28 = 8920080 28 28
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked29 = 8920080 29 29
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked30 = 8920080 30 30
DMA_RGF.DMA_FW_ICR_0.ICM.int1_masked31 = 8920080 31 31
DMA_RGF.DMA_FW_ICR_0.ICS.int_set0 = 8920084 0 0
DMA_RGF.DMA_FW_ICR_0.ICS.int_set1 = 8920084 1 1
DMA_RGF.DMA_FW_ICR_0.ICS.int_set2 = 8920084 2 2
DMA_RGF.DMA_FW_ICR_0.ICS.int_set3 = 8920084 3 3
DMA_RGF.DMA_FW_ICR_0.ICS.int_set4 = 8920084 4 4
DMA_RGF.DMA_FW_ICR_0.ICS.int_set5 = 8920084 5 5
DMA_RGF.DMA_FW_ICR_0.ICS.int_set6 = 8920084 6 6
DMA_RGF.DMA_FW_ICR_0.ICS.int_set7 = 8920084 7 7
DMA_RGF.DMA_FW_ICR_0.ICS.int_set8 = 8920084 8 8
DMA_RGF.DMA_FW_ICR_0.ICS.int_set9 = 8920084 9 9
DMA_RGF.DMA_FW_ICR_0.ICS.int_set10 = 8920084 10 10
DMA_RGF.DMA_FW_ICR_0.ICS.int_set11 = 8920084 11 11
DMA_RGF.DMA_FW_ICR_0.ICS.int_set12 = 8920084 12 12
DMA_RGF.DMA_FW_ICR_0.ICS.int_set13 = 8920084 13 13
DMA_RGF.DMA_FW_ICR_0.ICS.int_set14 = 8920084 14 14
DMA_RGF.DMA_FW_ICR_0.ICS.int_set15 = 8920084 15 15
DMA_RGF.DMA_FW_ICR_0.ICS.int_set16 = 8920084 16 16
DMA_RGF.DMA_FW_ICR_0.ICS.int_set17 = 8920084 17 17
DMA_RGF.DMA_FW_ICR_0.ICS.int_set18 = 8920084 18 18
DMA_RGF.DMA_FW_ICR_0.ICS.int_set19 = 8920084 19 19
DMA_RGF.DMA_FW_ICR_0.ICS.int_set20 = 8920084 20 20
DMA_RGF.DMA_FW_ICR_0.ICS.int_set21 = 8920084 21 21
DMA_RGF.DMA_FW_ICR_0.ICS.int_set22 = 8920084 22 22
DMA_RGF.DMA_FW_ICR_0.ICS.int_set23 = 8920084 23 23
DMA_RGF.DMA_FW_ICR_0.ICS.int_set24 = 8920084 24 24
DMA_RGF.DMA_FW_ICR_0.ICS.int_set25 = 8920084 25 25
DMA_RGF.DMA_FW_ICR_0.ICS.int_set26 = 8920084 26 26
DMA_RGF.DMA_FW_ICR_0.ICS.int_set27 = 8920084 27 27
DMA_RGF.DMA_FW_ICR_0.ICS.int_set28 = 8920084 28 28
DMA_RGF.DMA_FW_ICR_0.ICS.int_set29 = 8920084 29 29
DMA_RGF.DMA_FW_ICR_0.ICS.int_set30 = 8920084 30 30
DMA_RGF.DMA_FW_ICR_0.ICS.int_set31 = 8920084 31 31
DMA_RGF.DMA_FW_ICR_0.IMV.mask0 = 8920088 0 0
DMA_RGF.DMA_FW_ICR_0.IMV.mask1 = 8920088 1 1
DMA_RGF.DMA_FW_ICR_0.IMV.mask2 = 8920088 2 2
DMA_RGF.DMA_FW_ICR_0.IMV.mask3 = 8920088 3 3
DMA_RGF.DMA_FW_ICR_0.IMV.mask4 = 8920088 4 4
DMA_RGF.DMA_FW_ICR_0.IMV.mask5 = 8920088 5 5
DMA_RGF.DMA_FW_ICR_0.IMV.mask6 = 8920088 6 6
DMA_RGF.DMA_FW_ICR_0.IMV.mask7 = 8920088 7 7
DMA_RGF.DMA_FW_ICR_0.IMV.mask8 = 8920088 8 8
DMA_RGF.DMA_FW_ICR_0.IMV.mask9 = 8920088 9 9
DMA_RGF.DMA_FW_ICR_0.IMV.mask10 = 8920088 10 10
DMA_RGF.DMA_FW_ICR_0.IMV.mask11 = 8920088 11 11
DMA_RGF.DMA_FW_ICR_0.IMV.mask12 = 8920088 12 12
DMA_RGF.DMA_FW_ICR_0.IMV.mask13 = 8920088 13 13
DMA_RGF.DMA_FW_ICR_0.IMV.mask14 = 8920088 14 14
DMA_RGF.DMA_FW_ICR_0.IMV.mask15 = 8920088 15 15
DMA_RGF.DMA_FW_ICR_0.IMV.mask16 = 8920088 16 16
DMA_RGF.DMA_FW_ICR_0.IMV.mask17 = 8920088 17 17
DMA_RGF.DMA_FW_ICR_0.IMV.mask18 = 8920088 18 18
DMA_RGF.DMA_FW_ICR_0.IMV.mask19 = 8920088 19 19
DMA_RGF.DMA_FW_ICR_0.IMV.mask20 = 8920088 20 20
DMA_RGF.DMA_FW_ICR_0.IMV.mask21 = 8920088 21 21
DMA_RGF.DMA_FW_ICR_0.IMV.mask22 = 8920088 22 22
DMA_RGF.DMA_FW_ICR_0.IMV.mask23 = 8920088 23 23
DMA_RGF.DMA_FW_ICR_0.IMV.mask24 = 8920088 24 24
DMA_RGF.DMA_FW_ICR_0.IMV.mask25 = 8920088 25 25
DMA_RGF.DMA_FW_ICR_0.IMV.mask26 = 8920088 26 26
DMA_RGF.DMA_FW_ICR_0.IMV.mask27 = 8920088 27 27
DMA_RGF.DMA_FW_ICR_0.IMV.mask28 = 8920088 28 28
DMA_RGF.DMA_FW_ICR_0.IMV.mask29 = 8920088 29 29
DMA_RGF.DMA_FW_ICR_0.IMV.mask30 = 8920088 30 30
DMA_RGF.DMA_FW_ICR_0.IMV.mask31 = 8920088 31 31
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set0 = 8920092 0 0
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set1 = 8920092 1 1
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set2 = 8920092 2 2
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set3 = 8920092 3 3
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set4 = 8920092 4 4
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set5 = 8920092 5 5
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set6 = 8920092 6 6
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set7 = 8920092 7 7
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set8 = 8920092 8 8
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set9 = 8920092 9 9
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set10 = 8920092 10 10
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set11 = 8920092 11 11
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set12 = 8920092 12 12
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set13 = 8920092 13 13
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set14 = 8920092 14 14
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set15 = 8920092 15 15
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set16 = 8920092 16 16
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set17 = 8920092 17 17
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set18 = 8920092 18 18
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set19 = 8920092 19 19
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set20 = 8920092 20 20
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set21 = 8920092 21 21
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set22 = 8920092 22 22
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set23 = 8920092 23 23
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set24 = 8920092 24 24
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set25 = 8920092 25 25
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set26 = 8920092 26 26
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set27 = 8920092 27 27
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set28 = 8920092 28 28
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set29 = 8920092 29 29
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set30 = 8920092 30 30
DMA_RGF.DMA_FW_ICR_0.IMS.mask_set31 = 8920092 31 31
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr0 = 8920096 0 0
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr1 = 8920096 1 1
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr2 = 8920096 2 2
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr3 = 8920096 3 3
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr4 = 8920096 4 4
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr5 = 8920096 5 5
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr6 = 8920096 6 6
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr7 = 8920096 7 7
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr8 = 8920096 8 8
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr9 = 8920096 9 9
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr10 = 8920096 10 10
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr11 = 8920096 11 11
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr12 = 8920096 12 12
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr13 = 8920096 13 13
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr14 = 8920096 14 14
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr15 = 8920096 15 15
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr16 = 8920096 16 16
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr17 = 8920096 17 17
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr18 = 8920096 18 18
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr19 = 8920096 19 19
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr20 = 8920096 20 20
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr21 = 8920096 21 21
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr22 = 8920096 22 22
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr23 = 8920096 23 23
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr24 = 8920096 24 24
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr25 = 8920096 25 25
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr26 = 8920096 26 26
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr27 = 8920096 27 27
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr28 = 8920096 28 28
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr29 = 8920096 29 29
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr30 = 8920096 30 30
DMA_RGF.DMA_FW_ICR_0.IMC.mask_clr31 = 8920096 31 31
DMA_RGF.DMA_FW_ICR_1.ICC = 8920100 0 31
DMA_RGF.DMA_FW_ICR_1.ICR = 8920104 0 31
DMA_RGF.DMA_FW_ICR_1.ICM = 8920108 0 31
DMA_RGF.DMA_FW_ICR_1.ICS = 8920112 0 31
DMA_RGF.DMA_FW_ICR_1.IMV = 8920116 0 31
DMA_RGF.DMA_FW_ICR_1.IMS = 8920120 0 31
DMA_RGF.DMA_FW_ICR_1.IMC = 8920124 0 31
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode0 = 8920100 0 0
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode1 = 8920100 1 1
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode2 = 8920100 2 2
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode3 = 8920100 3 3
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode4 = 8920100 4 4
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode5 = 8920100 5 5
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode6 = 8920100 6 6
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode7 = 8920100 7 7
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode8 = 8920100 8 8
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode9 = 8920100 9 9
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode10 = 8920100 10 10
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode11 = 8920100 11 11
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode12 = 8920100 12 12
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode13 = 8920100 13 13
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode14 = 8920100 14 14
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode15 = 8920100 15 15
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode16 = 8920100 16 16
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode17 = 8920100 17 17
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode18 = 8920100 18 18
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode19 = 8920100 19 19
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode20 = 8920100 20 20
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode21 = 8920100 21 21
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode22 = 8920100 22 22
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode23 = 8920100 23 23
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode24 = 8920100 24 24
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode25 = 8920100 25 25
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode26 = 8920100 26 26
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode27 = 8920100 27 27
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode28 = 8920100 28 28
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode29 = 8920100 29 29
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode30 = 8920100 30 30
DMA_RGF.DMA_FW_ICR_1.ICC.int1_mode31 = 8920100 31 31
DMA_RGF.DMA_FW_ICR_1.ICR.int_no_act_tx_0 = 8920104 0 0
DMA_RGF.DMA_FW_ICR_1.ICR.int_no_act_tx_1 = 8920104 1 1
DMA_RGF.DMA_FW_ICR_1.ICR.int_no_act_tx_2 = 8920104 2 2
DMA_RGF.DMA_FW_ICR_1.ICR.int_no_act_tx_3 = 8920104 3 3
DMA_RGF.DMA_FW_ICR_1.ICR.int_h_eq_h4rd_0 = 8920104 4 4
DMA_RGF.DMA_FW_ICR_1.ICR.int_h_eq_h4rd_1 = 8920104 5 5
DMA_RGF.DMA_FW_ICR_1.ICR.int_h_eq_h4rd_2 = 8920104 6 6
DMA_RGF.DMA_FW_ICR_1.ICR.int_h_eq_h4rd_3 = 8920104 7 7
DMA_RGF.DMA_FW_ICR_1.ICR.int_stop_on_eop_0 = 8920104 8 8
DMA_RGF.DMA_FW_ICR_1.ICR.int_stop_on_eop_1 = 8920104 9 9
DMA_RGF.DMA_FW_ICR_1.ICR.int_stop_on_eop_2 = 8920104 10 10
DMA_RGF.DMA_FW_ICR_1.ICR.int_stop_on_eop_3 = 8920104 11 11
DMA_RGF.DMA_FW_ICR_1.ICR.int_mac_retransmit_last_0 = 8920104 12 12
DMA_RGF.DMA_FW_ICR_1.ICR.int_mac_retransmit_last_1 = 8920104 13 13
DMA_RGF.DMA_FW_ICR_1.ICR.int_mac_retransmit_last_2 = 8920104 14 14
DMA_RGF.DMA_FW_ICR_1.ICR.int_mac_retransmit_last_3 = 8920104 15 15
DMA_RGF.DMA_FW_ICR_1.ICR.reserved.336 = 8920104 16 16
DMA_RGF.DMA_FW_ICR_1.ICR.reserved.337 = 8920104 17 17
DMA_RGF.DMA_FW_ICR_1.ICR.reserved.338 = 8920104 18 18
DMA_RGF.DMA_FW_ICR_1.ICR.reserved.339 = 8920104 19 19
DMA_RGF.DMA_FW_ICR_1.ICR.reserved.340 = 8920104 20 20
DMA_RGF.DMA_FW_ICR_1.ICR.reserved.341 = 8920104 21 21
DMA_RGF.DMA_FW_ICR_1.ICR.reserved.342 = 8920104 22 22
DMA_RGF.DMA_FW_ICR_1.ICR.reserved.343 = 8920104 23 23
DMA_RGF.DMA_FW_ICR_1.ICR.reserved.344 = 8920104 24 24
DMA_RGF.DMA_FW_ICR_1.ICR.reserved.345 = 8920104 25 25
DMA_RGF.DMA_FW_ICR_1.ICR.reserved.346 = 8920104 26 26
DMA_RGF.DMA_FW_ICR_1.ICR.reserved.347 = 8920104 27 27
DMA_RGF.DMA_FW_ICR_1.ICR.reserved.348 = 8920104 28 28
DMA_RGF.DMA_FW_ICR_1.ICR.reserved.349 = 8920104 29 29
DMA_RGF.DMA_FW_ICR_1.ICR.reserved.350 = 8920104 30 30
DMA_RGF.DMA_FW_ICR_1.ICR.reserved.351 = 8920104 31 31
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked0 = 8920108 0 0
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked1 = 8920108 1 1
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked2 = 8920108 2 2
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked3 = 8920108 3 3
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked4 = 8920108 4 4
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked5 = 8920108 5 5
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked6 = 8920108 6 6
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked7 = 8920108 7 7
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked8 = 8920108 8 8
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked9 = 8920108 9 9
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked10 = 8920108 10 10
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked11 = 8920108 11 11
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked12 = 8920108 12 12
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked13 = 8920108 13 13
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked14 = 8920108 14 14
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked15 = 8920108 15 15
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked16 = 8920108 16 16
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked17 = 8920108 17 17
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked18 = 8920108 18 18
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked19 = 8920108 19 19
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked20 = 8920108 20 20
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked21 = 8920108 21 21
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked22 = 8920108 22 22
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked23 = 8920108 23 23
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked24 = 8920108 24 24
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked25 = 8920108 25 25
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked26 = 8920108 26 26
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked27 = 8920108 27 27
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked28 = 8920108 28 28
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked29 = 8920108 29 29
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked30 = 8920108 30 30
DMA_RGF.DMA_FW_ICR_1.ICM.int1_masked31 = 8920108 31 31
DMA_RGF.DMA_FW_ICR_1.ICS.int_set0 = 8920112 0 0
DMA_RGF.DMA_FW_ICR_1.ICS.int_set1 = 8920112 1 1
DMA_RGF.DMA_FW_ICR_1.ICS.int_set2 = 8920112 2 2
DMA_RGF.DMA_FW_ICR_1.ICS.int_set3 = 8920112 3 3
DMA_RGF.DMA_FW_ICR_1.ICS.int_set4 = 8920112 4 4
DMA_RGF.DMA_FW_ICR_1.ICS.int_set5 = 8920112 5 5
DMA_RGF.DMA_FW_ICR_1.ICS.int_set6 = 8920112 6 6
DMA_RGF.DMA_FW_ICR_1.ICS.int_set7 = 8920112 7 7
DMA_RGF.DMA_FW_ICR_1.ICS.int_set8 = 8920112 8 8
DMA_RGF.DMA_FW_ICR_1.ICS.int_set9 = 8920112 9 9
DMA_RGF.DMA_FW_ICR_1.ICS.int_set10 = 8920112 10 10
DMA_RGF.DMA_FW_ICR_1.ICS.int_set11 = 8920112 11 11
DMA_RGF.DMA_FW_ICR_1.ICS.int_set12 = 8920112 12 12
DMA_RGF.DMA_FW_ICR_1.ICS.int_set13 = 8920112 13 13
DMA_RGF.DMA_FW_ICR_1.ICS.int_set14 = 8920112 14 14
DMA_RGF.DMA_FW_ICR_1.ICS.int_set15 = 8920112 15 15
DMA_RGF.DMA_FW_ICR_1.ICS.int_set16 = 8920112 16 16
DMA_RGF.DMA_FW_ICR_1.ICS.int_set17 = 8920112 17 17
DMA_RGF.DMA_FW_ICR_1.ICS.int_set18 = 8920112 18 18
DMA_RGF.DMA_FW_ICR_1.ICS.int_set19 = 8920112 19 19
DMA_RGF.DMA_FW_ICR_1.ICS.int_set20 = 8920112 20 20
DMA_RGF.DMA_FW_ICR_1.ICS.int_set21 = 8920112 21 21
DMA_RGF.DMA_FW_ICR_1.ICS.int_set22 = 8920112 22 22
DMA_RGF.DMA_FW_ICR_1.ICS.int_set23 = 8920112 23 23
DMA_RGF.DMA_FW_ICR_1.ICS.int_set24 = 8920112 24 24
DMA_RGF.DMA_FW_ICR_1.ICS.int_set25 = 8920112 25 25
DMA_RGF.DMA_FW_ICR_1.ICS.int_set26 = 8920112 26 26
DMA_RGF.DMA_FW_ICR_1.ICS.int_set27 = 8920112 27 27
DMA_RGF.DMA_FW_ICR_1.ICS.int_set28 = 8920112 28 28
DMA_RGF.DMA_FW_ICR_1.ICS.int_set29 = 8920112 29 29
DMA_RGF.DMA_FW_ICR_1.ICS.int_set30 = 8920112 30 30
DMA_RGF.DMA_FW_ICR_1.ICS.int_set31 = 8920112 31 31
DMA_RGF.DMA_FW_ICR_1.IMV.mask0 = 8920116 0 0
DMA_RGF.DMA_FW_ICR_1.IMV.mask1 = 8920116 1 1
DMA_RGF.DMA_FW_ICR_1.IMV.mask2 = 8920116 2 2
DMA_RGF.DMA_FW_ICR_1.IMV.mask3 = 8920116 3 3
DMA_RGF.DMA_FW_ICR_1.IMV.mask4 = 8920116 4 4
DMA_RGF.DMA_FW_ICR_1.IMV.mask5 = 8920116 5 5
DMA_RGF.DMA_FW_ICR_1.IMV.mask6 = 8920116 6 6
DMA_RGF.DMA_FW_ICR_1.IMV.mask7 = 8920116 7 7
DMA_RGF.DMA_FW_ICR_1.IMV.mask8 = 8920116 8 8
DMA_RGF.DMA_FW_ICR_1.IMV.mask9 = 8920116 9 9
DMA_RGF.DMA_FW_ICR_1.IMV.mask10 = 8920116 10 10
DMA_RGF.DMA_FW_ICR_1.IMV.mask11 = 8920116 11 11
DMA_RGF.DMA_FW_ICR_1.IMV.mask12 = 8920116 12 12
DMA_RGF.DMA_FW_ICR_1.IMV.mask13 = 8920116 13 13
DMA_RGF.DMA_FW_ICR_1.IMV.mask14 = 8920116 14 14
DMA_RGF.DMA_FW_ICR_1.IMV.mask15 = 8920116 15 15
DMA_RGF.DMA_FW_ICR_1.IMV.mask16 = 8920116 16 16
DMA_RGF.DMA_FW_ICR_1.IMV.mask17 = 8920116 17 17
DMA_RGF.DMA_FW_ICR_1.IMV.mask18 = 8920116 18 18
DMA_RGF.DMA_FW_ICR_1.IMV.mask19 = 8920116 19 19
DMA_RGF.DMA_FW_ICR_1.IMV.mask20 = 8920116 20 20
DMA_RGF.DMA_FW_ICR_1.IMV.mask21 = 8920116 21 21
DMA_RGF.DMA_FW_ICR_1.IMV.mask22 = 8920116 22 22
DMA_RGF.DMA_FW_ICR_1.IMV.mask23 = 8920116 23 23
DMA_RGF.DMA_FW_ICR_1.IMV.mask24 = 8920116 24 24
DMA_RGF.DMA_FW_ICR_1.IMV.mask25 = 8920116 25 25
DMA_RGF.DMA_FW_ICR_1.IMV.mask26 = 8920116 26 26
DMA_RGF.DMA_FW_ICR_1.IMV.mask27 = 8920116 27 27
DMA_RGF.DMA_FW_ICR_1.IMV.mask28 = 8920116 28 28
DMA_RGF.DMA_FW_ICR_1.IMV.mask29 = 8920116 29 29
DMA_RGF.DMA_FW_ICR_1.IMV.mask30 = 8920116 30 30
DMA_RGF.DMA_FW_ICR_1.IMV.mask31 = 8920116 31 31
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set0 = 8920120 0 0
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set1 = 8920120 1 1
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set2 = 8920120 2 2
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set3 = 8920120 3 3
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set4 = 8920120 4 4
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set5 = 8920120 5 5
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set6 = 8920120 6 6
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set7 = 8920120 7 7
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set8 = 8920120 8 8
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set9 = 8920120 9 9
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set10 = 8920120 10 10
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set11 = 8920120 11 11
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set12 = 8920120 12 12
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set13 = 8920120 13 13
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set14 = 8920120 14 14
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set15 = 8920120 15 15
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set16 = 8920120 16 16
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set17 = 8920120 17 17
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set18 = 8920120 18 18
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set19 = 8920120 19 19
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set20 = 8920120 20 20
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set21 = 8920120 21 21
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set22 = 8920120 22 22
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set23 = 8920120 23 23
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set24 = 8920120 24 24
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set25 = 8920120 25 25
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set26 = 8920120 26 26
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set27 = 8920120 27 27
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set28 = 8920120 28 28
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set29 = 8920120 29 29
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set30 = 8920120 30 30
DMA_RGF.DMA_FW_ICR_1.IMS.mask_set31 = 8920120 31 31
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr0 = 8920124 0 0
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr1 = 8920124 1 1
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr2 = 8920124 2 2
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr3 = 8920124 3 3
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr4 = 8920124 4 4
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr5 = 8920124 5 5
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr6 = 8920124 6 6
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr7 = 8920124 7 7
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr8 = 8920124 8 8
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr9 = 8920124 9 9
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr10 = 8920124 10 10
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr11 = 8920124 11 11
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr12 = 8920124 12 12
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr13 = 8920124 13 13
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr14 = 8920124 14 14
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr15 = 8920124 15 15
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr16 = 8920124 16 16
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr17 = 8920124 17 17
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr18 = 8920124 18 18
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr19 = 8920124 19 19
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr20 = 8920124 20 20
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr21 = 8920124 21 21
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr22 = 8920124 22 22
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr23 = 8920124 23 23
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr24 = 8920124 24 24
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr25 = 8920124 25 25
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr26 = 8920124 26 26
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr27 = 8920124 27 27
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr28 = 8920124 28 28
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr29 = 8920124 29 29
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr30 = 8920124 30 30
DMA_RGF.DMA_FW_ICR_1.IMC.mask_clr31 = 8920124 31 31
DMA_RGF.DMA_FW_ICR_2.ICC = 8920128 0 31
DMA_RGF.DMA_FW_ICR_2.ICR = 8920132 0 31
DMA_RGF.DMA_FW_ICR_2.ICM = 8920136 0 31
DMA_RGF.DMA_FW_ICR_2.ICS = 8920140 0 31
DMA_RGF.DMA_FW_ICR_2.IMV = 8920144 0 31
DMA_RGF.DMA_FW_ICR_2.IMS = 8920148 0 31
DMA_RGF.DMA_FW_ICR_2.IMC = 8920152 0 31
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode0 = 8920128 0 0
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode1 = 8920128 1 1
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode2 = 8920128 2 2
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode3 = 8920128 3 3
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode4 = 8920128 4 4
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode5 = 8920128 5 5
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode6 = 8920128 6 6
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode7 = 8920128 7 7
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode8 = 8920128 8 8
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode9 = 8920128 9 9
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode10 = 8920128 10 10
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode11 = 8920128 11 11
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode12 = 8920128 12 12
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode13 = 8920128 13 13
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode14 = 8920128 14 14
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode15 = 8920128 15 15
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode16 = 8920128 16 16
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode17 = 8920128 17 17
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode18 = 8920128 18 18
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode19 = 8920128 19 19
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode20 = 8920128 20 20
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode21 = 8920128 21 21
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode22 = 8920128 22 22
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode23 = 8920128 23 23
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode24 = 8920128 24 24
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode25 = 8920128 25 25
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode26 = 8920128 26 26
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode27 = 8920128 27 27
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode28 = 8920128 28 28
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode29 = 8920128 29 29
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode30 = 8920128 30 30
DMA_RGF.DMA_FW_ICR_2.ICC.int1_mode31 = 8920128 31 31
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_0 = 8920132 0 0
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_1 = 8920132 1 1
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_2 = 8920132 2 2
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_3 = 8920132 3 3
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_4 = 8920132 4 4
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_5 = 8920132 5 5
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_6 = 8920132 6 6
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_7 = 8920132 7 7
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_8 = 8920132 8 8
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_9 = 8920132 9 9
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_10 = 8920132 10 10
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_11 = 8920132 11 11
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_12 = 8920132 12 12
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_13 = 8920132 13 13
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_14 = 8920132 14 14
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_15 = 8920132 15 15
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_16 = 8920132 16 16
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_17 = 8920132 17 17
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_18 = 8920132 18 18
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_19 = 8920132 19 19
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_20 = 8920132 20 20
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_21 = 8920132 21 21
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_22 = 8920132 22 22
DMA_RGF.DMA_FW_ICR_2.ICR.int_vring_tail_update_23 = 8920132 23 23
DMA_RGF.DMA_FW_ICR_2.ICR.reserved.352 = 8920132 24 24
DMA_RGF.DMA_FW_ICR_2.ICR.reserved.353 = 8920132 25 25
DMA_RGF.DMA_FW_ICR_2.ICR.reserved.354 = 8920132 26 26
DMA_RGF.DMA_FW_ICR_2.ICR.int_unexpected_cpl = 8920132 27 27
DMA_RGF.DMA_FW_ICR_2.ICR.int_unsupported_req_cpl = 8920132 28 28
DMA_RGF.DMA_FW_ICR_2.ICR.int_pedi_dif_cpl_idle = 8920132 29 29
DMA_RGF.DMA_FW_ICR_2.ICR.int_cpl_timeout = 8920132 30 30
DMA_RGF.DMA_FW_ICR_2.ICR.int_cpl_bad_eot = 8920132 31 31
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked0 = 8920136 0 0
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked1 = 8920136 1 1
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked2 = 8920136 2 2
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked3 = 8920136 3 3
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked4 = 8920136 4 4
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked5 = 8920136 5 5
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked6 = 8920136 6 6
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked7 = 8920136 7 7
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked8 = 8920136 8 8
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked9 = 8920136 9 9
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked10 = 8920136 10 10
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked11 = 8920136 11 11
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked12 = 8920136 12 12
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked13 = 8920136 13 13
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked14 = 8920136 14 14
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked15 = 8920136 15 15
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked16 = 8920136 16 16
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked17 = 8920136 17 17
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked18 = 8920136 18 18
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked19 = 8920136 19 19
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked20 = 8920136 20 20
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked21 = 8920136 21 21
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked22 = 8920136 22 22
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked23 = 8920136 23 23
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked24 = 8920136 24 24
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked25 = 8920136 25 25
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked26 = 8920136 26 26
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked27 = 8920136 27 27
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked28 = 8920136 28 28
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked29 = 8920136 29 29
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked30 = 8920136 30 30
DMA_RGF.DMA_FW_ICR_2.ICM.int1_masked31 = 8920136 31 31
DMA_RGF.DMA_FW_ICR_2.ICS.int_set0 = 8920140 0 0
DMA_RGF.DMA_FW_ICR_2.ICS.int_set1 = 8920140 1 1
DMA_RGF.DMA_FW_ICR_2.ICS.int_set2 = 8920140 2 2
DMA_RGF.DMA_FW_ICR_2.ICS.int_set3 = 8920140 3 3
DMA_RGF.DMA_FW_ICR_2.ICS.int_set4 = 8920140 4 4
DMA_RGF.DMA_FW_ICR_2.ICS.int_set5 = 8920140 5 5
DMA_RGF.DMA_FW_ICR_2.ICS.int_set6 = 8920140 6 6
DMA_RGF.DMA_FW_ICR_2.ICS.int_set7 = 8920140 7 7
DMA_RGF.DMA_FW_ICR_2.ICS.int_set8 = 8920140 8 8
DMA_RGF.DMA_FW_ICR_2.ICS.int_set9 = 8920140 9 9
DMA_RGF.DMA_FW_ICR_2.ICS.int_set10 = 8920140 10 10
DMA_RGF.DMA_FW_ICR_2.ICS.int_set11 = 8920140 11 11
DMA_RGF.DMA_FW_ICR_2.ICS.int_set12 = 8920140 12 12
DMA_RGF.DMA_FW_ICR_2.ICS.int_set13 = 8920140 13 13
DMA_RGF.DMA_FW_ICR_2.ICS.int_set14 = 8920140 14 14
DMA_RGF.DMA_FW_ICR_2.ICS.int_set15 = 8920140 15 15
DMA_RGF.DMA_FW_ICR_2.ICS.int_set16 = 8920140 16 16
DMA_RGF.DMA_FW_ICR_2.ICS.int_set17 = 8920140 17 17
DMA_RGF.DMA_FW_ICR_2.ICS.int_set18 = 8920140 18 18
DMA_RGF.DMA_FW_ICR_2.ICS.int_set19 = 8920140 19 19
DMA_RGF.DMA_FW_ICR_2.ICS.int_set20 = 8920140 20 20
DMA_RGF.DMA_FW_ICR_2.ICS.int_set21 = 8920140 21 21
DMA_RGF.DMA_FW_ICR_2.ICS.int_set22 = 8920140 22 22
DMA_RGF.DMA_FW_ICR_2.ICS.int_set23 = 8920140 23 23
DMA_RGF.DMA_FW_ICR_2.ICS.int_set24 = 8920140 24 24
DMA_RGF.DMA_FW_ICR_2.ICS.int_set25 = 8920140 25 25
DMA_RGF.DMA_FW_ICR_2.ICS.int_set26 = 8920140 26 26
DMA_RGF.DMA_FW_ICR_2.ICS.int_set27 = 8920140 27 27
DMA_RGF.DMA_FW_ICR_2.ICS.int_set28 = 8920140 28 28
DMA_RGF.DMA_FW_ICR_2.ICS.int_set29 = 8920140 29 29
DMA_RGF.DMA_FW_ICR_2.ICS.int_set30 = 8920140 30 30
DMA_RGF.DMA_FW_ICR_2.ICS.int_set31 = 8920140 31 31
DMA_RGF.DMA_FW_ICR_2.IMV.mask0 = 8920144 0 0
DMA_RGF.DMA_FW_ICR_2.IMV.mask1 = 8920144 1 1
DMA_RGF.DMA_FW_ICR_2.IMV.mask2 = 8920144 2 2
DMA_RGF.DMA_FW_ICR_2.IMV.mask3 = 8920144 3 3
DMA_RGF.DMA_FW_ICR_2.IMV.mask4 = 8920144 4 4
DMA_RGF.DMA_FW_ICR_2.IMV.mask5 = 8920144 5 5
DMA_RGF.DMA_FW_ICR_2.IMV.mask6 = 8920144 6 6
DMA_RGF.DMA_FW_ICR_2.IMV.mask7 = 8920144 7 7
DMA_RGF.DMA_FW_ICR_2.IMV.mask8 = 8920144 8 8
DMA_RGF.DMA_FW_ICR_2.IMV.mask9 = 8920144 9 9
DMA_RGF.DMA_FW_ICR_2.IMV.mask10 = 8920144 10 10
DMA_RGF.DMA_FW_ICR_2.IMV.mask11 = 8920144 11 11
DMA_RGF.DMA_FW_ICR_2.IMV.mask12 = 8920144 12 12
DMA_RGF.DMA_FW_ICR_2.IMV.mask13 = 8920144 13 13
DMA_RGF.DMA_FW_ICR_2.IMV.mask14 = 8920144 14 14
DMA_RGF.DMA_FW_ICR_2.IMV.mask15 = 8920144 15 15
DMA_RGF.DMA_FW_ICR_2.IMV.mask16 = 8920144 16 16
DMA_RGF.DMA_FW_ICR_2.IMV.mask17 = 8920144 17 17
DMA_RGF.DMA_FW_ICR_2.IMV.mask18 = 8920144 18 18
DMA_RGF.DMA_FW_ICR_2.IMV.mask19 = 8920144 19 19
DMA_RGF.DMA_FW_ICR_2.IMV.mask20 = 8920144 20 20
DMA_RGF.DMA_FW_ICR_2.IMV.mask21 = 8920144 21 21
DMA_RGF.DMA_FW_ICR_2.IMV.mask22 = 8920144 22 22
DMA_RGF.DMA_FW_ICR_2.IMV.mask23 = 8920144 23 23
DMA_RGF.DMA_FW_ICR_2.IMV.mask24 = 8920144 24 24
DMA_RGF.DMA_FW_ICR_2.IMV.mask25 = 8920144 25 25
DMA_RGF.DMA_FW_ICR_2.IMV.mask26 = 8920144 26 26
DMA_RGF.DMA_FW_ICR_2.IMV.mask27 = 8920144 27 27
DMA_RGF.DMA_FW_ICR_2.IMV.mask28 = 8920144 28 28
DMA_RGF.DMA_FW_ICR_2.IMV.mask29 = 8920144 29 29
DMA_RGF.DMA_FW_ICR_2.IMV.mask30 = 8920144 30 30
DMA_RGF.DMA_FW_ICR_2.IMV.mask31 = 8920144 31 31
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set0 = 8920148 0 0
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set1 = 8920148 1 1
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set2 = 8920148 2 2
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set3 = 8920148 3 3
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set4 = 8920148 4 4
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set5 = 8920148 5 5
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set6 = 8920148 6 6
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set7 = 8920148 7 7
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set8 = 8920148 8 8
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set9 = 8920148 9 9
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set10 = 8920148 10 10
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set11 = 8920148 11 11
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set12 = 8920148 12 12
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set13 = 8920148 13 13
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set14 = 8920148 14 14
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set15 = 8920148 15 15
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set16 = 8920148 16 16
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set17 = 8920148 17 17
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set18 = 8920148 18 18
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set19 = 8920148 19 19
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set20 = 8920148 20 20
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set21 = 8920148 21 21
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set22 = 8920148 22 22
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set23 = 8920148 23 23
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set24 = 8920148 24 24
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set25 = 8920148 25 25
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set26 = 8920148 26 26
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set27 = 8920148 27 27
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set28 = 8920148 28 28
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set29 = 8920148 29 29
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set30 = 8920148 30 30
DMA_RGF.DMA_FW_ICR_2.IMS.mask_set31 = 8920148 31 31
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr0 = 8920152 0 0
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr1 = 8920152 1 1
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr2 = 8920152 2 2
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr3 = 8920152 3 3
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr4 = 8920152 4 4
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr5 = 8920152 5 5
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr6 = 8920152 6 6
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr7 = 8920152 7 7
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr8 = 8920152 8 8
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr9 = 8920152 9 9
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr10 = 8920152 10 10
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr11 = 8920152 11 11
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr12 = 8920152 12 12
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr13 = 8920152 13 13
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr14 = 8920152 14 14
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr15 = 8920152 15 15
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr16 = 8920152 16 16
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr17 = 8920152 17 17
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr18 = 8920152 18 18
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr19 = 8920152 19 19
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr20 = 8920152 20 20
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr21 = 8920152 21 21
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr22 = 8920152 22 22
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr23 = 8920152 23 23
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr24 = 8920152 24 24
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr25 = 8920152 25 25
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr26 = 8920152 26 26
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr27 = 8920152 27 27
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr28 = 8920152 28 28
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr29 = 8920152 29 29
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr30 = 8920152 30 30
DMA_RGF.DMA_FW_ICR_2.IMC.mask_clr31 = 8920152 31 31
DMA_RGF.ITR_CNT.TRSH = 8920156 0 31
DMA_RGF.ITR_CNT.DATA = 8920160 0 31
DMA_RGF.ITR_CNT.CTL = 8920164 0 31
DMA_RGF.ITR_CNT.TRSH.TRSH = 8920156 0 31
DMA_RGF.ITR_CNT.TRSH.TRSH.val = 8920156 0 31
DMA_RGF.ITR_CNT.DATA.DATA = 8920160 0 31
DMA_RGF.ITR_CNT.DATA.DATA.val = 8920160 0 31
DMA_RGF.ITR_CNT.CTL.CTL = 8920164 0 31
DMA_RGF.ITR_CNT.CTL.CTL.en = 8920164 0 0
DMA_RGF.ITR_CNT.CTL.CTL.ext_tick_sel = 8920164 1 1
DMA_RGF.ITR_CNT.CTL.CTL.forever = 8920164 2 2
DMA_RGF.ITR_CNT.CTL.CTL.clr = 8920164 3 3
DMA_RGF.ITR_CNT.CTL.CTL.reached_tresh = 8920164 4 4
DMA_RGF.ITR_CNT.CTL.CTL.reserved.355 = 8920164 5 31
DMA_RGF.PSEUDO_CAUSE.PSEUDO_CAUSE = 8920168 0 31
DMA_RGF.PSEUDO_CAUSE.PSEUDO_CAUSE_MASK_SW = 8920172 0 31
DMA_RGF.PSEUDO_CAUSE.PSEUDO_CAUSE_MASK_FW = 8920176 0 31
DMA_RGF.PSEUDO_CAUSE.PSEUDO_CAUSE.icr_rx = 8920168 0 0
DMA_RGF.PSEUDO_CAUSE.PSEUDO_CAUSE.icr_tx = 8920168 1 1
DMA_RGF.PSEUDO_CAUSE.PSEUDO_CAUSE.icr_misc = 8920168 2 2
DMA_RGF.PSEUDO_CAUSE.PSEUDO_CAUSE.reserved.356 = 8920168 3 31
DMA_RGF.PSEUDO_CAUSE.PSEUDO_CAUSE_MASK_SW.icr_rx_sw_mask = 8920172 0 0
DMA_RGF.PSEUDO_CAUSE.PSEUDO_CAUSE_MASK_SW.icr_tx_sw_mask = 8920172 1 1
DMA_RGF.PSEUDO_CAUSE.PSEUDO_CAUSE_MASK_SW.icr_misc_sw_mask = 8920172 2 2
DMA_RGF.PSEUDO_CAUSE.PSEUDO_CAUSE_MASK_SW.reserved.357 = 8920172 3 31
DMA_RGF.PSEUDO_CAUSE.PSEUDO_CAUSE_MASK_FW.icr_rx_fw_mask = 8920176 0 0
DMA_RGF.PSEUDO_CAUSE.PSEUDO_CAUSE_MASK_FW.icr_tx_fw_mask = 8920176 1 1
DMA_RGF.PSEUDO_CAUSE.PSEUDO_CAUSE_MASK_FW.icr_misc_fw_mask = 8920176 2 2
DMA_RGF.PSEUDO_CAUSE.PSEUDO_CAUSE_MASK_FW.reserved.358 = 8920176 3 31
DMA_RGF.AVAILABILITY.MAC_AVAILABILITY = 8920180 0 31
DMA_RGF.AVAILABILITY.DMA_CREDIT_FW = 8920184 0 31
DMA_RGF.AVAILABILITY.DMA_CREDIT_SW = 8920188 0 31
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_PRING = 8920192 0 31
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING = 8920196 0 31
DMA_RGF.AVAILABILITY.MAC_AVAILABILITY.mac_tx_availability_vector = 8920180 0 31
DMA_RGF.AVAILABILITY.DMA_CREDIT_FW.dma_sw_2_mac_credit_valid = 8920184 0 11
DMA_RGF.AVAILABILITY.DMA_CREDIT_FW.reserved.359 = 8920184 12 31
DMA_RGF.AVAILABILITY.DMA_CREDIT_SW.dma_fw_2_mac_credit_valid = 8920188 0 11
DMA_RGF.AVAILABILITY.DMA_CREDIT_SW.reserved.360 = 8920188 12 31
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_PRING.pring0 = 8920192 0 0
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_PRING.pring1 = 8920192 1 1
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_PRING.pring2 = 8920192 2 2
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_PRING.pring3 = 8920192 3 3
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_PRING.pring4 = 8920192 4 4
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_PRING.pring5 = 8920192 5 5
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_PRING.pring6 = 8920192 6 6
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_PRING.pring7 = 8920192 7 7
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_PRING.pring8 = 8920192 8 8
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_PRING.pring9 = 8920192 9 9
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_PRING.pring10 = 8920192 10 10
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_PRING.pring11 = 8920192 11 11
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_PRING.reserved.361 = 8920192 12 31
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring0 = 8920196 0 0
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring1 = 8920196 1 1
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring2 = 8920196 2 2
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring3 = 8920196 3 3
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring4 = 8920196 4 4
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring5 = 8920196 5 5
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring6 = 8920196 6 6
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring7 = 8920196 7 7
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring8 = 8920196 8 8
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring9 = 8920196 9 9
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring10 = 8920196 10 10
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring11 = 8920196 11 11
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring12 = 8920196 12 12
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring13 = 8920196 13 13
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring14 = 8920196 14 14
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring15 = 8920196 15 15
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring16 = 8920196 16 16
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring17 = 8920196 17 17
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring18 = 8920196 18 18
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring19 = 8920196 19 19
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring20 = 8920196 20 20
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring21 = 8920196 21 21
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring22 = 8920196 22 22
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.vring23 = 8920196 23 23
DMA_RGF.AVAILABILITY.SW_AVAILABILITY_VRING.reserved.362 = 8920196 24 31
DMA_RGF.SW_GLOBAL_BASE_H.SW_GLOBAL_BASE_H = 8920200 0 31
DMA_RGF.SW_GLOBAL_BASE_H.SW_GLOBAL_BASE_H.val = 8920200 0 31
DMA_RGF.DEBUG.DMA_MAC_SW_IF = 8920204 0 31
DMA_RGF.DEBUG.DMA_MAC_FW_IF = 8920208 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DATA = 8920212 0 159
DMA_RGF.DEBUG.DIF_SW_CPL_DESC = 8920232 0 159
DMA_RGF.DEBUG.PEDI_BAD_CNT = 8920252 0 31
DMA_RGF.DEBUG.PEDI_CPL = 8920256 0 159
DMA_RGF.DEBUG.DMA_MAC_SW_IF.DMA_MAC_SW_IF = 8920204 0 31
DMA_RGF.DEBUG.DMA_MAC_SW_IF.DMA_MAC_SW_IF.mac_2_dma_rdy = 8920204 0 0
DMA_RGF.DEBUG.DMA_MAC_SW_IF.DMA_MAC_SW_IF.dma_2_mac_data_valid = 8920204 1 1
DMA_RGF.DEBUG.DMA_MAC_SW_IF.DMA_MAC_SW_IF.dma_2_mac_data_sop = 8920204 2 2
DMA_RGF.DEBUG.DMA_MAC_SW_IF.DMA_MAC_SW_IF.dma_2_mac_data_eop = 8920204 3 3
DMA_RGF.DEBUG.DMA_MAC_SW_IF.DMA_MAC_SW_IF.mac_2_dma_dof_rdy = 8920204 4 4
DMA_RGF.DEBUG.DMA_MAC_SW_IF.DMA_MAC_SW_IF.dma_2_mac_data_dof_valid = 8920204 5 5
DMA_RGF.DEBUG.DMA_MAC_SW_IF.DMA_MAC_SW_IF.dma_2_mac_data_dof_eop = 8920204 6 6
DMA_RGF.DEBUG.DMA_MAC_SW_IF.DMA_MAC_SW_IF.reserved.363 = 8920204 7 31
DMA_RGF.DEBUG.DMA_MAC_FW_IF.DMA_MAC_FW_IF = 8920208 0 31
DMA_RGF.DEBUG.DMA_MAC_FW_IF.DMA_MAC_FW_IF.mac_2_dma_rdy = 8920208 0 0
DMA_RGF.DEBUG.DMA_MAC_FW_IF.DMA_MAC_FW_IF.dma_2_mac_data_valid = 8920208 1 1
DMA_RGF.DEBUG.DMA_MAC_FW_IF.DMA_MAC_FW_IF.dma_2_mac_data_sop = 8920208 2 2
DMA_RGF.DEBUG.DMA_MAC_FW_IF.DMA_MAC_FW_IF.dma_2_mac_data_eop = 8920208 3 3
DMA_RGF.DEBUG.DMA_MAC_FW_IF.DMA_MAC_FW_IF.mac_2_dma_dof_rdy = 8920208 4 4
DMA_RGF.DEBUG.DMA_MAC_FW_IF.DMA_MAC_FW_IF.reserved.364 = 8920208 5 31
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_0 = 8920212 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_1 = 8920216 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_2 = 8920220 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_3 = 8920224 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.MISC = 8920228 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_0.TAG_0 = 8920212 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_0.TAG_0.size = 8920212 0 9
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_0.TAG_0.id = 8920212 10 14
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_0.TAG_0.valid = 8920212 15 15
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_0.TAG_0.last = 8920212 16 16
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_0.TAG_0.reserved.365 = 8920212 17 31
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_1.TAG_0 = 8920216 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_1.TAG_0.size = 8920216 0 9
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_1.TAG_0.id = 8920216 10 14
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_1.TAG_0.valid = 8920216 15 15
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_1.TAG_0.last = 8920216 16 16
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_1.TAG_0.reserved.366 = 8920216 17 31
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_2.TAG_0 = 8920220 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_2.TAG_0.size = 8920220 0 9
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_2.TAG_0.id = 8920220 10 14
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_2.TAG_0.valid = 8920220 15 15
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_2.TAG_0.last = 8920220 16 16
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_2.TAG_0.reserved.367 = 8920220 17 31
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_3.TAG_0 = 8920224 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_3.TAG_0.size = 8920224 0 9
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_3.TAG_0.id = 8920224 10 14
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_3.TAG_0.valid = 8920224 15 15
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_3.TAG_0.last = 8920224 16 16
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.TAG_3.TAG_0.reserved.368 = 8920224 17 31
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.MISC.rd_cnt = 8920228 0 9
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.MISC.rd_next_id = 8920228 10 11
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.MISC.pedi_2_dif_rd_cpl_0_ready = 8920228 12 12
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.MISC.pedi_2_dif_rd_cpl_1_ready = 8920228 13 13
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.MISC.pedi_2_dif_rd_cpl_2_ready = 8920228 14 14
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.MISC.pedi_2_dif_rd_cpl_3_ready = 8920228 15 15
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.MISC.sync_fifo_sop = 8920228 16 16
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.MISC.sync_fifo_eop = 8920228 17 17
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.MISC.sync_fifo_rd_empty = 8920228 18 18
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.MISC.sync_fifo_wr_full = 8920228 19 19
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.MISC.sync_fifo_rd_en = 8920228 20 20
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.MISC.sync_fifo_wr_en = 8920228 21 21
DMA_RGF.DEBUG.DIF_SW_CPL_DATA.MISC.reserved.369 = 8920228 22 31
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_0 = 8920232 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_1 = 8920236 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_2 = 8920240 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_3 = 8920244 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.MISC = 8920248 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_0.TAG_0 = 8920232 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_0.TAG_0.size = 8920232 0 9
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_0.TAG_0.id = 8920232 10 14
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_0.TAG_0.valid = 8920232 15 15
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_0.TAG_0.last = 8920232 16 16
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_0.TAG_0.reserved.370 = 8920232 17 31
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_1.TAG_0 = 8920236 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_1.TAG_0.size = 8920236 0 9
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_1.TAG_0.id = 8920236 10 14
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_1.TAG_0.valid = 8920236 15 15
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_1.TAG_0.last = 8920236 16 16
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_1.TAG_0.reserved.371 = 8920236 17 31
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_2.TAG_0 = 8920240 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_2.TAG_0.size = 8920240 0 9
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_2.TAG_0.id = 8920240 10 14
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_2.TAG_0.valid = 8920240 15 15
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_2.TAG_0.last = 8920240 16 16
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_2.TAG_0.reserved.372 = 8920240 17 31
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_3.TAG_0 = 8920244 0 31
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_3.TAG_0.size = 8920244 0 9
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_3.TAG_0.id = 8920244 10 14
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_3.TAG_0.valid = 8920244 15 15
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_3.TAG_0.last = 8920244 16 16
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.TAG_3.TAG_0.reserved.373 = 8920244 17 31
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.MISC.rd_cnt = 8920248 0 9
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.MISC.rd_next_id = 8920248 10 11
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.MISC.pedi_2_dif_rd_cpl_0_ready = 8920248 12 12
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.MISC.pedi_2_dif_rd_cpl_1_ready = 8920248 13 13
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.MISC.pedi_2_dif_rd_cpl_2_ready = 8920248 14 14
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.MISC.pedi_2_dif_rd_cpl_3_ready = 8920248 15 15
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.MISC.sync_fifo_sop = 8920248 16 16
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.MISC.sync_fifo_eop = 8920248 17 17
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.MISC.sync_fifo_rd_empty = 8920248 18 18
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.MISC.sync_fifo_wr_full = 8920248 19 19
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.MISC.sync_fifo_rd_en = 8920248 20 20
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.MISC.sync_fifo_wr_en = 8920248 21 21
DMA_RGF.DEBUG.DIF_SW_CPL_DESC.MISC.reserved.374 = 8920248 22 31
DMA_RGF.DEBUG.PEDI_BAD_CNT.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0 = 8920252 0 31
DMA_RGF.DEBUG.PEDI_BAD_CNT.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0.unexpedted_cpl_cnt = 8920252 0 3
DMA_RGF.DEBUG.PEDI_BAD_CNT.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0.unsupported_cpl_cnt = 8920252 4 7
DMA_RGF.DEBUG.PEDI_BAD_CNT.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0.bad_eot_cpl_cnt = 8920252 8 11
DMA_RGF.DEBUG.PEDI_BAD_CNT.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0.reserved.375 = 8920252 12 31
DMA_RGF.DEBUG.PEDI_CPL.CTL = 8920256 0 31
DMA_RGF.DEBUG.PEDI_CPL.PTRN = 8920260 0 31
DMA_RGF.DEBUG.PEDI_CPL.MISC = 8920264 0 31
DMA_RGF.DEBUG.PEDI_CPL.EP_IF_1 = 8920268 0 31
DMA_RGF.DEBUG.PEDI_CPL.EP_IF_2 = 8920272 0 31
DMA_RGF.DEBUG.PEDI_CPL.CTL.clr = 8920256 0 0
DMA_RGF.DEBUG.PEDI_CPL.CTL.algn_dout_cmp_seq_on = 8920256 1 1
DMA_RGF.DEBUG.PEDI_CPL.CTL.algn_dout_cmp_pattern_on = 8920256 2 2
DMA_RGF.DEBUG.PEDI_CPL.CTL.trigger_on = 8920256 3 3
DMA_RGF.DEBUG.PEDI_CPL.CTL.force_wr_done = 8920256 4 4
DMA_RGF.DEBUG.PEDI_CPL.CTL.reserved.376 = 8920256 5 5
DMA_RGF.DEBUG.PEDI_CPL.CTL.idle_cnt_en = 8920256 6 6
DMA_RGF.DEBUG.PEDI_CPL.CTL.idle_cnt_clr = 8920256 7 7
DMA_RGF.DEBUG.PEDI_CPL.CTL.idle_cnt_thr = 8920256 8 23
DMA_RGF.DEBUG.PEDI_CPL.CTL.idle_cnt_reached_thr = 8920256 24 24
DMA_RGF.DEBUG.PEDI_CPL.CTL.b2b_cnt_clr = 8920256 25 25
DMA_RGF.DEBUG.PEDI_CPL.CTL.reserved.377 = 8920256 26 31
DMA_RGF.DEBUG.PEDI_CPL.PTRN.algn_dout_cmp_pattern = 8920260 0 31
DMA_RGF.DEBUG.PEDI_CPL.MISC.fifo_wr_addr_cnt = 8920264 0 9
DMA_RGF.DEBUG.PEDI_CPL.MISC.cpl_fsm_wait_wr_done = 8920264 10 10
DMA_RGF.DEBUG.PEDI_CPL.MISC.b2b_cnt = 8920264 11 26
DMA_RGF.DEBUG.PEDI_CPL.MISC.reserved.378 = 8920264 27 31
DMA_RGF.DEBUG.PEDI_CPL.EP_IF_1.radm_cpl_byte_cnt_dma = 8920268 0 11
DMA_RGF.DEBUG.PEDI_CPL.EP_IF_1.radm_cpl_timeout_dma = 8920268 12 12
DMA_RGF.DEBUG.PEDI_CPL.EP_IF_1.radm_cpl_dv_dma = 8920268 13 13
DMA_RGF.DEBUG.PEDI_CPL.EP_IF_1.radm_cpl_last_dma = 8920268 14 14
DMA_RGF.DEBUG.PEDI_CPL.EP_IF_1.radm_cpl_eot_dma = 8920268 15 15
DMA_RGF.DEBUG.PEDI_CPL.EP_IF_1.radm_cpl_hv_dma = 8920268 16 16
DMA_RGF.DEBUG.PEDI_CPL.EP_IF_1.cpl_radm_halt_dma = 8920268 17 17
DMA_RGF.DEBUG.PEDI_CPL.EP_IF_1.radm_cpl_bad_eot_dma = 8920268 18 18
DMA_RGF.DEBUG.PEDI_CPL.EP_IF_1.reserved.379 = 8920268 19 31
DMA_RGF.DEBUG.PEDI_CPL.EP_IF_2.radm_cpl_func_num_dma = 8920272 0 2
DMA_RGF.DEBUG.PEDI_CPL.EP_IF_2.radm_cpl_len_dw_dma = 8920272 3 12
DMA_RGF.DEBUG.PEDI_CPL.EP_IF_2.radm_cpl_low_addr_dma = 8920272 13 14
DMA_RGF.DEBUG.PEDI_CPL.EP_IF_2.radm_cpl_status_dma = 8920272 15 17
DMA_RGF.DEBUG.PEDI_CPL.EP_IF_2.radm_cpl_tag_dma = 8920272 18 25
DMA_RGF.DEBUG.PEDI_CPL.EP_IF_2.reserved.380 = 8920272 26 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_0 = 8920276 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_1 = 8920280 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_2 = 8920284 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_3 = 8920288 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_4 = 8920292 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_5 = 8920296 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_6 = 8920300 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_7 = 8920304 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_8 = 8920308 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_9 = 8920312 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_10 = 8920316 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_11 = 8920320 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_12 = 8920324 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_13 = 8920328 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_14 = 8920332 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_15 = 8920336 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_16 = 8920340 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_0.dma_oful2_rx_ext_trans_en = 8920276 0 0
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_0.dma_oful2_tx_ext_trans_en = 8920276 1 1
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_0.dma_oful2_rx_ext_addr3_src = 8920276 2 2
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_0.dma_oful2_tx_ext_addr3_src = 8920276 3 3
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_0.reserved.381 = 8920276 4 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_1.dma_oful2_rx_1_trans_type = 8920280 0 1
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_1.dma_oful2_rx_2_trans_type = 8920280 2 3
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_1.dma_oful2_rx_3_trans_type = 8920280 4 5
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_1.reserved.382 = 8920280 6 7
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_1.dma_oful2_rx_1_ds_type = 8920280 8 9
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_1.dma_oful2_rx_2_ds_type = 8920280 10 11
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_1.dma_oful2_rx_3_ds_type = 8920280 12 13
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_1.reserved.383 = 8920280 14 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_2.dma_oful2_rx_1_bssid_lo = 8920284 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_3.dma_oful2_rx_1_bssid_hi = 8920288 0 15
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_3.reserved.384 = 8920288 16 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_4.dma_oful2_rx_2_bssid_lo = 8920292 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_5.dma_oful2_rx_2_bssid_hi = 8920296 0 15
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_5.reserved.385 = 8920296 16 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_6.dma_oful2_rx_3_bssid_lo = 8920300 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_7.dma_oful2_rx_3_bssid_hi = 8920304 0 15
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_7.reserved.386 = 8920304 16 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_8.dma_oful2_rx_1_qid_up_lo = 8920308 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_9.dma_oful2_rx_1_qid_up_hi = 8920312 0 15
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_9.reserved.387 = 8920312 16 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_10.dma_oful2_rx_2_qid_up_lo = 8920316 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_11.dma_oful2_rx_2_qid_up_hi = 8920320 0 15
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_11.reserved.388 = 8920320 16 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_12.dma_oful2_rx_3_qid_up_lo = 8920324 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_13.dma_oful2_rx_3_qid_up_hi = 8920328 0 15
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_13.reserved.389 = 8920328 16 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_14.dma_oful2_rx_1_vlan = 8920332 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_15.dma_oful2_rx_2_vlan = 8920336 0 31
DMA_RGF.OFUL_NID.DMA_DMA_RGF_OFUL_NID_16.dma_oful2_rx_3_vlan = 8920340 0 31
DMA_RGF.DMA_EP_SHARED_ICR.ICC = 8920344 0 31
DMA_RGF.DMA_EP_SHARED_ICR.ICR = 8920348 0 31
DMA_RGF.DMA_EP_SHARED_ICR.ICM = 8920352 0 31
DMA_RGF.DMA_EP_SHARED_ICR.ICS = 8920356 0 31
DMA_RGF.DMA_EP_SHARED_ICR.IMV = 8920360 0 31
DMA_RGF.DMA_EP_SHARED_ICR.IMS = 8920364 0 31
DMA_RGF.DMA_EP_SHARED_ICR.IMC = 8920368 0 31
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode0 = 8920344 0 0
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode1 = 8920344 1 1
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode2 = 8920344 2 2
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode3 = 8920344 3 3
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode4 = 8920344 4 4
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode5 = 8920344 5 5
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode6 = 8920344 6 6
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode7 = 8920344 7 7
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode8 = 8920344 8 8
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode9 = 8920344 9 9
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode10 = 8920344 10 10
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode11 = 8920344 11 11
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode12 = 8920344 12 12
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode13 = 8920344 13 13
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode14 = 8920344 14 14
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode15 = 8920344 15 15
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode16 = 8920344 16 16
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode17 = 8920344 17 17
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode18 = 8920344 18 18
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode19 = 8920344 19 19
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode20 = 8920344 20 20
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode21 = 8920344 21 21
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode22 = 8920344 22 22
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode23 = 8920344 23 23
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode24 = 8920344 24 24
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode25 = 8920344 25 25
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode26 = 8920344 26 26
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode27 = 8920344 27 27
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode28 = 8920344 28 28
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode29 = 8920344 29 29
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode30 = 8920344 30 30
DMA_RGF.DMA_EP_SHARED_ICR.ICC.int1_mode31 = 8920344 31 31
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done = 8920348 0 0
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_0 = 8920348 1 1
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_1 = 8920348 2 2
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_2 = 8920348 3 3
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_3 = 8920348 4 4
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_4 = 8920348 5 5
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_5 = 8920348 6 6
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_6 = 8920348 7 7
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_7 = 8920348 8 8
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_8 = 8920348 9 9
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_9 = 8920348 10 10
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_10 = 8920348 11 11
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_11 = 8920348 12 12
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_12 = 8920348 13 13
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_13 = 8920348 14 14
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_14 = 8920348 15 15
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_15 = 8920348 16 16
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_16 = 8920348 17 17
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_17 = 8920348 18 18
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_18 = 8920348 19 19
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_19 = 8920348 20 20
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_20 = 8920348 21 21
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_21 = 8920348 22 22
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_22 = 8920348 23 23
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_tx_done_23 = 8920348 24 24
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_rx_done = 8920348 25 25
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_rx_htrsh = 8920348 26 26
DMA_RGF.DMA_EP_SHARED_ICR.ICR.int_rx_or_tx_no_act = 8920348 27 27
DMA_RGF.DMA_EP_SHARED_ICR.ICR.fw_int0 = 8920348 28 28
DMA_RGF.DMA_EP_SHARED_ICR.ICR.fw_int1 = 8920348 29 29
DMA_RGF.DMA_EP_SHARED_ICR.ICR.fw_int2 = 8920348 30 30
DMA_RGF.DMA_EP_SHARED_ICR.ICR.fw_int3 = 8920348 31 31
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked0 = 8920352 0 0
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked1 = 8920352 1 1
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked2 = 8920352 2 2
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked3 = 8920352 3 3
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked4 = 8920352 4 4
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked5 = 8920352 5 5
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked6 = 8920352 6 6
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked7 = 8920352 7 7
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked8 = 8920352 8 8
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked9 = 8920352 9 9
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked10 = 8920352 10 10
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked11 = 8920352 11 11
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked12 = 8920352 12 12
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked13 = 8920352 13 13
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked14 = 8920352 14 14
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked15 = 8920352 15 15
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked16 = 8920352 16 16
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked17 = 8920352 17 17
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked18 = 8920352 18 18
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked19 = 8920352 19 19
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked20 = 8920352 20 20
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked21 = 8920352 21 21
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked22 = 8920352 22 22
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked23 = 8920352 23 23
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked24 = 8920352 24 24
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked25 = 8920352 25 25
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked26 = 8920352 26 26
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked27 = 8920352 27 27
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked28 = 8920352 28 28
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked29 = 8920352 29 29
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked30 = 8920352 30 30
DMA_RGF.DMA_EP_SHARED_ICR.ICM.int1_masked31 = 8920352 31 31
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set0 = 8920356 0 0
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set1 = 8920356 1 1
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set2 = 8920356 2 2
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set3 = 8920356 3 3
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set4 = 8920356 4 4
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set5 = 8920356 5 5
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set6 = 8920356 6 6
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set7 = 8920356 7 7
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set8 = 8920356 8 8
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set9 = 8920356 9 9
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set10 = 8920356 10 10
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set11 = 8920356 11 11
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set12 = 8920356 12 12
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set13 = 8920356 13 13
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set14 = 8920356 14 14
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set15 = 8920356 15 15
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set16 = 8920356 16 16
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set17 = 8920356 17 17
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set18 = 8920356 18 18
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set19 = 8920356 19 19
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set20 = 8920356 20 20
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set21 = 8920356 21 21
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set22 = 8920356 22 22
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set23 = 8920356 23 23
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set24 = 8920356 24 24
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set25 = 8920356 25 25
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set26 = 8920356 26 26
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set27 = 8920356 27 27
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set28 = 8920356 28 28
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set29 = 8920356 29 29
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set30 = 8920356 30 30
DMA_RGF.DMA_EP_SHARED_ICR.ICS.int_set31 = 8920356 31 31
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask0 = 8920360 0 0
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask1 = 8920360 1 1
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask2 = 8920360 2 2
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask3 = 8920360 3 3
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask4 = 8920360 4 4
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask5 = 8920360 5 5
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask6 = 8920360 6 6
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask7 = 8920360 7 7
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask8 = 8920360 8 8
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask9 = 8920360 9 9
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask10 = 8920360 10 10
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask11 = 8920360 11 11
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask12 = 8920360 12 12
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask13 = 8920360 13 13
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask14 = 8920360 14 14
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask15 = 8920360 15 15
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask16 = 8920360 16 16
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask17 = 8920360 17 17
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask18 = 8920360 18 18
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask19 = 8920360 19 19
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask20 = 8920360 20 20
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask21 = 8920360 21 21
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask22 = 8920360 22 22
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask23 = 8920360 23 23
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask24 = 8920360 24 24
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask25 = 8920360 25 25
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask26 = 8920360 26 26
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask27 = 8920360 27 27
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask28 = 8920360 28 28
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask29 = 8920360 29 29
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask30 = 8920360 30 30
DMA_RGF.DMA_EP_SHARED_ICR.IMV.mask31 = 8920360 31 31
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set0 = 8920364 0 0
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set1 = 8920364 1 1
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set2 = 8920364 2 2
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set3 = 8920364 3 3
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set4 = 8920364 4 4
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set5 = 8920364 5 5
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set6 = 8920364 6 6
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set7 = 8920364 7 7
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set8 = 8920364 8 8
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set9 = 8920364 9 9
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set10 = 8920364 10 10
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set11 = 8920364 11 11
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set12 = 8920364 12 12
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set13 = 8920364 13 13
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set14 = 8920364 14 14
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set15 = 8920364 15 15
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set16 = 8920364 16 16
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set17 = 8920364 17 17
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set18 = 8920364 18 18
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set19 = 8920364 19 19
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set20 = 8920364 20 20
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set21 = 8920364 21 21
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set22 = 8920364 22 22
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set23 = 8920364 23 23
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set24 = 8920364 24 24
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set25 = 8920364 25 25
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set26 = 8920364 26 26
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set27 = 8920364 27 27
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set28 = 8920364 28 28
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set29 = 8920364 29 29
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set30 = 8920364 30 30
DMA_RGF.DMA_EP_SHARED_ICR.IMS.mask_set31 = 8920364 31 31
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr0 = 8920368 0 0
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr1 = 8920368 1 1
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr2 = 8920368 2 2
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr3 = 8920368 3 3
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr4 = 8920368 4 4
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr5 = 8920368 5 5
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr6 = 8920368 6 6
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr7 = 8920368 7 7
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr8 = 8920368 8 8
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr9 = 8920368 9 9
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr10 = 8920368 10 10
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr11 = 8920368 11 11
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr12 = 8920368 12 12
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr13 = 8920368 13 13
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr14 = 8920368 14 14
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr15 = 8920368 15 15
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr16 = 8920368 16 16
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr17 = 8920368 17 17
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr18 = 8920368 18 18
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr19 = 8920368 19 19
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr20 = 8920368 20 20
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr21 = 8920368 21 21
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr22 = 8920368 22 22
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr23 = 8920368 23 23
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr24 = 8920368 24 24
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr25 = 8920368 25 25
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr26 = 8920368 26 26
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr27 = 8920368 27 27
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr28 = 8920368 28 28
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr29 = 8920368 29 29
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr30 = 8920368 30 30
DMA_RGF.DMA_EP_SHARED_ICR.IMC.mask_clr31 = 8920368 31 31
DMA_RGF.ITR_TX_CNT.TRSH = 8920372 0 31
DMA_RGF.ITR_TX_CNT.DATA = 8920376 0 31
DMA_RGF.ITR_TX_CNT.CTL = 8920380 0 63
DMA_RGF.ITR_TX_CNT.TRSH.TRSH = 8920372 0 31
DMA_RGF.ITR_TX_CNT.TRSH.TRSH.val = 8920372 0 31
DMA_RGF.ITR_TX_CNT.DATA.DATA = 8920376 0 31
DMA_RGF.ITR_TX_CNT.DATA.DATA.val = 8920376 0 31
DMA_RGF.ITR_TX_CNT.CTL.CTL = 8920380 0 31
DMA_RGF.ITR_TX_CNT.CTL.DESCQ_NO_MOD = 8920384 0 31
DMA_RGF.ITR_TX_CNT.CTL.CTL.en = 8920380 0 0
DMA_RGF.ITR_TX_CNT.CTL.CTL.ext_tick_sel = 8920380 1 1
DMA_RGF.ITR_TX_CNT.CTL.CTL.forever = 8920380 2 2
DMA_RGF.ITR_TX_CNT.CTL.CTL.clr = 8920380 3 3
DMA_RGF.ITR_TX_CNT.CTL.CTL.reached_tresh = 8920380 4 4
DMA_RGF.ITR_TX_CNT.CTL.CTL.cross_en = 8920380 5 5
DMA_RGF.ITR_TX_CNT.CTL.CTL.free_running = 8920380 6 6
DMA_RGF.ITR_TX_CNT.CTL.CTL.reserved.390 = 8920380 7 31
DMA_RGF.ITR_TX_CNT.CTL.DESCQ_NO_MOD.descq_no_moderation_mask = 8920384 0 31
DMA_RGF.ITR_RX_CNT.TRSH = 8920388 0 31
DMA_RGF.ITR_RX_CNT.DATA = 8920392 0 31
DMA_RGF.ITR_RX_CNT.CTL = 8920396 0 63
DMA_RGF.ITR_RX_CNT.TRSH.TRSH = 8920388 0 31
DMA_RGF.ITR_RX_CNT.TRSH.TRSH.val = 8920388 0 31
DMA_RGF.ITR_RX_CNT.DATA.DATA = 8920392 0 31
DMA_RGF.ITR_RX_CNT.DATA.DATA.val = 8920392 0 31
DMA_RGF.ITR_RX_CNT.CTL.CTL = 8920396 0 31
DMA_RGF.ITR_RX_CNT.CTL.DESCQ_NO_MOD = 8920400 0 31
DMA_RGF.ITR_RX_CNT.CTL.CTL.en = 8920396 0 0
DMA_RGF.ITR_RX_CNT.CTL.CTL.ext_tick_sel = 8920396 1 1
DMA_RGF.ITR_RX_CNT.CTL.CTL.forever = 8920396 2 2
DMA_RGF.ITR_RX_CNT.CTL.CTL.clr = 8920396 3 3
DMA_RGF.ITR_RX_CNT.CTL.CTL.reached_tresh = 8920396 4 4
DMA_RGF.ITR_RX_CNT.CTL.CTL.cross_en = 8920396 5 5
DMA_RGF.ITR_RX_CNT.CTL.CTL.free_running = 8920396 6 6
DMA_RGF.ITR_RX_CNT.CTL.CTL.reserved.391 = 8920396 7 31
DMA_RGF.ITR_RX_CNT.CTL.DESCQ_NO_MOD.descq_no_moderation_mask = 8920400 0 31
DMA_RGF.ITR_RX_IDL_CNT.TRSH = 8920404 0 31
DMA_RGF.ITR_RX_IDL_CNT.DATA = 8920408 0 31
DMA_RGF.ITR_RX_IDL_CNT.CTL = 8920412 0 31
DMA_RGF.ITR_RX_IDL_CNT.TRSH.TRSH = 8920404 0 31
DMA_RGF.ITR_RX_IDL_CNT.TRSH.TRSH.val = 8920404 0 31
DMA_RGF.ITR_RX_IDL_CNT.DATA.DATA = 8920408 0 31
DMA_RGF.ITR_RX_IDL_CNT.DATA.DATA.val = 8920408 0 31
DMA_RGF.ITR_RX_IDL_CNT.CTL.CTL = 8920412 0 31
DMA_RGF.ITR_RX_IDL_CNT.CTL.CTL.en = 8920412 0 0
DMA_RGF.ITR_RX_IDL_CNT.CTL.CTL.ext_tick_sel = 8920412 1 1
DMA_RGF.ITR_RX_IDL_CNT.CTL.CTL.forever = 8920412 2 2
DMA_RGF.ITR_RX_IDL_CNT.CTL.CTL.clr = 8920412 3 3
DMA_RGF.ITR_RX_IDL_CNT.CTL.CTL.reached_tresh = 8920412 4 4
DMA_RGF.ITR_RX_IDL_CNT.CTL.CTL.reserved.392 = 8920412 5 31
DMA_RGF.ITR_TX_IDL_CNT.TRSH = 8920416 0 31
DMA_RGF.ITR_TX_IDL_CNT.DATA = 8920420 0 31
DMA_RGF.ITR_TX_IDL_CNT.CTL = 8920424 0 31
DMA_RGF.ITR_TX_IDL_CNT.TRSH.TRSH = 8920416 0 31
DMA_RGF.ITR_TX_IDL_CNT.TRSH.TRSH.val = 8920416 0 31
DMA_RGF.ITR_TX_IDL_CNT.DATA.DATA = 8920420 0 31
DMA_RGF.ITR_TX_IDL_CNT.DATA.DATA.val = 8920420 0 31
DMA_RGF.ITR_TX_IDL_CNT.CTL.CTL = 8920424 0 31
DMA_RGF.ITR_TX_IDL_CNT.CTL.CTL.en = 8920424 0 0
DMA_RGF.ITR_TX_IDL_CNT.CTL.CTL.ext_tick_sel = 8920424 1 1
DMA_RGF.ITR_TX_IDL_CNT.CTL.CTL.forever = 8920424 2 2
DMA_RGF.ITR_TX_IDL_CNT.CTL.CTL.clr = 8920424 3 3
DMA_RGF.ITR_TX_IDL_CNT.CTL.CTL.reached_tresh = 8920424 4 4
DMA_RGF.ITR_TX_IDL_CNT.CTL.CTL.reserved.393 = 8920424 5 31
DMA_RGF.MISC.CTL = 8920428 0 31
DMA_RGF.MISC.CTL.shared_icr_enable = 8920428 0 0
DMA_RGF.MISC.CTL.descq_no_moderation_en = 8920428 1 1
DMA_RGF.MISC.CTL.reserved.394 = 8920428 2 31
PCIE = 8921088 0 32575
PCIE.SW_PORT0 = 8921088 0 4319
PCIE.SW_PORT1 = 8921628 0 3135
PCIE.SW_PORT2 = 8922020 0 3455
PCIE.EP = 8922452 0 831
PCIE.PAL = 8922556 0 13503
PCIE.WBE_OFFLOADS = 8924244 0 959
PCIE.WBE_FW = 8924364 0 127
PCIE.MARLON_C_CTL = 8924380 0 1951
PCIE.PXE = 8924624 0 2623
PCIE.RM_ONE_PORT = 8924952 0 63
PCIE.RM_TWO_PORT = 8924960 0 543
PCIE.MPM = 8925028 0 287
PCIE.PAL_PHY_GEN2 = 8925064 0 95
PCIE.PIPE_IF_CFG = 8925076 0 31
PCIE.PXE_EXT = 8925080 0 159
PCIE.SW_PORT0_SYN_SW_CTL = 8925100 0 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0 = 8925104 0 223
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1 = 8925132 0 223
PCIE.SW_PORT0.CTL = 8921088 0 511
PCIE.SW_PORT0.FIFO = 8921152 0 767
PCIE.SW_PORT0.DEBUG = 8921248 0 2783
PCIE.SW_PORT0.Rsvd2.577 = 8921596 0 255
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0 = 8921088 0 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_1 = 8921092 0 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CA_UR = 8921096 0 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII = 8921100 0 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR0 = 8921104 0 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR1 = 8921108 0 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_REMOTE = 8921112 0 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_PHY = 8921116 0 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_RESET = 8921120 0 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW = 8921124 0 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK = 8921128 0 31
PCIE.SW_PORT0.CTL.PORT0_CLIENT_IGNORE_HALT = 8921132 0 31
PCIE.SW_PORT0.CTL.PORT0_CLIENT_SET_HALT = 8921136 0 31
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE = 8921140 0 31
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET = 8921144 0 31
PCIE.SW_PORT0.CTL.PORT0_TX_IDLE_DELAY = 8921148 0 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.root_personality = 8921088 0 0
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.dev_personality = 8921088 1 1
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.pipe_din = 8921088 2 2
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.pcs_common_clk = 8921088 3 3
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.aux_pwr_detect = 8921088 4 4
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.ltssm_en = 8921088 5 5
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.pipe_tx_done_cnt = 8921088 6 13
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.grant_agr = 8921088 14 17
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.rx_stream_size_pkt = 8921088 18 21
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.ignore_dbi_comp_halt = 8921088 22 22
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.ep_on_hdr_mask_rd = 8921088 23 23
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.ep_on_hdr_mask_wr = 8921088 24 24
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.l23_trigger_clear = 8921088 25 25
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.force_l23_ready_master = 8921088 26 26
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.force_l23_ready_slave = 8921088 27 27
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.disable_l0s = 8921088 28 28
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.sub_system_cap_en = 8921088 29 29
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.shadow_2_sub_system_cap_en = 8921088 30 30
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_0.shadow_3_sub_system_cap_en = 8921088 31 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_1.rx_p2s_top_buffer_np = 8921092 0 7
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_1.rx_p2s_top_buffer_pcpl = 8921092 8 15
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_1.ignore_upper_pref_en = 8921092 16 16
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_1.ignore_decoding = 8921092 17 17
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CONFIG_1.reserved.395 = 8921092 18 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CA_UR.ca_io_bar_en = 8921096 0 0
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CA_UR.ur_dis_intf_en = 8921096 1 1
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CA_UR.ca_mem_rd_bar_en = 8921096 2 2
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CA_UR.mem_int_ca_en = 8921096 3 3
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CA_UR.ur_unsupported_tlp_en = 8921096 4 4
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CA_UR.ur_dl_down_en = 8921096 5 5
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CA_UR.ur_dl_down_config_en = 8921096 6 6
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CA_UR.ur_dis_intf_config_en = 8921096 7 7
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CA_UR.mem_rd_lk_ur_ca_n = 8921096 8 8
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CA_UR.mem_rd_no_hit_ur_ca_n = 8921096 9 9
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CA_UR.io_no_hit_ur_ca_n = 8921096 10 10
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CA_UR.mem_dl_dn_ur_ca_n = 8921096 11 11
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CA_UR.io_dl_dn_ur_ca_n = 8921096 12 12
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CA_UR.bad_eot_ur_ca_n = 8921096 13 13
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CA_UR.ur_bug_fix = 8921096 14 14
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_CA_UR.reserved.396 = 8921096 15 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_l1_0 = 8921100 0 0
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_l1_1 = 8921100 1 1
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_l1_2 = 8921100 2 2
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_l1_3 = 8921100 3 3
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_l1_4 = 8921100 4 4
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_l23_0 = 8921100 5 5
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_l23_1 = 8921100 6 6
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_l23_2 = 8921100 7 7
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_l23_3 = 8921100 8 8
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_l23_4 = 8921100 9 9
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_rl0s_0 = 8921100 10 10
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_rl0s_1 = 8921100 11 11
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_rl0s_2 = 8921100 12 12
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_rl0s_3 = 8921100 13 13
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_rl0s_4 = 8921100 14 14
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_rx_to_ack_0 = 8921100 15 15
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_rx_to_ack_1 = 8921100 16 16
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_rx_to_ack_2 = 8921100 17 17
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_rx_to_ack_3 = 8921100 18 18
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.frc_rx_to_ack_4 = 8921100 19 19
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII.reserved.397 = 8921100 20 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR0.frc_dbi_rd_own_near0 = 8921104 0 0
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR0.frc_dbi_wr_own_near0 = 8921104 1 1
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR0.frc_config_rd_own_near0 = 8921104 2 2
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR0.frc_config_wr_own_near0 = 8921104 3 3
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR0.frc_io_rd_own_near0 = 8921104 4 4
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR0.frc_io_wr_own_near0 = 8921104 5 5
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR0.frc_mem_rd_own_near0 = 8921104 6 6
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR0.frc_mem_wr_own_near0 = 8921104 7 7
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR0.frc_cpl_own_near0 = 8921104 8 8
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR0.reserved.398 = 8921104 9 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR1.frc_dbi_rd_own_near1 = 8921108 0 0
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR1.frc_dbi_wr_own_near1 = 8921108 1 1
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR1.frc_config_rd_own_near1 = 8921108 2 2
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR1.frc_config_wr_own_near1 = 8921108 3 3
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR1.frc_io_rd_own_near1 = 8921108 4 4
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR1.frc_io_wr_own_near1 = 8921108 5 5
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR1.frc_mem_rd_own_near1 = 8921108 6 6
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR1.frc_mem_wr_own_near1 = 8921108 7 7
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR1.frc_cpl_own_near1 = 8921108 8 8
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_NEAR1.reserved.399 = 8921108 9 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_REMOTE.frc_dbi_rd_own_remote = 8921112 0 0
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_REMOTE.frc_dbi_wr_own_remote = 8921112 1 1
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_REMOTE.frc_config_rd_own_remote = 8921112 2 2
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_REMOTE.frc_config_wr_own_remote = 8921112 3 3
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_REMOTE.frc_io_rd_own_remote = 8921112 4 4
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_REMOTE.frc_io_wr_own_remote = 8921112 5 5
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_REMOTE.frc_mem_rd_own_remote = 8921112 6 6
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_REMOTE.frc_mem_wr_own_remote = 8921112 7 7
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_REMOTE.frc_cpl_own_remote = 8921112 8 8
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_ROUT_REMOTE.reserved.400 = 8921112 9 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_PHY.reserved.401 = 8921116 0 8
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_PHY.phy_rx_eq_val = 8921116 9 11
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_PHY.reserved.402 = 8921116 12 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_RESET.assert_d3d0_nst_rst_en = 8921120 0 0
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_RESET.shadow_2_assert_d3d0_nst_rst_en = 8921120 1 1
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_RESET.shadow_3_assert_d3d0_nst_rst_en = 8921120 2 2
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_RESET.shadow_4_assert_d3d0_nst_rst_en = 8921120 3 3
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_RESET.mask_st_rst_en = 8921120 4 4
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_RESET.mask_rst_en = 8921120 5 5
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_RESET.mask_nst_rst_en = 8921120 6 6
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_RESET.mask_core_rst_en = 8921120 7 7
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_RESET.mask_pwgd_rst_en = 8921120 8 8
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_RESET.reserved.403 = 8921120 9 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.sys_eml_interlock_engaged = 8921124 0 0
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.sys_cmd_cpled_int = 8921124 1 1
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.sys_pre_det_chged = 8921124 2 2
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.sys_mrl_sensor_chged = 8921124 3 3
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.sys_pwr_fault_det = 8921124 4 4
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.sys_mrl_sensor_state = 8921124 5 5
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.sys_pre_det_state = 8921124 6 6
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.sys_atten_button_pressed = 8921124 7 7
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.client0_addr_align_en = 8921124 8 8
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.client1_addr_align_en = 8921124 9 9
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.client2_addr_align_en = 8921124 10 10
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.client0_block_pm_tlp = 8921124 11 11
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.client1_block_pm_tlp = 8921124 12 12
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.client2_block_pm_tlp = 8921124 13 13
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.app_link_cap_mask = 8921124 14 19
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.outband_pwrup_cmd = 8921124 20 20
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.one_dwsp_exit_l23 = 8921124 21 21
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.app_req_retry_en = 8921124 22 22
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.app_pm_xmt_pme = 8921124 23 23
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.app_req_exit_l1 = 8921124 24 24
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.app_req_entr_l1 = 8921124 25 25
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.nhp_pm_pme = 8921124 26 26
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.l1_l0_en = 8921124 27 27
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.syn_sw_bug_fix_en_0 = 8921124 28 28
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.syn_sw_bug_fix_en_1 = 8921124 29 29
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.syn_sw_ltssm_cfg_idle_2_rec = 8921124 30 30
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SYN_SW.syn_sw_ordering_fix_en = 8921124 31 31
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.mask_intx = 8921128 0 0
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.mask_turn_off = 8921128 1 1
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.mask_to_ack_fallback = 8921128 2 2
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.mask_to_ack_wbe = 8921128 3 3
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.mask_l23 = 8921128 4 4
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.mask_enter_l1 = 8921128 5 5
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.mask_exit_l1 = 8921128 6 6
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.mask_icr_pos = 8921128 7 7
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.mask_icr_neg = 8921128 8 8
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.mask_hot_rst = 8921128 9 9
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.mask_enter_l0s = 8921128 10 10
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.mask_exit_l0s = 8921128 11 11
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.mask_dl_up = 8921128 12 12
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.mask_cor_err_msg = 8921128 13 13
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.mask_fatal_err_msg = 8921128 14 14
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.mask_non_fatal_cor_err_msg = 8921128 15 15
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.fabric_upsp_in_rl0s_clr = 8921128 16 16
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.fabric_upsp_in_rl0s_set = 8921128 17 17
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.fabric_all_dwsp_in_rl0s_clr = 8921128 18 18
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.fabric_ready_entr_l1_clr = 8921128 19 19
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.fabric_ready_entr_l1_set = 8921128 20 20
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.fabric_exit_l1_clr = 8921128 21 21
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.fabric_exit_l1_set = 8921128 22 22
PCIE.SW_PORT0.CTL.SW_PORT0_CTL_SII_MASK.reserved.404 = 8921128 23 31
PCIE.SW_PORT0.CTL.PORT0_CLIENT_IGNORE_HALT.mask_halt_client0 = 8921132 0 0
PCIE.SW_PORT0.CTL.PORT0_CLIENT_IGNORE_HALT.mask_halt_client1 = 8921132 1 1
PCIE.SW_PORT0.CTL.PORT0_CLIENT_IGNORE_HALT.mask_halt_client2 = 8921132 2 2
PCIE.SW_PORT0.CTL.PORT0_CLIENT_IGNORE_HALT.mask_halt_client0_pcpl_near0 = 8921132 3 3
PCIE.SW_PORT0.CTL.PORT0_CLIENT_IGNORE_HALT.mask_halt_client0_pcpl_near1 = 8921132 4 4
PCIE.SW_PORT0.CTL.PORT0_CLIENT_IGNORE_HALT.mask_halt_client0_pcpl_remote = 8921132 5 5
PCIE.SW_PORT0.CTL.PORT0_CLIENT_IGNORE_HALT.mask_halt_client1_np_near0 = 8921132 6 6
PCIE.SW_PORT0.CTL.PORT0_CLIENT_IGNORE_HALT.mask_halt_client1_np_near1 = 8921132 7 7
PCIE.SW_PORT0.CTL.PORT0_CLIENT_IGNORE_HALT.mask_halt_client1_np_remote = 8921132 8 8
PCIE.SW_PORT0.CTL.PORT0_CLIENT_IGNORE_HALT.mask_halt_client2_msi = 8921132 9 9
PCIE.SW_PORT0.CTL.PORT0_CLIENT_IGNORE_HALT.mask_halt_client2_ca_ur = 8921132 10 10
PCIE.SW_PORT0.CTL.PORT0_CLIENT_IGNORE_HALT.mask_halt_client2_cpl_cfg = 8921132 11 11
PCIE.SW_PORT0.CTL.PORT0_CLIENT_IGNORE_HALT.mask_trgt_halt_only = 8921132 12 12
PCIE.SW_PORT0.CTL.PORT0_CLIENT_IGNORE_HALT.mask_p2s_halt_trgt_only = 8921132 13 13
PCIE.SW_PORT0.CTL.PORT0_CLIENT_IGNORE_HALT.mask_copy_cdm_copy_now_only = 8921132 14 14
PCIE.SW_PORT0.CTL.PORT0_CLIENT_IGNORE_HALT.mask_copy_reset_states_only = 8921132 15 15
PCIE.SW_PORT0.CTL.PORT0_CLIENT_IGNORE_HALT.reserved.405 = 8921132 16 31
PCIE.SW_PORT0.CTL.PORT0_CLIENT_SET_HALT.set_halt_client0 = 8921136 0 0
PCIE.SW_PORT0.CTL.PORT0_CLIENT_SET_HALT.set_halt_client1 = 8921136 1 1
PCIE.SW_PORT0.CTL.PORT0_CLIENT_SET_HALT.set_halt_client2 = 8921136 2 2
PCIE.SW_PORT0.CTL.PORT0_CLIENT_SET_HALT.set_halt_client0_pcpl_near0 = 8921136 3 3
PCIE.SW_PORT0.CTL.PORT0_CLIENT_SET_HALT.set_halt_client0_pcpl_near1 = 8921136 4 4
PCIE.SW_PORT0.CTL.PORT0_CLIENT_SET_HALT.set_halt_client0_pcpl_remote = 8921136 5 5
PCIE.SW_PORT0.CTL.PORT0_CLIENT_SET_HALT.set_halt_client1_np_near0 = 8921136 6 6
PCIE.SW_PORT0.CTL.PORT0_CLIENT_SET_HALT.set_halt_client1_np_near1 = 8921136 7 7
PCIE.SW_PORT0.CTL.PORT0_CLIENT_SET_HALT.set_halt_client1_np_remote = 8921136 8 8
PCIE.SW_PORT0.CTL.PORT0_CLIENT_SET_HALT.set_halt_client2_msi = 8921136 9 9
PCIE.SW_PORT0.CTL.PORT0_CLIENT_SET_HALT.set_halt_client2_ca_ur = 8921136 10 10
PCIE.SW_PORT0.CTL.PORT0_CLIENT_SET_HALT.set_halt_client2_cpl_cfg = 8921136 11 11
PCIE.SW_PORT0.CTL.PORT0_CLIENT_SET_HALT.set_trgt_halt_only = 8921136 12 12
PCIE.SW_PORT0.CTL.PORT0_CLIENT_SET_HALT.set_p2s_halt_trgt_only = 8921136 13 13
PCIE.SW_PORT0.CTL.PORT0_CLIENT_SET_HALT.set_copy_cdm_copy_now_only = 8921136 14 14
PCIE.SW_PORT0.CTL.PORT0_CLIENT_SET_HALT.set_copy_reset_states_only = 8921136 15 15
PCIE.SW_PORT0.CTL.PORT0_CLIENT_SET_HALT.reserved.406 = 8921136 16 31
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_trgt_halt = 8921140 0 0
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_pkt_halt_p = 8921140 1 1
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_pkt_halt_np = 8921140 2 2
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_pkt_halt_cpl = 8921140 3 3
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_grant_pcpl = 8921140 4 4
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_grant_np = 8921140 5 5
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_full_pcpl = 8921140 6 6
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_full_pcpl_near0 = 8921140 7 7
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_full_pcpl_near1 = 8921140 8 8
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_full_pcpl_remote = 8921140 9 9
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_full_np = 8921140 10 10
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_full_np_near0 = 8921140 11 11
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_full_np_near1 = 8921140 12 12
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_full_np_remote = 8921140 13 13
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_s2p_halt_pcpl_near0 = 8921140 14 14
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_s2p_halt_pcpl_near1 = 8921140 15 15
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_s2p_halt_pcpl_remote = 8921140 16 16
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_s2p_halt_np_near0 = 8921140 17 17
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_s2p_halt_np_near1 = 8921140 18 18
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.mask_s2p_halt_np_remote = 8921140 19 19
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_IGNORE.reserved.407 = 8921140 20 31
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_trgt_halt = 8921144 0 0
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_pkt_halt_p = 8921144 1 1
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_pkt_halt_np = 8921144 2 2
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_pkt_halt_cpl = 8921144 3 3
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_grant_pcpl = 8921144 4 4
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_grant_np = 8921144 5 5
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_full_pcpl = 8921144 6 6
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_full_pcpl_near0 = 8921144 7 7
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_full_pcpl_near1 = 8921144 8 8
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_full_pcpl_remote = 8921144 9 9
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_full_np = 8921144 10 10
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_full_np_near0 = 8921144 11 11
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_full_np_near1 = 8921144 12 12
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_full_np_remote = 8921144 13 13
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_s2p_halt_pcpl_near0 = 8921144 14 14
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_s2p_halt_pcpl_near1 = 8921144 15 15
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_s2p_halt_pcpl_remote = 8921144 16 16
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_s2p_halt_np_near0 = 8921144 17 17
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_s2p_halt_np_near1 = 8921144 18 18
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.set_s2p_halt_np_remote = 8921144 19 19
PCIE.SW_PORT0.CTL.PORT0_TRGT_HALT_SET.reserved.408 = 8921144 20 31
PCIE.SW_PORT0.CTL.PORT0_TX_IDLE_DELAY.cfg_txidle_delay = 8921148 0 5
PCIE.SW_PORT0.CTL.PORT0_TX_IDLE_DELAY.cfg_txidle_delay_bypass = 8921148 6 6
PCIE.SW_PORT0.CTL.PORT0_TX_IDLE_DELAY.cfg_pwrdn_delay = 8921148 7 12
PCIE.SW_PORT0.CTL.PORT0_TX_IDLE_DELAY.cfg_pwrdn_delay_bypass = 8921148 13 13
PCIE.SW_PORT0.CTL.PORT0_TX_IDLE_DELAY.reserved.409 = 8921148 14 31
PCIE.SW_PORT0.FIFO.TX_PCPL = 8921152 0 191
PCIE.SW_PORT0.FIFO.TX_NP = 8921176 0 191
PCIE.SW_PORT0.FIFO.TX_CM = 8921200 0 191
PCIE.SW_PORT0.FIFO.RX_PCPL = 8921224 0 63
PCIE.SW_PORT0.FIFO.RX_NP = 8921232 0 63
PCIE.SW_PORT0.FIFO.RX_CM = 8921240 0 63
PCIE.SW_PORT0.FIFO.TX_PCPL.REMOTE = 8921152 0 63
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR0 = 8921160 0 63
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR1 = 8921168 0 63
PCIE.SW_PORT0.FIFO.TX_PCPL.REMOTE.SW_PORT0_FIFO_TX_PCPL_REMOTE = 8921152 0 31
PCIE.SW_PORT0.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER = 8921156 0 31
PCIE.SW_PORT0.FIFO.TX_PCPL.REMOTE.SW_PORT0_FIFO_TX_PCPL_REMOTE.threshold_val = 8921152 0 7
PCIE.SW_PORT0.FIFO.TX_PCPL.REMOTE.SW_PORT0_FIFO_TX_PCPL_REMOTE.ring_threshold_val = 8921152 8 14
PCIE.SW_PORT0.FIFO.TX_PCPL.REMOTE.SW_PORT0_FIFO_TX_PCPL_REMOTE.reserved.410 = 8921152 15 31
PCIE.SW_PORT0.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_REMOTE = 8921156 0 31
PCIE.SW_PORT0.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_REMOTE.empty = 8921156 0 0
PCIE.SW_PORT0.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_REMOTE.full = 8921156 1 1
PCIE.SW_PORT0.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_REMOTE.reserved.411 = 8921156 2 2
PCIE.SW_PORT0.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_REMOTE.reached_treshold = 8921156 3 3
PCIE.SW_PORT0.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_REMOTE.wof_err = 8921156 4 4
PCIE.SW_PORT0.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_REMOTE.roe_err = 8921156 5 5
PCIE.SW_PORT0.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_REMOTE.clr_wr = 8921156 6 6
PCIE.SW_PORT0.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_REMOTE.clr_rd = 8921156 7 7
PCIE.SW_PORT0.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_REMOTE.reserved.412 = 8921156 8 31
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR0.SW_PORT0_FIFO_TX_PCPL_NEAR0 = 8921160 0 31
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER = 8921164 0 31
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR0.SW_PORT0_FIFO_TX_PCPL_NEAR0.threshold_val = 8921160 0 7
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR0.SW_PORT0_FIFO_TX_PCPL_NEAR0.ring_threshold_val = 8921160 8 14
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR0.SW_PORT0_FIFO_TX_PCPL_NEAR0.reserved.413 = 8921160 15 31
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR0 = 8921164 0 31
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR0.empty = 8921164 0 0
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR0.full = 8921164 1 1
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR0.reserved.414 = 8921164 2 2
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR0.reached_treshold = 8921164 3 3
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR0.wof_err = 8921164 4 4
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR0.roe_err = 8921164 5 5
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR0.clr_wr = 8921164 6 6
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR0.clr_rd = 8921164 7 7
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR0.reserved.415 = 8921164 8 31
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR1.SW_PORT0_FIFO_TX_PCPL_NEAR1 = 8921168 0 31
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR1.FIFO_CONTROLLER = 8921172 0 31
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR1.SW_PORT0_FIFO_TX_PCPL_NEAR1.threshold_val = 8921168 0 7
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR1.SW_PORT0_FIFO_TX_PCPL_NEAR1.ring_threshold_val = 8921168 8 14
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR1.SW_PORT0_FIFO_TX_PCPL_NEAR1.reserved.416 = 8921168 15 31
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR1 = 8921172 0 31
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR1.empty = 8921172 0 0
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR1.full = 8921172 1 1
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR1.reserved.417 = 8921172 2 2
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR1.reached_treshold = 8921172 3 3
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR1.wof_err = 8921172 4 4
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR1.roe_err = 8921172 5 5
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR1.clr_wr = 8921172 6 6
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR1.clr_rd = 8921172 7 7
PCIE.SW_PORT0.FIFO.TX_PCPL.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_PCPL_NEAR1.reserved.418 = 8921172 8 31
PCIE.SW_PORT0.FIFO.TX_NP.REMOTE = 8921176 0 63
PCIE.SW_PORT0.FIFO.TX_NP.NEAR0 = 8921184 0 63
PCIE.SW_PORT0.FIFO.TX_NP.NEAR1 = 8921192 0 63
PCIE.SW_PORT0.FIFO.TX_NP.REMOTE.SW_PORT0_FIFO_TX_NP_REMOTE = 8921176 0 31
PCIE.SW_PORT0.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER = 8921180 0 31
PCIE.SW_PORT0.FIFO.TX_NP.REMOTE.SW_PORT0_FIFO_TX_NP_REMOTE.threshold_val.419 = 8921176 0 4
PCIE.SW_PORT0.FIFO.TX_NP.REMOTE.SW_PORT0_FIFO_TX_NP_REMOTE.ring_threshold_val.420 = 8921176 5 8
PCIE.SW_PORT0.FIFO.TX_NP.REMOTE.SW_PORT0_FIFO_TX_NP_REMOTE.reserved.421 = 8921176 9 31
PCIE.SW_PORT0.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP = 8921180 0 31
PCIE.SW_PORT0.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP.empty.422 = 8921180 0 0
PCIE.SW_PORT0.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP.full.423 = 8921180 1 1
PCIE.SW_PORT0.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP.reserved.424 = 8921180 2 2
PCIE.SW_PORT0.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP.reached_treshold.425 = 8921180 3 3
PCIE.SW_PORT0.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP.wof_err.426 = 8921180 4 4
PCIE.SW_PORT0.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP.roe_err.427 = 8921180 5 5
PCIE.SW_PORT0.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP.clr_wr.428 = 8921180 6 6
PCIE.SW_PORT0.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP.clr_rd.429 = 8921180 7 7
PCIE.SW_PORT0.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP.reserved.430 = 8921180 8 31
PCIE.SW_PORT0.FIFO.TX_NP.NEAR0.SW_PORT0_FIFO_TX_NP_NEAR0 = 8921184 0 31
PCIE.SW_PORT0.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER = 8921188 0 31
PCIE.SW_PORT0.FIFO.TX_NP.NEAR0.SW_PORT0_FIFO_TX_NP_NEAR0.threshold_val.431 = 8921184 0 4
PCIE.SW_PORT0.FIFO.TX_NP.NEAR0.SW_PORT0_FIFO_TX_NP_NEAR0.ring_threshold_val.432 = 8921184 5 8
PCIE.SW_PORT0.FIFO.TX_NP.NEAR0.SW_PORT0_FIFO_TX_NP_NEAR0.reserved.433 = 8921184 9 31
PCIE.SW_PORT0.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0 = 8921188 0 31
PCIE.SW_PORT0.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0.empty.434 = 8921188 0 0
PCIE.SW_PORT0.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0.full.435 = 8921188 1 1
PCIE.SW_PORT0.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0.reserved.436 = 8921188 2 2
PCIE.SW_PORT0.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0.reached_treshold.437 = 8921188 3 3
PCIE.SW_PORT0.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0.wof_err.438 = 8921188 4 4
PCIE.SW_PORT0.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0.roe_err.439 = 8921188 5 5
PCIE.SW_PORT0.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0.clr_wr.440 = 8921188 6 6
PCIE.SW_PORT0.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0.clr_rd.441 = 8921188 7 7
PCIE.SW_PORT0.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0.reserved.442 = 8921188 8 31
PCIE.SW_PORT0.FIFO.TX_NP.NEAR1.SW_PORT0_FIFO_TX_NP_NEAR1 = 8921192 0 31
PCIE.SW_PORT0.FIFO.TX_NP.NEAR1.FIFO_CONTROLLER = 8921196 0 31
PCIE.SW_PORT0.FIFO.TX_NP.NEAR1.SW_PORT0_FIFO_TX_NP_NEAR1.threshold_val.443 = 8921192 0 4
PCIE.SW_PORT0.FIFO.TX_NP.NEAR1.SW_PORT0_FIFO_TX_NP_NEAR1.ring_threshold_val.444 = 8921192 5 8
PCIE.SW_PORT0.FIFO.TX_NP.NEAR1.SW_PORT0_FIFO_TX_NP_NEAR1.reserved.445 = 8921192 9 31
PCIE.SW_PORT0.FIFO.TX_NP.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1 = 8921196 0 31
PCIE.SW_PORT0.FIFO.TX_NP.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1.empty.446 = 8921196 0 0
PCIE.SW_PORT0.FIFO.TX_NP.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1.full.447 = 8921196 1 1
PCIE.SW_PORT0.FIFO.TX_NP.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1.reserved.448 = 8921196 2 2
PCIE.SW_PORT0.FIFO.TX_NP.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1.reached_treshold.449 = 8921196 3 3
PCIE.SW_PORT0.FIFO.TX_NP.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1.wof_err.450 = 8921196 4 4
PCIE.SW_PORT0.FIFO.TX_NP.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1.roe_err.451 = 8921196 5 5
PCIE.SW_PORT0.FIFO.TX_NP.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1.clr_wr.452 = 8921196 6 6
PCIE.SW_PORT0.FIFO.TX_NP.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1.clr_rd.453 = 8921196 7 7
PCIE.SW_PORT0.FIFO.TX_NP.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1.reserved.454 = 8921196 8 31
PCIE.SW_PORT0.FIFO.TX_CM.REMOTE = 8921200 0 63
PCIE.SW_PORT0.FIFO.TX_CM.NEAR0 = 8921208 0 63
PCIE.SW_PORT0.FIFO.TX_CM.NEAR1 = 8921216 0 63
PCIE.SW_PORT0.FIFO.TX_CM.REMOTE.SW_PORT0_FIFO_TX_NP_REMOTE = 8921200 0 31
PCIE.SW_PORT0.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER = 8921204 0 31
PCIE.SW_PORT0.FIFO.TX_CM.REMOTE.SW_PORT0_FIFO_TX_NP_REMOTE.threshold_val.455 = 8921200 0 4
PCIE.SW_PORT0.FIFO.TX_CM.REMOTE.SW_PORT0_FIFO_TX_NP_REMOTE.ring_threshold_val.456 = 8921200 5 8
PCIE.SW_PORT0.FIFO.TX_CM.REMOTE.SW_PORT0_FIFO_TX_NP_REMOTE.reserved.457 = 8921200 9 31
PCIE.SW_PORT0.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP = 8921204 0 31
PCIE.SW_PORT0.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP.empty.458 = 8921204 0 0
PCIE.SW_PORT0.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP.full.459 = 8921204 1 1
PCIE.SW_PORT0.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP.reserved.460 = 8921204 2 2
PCIE.SW_PORT0.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP.reached_treshold.461 = 8921204 3 3
PCIE.SW_PORT0.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP.wof_err.462 = 8921204 4 4
PCIE.SW_PORT0.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP.roe_err.463 = 8921204 5 5
PCIE.SW_PORT0.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP.clr_wr.464 = 8921204 6 6
PCIE.SW_PORT0.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP.clr_rd.465 = 8921204 7 7
PCIE.SW_PORT0.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NP.reserved.466 = 8921204 8 31
PCIE.SW_PORT0.FIFO.TX_CM.NEAR0.SW_PORT0_FIFO_TX_NP_NEAR0 = 8921208 0 31
PCIE.SW_PORT0.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER = 8921212 0 31
PCIE.SW_PORT0.FIFO.TX_CM.NEAR0.SW_PORT0_FIFO_TX_NP_NEAR0.threshold_val.467 = 8921208 0 4
PCIE.SW_PORT0.FIFO.TX_CM.NEAR0.SW_PORT0_FIFO_TX_NP_NEAR0.ring_threshold_val.468 = 8921208 5 8
PCIE.SW_PORT0.FIFO.TX_CM.NEAR0.SW_PORT0_FIFO_TX_NP_NEAR0.reserved.469 = 8921208 9 31
PCIE.SW_PORT0.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0 = 8921212 0 31
PCIE.SW_PORT0.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0.empty.470 = 8921212 0 0
PCIE.SW_PORT0.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0.full.471 = 8921212 1 1
PCIE.SW_PORT0.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0.reserved.472 = 8921212 2 2
PCIE.SW_PORT0.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0.reached_treshold.473 = 8921212 3 3
PCIE.SW_PORT0.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0.wof_err.474 = 8921212 4 4
PCIE.SW_PORT0.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0.roe_err.475 = 8921212 5 5
PCIE.SW_PORT0.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0.clr_wr.476 = 8921212 6 6
PCIE.SW_PORT0.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0.clr_rd.477 = 8921212 7 7
PCIE.SW_PORT0.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR0.reserved.478 = 8921212 8 31
PCIE.SW_PORT0.FIFO.TX_CM.NEAR1.SW_PORT0_FIFO_TX_NP_NEAR1 = 8921216 0 31
PCIE.SW_PORT0.FIFO.TX_CM.NEAR1.FIFO_CONTROLLER = 8921220 0 31
PCIE.SW_PORT0.FIFO.TX_CM.NEAR1.SW_PORT0_FIFO_TX_NP_NEAR1.threshold_val.479 = 8921216 0 4
PCIE.SW_PORT0.FIFO.TX_CM.NEAR1.SW_PORT0_FIFO_TX_NP_NEAR1.ring_threshold_val.480 = 8921216 5 8
PCIE.SW_PORT0.FIFO.TX_CM.NEAR1.SW_PORT0_FIFO_TX_NP_NEAR1.reserved.481 = 8921216 9 31
PCIE.SW_PORT0.FIFO.TX_CM.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1 = 8921220 0 31
PCIE.SW_PORT0.FIFO.TX_CM.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1.empty.482 = 8921220 0 0
PCIE.SW_PORT0.FIFO.TX_CM.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1.full.483 = 8921220 1 1
PCIE.SW_PORT0.FIFO.TX_CM.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1.reserved.484 = 8921220 2 2
PCIE.SW_PORT0.FIFO.TX_CM.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1.reached_treshold.485 = 8921220 3 3
PCIE.SW_PORT0.FIFO.TX_CM.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1.wof_err.486 = 8921220 4 4
PCIE.SW_PORT0.FIFO.TX_CM.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1.roe_err.487 = 8921220 5 5
PCIE.SW_PORT0.FIFO.TX_CM.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1.clr_wr.488 = 8921220 6 6
PCIE.SW_PORT0.FIFO.TX_CM.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1.clr_rd.489 = 8921220 7 7
PCIE.SW_PORT0.FIFO.TX_CM.NEAR1.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_TX_NEAR1.reserved.490 = 8921220 8 31
PCIE.SW_PORT0.FIFO.RX_PCPL.REMOTE = 8921224 0 63
PCIE.SW_PORT0.FIFO.RX_PCPL.REMOTE.SW_PORT0_FIFO_RX_PCPL_REMOTE = 8921224 0 31
PCIE.SW_PORT0.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER = 8921228 0 31
PCIE.SW_PORT0.FIFO.RX_PCPL.REMOTE.SW_PORT0_FIFO_RX_PCPL_REMOTE.threshold_val = 8921224 0 7
PCIE.SW_PORT0.FIFO.RX_PCPL.REMOTE.SW_PORT0_FIFO_RX_PCPL_REMOTE.ring_threshold_val = 8921224 8 14
PCIE.SW_PORT0.FIFO.RX_PCPL.REMOTE.SW_PORT0_FIFO_RX_PCPL_REMOTE.reserved.491 = 8921224 15 31
PCIE.SW_PORT0.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_PCPL_REMOTE = 8921228 0 31
PCIE.SW_PORT0.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_PCPL_REMOTE.empty = 8921228 0 0
PCIE.SW_PORT0.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_PCPL_REMOTE.full = 8921228 1 1
PCIE.SW_PORT0.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_PCPL_REMOTE.reserved.492 = 8921228 2 2
PCIE.SW_PORT0.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_PCPL_REMOTE.reached_treshold = 8921228 3 3
PCIE.SW_PORT0.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_PCPL_REMOTE.wof_err = 8921228 4 4
PCIE.SW_PORT0.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_PCPL_REMOTE.roe_err = 8921228 5 5
PCIE.SW_PORT0.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_PCPL_REMOTE.clr_wr = 8921228 6 6
PCIE.SW_PORT0.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_PCPL_REMOTE.clr_rd = 8921228 7 7
PCIE.SW_PORT0.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_PCPL_REMOTE.reserved.493 = 8921228 8 31
PCIE.SW_PORT0.FIFO.RX_NP.REMOTE = 8921232 0 63
PCIE.SW_PORT0.FIFO.RX_NP.REMOTE.SW_PORT0_FIFO_RX_NP = 8921232 0 31
PCIE.SW_PORT0.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER = 8921236 0 31
PCIE.SW_PORT0.FIFO.RX_NP.REMOTE.SW_PORT0_FIFO_RX_NP.threshold_val.494 = 8921232 0 4
PCIE.SW_PORT0.FIFO.RX_NP.REMOTE.SW_PORT0_FIFO_RX_NP.ring_threshold_val.495 = 8921232 5 8
PCIE.SW_PORT0.FIFO.RX_NP.REMOTE.SW_PORT0_FIFO_RX_NP.reserved.496 = 8921232 9 31
PCIE.SW_PORT0.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_NP = 8921236 0 31
PCIE.SW_PORT0.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_NP.empty.497 = 8921236 0 0
PCIE.SW_PORT0.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_NP.full.498 = 8921236 1 1
PCIE.SW_PORT0.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_NP.reserved.499 = 8921236 2 2
PCIE.SW_PORT0.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_NP.reached_treshold.500 = 8921236 3 3
PCIE.SW_PORT0.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_NP.wof_err.501 = 8921236 4 4
PCIE.SW_PORT0.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_NP.roe_err.502 = 8921236 5 5
PCIE.SW_PORT0.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_NP.clr_wr.503 = 8921236 6 6
PCIE.SW_PORT0.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_NP.clr_rd.504 = 8921236 7 7
PCIE.SW_PORT0.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_NP.reserved.505 = 8921236 8 31
PCIE.SW_PORT0.FIFO.RX_CM.REMOTE = 8921240 0 63
PCIE.SW_PORT0.FIFO.RX_CM.REMOTE.SW_PORT0_FIFO_RX_CM = 8921240 0 31
PCIE.SW_PORT0.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER = 8921244 0 31
PCIE.SW_PORT0.FIFO.RX_CM.REMOTE.SW_PORT0_FIFO_RX_CM.threshold_val.506 = 8921240 0 4
PCIE.SW_PORT0.FIFO.RX_CM.REMOTE.SW_PORT0_FIFO_RX_CM.ring_threshold_val.507 = 8921240 5 8
PCIE.SW_PORT0.FIFO.RX_CM.REMOTE.SW_PORT0_FIFO_RX_CM.reserved.508 = 8921240 9 31
PCIE.SW_PORT0.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_CM = 8921244 0 31
PCIE.SW_PORT0.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_CM.empty.509 = 8921244 0 0
PCIE.SW_PORT0.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_CM.full.510 = 8921244 1 1
PCIE.SW_PORT0.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_CM.reserved.511 = 8921244 2 2
PCIE.SW_PORT0.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_CM.reached_treshold.512 = 8921244 3 3
PCIE.SW_PORT0.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_CM.wof_err.513 = 8921244 4 4
PCIE.SW_PORT0.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_CM.roe_err.514 = 8921244 5 5
PCIE.SW_PORT0.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_CM.clr_wr.515 = 8921244 6 6
PCIE.SW_PORT0.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_CM.clr_rd.516 = 8921244 7 7
PCIE.SW_PORT0.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT0_FIFO_CONTROLLER_RX_CM.reserved.517 = 8921244 8 31
PCIE.SW_PORT0.DEBUG.SW_PORT0_DEBUG_CTL = 8921248 0 31
PCIE.SW_PORT0.DEBUG.SW_PORT0_DEBUG = 8921252 0 31
PCIE.SW_PORT0.DEBUG.FILTER_RX = 8921256 0 63
PCIE.SW_PORT0.DEBUG.FILTER_TX = 8921264 0 63
PCIE.SW_PORT0.DEBUG.CORE = 8921272 0 95
PCIE.SW_PORT0.DEBUG.APP = 8921284 0 95
PCIE.SW_PORT0.DEBUG.RX = 8921296 0 1151
PCIE.SW_PORT0.DEBUG.TX = 8921440 0 1183
PCIE.SW_PORT0.DEBUG.LATENCY_FIFO = 8921588 0 63
PCIE.SW_PORT0.DEBUG.SW_PORT0_DEBUG_CTL.filter_clr = 8921248 0 0
PCIE.SW_PORT0.DEBUG.SW_PORT0_DEBUG_CTL.general_clr = 8921248 1 1
PCIE.SW_PORT0.DEBUG.SW_PORT0_DEBUG_CTL.reserved.518 = 8921248 2 31
PCIE.SW_PORT0.DEBUG.SW_PORT0_DEBUG.bus = 8921252 0 31
PCIE.SW_PORT0.DEBUG.FILTER_RX.SW_PORT0_DEBUG_FILTER_RX_0 = 8921256 0 31
PCIE.SW_PORT0.DEBUG.FILTER_RX.SW_PORT0_DEBUG_FILTER_RX_1 = 8921260 0 31
PCIE.SW_PORT0.DEBUG.FILTER_RX.SW_PORT0_DEBUG_FILTER_RX_0.bus_0.519 = 8921256 0 31
PCIE.SW_PORT0.DEBUG.FILTER_RX.SW_PORT0_DEBUG_FILTER_RX_1.bus_1.520 = 8921260 0 31
PCIE.SW_PORT0.DEBUG.FILTER_TX.SW_PORT0_DEBUG_FILTER_TX_0 = 8921264 0 31
PCIE.SW_PORT0.DEBUG.FILTER_TX.SW_PORT0_DEBUG_FILTER_TX_1 = 8921268 0 31
PCIE.SW_PORT0.DEBUG.FILTER_TX.SW_PORT0_DEBUG_FILTER_TX_0.bus_0.521 = 8921264 0 31
PCIE.SW_PORT0.DEBUG.FILTER_TX.SW_PORT0_DEBUG_FILTER_TX_1.bus_1.522 = 8921268 0 31
PCIE.SW_PORT0.DEBUG.CORE.SW_DEBUG_TLH = 8921272 0 31
PCIE.SW_PORT0.DEBUG.CORE.SW_DEBUG_DLH = 8921276 0 31
PCIE.SW_PORT0.DEBUG.CORE.SW_DEBUG_MLH = 8921280 0 31
PCIE.SW_PORT0.DEBUG.CORE.SW_DEBUG_TLH.tlh_bus = 8921272 0 31
PCIE.SW_PORT0.DEBUG.CORE.SW_DEBUG_DLH.dlh_bus = 8921276 0 31
PCIE.SW_PORT0.DEBUG.CORE.SW_DEBUG_MLH.mlh_bus = 8921280 0 31
PCIE.SW_PORT0.DEBUG.APP.SW_DEBUG_IF = 8921284 0 31
PCIE.SW_PORT0.DEBUG.APP.SW_DEBUG_MSG = 8921288 0 31
PCIE.SW_PORT0.DEBUG.APP.SW_DEBUG_PM = 8921292 0 31
PCIE.SW_PORT0.DEBUG.APP.SW_DEBUG_IF.if_bus = 8921284 0 31
PCIE.SW_PORT0.DEBUG.APP.SW_DEBUG_MSG.msg_bus = 8921288 0 31
PCIE.SW_PORT0.DEBUG.APP.SW_DEBUG_PM.pm_bus = 8921292 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL = 8921296 0 383
PCIE.SW_PORT0.DEBUG.RX.NP = 8921344 0 383
PCIE.SW_PORT0.DEBUG.RX.CM = 8921392 0 383
PCIE.SW_PORT0.DEBUG.RX.PCPL.REMOTE = 8921296 0 127
PCIE.SW_PORT0.DEBUG.RX.PCPL.NEAR0 = 8921312 0 127
PCIE.SW_PORT0.DEBUG.RX.PCPL.NEAR1 = 8921328 0 127
PCIE.SW_PORT0.DEBUG.RX.PCPL.REMOTE.SW_PORT0_DEBUG_RX_PCPL_REMOTE_0 = 8921296 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.REMOTE.SW_PORT0_DEBUG_RX_PCPL_REMOTE_1 = 8921300 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.REMOTE.SW_PORT0_DEBUG_RX_PCPL_REMOTE_2 = 8921304 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.REMOTE.SW_PORT0_DEBUG_RX_PCPL_REMOTE_3 = 8921308 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.REMOTE.SW_PORT0_DEBUG_RX_PCPL_REMOTE_0.bus_0 = 8921296 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.REMOTE.SW_PORT0_DEBUG_RX_PCPL_REMOTE_1.bus_1 = 8921300 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.REMOTE.SW_PORT0_DEBUG_RX_PCPL_REMOTE_2.bus_2 = 8921304 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.REMOTE.SW_PORT0_DEBUG_RX_PCPL_REMOTE_3.bus_3 = 8921308 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.NEAR0.SW_PORT0_DEBUG_RX_PCPL_NEAR0_0 = 8921312 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.NEAR0.SW_PORT0_DEBUG_RX_PCPL_NEAR0_1 = 8921316 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.NEAR0.SW_PORT0_DEBUG_RX_PCPL_NEAR0_2 = 8921320 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.NEAR0.SW_PORT0_DEBUG_RX_PCPL_NEAR0_3 = 8921324 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.NEAR0.SW_PORT0_DEBUG_RX_PCPL_NEAR0_0.bus_0 = 8921312 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.NEAR0.SW_PORT0_DEBUG_RX_PCPL_NEAR0_1.bus_1 = 8921316 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.NEAR0.SW_PORT0_DEBUG_RX_PCPL_NEAR0_2.bus_2 = 8921320 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.NEAR0.SW_PORT0_DEBUG_RX_PCPL_NEAR0_3.bus_3 = 8921324 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.NEAR1.SW_PORT0_DEBUG_RX_PCPL_NEAR1_0 = 8921328 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.NEAR1.SW_PORT0_DEBUG_RX_PCPL_NEAR1_1 = 8921332 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.NEAR1.SW_PORT0_DEBUG_RX_PCPL_NEAR1_2 = 8921336 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.NEAR1.SW_PORT0_DEBUG_RX_PCPL_NEAR1_3 = 8921340 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.NEAR1.SW_PORT0_DEBUG_RX_PCPL_NEAR1_0.bus_0 = 8921328 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.NEAR1.SW_PORT0_DEBUG_RX_PCPL_NEAR1_1.bus_1 = 8921332 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.NEAR1.SW_PORT0_DEBUG_RX_PCPL_NEAR1_2.bus_2 = 8921336 0 31
PCIE.SW_PORT0.DEBUG.RX.PCPL.NEAR1.SW_PORT0_DEBUG_RX_PCPL_NEAR1_3.bus_3 = 8921340 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.REMOTE = 8921344 0 127
PCIE.SW_PORT0.DEBUG.RX.NP.NEAR0 = 8921360 0 127
PCIE.SW_PORT0.DEBUG.RX.NP.NEAR1 = 8921376 0 127
PCIE.SW_PORT0.DEBUG.RX.NP.REMOTE.SW_PORT0_DEBUG_RX_NP_REMOTE_0 = 8921344 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.REMOTE.SW_PORT0_DEBUG_RX_NP_REMOTE_1 = 8921348 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.REMOTE.SW_PORT0_DEBUG_RX_NP_REMOTE_2 = 8921352 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.REMOTE.SW_PORT0_DEBUG_RX_NP_REMOTE_3 = 8921356 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.REMOTE.SW_PORT0_DEBUG_RX_NP_REMOTE_0.bus_0.523 = 8921344 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.REMOTE.SW_PORT0_DEBUG_RX_NP_REMOTE_1.bus_1.524 = 8921348 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.REMOTE.SW_PORT0_DEBUG_RX_NP_REMOTE_2.bus_2.525 = 8921352 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.REMOTE.SW_PORT0_DEBUG_RX_NP_REMOTE_3.bus_3.526 = 8921356 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.NEAR0.SW_PORT0_DEBUG_RX_NP_NEAR0_0 = 8921360 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.NEAR0.SW_PORT0_DEBUG_RX_NP_NEAR0_1 = 8921364 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.NEAR0.SW_PORT0_DEBUG_RX_NP_NEAR0_2 = 8921368 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.NEAR0.SW_PORT0_DEBUG_RX_NP_NEAR0_3 = 8921372 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.NEAR0.SW_PORT0_DEBUG_RX_NP_NEAR0_0.bus_0.527 = 8921360 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.NEAR0.SW_PORT0_DEBUG_RX_NP_NEAR0_1.bus_1.528 = 8921364 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.NEAR0.SW_PORT0_DEBUG_RX_NP_NEAR0_2.bus_2.529 = 8921368 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.NEAR0.SW_PORT0_DEBUG_RX_NP_NEAR0_3.bus_3.530 = 8921372 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.NEAR1.SW_PORT0_DEBUG_RX_NP_NEAR1_0 = 8921376 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.NEAR1.SW_PORT0_DEBUG_RX_NP_NEAR1_1 = 8921380 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.NEAR1.SW_PORT0_DEBUG_RX_NP_NEAR1_2 = 8921384 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.NEAR1.SW_PORT0_DEBUG_RX_NP_NEAR1_3 = 8921388 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.NEAR1.SW_PORT0_DEBUG_RX_NP_NEAR1_0.bus_0.531 = 8921376 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.NEAR1.SW_PORT0_DEBUG_RX_NP_NEAR1_1.bus_1.532 = 8921380 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.NEAR1.SW_PORT0_DEBUG_RX_NP_NEAR1_2.bus_2.533 = 8921384 0 31
PCIE.SW_PORT0.DEBUG.RX.NP.NEAR1.SW_PORT0_DEBUG_RX_NP_NEAR1_3.bus_3.534 = 8921388 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.REMOTE = 8921392 0 127
PCIE.SW_PORT0.DEBUG.RX.CM.NEAR0 = 8921408 0 127
PCIE.SW_PORT0.DEBUG.RX.CM.NEAR1 = 8921424 0 127
PCIE.SW_PORT0.DEBUG.RX.CM.REMOTE.SW_PORT0_DEBUG_RX_CM_REMOTE_0 = 8921392 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.REMOTE.SW_PORT0_DEBUG_RX_CM_REMOTE_1 = 8921396 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.REMOTE.SW_PORT0_DEBUG_RX_CM_REMOTE_2 = 8921400 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.REMOTE.SW_PORT0_DEBUG_RX_CM_REMOTE_3 = 8921404 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.REMOTE.SW_PORT0_DEBUG_RX_CM_REMOTE_0.bus_0.535 = 8921392 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.REMOTE.SW_PORT0_DEBUG_RX_CM_REMOTE_1.bus_1.536 = 8921396 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.REMOTE.SW_PORT0_DEBUG_RX_CM_REMOTE_2.bus_2.537 = 8921400 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.REMOTE.SW_PORT0_DEBUG_RX_CM_REMOTE_3.bus_3.538 = 8921404 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.NEAR0.SW_PORT0_DEBUG_RX_CM_NEAR0_0 = 8921408 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.NEAR0.SW_PORT0_DEBUG_RX_CM_NEAR0_1 = 8921412 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.NEAR0.SW_PORT0_DEBUG_RX_CM_NEAR0_2 = 8921416 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.NEAR0.SW_PORT0_DEBUG_RX_CM_NEAR0_3 = 8921420 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.NEAR0.SW_PORT0_DEBUG_RX_CM_NEAR0_0.bus_0.539 = 8921408 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.NEAR0.SW_PORT0_DEBUG_RX_CM_NEAR0_1.bus_1.540 = 8921412 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.NEAR0.SW_PORT0_DEBUG_RX_CM_NEAR0_2.bus_2.541 = 8921416 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.NEAR0.SW_PORT0_DEBUG_RX_CM_NEAR0_3.bus_3.542 = 8921420 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.NEAR1.SW_PORT0_DEBUG_RX_CM_NEAR1_0 = 8921424 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.NEAR1.SW_PORT0_DEBUG_RX_CM_NEAR1_1 = 8921428 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.NEAR1.SW_PORT0_DEBUG_RX_CM_NEAR1_2 = 8921432 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.NEAR1.SW_PORT0_DEBUG_RX_CM_NEAR1_3 = 8921436 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.NEAR1.SW_PORT0_DEBUG_RX_CM_NEAR1_0.bus_0.543 = 8921424 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.NEAR1.SW_PORT0_DEBUG_RX_CM_NEAR1_1.bus_1.544 = 8921428 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.NEAR1.SW_PORT0_DEBUG_RX_CM_NEAR1_2.bus_2.545 = 8921432 0 31
PCIE.SW_PORT0.DEBUG.RX.CM.NEAR1.SW_PORT0_DEBUG_RX_CM_NEAR1_3.bus_3.546 = 8921436 0 31
PCIE.SW_PORT0.DEBUG.TX.CLIENT = 8921440 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL = 8921444 0 383
PCIE.SW_PORT0.DEBUG.TX.NP = 8921492 0 383
PCIE.SW_PORT0.DEBUG.TX.CM = 8921540 0 383
PCIE.SW_PORT0.DEBUG.TX.CLIENT.PORT0_TX_CLIENT = 8921440 0 31
PCIE.SW_PORT0.DEBUG.TX.CLIENT.PORT0_TX_CLIENT.bus = 8921440 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.REMOTE = 8921444 0 127
PCIE.SW_PORT0.DEBUG.TX.PCPL.NEAR0 = 8921460 0 127
PCIE.SW_PORT0.DEBUG.TX.PCPL.NEAR1 = 8921476 0 127
PCIE.SW_PORT0.DEBUG.TX.PCPL.REMOTE.SW_PORT0_DEBUG_TX_PCPL_REMOTE_0 = 8921444 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.REMOTE.SW_PORT0_DEBUG_TX_PCPL_REMOTE_1 = 8921448 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.REMOTE.SW_PORT0_DEBUG_TX_PCPL_REMOTE_2 = 8921452 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.REMOTE.SW_PORT0_DEBUG_TX_PCPL_REMOTE_3 = 8921456 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.REMOTE.SW_PORT0_DEBUG_TX_PCPL_REMOTE_0.bus_0 = 8921444 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.REMOTE.SW_PORT0_DEBUG_TX_PCPL_REMOTE_1.bus_1 = 8921448 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.REMOTE.SW_PORT0_DEBUG_TX_PCPL_REMOTE_2.bus_2 = 8921452 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.REMOTE.SW_PORT0_DEBUG_TX_PCPL_REMOTE_3.bus_3 = 8921456 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.NEAR0.SW_PORT0_DEBUG_TX_PCPL_NEAR0_0 = 8921460 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.NEAR0.SW_PORT0_DEBUG_TX_PCPL_NEAR0_1 = 8921464 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.NEAR0.SW_PORT0_DEBUG_TX_PCPL_NEAR0_2 = 8921468 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.NEAR0.SW_PORT0_DEBUG_TX_PCPL_NEAR0_3 = 8921472 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.NEAR0.SW_PORT0_DEBUG_TX_PCPL_NEAR0_0.bus_0 = 8921460 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.NEAR0.SW_PORT0_DEBUG_TX_PCPL_NEAR0_1.bus_1 = 8921464 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.NEAR0.SW_PORT0_DEBUG_TX_PCPL_NEAR0_2.bus_2 = 8921468 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.NEAR0.SW_PORT0_DEBUG_TX_PCPL_NEAR0_3.bus_3 = 8921472 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.NEAR1.SW_PORT0_DEBUG_TX_PCPL_NEAR1_0 = 8921476 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.NEAR1.SW_PORT0_DEBUG_TX_PCPL_NEAR1_1 = 8921480 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.NEAR1.SW_PORT0_DEBUG_TX_PCPL_NEAR1_2 = 8921484 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.NEAR1.SW_PORT0_DEBUG_TX_PCPL_NEAR1_3 = 8921488 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.NEAR1.SW_PORT0_DEBUG_TX_PCPL_NEAR1_0.bus_0 = 8921476 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.NEAR1.SW_PORT0_DEBUG_TX_PCPL_NEAR1_1.bus_1 = 8921480 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.NEAR1.SW_PORT0_DEBUG_TX_PCPL_NEAR1_2.bus_2 = 8921484 0 31
PCIE.SW_PORT0.DEBUG.TX.PCPL.NEAR1.SW_PORT0_DEBUG_TX_PCPL_NEAR1_3.bus_3 = 8921488 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.REMOTE = 8921492 0 127
PCIE.SW_PORT0.DEBUG.TX.NP.NEAR1 = 8921508 0 127
PCIE.SW_PORT0.DEBUG.TX.NP.NEAR0 = 8921524 0 127
PCIE.SW_PORT0.DEBUG.TX.NP.REMOTE.SW_PORT0_DEBUG_TX_NP_REMOTE_0 = 8921492 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.REMOTE.SW_PORT0_DEBUG_TX_NP_REMOTE_1 = 8921496 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.REMOTE.SW_PORT0_DEBUG_TX_NP_REMOTE_2 = 8921500 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.REMOTE.SW_PORT0_DEBUG_TX_NP_REMOTE_3 = 8921504 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.REMOTE.SW_PORT0_DEBUG_TX_NP_REMOTE_0.bus_0.547 = 8921492 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.REMOTE.SW_PORT0_DEBUG_TX_NP_REMOTE_1.bus_1.548 = 8921496 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.REMOTE.SW_PORT0_DEBUG_TX_NP_REMOTE_2.bus_2.549 = 8921500 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.REMOTE.SW_PORT0_DEBUG_TX_NP_REMOTE_3.bus_3.550 = 8921504 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.NEAR1.SW_PORT0_DEBUG_TX_NP_NEAR1_0 = 8921508 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.NEAR1.SW_PORT0_DEBUG_TX_NP_NEAR1_1 = 8921512 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.NEAR1.SW_PORT0_DEBUG_TX_NP_NEAR1_2 = 8921516 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.NEAR1.SW_PORT0_DEBUG_TX_NP_NEAR1_3 = 8921520 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.NEAR1.SW_PORT0_DEBUG_TX_NP_NEAR1_0.bus_0.551 = 8921508 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.NEAR1.SW_PORT0_DEBUG_TX_NP_NEAR1_1.bus_1.552 = 8921512 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.NEAR1.SW_PORT0_DEBUG_TX_NP_NEAR1_2.bus_2.553 = 8921516 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.NEAR1.SW_PORT0_DEBUG_TX_NP_NEAR1_3.bus_3.554 = 8921520 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.NEAR0.SW_PORT0_DEBUG_TX_NP_NEAR0_0 = 8921524 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.NEAR0.SW_PORT0_DEBUG_TX_NP_NEAR0_1 = 8921528 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.NEAR0.SW_PORT0_DEBUG_TX_NP_NEAR0_2 = 8921532 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.NEAR0.SW_PORT0_DEBUG_TX_NP_NEAR0_3 = 8921536 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.NEAR0.SW_PORT0_DEBUG_TX_NP_NEAR0_0.bus_0.555 = 8921524 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.NEAR0.SW_PORT0_DEBUG_TX_NP_NEAR0_1.bus_1.556 = 8921528 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.NEAR0.SW_PORT0_DEBUG_TX_NP_NEAR0_2.bus_2.557 = 8921532 0 31
PCIE.SW_PORT0.DEBUG.TX.NP.NEAR0.SW_PORT0_DEBUG_TX_NP_NEAR0_3.bus_3.558 = 8921536 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.REMOTE = 8921540 0 127
PCIE.SW_PORT0.DEBUG.TX.CM.NEAR1 = 8921556 0 127
PCIE.SW_PORT0.DEBUG.TX.CM.NEAR0 = 8921572 0 127
PCIE.SW_PORT0.DEBUG.TX.CM.REMOTE.SW_PORT0_DEBUG_TX_CM_REMOTE_0 = 8921540 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.REMOTE.SW_PORT0_DEBUG_TX_CM_REMOTE_1 = 8921544 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.REMOTE.SW_PORT0_DEBUG_TX_NP_REMOTE_2 = 8921548 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.REMOTE.SW_PORT0_DEBUG_TX_CM_REMOTE_3 = 8921552 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.REMOTE.SW_PORT0_DEBUG_TX_CM_REMOTE_0.bus_0.559 = 8921540 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.REMOTE.SW_PORT0_DEBUG_TX_CM_REMOTE_1.bus_1.560 = 8921544 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.REMOTE.SW_PORT0_DEBUG_TX_NP_REMOTE_2.bus_2.561 = 8921548 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.REMOTE.SW_PORT0_DEBUG_TX_CM_REMOTE_3.bus_3.562 = 8921552 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.NEAR1.SW_PORT0_DEBUG_TX_CM_NEAR1_0 = 8921556 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.NEAR1.SW_PORT0_DEBUG_TX_CM_NEAR1_1 = 8921560 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.NEAR1.SW_PORT0_DEBUG_TX_CM_NEAR1_2 = 8921564 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.NEAR1.SW_PORT0_DEBUG_TX_CM_NEAR1_3 = 8921568 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.NEAR1.SW_PORT0_DEBUG_TX_CM_NEAR1_0.bus_0.563 = 8921556 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.NEAR1.SW_PORT0_DEBUG_TX_CM_NEAR1_1.bus_1.564 = 8921560 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.NEAR1.SW_PORT0_DEBUG_TX_CM_NEAR1_2.bus_2.565 = 8921564 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.NEAR1.SW_PORT0_DEBUG_TX_CM_NEAR1_3.bus_3.566 = 8921568 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.NEAR0.SW_PORT0_DEBUG_TX_CM_NEAR0_0 = 8921572 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.NEAR0.SW_PORT0_DEBUG_TX_CM_NEAR0_1 = 8921576 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.NEAR0.SW_PORT0_DEBUG_TX_CM_NEAR0_2 = 8921580 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.NEAR0.SW_PORT0_DEBUG_TX_CM_NEAR0_3 = 8921584 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.NEAR0.SW_PORT0_DEBUG_TX_CM_NEAR0_0.bus_0.567 = 8921572 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.NEAR0.SW_PORT0_DEBUG_TX_CM_NEAR0_1.bus_1.568 = 8921576 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.NEAR0.SW_PORT0_DEBUG_TX_CM_NEAR0_2.bus_2.569 = 8921580 0 31
PCIE.SW_PORT0.DEBUG.TX.CM.NEAR0.SW_PORT0_DEBUG_TX_CM_NEAR0_3.bus_3.570 = 8921584 0 31
PCIE.SW_PORT0.DEBUG.LATENCY_FIFO.LAT_FIFO_SIZE = 8921588 0 31
PCIE.SW_PORT0.DEBUG.LATENCY_FIFO.DELAY_VALID = 8921592 0 31
PCIE.SW_PORT0.DEBUG.LATENCY_FIFO.LAT_FIFO_SIZE.fifo_full_size.571 = 8921588 0 15
PCIE.SW_PORT0.DEBUG.LATENCY_FIFO.LAT_FIFO_SIZE.fifo_af_pkt_size.572 = 8921588 16 31
PCIE.SW_PORT0.DEBUG.LATENCY_FIFO.DELAY_VALID.lat_fifo_enable.573 = 8921592 0 0
PCIE.SW_PORT0.DEBUG.LATENCY_FIFO.DELAY_VALID.lat_fifo_rst.574 = 8921592 1 1
PCIE.SW_PORT0.DEBUG.LATENCY_FIFO.DELAY_VALID.delay_option.575 = 8921592 2 17
PCIE.SW_PORT0.DEBUG.LATENCY_FIFO.DELAY_VALID.reserved.576 = 8921592 18 31
PCIE.SW_PORT1.CTL = 8921628 0 479
PCIE.SW_PORT1.FIFO = 8921688 0 575
PCIE.SW_PORT1.DEBUG = 8921760 0 2079
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_0 = 8921628 0 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_1 = 8921632 0 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CA_UR = 8921636 0 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR0 = 8921640 0 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR1 = 8921644 0 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_REMOTE = 8921648 0 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_PHY = 8921652 0 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_RESET = 8921656 0 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW = 8921660 0 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK = 8921664 0 31
PCIE.SW_PORT1.CTL.PORT1_CLIENT_IGNORE_HALT = 8921668 0 31
PCIE.SW_PORT1.CTL.PORT1_CLIENT_SET_HALT = 8921672 0 31
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE = 8921676 0 31
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET = 8921680 0 31
PCIE.SW_PORT1.CTL.PORT1_TX_IDLE_DELAY = 8921684 0 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_0.root_personality = 8921628 0 0
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_0.dev_personality = 8921628 1 1
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_0.pipe_din = 8921628 2 2
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_0.pcs_common_clk = 8921628 3 3
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_0.aux_pwr_detect = 8921628 4 4
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_0.ltssm_en = 8921628 5 5
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_0.pipe_tx_done_cnt = 8921628 6 13
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_0.grant_agr = 8921628 14 17
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_0.rx_stream_size_pkt = 8921628 18 21
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_0.ep_on_hdr_mask_rd = 8921628 22 22
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_0.ep_on_hdr_mask_wr = 8921628 23 23
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_0.force_l23_ready_master = 8921628 24 24
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_0.force_l23_ready_slave = 8921628 25 25
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_0.disable_l0s = 8921628 26 26
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_0.sub_system_cap_en = 8921628 27 27
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_0.reserved.578 = 8921628 28 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_1.rx_p2s_top_buffer_np = 8921632 0 7
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_1.rx_p2s_top_buffer_pcpl = 8921632 8 15
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_1.ignore_upper_pref_en = 8921632 16 16
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_1.ignore_decoding = 8921632 17 17
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_1.fix_internal_raw_bug = 8921632 18 18
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CONFIG_1.reserved.579 = 8921632 19 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CA_UR.ca_io_bar_en = 8921636 0 0
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CA_UR.ur_dis_intf_en = 8921636 1 1
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CA_UR.ca_mem_rd_bar_en = 8921636 2 2
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CA_UR.mem_int_ca_en = 8921636 3 3
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CA_UR.ur_unsupported_tlp_en = 8921636 4 4
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CA_UR.ur_dl_down_en = 8921636 5 5
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CA_UR.ur_dl_down_config_en = 8921636 6 6
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CA_UR.ur_dis_intf_config_en = 8921636 7 7
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CA_UR.mem_rd_lk_ur_ca_n = 8921636 8 8
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CA_UR.mem_rd_no_hit_ur_ca_n = 8921636 9 9
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CA_UR.io_no_hit_ur_ca_n = 8921636 10 10
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CA_UR.mem_dl_dn_ur_ca_n = 8921636 11 11
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CA_UR.io_dl_dn_ur_ca_n = 8921636 12 12
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CA_UR.bad_eot_ur_ca_n = 8921636 13 13
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_CA_UR.reserved.580 = 8921636 14 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR0.frc_dbi_rd_own_near0 = 8921640 0 0
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR0.frc_dbi_wr_own_near0 = 8921640 1 1
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR0.frc_config_rd_own_near0 = 8921640 2 2
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR0.frc_config_wr_own_near0 = 8921640 3 3
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR0.frc_io_rd_own_near0 = 8921640 4 4
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR0.frc_io_wr_own_near0 = 8921640 5 5
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR0.frc_mem_rd_own_near0 = 8921640 6 6
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR0.frc_mem_wr_own_near0 = 8921640 7 7
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR0.frc_cpl_own_near0 = 8921640 8 8
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR0.reserved.581 = 8921640 9 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR1.frc_dbi_rd_own_near1 = 8921644 0 0
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR1.frc_dbi_wr_own_near1 = 8921644 1 1
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR1.frc_config_rd_own_near1 = 8921644 2 2
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR1.frc_config_wr_own_near1 = 8921644 3 3
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR1.frc_io_rd_own_near1 = 8921644 4 4
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR1.frc_io_wr_own_near1 = 8921644 5 5
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR1.frc_mem_rd_own_near1 = 8921644 6 6
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR1.frc_mem_wr_own_near1 = 8921644 7 7
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR1.frc_cpl_own_near1 = 8921644 8 8
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_NEAR1.reserved.582 = 8921644 9 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_REMOTE.frc_dbi_rd_own_remote = 8921648 0 0
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_REMOTE.frc_dbi_wr_own_remote = 8921648 1 1
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_REMOTE.frc_config_rd_own_remote = 8921648 2 2
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_REMOTE.frc_config_wr_own_remote = 8921648 3 3
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_REMOTE.frc_io_rd_own_remote = 8921648 4 4
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_REMOTE.frc_io_wr_own_remote = 8921648 5 5
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_REMOTE.frc_mem_rd_own_remote = 8921648 6 6
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_REMOTE.frc_mem_wr_own_remote = 8921648 7 7
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_REMOTE.frc_cpl_own_remote = 8921648 8 8
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_ROUT_REMOTE.reserved.583 = 8921648 9 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_PHY.reserved.584 = 8921652 0 8
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_PHY.phy_rx_eq_val = 8921652 9 11
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_PHY.reserved.585 = 8921652 12 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_RESET.assert_d3d0_nst_rst_en = 8921656 0 0
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_RESET.mask_st_rst_en = 8921656 1 1
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_RESET.mask_rst_en = 8921656 2 2
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_RESET.mask_nst_rst_en = 8921656 3 3
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_RESET.mask_core_rst_en = 8921656 4 4
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_RESET.mask_pwgd_rst_en = 8921656 5 5
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_RESET.reserved.586 = 8921656 6 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.sys_eml_interlock_engaged = 8921660 0 0
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.sys_cmd_cpled_int = 8921660 1 1
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.sys_pre_det_chged = 8921660 2 2
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.sys_mrl_sensor_chged = 8921660 3 3
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.sys_pwr_fault_det = 8921660 4 4
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.sys_mrl_sensor_state = 8921660 5 5
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.sys_pre_det_state = 8921660 6 6
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.sys_atten_button_pressed = 8921660 7 7
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.client0_addr_align_en = 8921660 8 8
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.client1_addr_align_en = 8921660 9 9
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.client2_addr_align_en = 8921660 10 10
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.client0_block_pm_tlp = 8921660 11 11
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.client1_block_pm_tlp = 8921660 12 12
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.client2_block_pm_tlp = 8921660 13 13
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.app_link_cap_mask = 8921660 14 19
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.outband_pwrup_cmd = 8921660 20 20
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.one_dwsp_exit_l23 = 8921660 21 21
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.app_req_retry_en = 8921660 22 22
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.app_pm_xmt_pme = 8921660 23 23
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.app_req_exit_l1 = 8921660 24 24
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.app_req_entr_l1 = 8921660 25 25
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.nhp_pm_pme = 8921660 26 26
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.l1_l0_en = 8921660 27 27
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.syn_sw_bug_fix_en_0 = 8921660 28 28
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.syn_sw_bug_fix_en_1 = 8921660 29 29
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.syn_sw_ltssm_cfg_idle_2_rec = 8921660 30 30
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SYN_SW.syn_sw_ordering_fix_en = 8921660 31 31
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.mask_intx = 8921664 0 0
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.mask_turn_off = 8921664 1 1
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.mask_to_ack_fallback = 8921664 2 2
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.mask_to_ack_wbe = 8921664 3 3
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.mask_l23 = 8921664 4 4
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.mask_enter_l1 = 8921664 5 5
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.mask_exit_l1 = 8921664 6 6
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.mask_icr_pos = 8921664 7 7
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.mask_icr_neg = 8921664 8 8
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.mask_hot_rst = 8921664 9 9
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.mask_enter_l0s = 8921664 10 10
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.mask_exit_l0s = 8921664 11 11
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.mask_dl_up = 8921664 12 12
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.mask_cor_err_msg = 8921664 13 13
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.mask_fatal_err_msg = 8921664 14 14
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.mask_non_fatal_cor_err_msg = 8921664 15 15
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.fabric_upsp_in_rl0s_clr = 8921664 16 16
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.fabric_upsp_in_rl0s_set = 8921664 17 17
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.fabric_all_dwsp_in_rl0s_clr = 8921664 18 18
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.fabric_ready_entr_l1_clr = 8921664 19 19
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.fabric_ready_entr_l1_set = 8921664 20 20
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.fabric_exit_l1_clr = 8921664 21 21
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.fabric_exit_l1_set = 8921664 22 22
PCIE.SW_PORT1.CTL.SW_PORT1_CTL_SII_MASK.reserved.587 = 8921664 23 31
PCIE.SW_PORT1.CTL.PORT1_CLIENT_IGNORE_HALT.mask_halt_client0 = 8921668 0 0
PCIE.SW_PORT1.CTL.PORT1_CLIENT_IGNORE_HALT.mask_halt_client1 = 8921668 1 1
PCIE.SW_PORT1.CTL.PORT1_CLIENT_IGNORE_HALT.mask_halt_client2 = 8921668 2 2
PCIE.SW_PORT1.CTL.PORT1_CLIENT_IGNORE_HALT.mask_halt_client0_pcpl_near0 = 8921668 3 3
PCIE.SW_PORT1.CTL.PORT1_CLIENT_IGNORE_HALT.mask_halt_client0_pcpl_near1 = 8921668 4 4
PCIE.SW_PORT1.CTL.PORT1_CLIENT_IGNORE_HALT.mask_halt_client0_pcpl_remote = 8921668 5 5
PCIE.SW_PORT1.CTL.PORT1_CLIENT_IGNORE_HALT.mask_halt_client1_np_near0 = 8921668 6 6
PCIE.SW_PORT1.CTL.PORT1_CLIENT_IGNORE_HALT.mask_halt_client1_np_near1 = 8921668 7 7
PCIE.SW_PORT1.CTL.PORT1_CLIENT_IGNORE_HALT.mask_halt_client1_np_remote = 8921668 8 8
PCIE.SW_PORT1.CTL.PORT1_CLIENT_IGNORE_HALT.mask_halt_client2_msi = 8921668 9 9
PCIE.SW_PORT1.CTL.PORT1_CLIENT_IGNORE_HALT.mask_halt_client2_ca_ur = 8921668 10 10
PCIE.SW_PORT1.CTL.PORT1_CLIENT_IGNORE_HALT.mask_halt_client2_cpl_cfg = 8921668 11 11
PCIE.SW_PORT1.CTL.PORT1_CLIENT_IGNORE_HALT.mask_trgt_halt_only = 8921668 12 12
PCIE.SW_PORT1.CTL.PORT1_CLIENT_IGNORE_HALT.mask_p2s_halt_trgt_only = 8921668 13 13
PCIE.SW_PORT1.CTL.PORT1_CLIENT_IGNORE_HALT.reserved.588 = 8921668 14 31
PCIE.SW_PORT1.CTL.PORT1_CLIENT_SET_HALT.set_halt_client0 = 8921672 0 0
PCIE.SW_PORT1.CTL.PORT1_CLIENT_SET_HALT.set_halt_client1 = 8921672 1 1
PCIE.SW_PORT1.CTL.PORT1_CLIENT_SET_HALT.set_halt_client2 = 8921672 2 2
PCIE.SW_PORT1.CTL.PORT1_CLIENT_SET_HALT.set_halt_client0_pcpl_near0 = 8921672 3 3
PCIE.SW_PORT1.CTL.PORT1_CLIENT_SET_HALT.set_halt_client0_pcpl_near1 = 8921672 4 4
PCIE.SW_PORT1.CTL.PORT1_CLIENT_SET_HALT.set_halt_client0_pcpl_remote = 8921672 5 5
PCIE.SW_PORT1.CTL.PORT1_CLIENT_SET_HALT.set_halt_client1_np_near0 = 8921672 6 6
PCIE.SW_PORT1.CTL.PORT1_CLIENT_SET_HALT.set_halt_client1_np_near1 = 8921672 7 7
PCIE.SW_PORT1.CTL.PORT1_CLIENT_SET_HALT.set_halt_client1_np_remote = 8921672 8 8
PCIE.SW_PORT1.CTL.PORT1_CLIENT_SET_HALT.set_halt_client2_msi = 8921672 9 9
PCIE.SW_PORT1.CTL.PORT1_CLIENT_SET_HALT.set_halt_client2_ca_ur = 8921672 10 10
PCIE.SW_PORT1.CTL.PORT1_CLIENT_SET_HALT.set_halt_client2_cpl_cfg = 8921672 11 11
PCIE.SW_PORT1.CTL.PORT1_CLIENT_SET_HALT.set_trgt_halt_only = 8921672 12 12
PCIE.SW_PORT1.CTL.PORT1_CLIENT_SET_HALT.set_p2s_halt_trgt_only = 8921672 13 13
PCIE.SW_PORT1.CTL.PORT1_CLIENT_SET_HALT.reserved.589 = 8921672 14 31
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_trgt_halt = 8921676 0 0
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_pkt_halt_p = 8921676 1 1
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_pkt_halt_np = 8921676 2 2
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_pkt_halt_cpl = 8921676 3 3
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_grant_pcpl = 8921676 4 4
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_grant_np = 8921676 5 5
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_full_pcpl = 8921676 6 6
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_full_pcpl_near0 = 8921676 7 7
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_full_pcpl_near1 = 8921676 8 8
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_full_pcpl_remote = 8921676 9 9
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_full_np = 8921676 10 10
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_full_np_near0 = 8921676 11 11
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_full_np_near1 = 8921676 12 12
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_full_np_remote = 8921676 13 13
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_s2p_halt_pcpl_near0 = 8921676 14 14
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_s2p_halt_pcpl_near1 = 8921676 15 15
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_s2p_halt_pcpl_remote = 8921676 16 16
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_s2p_halt_np_near0 = 8921676 17 17
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_s2p_halt_np_near1 = 8921676 18 18
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.mask_s2p_halt_np_remote = 8921676 19 19
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_IGNORE.reserved.590 = 8921676 20 31
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_trgt_halt = 8921680 0 0
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_pkt_halt_p = 8921680 1 1
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_pkt_halt_np = 8921680 2 2
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_pkt_halt_cpl = 8921680 3 3
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_grant_pcpl = 8921680 4 4
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_grant_np = 8921680 5 5
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_full_pcpl = 8921680 6 6
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_full_pcpl_near0 = 8921680 7 7
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_full_pcpl_near1 = 8921680 8 8
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_full_pcpl_remote = 8921680 9 9
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_full_np = 8921680 10 10
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_full_np_near0 = 8921680 11 11
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_full_np_near1 = 8921680 12 12
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_full_np_remote = 8921680 13 13
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_s2p_halt_pcpl_near0 = 8921680 14 14
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_s2p_halt_pcpl_near1 = 8921680 15 15
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_s2p_halt_pcpl_remote = 8921680 16 16
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_s2p_halt_np_near0 = 8921680 17 17
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_s2p_halt_np_near1 = 8921680 18 18
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.set_s2p_halt_np_remote = 8921680 19 19
PCIE.SW_PORT1.CTL.PORT1_TRGT_HALT_SET.reserved.591 = 8921680 20 31
PCIE.SW_PORT1.CTL.PORT1_TX_IDLE_DELAY.cfg_txidle_delay = 8921684 0 5
PCIE.SW_PORT1.CTL.PORT1_TX_IDLE_DELAY.cfg_txidle_delay_bypass = 8921684 6 6
PCIE.SW_PORT1.CTL.PORT1_TX_IDLE_DELAY.cfg_pwrdn_delay = 8921684 7 12
PCIE.SW_PORT1.CTL.PORT1_TX_IDLE_DELAY.cfg_pwrdn_delay_bypass = 8921684 13 13
PCIE.SW_PORT1.CTL.PORT1_TX_IDLE_DELAY.reserved.592 = 8921684 14 31
PCIE.SW_PORT1.FIFO.TX_PCPL = 8921688 0 127
PCIE.SW_PORT1.FIFO.TX_NP = 8921704 0 127
PCIE.SW_PORT1.FIFO.TX_CM = 8921720 0 127
PCIE.SW_PORT1.FIFO.RX_PCPL = 8921736 0 63
PCIE.SW_PORT1.FIFO.RX_NP = 8921744 0 63
PCIE.SW_PORT1.FIFO.RX_CM = 8921752 0 63
PCIE.SW_PORT1.FIFO.TX_PCPL.REMOTE = 8921688 0 63
PCIE.SW_PORT1.FIFO.TX_PCPL.NEAR0 = 8921696 0 63
PCIE.SW_PORT1.FIFO.TX_PCPL.REMOTE.SW_PORT1_FIFO_TX_PCPL_REMOTE = 8921688 0 31
PCIE.SW_PORT1.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER = 8921692 0 31
PCIE.SW_PORT1.FIFO.TX_PCPL.REMOTE.SW_PORT1_FIFO_TX_PCPL_REMOTE.threshold_val = 8921688 0 7
PCIE.SW_PORT1.FIFO.TX_PCPL.REMOTE.SW_PORT1_FIFO_TX_PCPL_REMOTE.ring_threshold_val = 8921688 8 14
PCIE.SW_PORT1.FIFO.TX_PCPL.REMOTE.SW_PORT1_FIFO_TX_PCPL_REMOTE.reserved.593 = 8921688 15 31
PCIE.SW_PORT1.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_REMOTE = 8921692 0 31
PCIE.SW_PORT1.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_REMOTE.empty = 8921692 0 0
PCIE.SW_PORT1.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_REMOTE.full = 8921692 1 1
PCIE.SW_PORT1.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_REMOTE.reserved.594 = 8921692 2 2
PCIE.SW_PORT1.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_REMOTE.reached_treshold = 8921692 3 3
PCIE.SW_PORT1.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_REMOTE.wof_err = 8921692 4 4
PCIE.SW_PORT1.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_REMOTE.roe_err = 8921692 5 5
PCIE.SW_PORT1.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_REMOTE.clr_wr = 8921692 6 6
PCIE.SW_PORT1.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_REMOTE.clr_rd = 8921692 7 7
PCIE.SW_PORT1.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_REMOTE.reserved.595 = 8921692 8 31
PCIE.SW_PORT1.FIFO.TX_PCPL.NEAR0.SW_PORT1_FIFO_TX_PCPL_NEAR0 = 8921696 0 31
PCIE.SW_PORT1.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER = 8921700 0 31
PCIE.SW_PORT1.FIFO.TX_PCPL.NEAR0.SW_PORT1_FIFO_TX_PCPL_NEAR0.threshold_val = 8921696 0 7
PCIE.SW_PORT1.FIFO.TX_PCPL.NEAR0.SW_PORT1_FIFO_TX_PCPL_NEAR0.ring_threshold_val = 8921696 8 14
PCIE.SW_PORT1.FIFO.TX_PCPL.NEAR0.SW_PORT1_FIFO_TX_PCPL_NEAR0.reserved.596 = 8921696 15 31
PCIE.SW_PORT1.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_NEAR0 = 8921700 0 31
PCIE.SW_PORT1.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_NEAR0.empty = 8921700 0 0
PCIE.SW_PORT1.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_NEAR0.full = 8921700 1 1
PCIE.SW_PORT1.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_NEAR0.reserved.597 = 8921700 2 2
PCIE.SW_PORT1.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_NEAR0.reached_treshold = 8921700 3 3
PCIE.SW_PORT1.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_NEAR0.wof_err = 8921700 4 4
PCIE.SW_PORT1.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_NEAR0.roe_err = 8921700 5 5
PCIE.SW_PORT1.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_NEAR0.clr_wr = 8921700 6 6
PCIE.SW_PORT1.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_NEAR0.clr_rd = 8921700 7 7
PCIE.SW_PORT1.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_PCPL_NEAR0.reserved.598 = 8921700 8 31
PCIE.SW_PORT1.FIFO.TX_NP.REMOTE = 8921704 0 63
PCIE.SW_PORT1.FIFO.TX_NP.NEAR0 = 8921712 0 63
PCIE.SW_PORT1.FIFO.TX_NP.REMOTE.SW_PORT1_FIFO_TX_NP_REMOTE = 8921704 0 31
PCIE.SW_PORT1.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER_TX_NP = 8921708 0 31
PCIE.SW_PORT1.FIFO.TX_NP.REMOTE.SW_PORT1_FIFO_TX_NP_REMOTE.threshold_val.599 = 8921704 0 4
PCIE.SW_PORT1.FIFO.TX_NP.REMOTE.SW_PORT1_FIFO_TX_NP_REMOTE.ring_threshold_val.600 = 8921704 5 8
PCIE.SW_PORT1.FIFO.TX_NP.REMOTE.SW_PORT1_FIFO_TX_NP_REMOTE.reserved.601 = 8921704 9 31
PCIE.SW_PORT1.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER_TX_NP.SW_PORT1_FIFO_CONTROLLER_TX_NP = 8921708 0 31
PCIE.SW_PORT1.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER_TX_NP.SW_PORT1_FIFO_CONTROLLER_TX_NP.empty.602 = 8921708 0 0
PCIE.SW_PORT1.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER_TX_NP.SW_PORT1_FIFO_CONTROLLER_TX_NP.full.603 = 8921708 1 1
PCIE.SW_PORT1.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER_TX_NP.SW_PORT1_FIFO_CONTROLLER_TX_NP.reserved.604 = 8921708 2 2
PCIE.SW_PORT1.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER_TX_NP.SW_PORT1_FIFO_CONTROLLER_TX_NP.reached_treshold.605 = 8921708 3 3
PCIE.SW_PORT1.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER_TX_NP.SW_PORT1_FIFO_CONTROLLER_TX_NP.wof_err.606 = 8921708 4 4
PCIE.SW_PORT1.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER_TX_NP.SW_PORT1_FIFO_CONTROLLER_TX_NP.roe_err.607 = 8921708 5 5
PCIE.SW_PORT1.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER_TX_NP.SW_PORT1_FIFO_CONTROLLER_TX_NP.clr_wr.608 = 8921708 6 6
PCIE.SW_PORT1.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER_TX_NP.SW_PORT1_FIFO_CONTROLLER_TX_NP.clr_rd.609 = 8921708 7 7
PCIE.SW_PORT1.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER_TX_NP.SW_PORT1_FIFO_CONTROLLER_TX_NP.reserved.610 = 8921708 8 31
PCIE.SW_PORT1.FIFO.TX_NP.NEAR0.SW_PORT1_FIFO_TX_NP_NEAR0 = 8921712 0 31
PCIE.SW_PORT1.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER = 8921716 0 31
PCIE.SW_PORT1.FIFO.TX_NP.NEAR0.SW_PORT1_FIFO_TX_NP_NEAR0.threshold_val.611 = 8921712 0 4
PCIE.SW_PORT1.FIFO.TX_NP.NEAR0.SW_PORT1_FIFO_TX_NP_NEAR0.ring_threshold_val.612 = 8921712 5 8
PCIE.SW_PORT1.FIFO.TX_NP.NEAR0.SW_PORT1_FIFO_TX_NP_NEAR0.reserved.613 = 8921712 9 31
PCIE.SW_PORT1.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0 = 8921716 0 31
PCIE.SW_PORT1.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0.empty.614 = 8921716 0 0
PCIE.SW_PORT1.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0.full.615 = 8921716 1 1
PCIE.SW_PORT1.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0.reserved.616 = 8921716 2 2
PCIE.SW_PORT1.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0.reached_treshold.617 = 8921716 3 3
PCIE.SW_PORT1.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0.wof_err.618 = 8921716 4 4
PCIE.SW_PORT1.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0.roe_err.619 = 8921716 5 5
PCIE.SW_PORT1.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0.clr_wr.620 = 8921716 6 6
PCIE.SW_PORT1.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0.clr_rd.621 = 8921716 7 7
PCIE.SW_PORT1.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0.reserved.622 = 8921716 8 31
PCIE.SW_PORT1.FIFO.TX_CM.REMOTE = 8921720 0 63
PCIE.SW_PORT1.FIFO.TX_CM.NEAR0 = 8921728 0 63
PCIE.SW_PORT1.FIFO.TX_CM.REMOTE.SW_PORT1_FIFO_TX_NP_REMOTE = 8921720 0 31
PCIE.SW_PORT1.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER = 8921724 0 31
PCIE.SW_PORT1.FIFO.TX_CM.REMOTE.SW_PORT1_FIFO_TX_NP_REMOTE.threshold_val.623 = 8921720 0 4
PCIE.SW_PORT1.FIFO.TX_CM.REMOTE.SW_PORT1_FIFO_TX_NP_REMOTE.ring_threshold_val.624 = 8921720 5 8
PCIE.SW_PORT1.FIFO.TX_CM.REMOTE.SW_PORT1_FIFO_TX_NP_REMOTE.reserved.625 = 8921720 9 31
PCIE.SW_PORT1.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NP = 8921724 0 31
PCIE.SW_PORT1.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NP.empty.626 = 8921724 0 0
PCIE.SW_PORT1.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NP.full.627 = 8921724 1 1
PCIE.SW_PORT1.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NP.reserved.628 = 8921724 2 2
PCIE.SW_PORT1.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NP.reached_treshold.629 = 8921724 3 3
PCIE.SW_PORT1.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NP.wof_err.630 = 8921724 4 4
PCIE.SW_PORT1.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NP.roe_err.631 = 8921724 5 5
PCIE.SW_PORT1.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NP.clr_wr.632 = 8921724 6 6
PCIE.SW_PORT1.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NP.clr_rd.633 = 8921724 7 7
PCIE.SW_PORT1.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NP.reserved.634 = 8921724 8 31
PCIE.SW_PORT1.FIFO.TX_CM.NEAR0.SW_PORT1_FIFO_TX_NP_NEAR0 = 8921728 0 31
PCIE.SW_PORT1.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER = 8921732 0 31
PCIE.SW_PORT1.FIFO.TX_CM.NEAR0.SW_PORT1_FIFO_TX_NP_NEAR0.threshold_val.635 = 8921728 0 4
PCIE.SW_PORT1.FIFO.TX_CM.NEAR0.SW_PORT1_FIFO_TX_NP_NEAR0.ring_threshold_val.636 = 8921728 5 8
PCIE.SW_PORT1.FIFO.TX_CM.NEAR0.SW_PORT1_FIFO_TX_NP_NEAR0.reserved.637 = 8921728 9 31
PCIE.SW_PORT1.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0 = 8921732 0 31
PCIE.SW_PORT1.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0.empty.638 = 8921732 0 0
PCIE.SW_PORT1.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0.full.639 = 8921732 1 1
PCIE.SW_PORT1.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0.reserved.640 = 8921732 2 2
PCIE.SW_PORT1.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0.reached_treshold.641 = 8921732 3 3
PCIE.SW_PORT1.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0.wof_err.642 = 8921732 4 4
PCIE.SW_PORT1.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0.roe_err.643 = 8921732 5 5
PCIE.SW_PORT1.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0.clr_wr.644 = 8921732 6 6
PCIE.SW_PORT1.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0.clr_rd.645 = 8921732 7 7
PCIE.SW_PORT1.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_TX_NEAR0.reserved.646 = 8921732 8 31
PCIE.SW_PORT1.FIFO.RX_PCPL.REMOTE = 8921736 0 63
PCIE.SW_PORT1.FIFO.RX_PCPL.REMOTE.SW_PORT1_FIFO_RX_PCPL_REMOTE = 8921736 0 31
PCIE.SW_PORT1.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER = 8921740 0 31
PCIE.SW_PORT1.FIFO.RX_PCPL.REMOTE.SW_PORT1_FIFO_RX_PCPL_REMOTE.threshold_val = 8921736 0 7
PCIE.SW_PORT1.FIFO.RX_PCPL.REMOTE.SW_PORT1_FIFO_RX_PCPL_REMOTE.ring_threshold_val = 8921736 8 14
PCIE.SW_PORT1.FIFO.RX_PCPL.REMOTE.SW_PORT1_FIFO_RX_PCPL_REMOTE.reserved.647 = 8921736 15 31
PCIE.SW_PORT1.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_PCPL_REMOTE = 8921740 0 31
PCIE.SW_PORT1.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_PCPL_REMOTE.empty = 8921740 0 0
PCIE.SW_PORT1.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_PCPL_REMOTE.full = 8921740 1 1
PCIE.SW_PORT1.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_PCPL_REMOTE.reserved.648 = 8921740 2 2
PCIE.SW_PORT1.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_PCPL_REMOTE.reached_treshold = 8921740 3 3
PCIE.SW_PORT1.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_PCPL_REMOTE.wof_err = 8921740 4 4
PCIE.SW_PORT1.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_PCPL_REMOTE.roe_err = 8921740 5 5
PCIE.SW_PORT1.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_PCPL_REMOTE.clr_wr = 8921740 6 6
PCIE.SW_PORT1.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_PCPL_REMOTE.clr_rd = 8921740 7 7
PCIE.SW_PORT1.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_PCPL_REMOTE.reserved.649 = 8921740 8 31
PCIE.SW_PORT1.FIFO.RX_NP.REMOTE = 8921744 0 63
PCIE.SW_PORT1.FIFO.RX_NP.REMOTE.SW_PORT1_FIFO_RX_NP = 8921744 0 31
PCIE.SW_PORT1.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER = 8921748 0 31
PCIE.SW_PORT1.FIFO.RX_NP.REMOTE.SW_PORT1_FIFO_RX_NP.threshold_val.650 = 8921744 0 4
PCIE.SW_PORT1.FIFO.RX_NP.REMOTE.SW_PORT1_FIFO_RX_NP.ring_threshold_val.651 = 8921744 5 8
PCIE.SW_PORT1.FIFO.RX_NP.REMOTE.SW_PORT1_FIFO_RX_NP.reserved.652 = 8921744 9 31
PCIE.SW_PORT1.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_NP = 8921748 0 31
PCIE.SW_PORT1.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_NP.empty.653 = 8921748 0 0
PCIE.SW_PORT1.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_NP.full.654 = 8921748 1 1
PCIE.SW_PORT1.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_NP.reserved.655 = 8921748 2 2
PCIE.SW_PORT1.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_NP.reached_treshold.656 = 8921748 3 3
PCIE.SW_PORT1.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_NP.wof_err.657 = 8921748 4 4
PCIE.SW_PORT1.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_NP.roe_err.658 = 8921748 5 5
PCIE.SW_PORT1.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_NP.clr_wr.659 = 8921748 6 6
PCIE.SW_PORT1.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_NP.clr_rd.660 = 8921748 7 7
PCIE.SW_PORT1.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_NP.reserved.661 = 8921748 8 31
PCIE.SW_PORT1.FIFO.RX_CM.REMOTE = 8921752 0 63
PCIE.SW_PORT1.FIFO.RX_CM.REMOTE.SW_PORT1_FIFO_RX_CM = 8921752 0 31
PCIE.SW_PORT1.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER = 8921756 0 31
PCIE.SW_PORT1.FIFO.RX_CM.REMOTE.SW_PORT1_FIFO_RX_CM.threshold_val.662 = 8921752 0 4
PCIE.SW_PORT1.FIFO.RX_CM.REMOTE.SW_PORT1_FIFO_RX_CM.ring_threshold_val.663 = 8921752 5 8
PCIE.SW_PORT1.FIFO.RX_CM.REMOTE.SW_PORT1_FIFO_RX_CM.reserved.664 = 8921752 9 31
PCIE.SW_PORT1.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_CM = 8921756 0 31
PCIE.SW_PORT1.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_CM.empty.665 = 8921756 0 0
PCIE.SW_PORT1.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_CM.full.666 = 8921756 1 1
PCIE.SW_PORT1.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_CM.reserved.667 = 8921756 2 2
PCIE.SW_PORT1.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_CM.reached_treshold.668 = 8921756 3 3
PCIE.SW_PORT1.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_CM.wof_err.669 = 8921756 4 4
PCIE.SW_PORT1.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_CM.roe_err.670 = 8921756 5 5
PCIE.SW_PORT1.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_CM.clr_wr.671 = 8921756 6 6
PCIE.SW_PORT1.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_CM.clr_rd.672 = 8921756 7 7
PCIE.SW_PORT1.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT1_FIFO_CONTROLLER_RX_CM.reserved.673 = 8921756 8 31
PCIE.SW_PORT1.DEBUG.SW_PORT1_DEBUG_CTL = 8921760 0 31
PCIE.SW_PORT1.DEBUG.SW_PORT1_DEBUG = 8921764 0 31
PCIE.SW_PORT1.DEBUG.FILTER_RX = 8921768 0 63
PCIE.SW_PORT1.DEBUG.FILTER_TX = 8921776 0 63
PCIE.SW_PORT1.DEBUG.CORE = 8921784 0 95
PCIE.SW_PORT1.DEBUG.APP = 8921796 0 95
PCIE.SW_PORT1.DEBUG.RX = 8921808 0 767
PCIE.SW_PORT1.DEBUG.TX = 8921904 0 927
PCIE.SW_PORT1.DEBUG.SW_PORT1_DEBUG_CTL.filter_clr = 8921760 0 0
PCIE.SW_PORT1.DEBUG.SW_PORT1_DEBUG_CTL.general_clr = 8921760 1 1
PCIE.SW_PORT1.DEBUG.SW_PORT1_DEBUG_CTL.reserved.674 = 8921760 2 31
PCIE.SW_PORT1.DEBUG.SW_PORT1_DEBUG.bus = 8921764 0 31
PCIE.SW_PORT1.DEBUG.FILTER_RX.SW_PORT1_DEBUG_FILTER_RX_0 = 8921768 0 31
PCIE.SW_PORT1.DEBUG.FILTER_RX.SW_PORT1_DEBUG_FILTER_RX_1 = 8921772 0 31
PCIE.SW_PORT1.DEBUG.FILTER_RX.SW_PORT1_DEBUG_FILTER_RX_0.bus_0.675 = 8921768 0 31
PCIE.SW_PORT1.DEBUG.FILTER_RX.SW_PORT1_DEBUG_FILTER_RX_1.bus_1.676 = 8921772 0 31
PCIE.SW_PORT1.DEBUG.FILTER_TX.SW_PORT1_DEBUG_FILTER_TX_0 = 8921776 0 31
PCIE.SW_PORT1.DEBUG.FILTER_TX.SW_PORT1_DEBUG_FILTER_TX_1 = 8921780 0 31
PCIE.SW_PORT1.DEBUG.FILTER_TX.SW_PORT1_DEBUG_FILTER_TX_0.bus_0.677 = 8921776 0 31
PCIE.SW_PORT1.DEBUG.FILTER_TX.SW_PORT1_DEBUG_FILTER_TX_1.bus_1.678 = 8921780 0 31
PCIE.SW_PORT1.DEBUG.CORE.SW_DEBUG_TLH = 8921784 0 31
PCIE.SW_PORT1.DEBUG.CORE.SW_DEBUG_DLH = 8921788 0 31
PCIE.SW_PORT1.DEBUG.CORE.SW_DEBUG_MLH = 8921792 0 31
PCIE.SW_PORT1.DEBUG.CORE.SW_DEBUG_TLH.tlh_bus = 8921784 0 31
PCIE.SW_PORT1.DEBUG.CORE.SW_DEBUG_DLH.dlh_bus = 8921788 0 31
PCIE.SW_PORT1.DEBUG.CORE.SW_DEBUG_MLH.mlh_bus = 8921792 0 31
PCIE.SW_PORT1.DEBUG.APP.SW_DEBUG_IF = 8921796 0 31
PCIE.SW_PORT1.DEBUG.APP.SW_DEBUG_MSG = 8921800 0 31
PCIE.SW_PORT1.DEBUG.APP.SW_DEBUG_PM = 8921804 0 31
PCIE.SW_PORT1.DEBUG.APP.SW_DEBUG_IF.if_bus = 8921796 0 31
PCIE.SW_PORT1.DEBUG.APP.SW_DEBUG_MSG.msg_bus = 8921800 0 31
PCIE.SW_PORT1.DEBUG.APP.SW_DEBUG_PM.pm_bus = 8921804 0 31
PCIE.SW_PORT1.DEBUG.RX.PCPL = 8921808 0 255
PCIE.SW_PORT1.DEBUG.RX.NP = 8921840 0 255
PCIE.SW_PORT1.DEBUG.RX.CM = 8921872 0 255
PCIE.SW_PORT1.DEBUG.RX.PCPL.REMOTE = 8921808 0 127
PCIE.SW_PORT1.DEBUG.RX.PCPL.NEAR0 = 8921824 0 127
PCIE.SW_PORT1.DEBUG.RX.PCPL.REMOTE.SW_PORT1_DEBUG_RX_PCPL_REMOTE_0 = 8921808 0 31
PCIE.SW_PORT1.DEBUG.RX.PCPL.REMOTE.SW_PORT1_DEBUG_RX_PCPL_REMOTE_1 = 8921812 0 31
PCIE.SW_PORT1.DEBUG.RX.PCPL.REMOTE.SW_PORT1_DEBUG_RX_PCPL_REMOTE_2 = 8921816 0 31
PCIE.SW_PORT1.DEBUG.RX.PCPL.REMOTE.SW_PORT1_DEBUG_RX_PCPL_REMOTE_3 = 8921820 0 31
PCIE.SW_PORT1.DEBUG.RX.PCPL.REMOTE.SW_PORT1_DEBUG_RX_PCPL_REMOTE_0.bus_0 = 8921808 0 31
PCIE.SW_PORT1.DEBUG.RX.PCPL.REMOTE.SW_PORT1_DEBUG_RX_PCPL_REMOTE_1.bus_1 = 8921812 0 31
PCIE.SW_PORT1.DEBUG.RX.PCPL.REMOTE.SW_PORT1_DEBUG_RX_PCPL_REMOTE_2.bus_2 = 8921816 0 31
PCIE.SW_PORT1.DEBUG.RX.PCPL.REMOTE.SW_PORT1_DEBUG_RX_PCPL_REMOTE_3.bus_3 = 8921820 0 31
PCIE.SW_PORT1.DEBUG.RX.PCPL.NEAR0.SW_PORT1_DEBUG_RX_PCPL_NEAR0_0 = 8921824 0 31
PCIE.SW_PORT1.DEBUG.RX.PCPL.NEAR0.SW_PORT1_DEBUG_RX_PCPL_NEAR0_1 = 8921828 0 31
PCIE.SW_PORT1.DEBUG.RX.PCPL.NEAR0.SW_PORT1_DEBUG_RX_PCPL_NEAR0_2 = 8921832 0 31
PCIE.SW_PORT1.DEBUG.RX.PCPL.NEAR0.SW_PORT1_DEBUG_RX_PCPL_NEAR0_3 = 8921836 0 31
PCIE.SW_PORT1.DEBUG.RX.PCPL.NEAR0.SW_PORT1_DEBUG_RX_PCPL_NEAR0_0.bus_0 = 8921824 0 31
PCIE.SW_PORT1.DEBUG.RX.PCPL.NEAR0.SW_PORT1_DEBUG_RX_PCPL_NEAR0_1.bus_1 = 8921828 0 31
PCIE.SW_PORT1.DEBUG.RX.PCPL.NEAR0.SW_PORT1_DEBUG_RX_PCPL_NEAR0_2.bus_2 = 8921832 0 31
PCIE.SW_PORT1.DEBUG.RX.PCPL.NEAR0.SW_PORT1_DEBUG_RX_PCPL_NEAR0_3.bus_3 = 8921836 0 31
PCIE.SW_PORT1.DEBUG.RX.NP.REMOTE = 8921840 0 127
PCIE.SW_PORT1.DEBUG.RX.NP.NEAR0 = 8921856 0 127
PCIE.SW_PORT1.DEBUG.RX.NP.REMOTE.SW_PORT1_DEBUG_RX_NP_REMOTE_0 = 8921840 0 31
PCIE.SW_PORT1.DEBUG.RX.NP.REMOTE.SW_PORT1_DEBUG_RX_NP_REMOTE_1 = 8921844 0 31
PCIE.SW_PORT1.DEBUG.RX.NP.REMOTE.SW_PORT1_DEBUG_RX_NP_REMOTE_2 = 8921848 0 31
PCIE.SW_PORT1.DEBUG.RX.NP.REMOTE.SW_PORT1_DEBUG_RX_NP_REMOTE_3 = 8921852 0 31
PCIE.SW_PORT1.DEBUG.RX.NP.REMOTE.SW_PORT1_DEBUG_RX_NP_REMOTE_0.bus_0.679 = 8921840 0 31
PCIE.SW_PORT1.DEBUG.RX.NP.REMOTE.SW_PORT1_DEBUG_RX_NP_REMOTE_1.bus_1.680 = 8921844 0 31
PCIE.SW_PORT1.DEBUG.RX.NP.REMOTE.SW_PORT1_DEBUG_RX_NP_REMOTE_2.bus_2.681 = 8921848 0 31
PCIE.SW_PORT1.DEBUG.RX.NP.REMOTE.SW_PORT1_DEBUG_RX_NP_REMOTE_3.bus_3.682 = 8921852 0 31
PCIE.SW_PORT1.DEBUG.RX.NP.NEAR0.SW_PORT1_DEBUG_RX_NP_NEAR0_0 = 8921856 0 31
PCIE.SW_PORT1.DEBUG.RX.NP.NEAR0.SW_PORT1_DEBUG_RX_NP_NEAR0_1 = 8921860 0 31
PCIE.SW_PORT1.DEBUG.RX.NP.NEAR0.SW_PORT1_DEBUG_RX_NP_NEAR0_2 = 8921864 0 31
PCIE.SW_PORT1.DEBUG.RX.NP.NEAR0.SW_PORT1_DEBUG_RX_NP_NEAR0_3 = 8921868 0 31
PCIE.SW_PORT1.DEBUG.RX.NP.NEAR0.SW_PORT1_DEBUG_RX_NP_NEAR0_0.bus_0.683 = 8921856 0 31
PCIE.SW_PORT1.DEBUG.RX.NP.NEAR0.SW_PORT1_DEBUG_RX_NP_NEAR0_1.bus_1.684 = 8921860 0 31
PCIE.SW_PORT1.DEBUG.RX.NP.NEAR0.SW_PORT1_DEBUG_RX_NP_NEAR0_2.bus_2.685 = 8921864 0 31
PCIE.SW_PORT1.DEBUG.RX.NP.NEAR0.SW_PORT1_DEBUG_RX_NP_NEAR0_3.bus_3.686 = 8921868 0 31
PCIE.SW_PORT1.DEBUG.RX.CM.REMOTE = 8921872 0 127
PCIE.SW_PORT1.DEBUG.RX.CM.NEAR0 = 8921888 0 127
PCIE.SW_PORT1.DEBUG.RX.CM.REMOTE.SW_PORT1_DEBUG_RX_CM_REMOTE_0 = 8921872 0 31
PCIE.SW_PORT1.DEBUG.RX.CM.REMOTE.SW_PORT1_DEBUG_RX_CM_REMOTE_1 = 8921876 0 31
PCIE.SW_PORT1.DEBUG.RX.CM.REMOTE.SW_PORT1_DEBUG_RX_CM_REMOTE_2 = 8921880 0 31
PCIE.SW_PORT1.DEBUG.RX.CM.REMOTE.SW_PORT1_DEBUG_RX_CM_REMOTE_3 = 8921884 0 31
PCIE.SW_PORT1.DEBUG.RX.CM.REMOTE.SW_PORT1_DEBUG_RX_CM_REMOTE_0.bus_0.687 = 8921872 0 31
PCIE.SW_PORT1.DEBUG.RX.CM.REMOTE.SW_PORT1_DEBUG_RX_CM_REMOTE_1.bus_1.688 = 8921876 0 31
PCIE.SW_PORT1.DEBUG.RX.CM.REMOTE.SW_PORT1_DEBUG_RX_CM_REMOTE_2.bus_2.689 = 8921880 0 31
PCIE.SW_PORT1.DEBUG.RX.CM.REMOTE.SW_PORT1_DEBUG_RX_CM_REMOTE_3.bus_3.690 = 8921884 0 31
PCIE.SW_PORT1.DEBUG.RX.CM.NEAR0.SW_PORT1_DEBUG_RX_CM_NEAR0_0 = 8921888 0 31
PCIE.SW_PORT1.DEBUG.RX.CM.NEAR0.SW_PORT1_DEBUG_RX_CM_NEAR0_1 = 8921892 0 31
PCIE.SW_PORT1.DEBUG.RX.CM.NEAR0.SW_PORT1_DEBUG_RX_CM_NEAR0_2 = 8921896 0 31
PCIE.SW_PORT1.DEBUG.RX.CM.NEAR0.SW_PORT1_DEBUG_RX_CM_NEAR0_3 = 8921900 0 31
PCIE.SW_PORT1.DEBUG.RX.CM.NEAR0.SW_PORT1_DEBUG_RX_CM_NEAR0_0.bus_0.691 = 8921888 0 31
PCIE.SW_PORT1.DEBUG.RX.CM.NEAR0.SW_PORT1_DEBUG_RX_CM_NEAR0_1.bus_1.692 = 8921892 0 31
PCIE.SW_PORT1.DEBUG.RX.CM.NEAR0.SW_PORT1_DEBUG_RX_CM_NEAR0_2.bus_2.693 = 8921896 0 31
PCIE.SW_PORT1.DEBUG.RX.CM.NEAR0.SW_PORT1_DEBUG_RX_CM_NEAR0_3.bus_3.694 = 8921900 0 31
PCIE.SW_PORT1.DEBUG.TX.CLIENT = 8921904 0 31
PCIE.SW_PORT1.DEBUG.TX.PCPL = 8921908 0 255
PCIE.SW_PORT1.DEBUG.TX.NP = 8921940 0 255
PCIE.SW_PORT1.DEBUG.TX.CM = 8921972 0 383
PCIE.SW_PORT1.DEBUG.TX.CLIENT.PORT1_TX_CLIENT = 8921904 0 31
PCIE.SW_PORT1.DEBUG.TX.CLIENT.PORT1_TX_CLIENT.bus = 8921904 0 31
PCIE.SW_PORT1.DEBUG.TX.PCPL.REMOTE = 8921908 0 127
PCIE.SW_PORT1.DEBUG.TX.PCPL.NEAR0 = 8921924 0 127
PCIE.SW_PORT1.DEBUG.TX.PCPL.REMOTE.SW_PORT1_DEBUG_TX_PCPL_REMOTE_0 = 8921908 0 31
PCIE.SW_PORT1.DEBUG.TX.PCPL.REMOTE.SW_PORT1_DEBUG_TX_PCPL_REMOTE_1 = 8921912 0 31
PCIE.SW_PORT1.DEBUG.TX.PCPL.REMOTE.SW_PORT1_DEBUG_TX_PCPL_REMOTE_2 = 8921916 0 31
PCIE.SW_PORT1.DEBUG.TX.PCPL.REMOTE.SW_PORT1_DEBUG_TX_PCPL_REMOTE_3 = 8921920 0 31
PCIE.SW_PORT1.DEBUG.TX.PCPL.REMOTE.SW_PORT1_DEBUG_TX_PCPL_REMOTE_0.bus_0 = 8921908 0 31
PCIE.SW_PORT1.DEBUG.TX.PCPL.REMOTE.SW_PORT1_DEBUG_TX_PCPL_REMOTE_1.bus_1 = 8921912 0 31
PCIE.SW_PORT1.DEBUG.TX.PCPL.REMOTE.SW_PORT1_DEBUG_TX_PCPL_REMOTE_2.bus_2 = 8921916 0 31
PCIE.SW_PORT1.DEBUG.TX.PCPL.REMOTE.SW_PORT1_DEBUG_TX_PCPL_REMOTE_3.bus_3 = 8921920 0 31
PCIE.SW_PORT1.DEBUG.TX.PCPL.NEAR0.SW_PORT1_DEBUG_TX_PCPL_NEAR0_0 = 8921924 0 31
PCIE.SW_PORT1.DEBUG.TX.PCPL.NEAR0.SW_PORT1_DEBUG_TX_PCPL_NEAR0_1 = 8921928 0 31
PCIE.SW_PORT1.DEBUG.TX.PCPL.NEAR0.SW_PORT1_DEBUG_TX_PCPL_NEAR0_2 = 8921932 0 31
PCIE.SW_PORT1.DEBUG.TX.PCPL.NEAR0.SW_PORT1_DEBUG_TX_PCPL_NEAR0_3 = 8921936 0 31
PCIE.SW_PORT1.DEBUG.TX.PCPL.NEAR0.SW_PORT1_DEBUG_TX_PCPL_NEAR0_0.bus_0 = 8921924 0 31
PCIE.SW_PORT1.DEBUG.TX.PCPL.NEAR0.SW_PORT1_DEBUG_TX_PCPL_NEAR0_1.bus_1 = 8921928 0 31
PCIE.SW_PORT1.DEBUG.TX.PCPL.NEAR0.SW_PORT1_DEBUG_TX_PCPL_NEAR0_2.bus_2 = 8921932 0 31
PCIE.SW_PORT1.DEBUG.TX.PCPL.NEAR0.SW_PORT1_DEBUG_TX_PCPL_NEAR0_3.bus_3 = 8921936 0 31
PCIE.SW_PORT1.DEBUG.TX.NP.REMOTE = 8921940 0 127
PCIE.SW_PORT1.DEBUG.TX.NP.NEAR0 = 8921956 0 127
PCIE.SW_PORT1.DEBUG.TX.NP.REMOTE.SW_PORT1_DEBUG_TX_NP_REMOTE_0 = 8921940 0 31
PCIE.SW_PORT1.DEBUG.TX.NP.REMOTE.SW_PORT1_DEBUG_TX_NP_REMOTE_1 = 8921944 0 31
PCIE.SW_PORT1.DEBUG.TX.NP.REMOTE.SW_PORT1_DEBUG_TX_NP_REMOTE_2 = 8921948 0 31
PCIE.SW_PORT1.DEBUG.TX.NP.REMOTE.SW_PORT1_DEBUG_TX_NP_REMOTE_3 = 8921952 0 31
PCIE.SW_PORT1.DEBUG.TX.NP.REMOTE.SW_PORT1_DEBUG_TX_NP_REMOTE_0.bus_0.695 = 8921940 0 31
PCIE.SW_PORT1.DEBUG.TX.NP.REMOTE.SW_PORT1_DEBUG_TX_NP_REMOTE_1.bus_1.696 = 8921944 0 31
PCIE.SW_PORT1.DEBUG.TX.NP.REMOTE.SW_PORT1_DEBUG_TX_NP_REMOTE_2.bus_2.697 = 8921948 0 31
PCIE.SW_PORT1.DEBUG.TX.NP.REMOTE.SW_PORT1_DEBUG_TX_NP_REMOTE_3.bus_3.698 = 8921952 0 31
PCIE.SW_PORT1.DEBUG.TX.NP.NEAR0.SW_PORT1_DEBUG_TX_NP_NEAR0_0 = 8921956 0 31
PCIE.SW_PORT1.DEBUG.TX.NP.NEAR0.SW_PORT1_DEBUG_TX_NP_NEAR0_1 = 8921960 0 31
PCIE.SW_PORT1.DEBUG.TX.NP.NEAR0.SW_PORT1_DEBUG_TX_NP_NEAR0_2 = 8921964 0 31
PCIE.SW_PORT1.DEBUG.TX.NP.NEAR0.SW_PORT1_DEBUG_TX_NP_NEAR0_3 = 8921968 0 31
PCIE.SW_PORT1.DEBUG.TX.NP.NEAR0.SW_PORT1_DEBUG_TX_NP_NEAR0_0.bus_0.699 = 8921956 0 31
PCIE.SW_PORT1.DEBUG.TX.NP.NEAR0.SW_PORT1_DEBUG_TX_NP_NEAR0_1.bus_1.700 = 8921960 0 31
PCIE.SW_PORT1.DEBUG.TX.NP.NEAR0.SW_PORT1_DEBUG_TX_NP_NEAR0_2.bus_2.701 = 8921964 0 31
PCIE.SW_PORT1.DEBUG.TX.NP.NEAR0.SW_PORT1_DEBUG_TX_NP_NEAR0_3.bus_3.702 = 8921968 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.REMOTE = 8921972 0 127
PCIE.SW_PORT1.DEBUG.TX.CM.NEAR1 = 8921988 0 127
PCIE.SW_PORT1.DEBUG.TX.CM.NEAR0 = 8922004 0 127
PCIE.SW_PORT1.DEBUG.TX.CM.REMOTE.SW_PORT1_DEBUG_TX_CM_REMOTE_0 = 8921972 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.REMOTE.SW_PORT1_DEBUG_TX_CM_REMOTE_1 = 8921976 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.REMOTE.SW_PORT1_DEBUG_TX_NP_REMOTE_2 = 8921980 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.REMOTE.SW_PORT1_DEBUG_TX_CM_REMOTE_3 = 8921984 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.REMOTE.SW_PORT1_DEBUG_TX_CM_REMOTE_0.bus_0.703 = 8921972 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.REMOTE.SW_PORT1_DEBUG_TX_CM_REMOTE_1.bus_1.704 = 8921976 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.REMOTE.SW_PORT1_DEBUG_TX_NP_REMOTE_2.bus_2.705 = 8921980 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.REMOTE.SW_PORT1_DEBUG_TX_CM_REMOTE_3.bus_3.706 = 8921984 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.NEAR1.SW_PORT1_DEBUG_TX_CM_NEAR1_0 = 8921988 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.NEAR1.SW_PORT1_DEBUG_TX_CM_NEAR1_1 = 8921992 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.NEAR1.SW_PORT1_DEBUG_TX_CM_NEAR1_2 = 8921996 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.NEAR1.SW_PORT1_DEBUG_TX_CM_NEAR1_3 = 8922000 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.NEAR1.SW_PORT1_DEBUG_TX_CM_NEAR1_0.bus_0.707 = 8921988 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.NEAR1.SW_PORT1_DEBUG_TX_CM_NEAR1_1.bus_1.708 = 8921992 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.NEAR1.SW_PORT1_DEBUG_TX_CM_NEAR1_2.bus_2.709 = 8921996 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.NEAR1.SW_PORT1_DEBUG_TX_CM_NEAR1_3.bus_3.710 = 8922000 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.NEAR0.SW_PORT1_DEBUG_TX_CM_NEAR0_0 = 8922004 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.NEAR0.SW_PORT1_DEBUG_TX_CM_NEAR0_1 = 8922008 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.NEAR0.SW_PORT1_DEBUG_TX_CM_NEAR0_2 = 8922012 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.NEAR0.SW_PORT1_DEBUG_TX_CM_NEAR0_3 = 8922016 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.NEAR0.SW_PORT1_DEBUG_TX_CM_NEAR0_0.bus_0.711 = 8922004 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.NEAR0.SW_PORT1_DEBUG_TX_CM_NEAR0_1.bus_1.712 = 8922008 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.NEAR0.SW_PORT1_DEBUG_TX_CM_NEAR0_2.bus_2.713 = 8922012 0 31
PCIE.SW_PORT1.DEBUG.TX.CM.NEAR0.SW_PORT1_DEBUG_TX_CM_NEAR0_3.bus_3.714 = 8922016 0 31
PCIE.SW_PORT2.CTL = 8922020 0 479
PCIE.SW_PORT2.FIFO = 8922080 0 575
PCIE.SW_PORT2.DEBUG = 8922152 0 2143
PCIE.SW_PORT2.Rsvd2.849 = 8922420 0 255
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_0 = 8922020 0 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_1 = 8922024 0 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CA_UR = 8922028 0 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR0 = 8922032 0 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR1 = 8922036 0 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_REMOTE = 8922040 0 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_PHY = 8922044 0 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_RESET = 8922048 0 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW = 8922052 0 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK = 8922056 0 31
PCIE.SW_PORT2.CTL.PORT2_CLIENT_IGNORE_HALT = 8922060 0 31
PCIE.SW_PORT2.CTL.PORT2_CLIENT_SET_HALT = 8922064 0 31
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE = 8922068 0 31
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET = 8922072 0 31
PCIE.SW_PORT2.CTL.PORT2_TX_IDLE_DELAY = 8922076 0 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_0.root_personality = 8922020 0 0
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_0.dev_personality = 8922020 1 1
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_0.pipe_din = 8922020 2 2
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_0.pcs_common_clk = 8922020 3 3
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_0.aux_pwr_detect = 8922020 4 4
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_0.ltssm_en = 8922020 5 5
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_0.pipe_tx_done_cnt = 8922020 6 13
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_0.grant_agr = 8922020 14 17
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_0.rx_stream_size_pkt = 8922020 18 21
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_0.ep_on_hdr_mask_rd = 8922020 22 22
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_0.ep_on_hdr_mask_wr = 8922020 23 23
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_0.force_l23_ready_master = 8922020 24 24
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_0.force_l23_ready_slave = 8922020 25 25
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_0.disable_l0s = 8922020 26 26
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_0.sub_system_cap_en = 8922020 27 27
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_0.reserved.715 = 8922020 28 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_1.rx_p2s_top_buffer_np = 8922024 0 7
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_1.rx_p2s_top_buffer_pcpl = 8922024 8 15
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_1.ignore_upper_pref_en = 8922024 16 16
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_1.ignore_decoding = 8922024 17 17
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CONFIG_1.reserved.716 = 8922024 18 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CA_UR.ca_io_bar_en = 8922028 0 0
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CA_UR.ur_dis_intf_en = 8922028 1 1
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CA_UR.ca_mem_rd_bar_en = 8922028 2 2
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CA_UR.mem_int_ca_en = 8922028 3 3
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CA_UR.ur_unsupported_tlp_en = 8922028 4 4
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CA_UR.ur_dl_down_en = 8922028 5 5
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CA_UR.ur_dl_down_config_en = 8922028 6 6
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CA_UR.ur_dis_intf_config_en = 8922028 7 7
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CA_UR.mem_rd_lk_ur_ca_n = 8922028 8 8
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CA_UR.mem_rd_no_hit_ur_ca_n = 8922028 9 9
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CA_UR.io_no_hit_ur_ca_n = 8922028 10 10
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CA_UR.mem_dl_dn_ur_ca_n = 8922028 11 11
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CA_UR.io_dl_dn_ur_ca_n = 8922028 12 12
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CA_UR.bad_eot_ur_ca_n = 8922028 13 13
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_CA_UR.reserved.717 = 8922028 14 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR0.frc_dbi_rd_own_near0 = 8922032 0 0
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR0.frc_dbi_wr_own_near0 = 8922032 1 1
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR0.frc_config_rd_own_near0 = 8922032 2 2
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR0.frc_config_wr_own_near0 = 8922032 3 3
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR0.frc_io_rd_own_near0 = 8922032 4 4
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR0.frc_io_wr_own_near0 = 8922032 5 5
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR0.frc_mem_rd_own_near0 = 8922032 6 6
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR0.frc_mem_wr_own_near0 = 8922032 7 7
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR0.frc_cpl_own_near0 = 8922032 8 8
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR0.reserved.718 = 8922032 9 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR1.frc_dbi_rd_own_near1 = 8922036 0 0
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR1.frc_dbi_wr_own_near1 = 8922036 1 1
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR1.frc_config_rd_own_near1 = 8922036 2 2
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR1.frc_config_wr_own_near1 = 8922036 3 3
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR1.frc_io_rd_own_near1 = 8922036 4 4
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR1.frc_io_wr_own_near1 = 8922036 5 5
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR1.frc_mem_rd_own_near1 = 8922036 6 6
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR1.frc_mem_wr_own_near1 = 8922036 7 7
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR1.frc_cpl_own_near1 = 8922036 8 8
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_NEAR1.reserved.719 = 8922036 9 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_REMOTE.frc_dbi_rd_own_remote = 8922040 0 0
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_REMOTE.frc_dbi_wr_own_remote = 8922040 1 1
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_REMOTE.frc_config_rd_own_remote = 8922040 2 2
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_REMOTE.frc_config_wr_own_remote = 8922040 3 3
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_REMOTE.frc_io_rd_own_remote = 8922040 4 4
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_REMOTE.frc_io_wr_own_remote = 8922040 5 5
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_REMOTE.frc_mem_rd_own_remote = 8922040 6 6
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_REMOTE.frc_mem_wr_own_remote = 8922040 7 7
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_REMOTE.frc_cpl_own_remote = 8922040 8 8
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_ROUT_REMOTE.reserved.720 = 8922040 9 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_PHY.reserved.721 = 8922044 0 8
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_PHY.phy_rx_eq_val = 8922044 9 11
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_PHY.reserved.722 = 8922044 12 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_RESET.assert_d3d0_nst_rst_en = 8922048 0 0
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_RESET.mask_st_rst_en = 8922048 1 1
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_RESET.mask_rst_en = 8922048 2 2
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_RESET.mask_nst_rst_en = 8922048 3 3
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_RESET.mask_core_rst_en = 8922048 4 4
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_RESET.mask_pwgd_rst_en = 8922048 5 5
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_RESET.reserved.723 = 8922048 6 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.sys_eml_interlock_engaged = 8922052 0 0
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.sys_cmd_cpled_int = 8922052 1 1
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.sys_pre_det_chged = 8922052 2 2
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.sys_mrl_sensor_chged = 8922052 3 3
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.sys_pwr_fault_det = 8922052 4 4
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.sys_mrl_sensor_state = 8922052 5 5
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.sys_pre_det_state = 8922052 6 6
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.sys_atten_button_pressed = 8922052 7 7
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.client0_addr_align_en = 8922052 8 8
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.client1_addr_align_en = 8922052 9 9
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.client2_addr_align_en = 8922052 10 10
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.client0_block_pm_tlp = 8922052 11 11
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.client1_block_pm_tlp = 8922052 12 12
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.client2_block_pm_tlp = 8922052 13 13
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.app_link_cap_mask = 8922052 14 19
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.outband_pwrup_cmd = 8922052 20 20
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.one_dwsp_exit_l23 = 8922052 21 21
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.app_req_retry_en = 8922052 22 22
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.app_pm_xmt_pme = 8922052 23 23
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.app_req_exit_l1 = 8922052 24 24
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.app_req_entr_l1 = 8922052 25 25
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.nhp_pm_pme = 8922052 26 26
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.l1_l0_en = 8922052 27 27
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.syn_sw_bug_fix_en_0 = 8922052 28 28
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.syn_sw_bug_fix_en_1 = 8922052 29 29
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.syn_sw_ltssm_cfg_idle_2_rec = 8922052 30 30
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SYN_SW.syn_sw_ordering_fix_en = 8922052 31 31
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.mask_intx = 8922056 0 0
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.mask_turn_off = 8922056 1 1
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.mask_to_ack = 8922056 2 2
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.mask_l23 = 8922056 3 3
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.mask_enter_l1 = 8922056 4 4
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.mask_exit_l1 = 8922056 5 5
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.mask_icr_pos = 8922056 6 6
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.mask_icr_neg = 8922056 7 7
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.mask_hot_rst = 8922056 8 8
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.mask_enter_l0s = 8922056 9 9
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.mask_exit_l0s = 8922056 10 10
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.mask_dl_up = 8922056 11 11
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.mask_cor_err_msg = 8922056 12 12
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.mask_fatal_err_msg = 8922056 13 13
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.mask_non_fatal_cor_err_msg = 8922056 14 14
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.fabric_upsp_in_rl0s_clr = 8922056 15 15
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.fabric_upsp_in_rl0s_set = 8922056 16 16
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.fabric_all_dwsp_in_rl0s_clr = 8922056 17 17
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.fabric_ready_entr_l1_clr = 8922056 18 18
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.fabric_ready_entr_l1_set = 8922056 19 19
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.fabric_exit_l1_clr = 8922056 20 20
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.fabric_exit_l1_set = 8922056 21 21
PCIE.SW_PORT2.CTL.SW_PORT2_CTL_SII_MASK.reserved.724 = 8922056 22 31
PCIE.SW_PORT2.CTL.PORT2_CLIENT_IGNORE_HALT.mask_halt_client0 = 8922060 0 0
PCIE.SW_PORT2.CTL.PORT2_CLIENT_IGNORE_HALT.mask_halt_client1 = 8922060 1 1
PCIE.SW_PORT2.CTL.PORT2_CLIENT_IGNORE_HALT.mask_halt_client2 = 8922060 2 2
PCIE.SW_PORT2.CTL.PORT2_CLIENT_IGNORE_HALT.mask_halt_client0_pcpl_near0 = 8922060 3 3
PCIE.SW_PORT2.CTL.PORT2_CLIENT_IGNORE_HALT.mask_halt_client0_pcpl_near1 = 8922060 4 4
PCIE.SW_PORT2.CTL.PORT2_CLIENT_IGNORE_HALT.mask_halt_client0_pcpl_remote = 8922060 5 5
PCIE.SW_PORT2.CTL.PORT2_CLIENT_IGNORE_HALT.mask_halt_client1_np_near0 = 8922060 6 6
PCIE.SW_PORT2.CTL.PORT2_CLIENT_IGNORE_HALT.mask_halt_client1_np_near1 = 8922060 7 7
PCIE.SW_PORT2.CTL.PORT2_CLIENT_IGNORE_HALT.mask_halt_client1_np_remote = 8922060 8 8
PCIE.SW_PORT2.CTL.PORT2_CLIENT_IGNORE_HALT.mask_halt_client2_msi = 8922060 9 9
PCIE.SW_PORT2.CTL.PORT2_CLIENT_IGNORE_HALT.mask_halt_client2_ca_ur = 8922060 10 10
PCIE.SW_PORT2.CTL.PORT2_CLIENT_IGNORE_HALT.mask_halt_client2_cpl_cfg = 8922060 11 11
PCIE.SW_PORT2.CTL.PORT2_CLIENT_IGNORE_HALT.mask_trgt_halt_only = 8922060 12 12
PCIE.SW_PORT2.CTL.PORT2_CLIENT_IGNORE_HALT.mask_p2s_halt_trgt_only = 8922060 13 13
PCIE.SW_PORT2.CTL.PORT2_CLIENT_IGNORE_HALT.reserved.725 = 8922060 14 31
PCIE.SW_PORT2.CTL.PORT2_CLIENT_SET_HALT.set_halt_client0 = 8922064 0 0
PCIE.SW_PORT2.CTL.PORT2_CLIENT_SET_HALT.set_halt_client1 = 8922064 1 1
PCIE.SW_PORT2.CTL.PORT2_CLIENT_SET_HALT.set_halt_client2 = 8922064 2 2
PCIE.SW_PORT2.CTL.PORT2_CLIENT_SET_HALT.set_halt_client0_pcpl_near0 = 8922064 3 3
PCIE.SW_PORT2.CTL.PORT2_CLIENT_SET_HALT.set_halt_client0_pcpl_near1 = 8922064 4 4
PCIE.SW_PORT2.CTL.PORT2_CLIENT_SET_HALT.set_halt_client0_pcpl_remote = 8922064 5 5
PCIE.SW_PORT2.CTL.PORT2_CLIENT_SET_HALT.set_halt_client1_np_near0 = 8922064 6 6
PCIE.SW_PORT2.CTL.PORT2_CLIENT_SET_HALT.set_halt_client1_np_near1 = 8922064 7 7
PCIE.SW_PORT2.CTL.PORT2_CLIENT_SET_HALT.set_halt_client1_np_remote = 8922064 8 8
PCIE.SW_PORT2.CTL.PORT2_CLIENT_SET_HALT.set_halt_client2_msi = 8922064 9 9
PCIE.SW_PORT2.CTL.PORT2_CLIENT_SET_HALT.set_halt_client2_ca_ur = 8922064 10 10
PCIE.SW_PORT2.CTL.PORT2_CLIENT_SET_HALT.set_halt_client2_cpl_cfg = 8922064 11 11
PCIE.SW_PORT2.CTL.PORT2_CLIENT_SET_HALT.set_trgt_halt_only = 8922064 12 12
PCIE.SW_PORT2.CTL.PORT2_CLIENT_SET_HALT.set_p2s_halt_trgt_only = 8922064 13 13
PCIE.SW_PORT2.CTL.PORT2_CLIENT_SET_HALT.reserved.726 = 8922064 14 31
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_trgt_halt = 8922068 0 0
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_pkt_halt_p = 8922068 1 1
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_pkt_halt_np = 8922068 2 2
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_pkt_halt_cpl = 8922068 3 3
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_grant_pcpl = 8922068 4 4
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_grant_np = 8922068 5 5
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_full_pcpl = 8922068 6 6
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_full_pcpl_near0 = 8922068 7 7
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_full_pcpl_near1 = 8922068 8 8
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_full_pcpl_remote = 8922068 9 9
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_full_np = 8922068 10 10
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_full_np_near0 = 8922068 11 11
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_full_np_near1 = 8922068 12 12
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_full_np_remote = 8922068 13 13
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_s2p_halt_pcpl_near0 = 8922068 14 14
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_s2p_halt_pcpl_near1 = 8922068 15 15
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_s2p_halt_pcpl_remote = 8922068 16 16
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_s2p_halt_np_near0 = 8922068 17 17
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_s2p_halt_np_near1 = 8922068 18 18
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.mask_s2p_halt_np_remote = 8922068 19 19
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_IGNORE.reserved.727 = 8922068 20 31
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_trgt_halt = 8922072 0 0
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_pkt_halt_p = 8922072 1 1
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_pkt_halt_np = 8922072 2 2
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_pkt_halt_cpl = 8922072 3 3
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_grant_pcpl = 8922072 4 4
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_grant_np = 8922072 5 5
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_full_pcpl = 8922072 6 6
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_full_pcpl_near0 = 8922072 7 7
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_full_pcpl_near1 = 8922072 8 8
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_full_pcpl_remote = 8922072 9 9
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_full_np = 8922072 10 10
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_full_np_near0 = 8922072 11 11
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_full_np_near1 = 8922072 12 12
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_full_np_remote = 8922072 13 13
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_s2p_halt_pcpl_near0 = 8922072 14 14
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_s2p_halt_pcpl_near1 = 8922072 15 15
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_s2p_halt_pcpl_remote = 8922072 16 16
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_s2p_halt_np_near0 = 8922072 17 17
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_s2p_halt_np_near1 = 8922072 18 18
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.set_s2p_halt_np_remote = 8922072 19 19
PCIE.SW_PORT2.CTL.PORT2_TRGT_HALT_SET.reserved.728 = 8922072 20 31
PCIE.SW_PORT2.CTL.PORT2_TX_IDLE_DELAY.cfg_txidle_delay = 8922076 0 5
PCIE.SW_PORT2.CTL.PORT2_TX_IDLE_DELAY.cfg_txidle_delay_bypass = 8922076 6 6
PCIE.SW_PORT2.CTL.PORT2_TX_IDLE_DELAY.cfg_pwrdn_delay = 8922076 7 12
PCIE.SW_PORT2.CTL.PORT2_TX_IDLE_DELAY.cfg_pwrdn_delay_bypass = 8922076 13 13
PCIE.SW_PORT2.CTL.PORT2_TX_IDLE_DELAY.reserved.729 = 8922076 14 31
PCIE.SW_PORT2.FIFO.TX_PCPL = 8922080 0 127
PCIE.SW_PORT2.FIFO.TX_NP = 8922096 0 127
PCIE.SW_PORT2.FIFO.TX_CM = 8922112 0 127
PCIE.SW_PORT2.FIFO.RX_PCPL = 8922128 0 63
PCIE.SW_PORT2.FIFO.RX_NP = 8922136 0 63
PCIE.SW_PORT2.FIFO.RX_CM = 8922144 0 63
PCIE.SW_PORT2.FIFO.TX_PCPL.REMOTE = 8922080 0 63
PCIE.SW_PORT2.FIFO.TX_PCPL.NEAR0 = 8922088 0 63
PCIE.SW_PORT2.FIFO.TX_PCPL.REMOTE.SW_PORT2_FIFO_TX_PCPL_REMOTE = 8922080 0 31
PCIE.SW_PORT2.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER = 8922084 0 31
PCIE.SW_PORT2.FIFO.TX_PCPL.REMOTE.SW_PORT2_FIFO_TX_PCPL_REMOTE.threshold_val = 8922080 0 7
PCIE.SW_PORT2.FIFO.TX_PCPL.REMOTE.SW_PORT2_FIFO_TX_PCPL_REMOTE.ring_threshold_val = 8922080 8 14
PCIE.SW_PORT2.FIFO.TX_PCPL.REMOTE.SW_PORT2_FIFO_TX_PCPL_REMOTE.reserved.730 = 8922080 15 31
PCIE.SW_PORT2.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_REMOTE = 8922084 0 31
PCIE.SW_PORT2.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_REMOTE.empty = 8922084 0 0
PCIE.SW_PORT2.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_REMOTE.full = 8922084 1 1
PCIE.SW_PORT2.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_REMOTE.reserved.731 = 8922084 2 2
PCIE.SW_PORT2.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_REMOTE.reached_treshold = 8922084 3 3
PCIE.SW_PORT2.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_REMOTE.wof_err = 8922084 4 4
PCIE.SW_PORT2.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_REMOTE.roe_err = 8922084 5 5
PCIE.SW_PORT2.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_REMOTE.clr_wr = 8922084 6 6
PCIE.SW_PORT2.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_REMOTE.clr_rd = 8922084 7 7
PCIE.SW_PORT2.FIFO.TX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_REMOTE.reserved.732 = 8922084 8 31
PCIE.SW_PORT2.FIFO.TX_PCPL.NEAR0.SW_PORT2_FIFO_TX_PCPL_NEAR0 = 8922088 0 31
PCIE.SW_PORT2.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER = 8922092 0 31
PCIE.SW_PORT2.FIFO.TX_PCPL.NEAR0.SW_PORT2_FIFO_TX_PCPL_NEAR0.threshold_val = 8922088 0 7
PCIE.SW_PORT2.FIFO.TX_PCPL.NEAR0.SW_PORT2_FIFO_TX_PCPL_NEAR0.ring_threshold_val = 8922088 8 14
PCIE.SW_PORT2.FIFO.TX_PCPL.NEAR0.SW_PORT2_FIFO_TX_PCPL_NEAR0.reserved.733 = 8922088 15 31
PCIE.SW_PORT2.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_NEAR0 = 8922092 0 31
PCIE.SW_PORT2.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_NEAR0.empty = 8922092 0 0
PCIE.SW_PORT2.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_NEAR0.full = 8922092 1 1
PCIE.SW_PORT2.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_NEAR0.reserved.734 = 8922092 2 2
PCIE.SW_PORT2.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_NEAR0.reached_treshold = 8922092 3 3
PCIE.SW_PORT2.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_NEAR0.wof_err = 8922092 4 4
PCIE.SW_PORT2.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_NEAR0.roe_err = 8922092 5 5
PCIE.SW_PORT2.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_NEAR0.clr_wr = 8922092 6 6
PCIE.SW_PORT2.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_NEAR0.clr_rd = 8922092 7 7
PCIE.SW_PORT2.FIFO.TX_PCPL.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_PCPL_NEAR0.reserved.735 = 8922092 8 31
PCIE.SW_PORT2.FIFO.TX_NP.REMOTE = 8922096 0 63
PCIE.SW_PORT2.FIFO.TX_NP.NEAR0 = 8922104 0 63
PCIE.SW_PORT2.FIFO.TX_NP.REMOTE.SW_PORT2_FIFO_TX_NP_REMOTE = 8922096 0 31
PCIE.SW_PORT2.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER = 8922100 0 31
PCIE.SW_PORT2.FIFO.TX_NP.REMOTE.SW_PORT2_FIFO_TX_NP_REMOTE.threshold_val.736 = 8922096 0 4
PCIE.SW_PORT2.FIFO.TX_NP.REMOTE.SW_PORT2_FIFO_TX_NP_REMOTE.ring_threshold_val.737 = 8922096 5 8
PCIE.SW_PORT2.FIFO.TX_NP.REMOTE.SW_PORT2_FIFO_TX_NP_REMOTE.reserved.738 = 8922096 9 31
PCIE.SW_PORT2.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP = 8922100 0 31
PCIE.SW_PORT2.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP.empty.739 = 8922100 0 0
PCIE.SW_PORT2.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP.full.740 = 8922100 1 1
PCIE.SW_PORT2.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP.reserved.741 = 8922100 2 2
PCIE.SW_PORT2.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP.reached_treshold.742 = 8922100 3 3
PCIE.SW_PORT2.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP.wof_err.743 = 8922100 4 4
PCIE.SW_PORT2.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP.roe_err.744 = 8922100 5 5
PCIE.SW_PORT2.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP.clr_wr.745 = 8922100 6 6
PCIE.SW_PORT2.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP.clr_rd.746 = 8922100 7 7
PCIE.SW_PORT2.FIFO.TX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP.reserved.747 = 8922100 8 31
PCIE.SW_PORT2.FIFO.TX_NP.NEAR0.SW_PORT2_FIFO_TX_NP_NEAR0 = 8922104 0 31
PCIE.SW_PORT2.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER = 8922108 0 31
PCIE.SW_PORT2.FIFO.TX_NP.NEAR0.SW_PORT2_FIFO_TX_NP_NEAR0.threshold_val.748 = 8922104 0 4
PCIE.SW_PORT2.FIFO.TX_NP.NEAR0.SW_PORT2_FIFO_TX_NP_NEAR0.ring_threshold_val.749 = 8922104 5 8
PCIE.SW_PORT2.FIFO.TX_NP.NEAR0.SW_PORT2_FIFO_TX_NP_NEAR0.reserved.750 = 8922104 9 31
PCIE.SW_PORT2.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0 = 8922108 0 31
PCIE.SW_PORT2.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0.empty.751 = 8922108 0 0
PCIE.SW_PORT2.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0.full.752 = 8922108 1 1
PCIE.SW_PORT2.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0.reserved.753 = 8922108 2 2
PCIE.SW_PORT2.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0.reached_treshold.754 = 8922108 3 3
PCIE.SW_PORT2.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0.wof_err.755 = 8922108 4 4
PCIE.SW_PORT2.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0.roe_err.756 = 8922108 5 5
PCIE.SW_PORT2.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0.clr_wr.757 = 8922108 6 6
PCIE.SW_PORT2.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0.clr_rd.758 = 8922108 7 7
PCIE.SW_PORT2.FIFO.TX_NP.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0.reserved.759 = 8922108 8 31
PCIE.SW_PORT2.FIFO.TX_CM.REMOTE = 8922112 0 63
PCIE.SW_PORT2.FIFO.TX_CM.NEAR0 = 8922120 0 63
PCIE.SW_PORT2.FIFO.TX_CM.REMOTE.SW_PORT2_FIFO_TX_NP_REMOTE = 8922112 0 31
PCIE.SW_PORT2.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER = 8922116 0 31
PCIE.SW_PORT2.FIFO.TX_CM.REMOTE.SW_PORT2_FIFO_TX_NP_REMOTE.threshold_val.760 = 8922112 0 4
PCIE.SW_PORT2.FIFO.TX_CM.REMOTE.SW_PORT2_FIFO_TX_NP_REMOTE.ring_threshold_val.761 = 8922112 5 8
PCIE.SW_PORT2.FIFO.TX_CM.REMOTE.SW_PORT2_FIFO_TX_NP_REMOTE.reserved.762 = 8922112 9 31
PCIE.SW_PORT2.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP = 8922116 0 31
PCIE.SW_PORT2.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP.empty.763 = 8922116 0 0
PCIE.SW_PORT2.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP.full.764 = 8922116 1 1
PCIE.SW_PORT2.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP.reserved.765 = 8922116 2 2
PCIE.SW_PORT2.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP.reached_treshold.766 = 8922116 3 3
PCIE.SW_PORT2.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP.wof_err.767 = 8922116 4 4
PCIE.SW_PORT2.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP.roe_err.768 = 8922116 5 5
PCIE.SW_PORT2.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP.clr_wr.769 = 8922116 6 6
PCIE.SW_PORT2.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP.clr_rd.770 = 8922116 7 7
PCIE.SW_PORT2.FIFO.TX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NP.reserved.771 = 8922116 8 31
PCIE.SW_PORT2.FIFO.TX_CM.NEAR0.SW_PORT2_FIFO_TX_NP_NEAR0 = 8922120 0 31
PCIE.SW_PORT2.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER = 8922124 0 31
PCIE.SW_PORT2.FIFO.TX_CM.NEAR0.SW_PORT2_FIFO_TX_NP_NEAR0.threshold_val.772 = 8922120 0 4
PCIE.SW_PORT2.FIFO.TX_CM.NEAR0.SW_PORT2_FIFO_TX_NP_NEAR0.ring_threshold_val.773 = 8922120 5 8
PCIE.SW_PORT2.FIFO.TX_CM.NEAR0.SW_PORT2_FIFO_TX_NP_NEAR0.reserved.774 = 8922120 9 31
PCIE.SW_PORT2.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0 = 8922124 0 31
PCIE.SW_PORT2.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0.empty.775 = 8922124 0 0
PCIE.SW_PORT2.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0.full.776 = 8922124 1 1
PCIE.SW_PORT2.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0.reserved.777 = 8922124 2 2
PCIE.SW_PORT2.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0.reached_treshold.778 = 8922124 3 3
PCIE.SW_PORT2.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0.wof_err.779 = 8922124 4 4
PCIE.SW_PORT2.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0.roe_err.780 = 8922124 5 5
PCIE.SW_PORT2.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0.clr_wr.781 = 8922124 6 6
PCIE.SW_PORT2.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0.clr_rd.782 = 8922124 7 7
PCIE.SW_PORT2.FIFO.TX_CM.NEAR0.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_TX_NEAR0.reserved.783 = 8922124 8 31
PCIE.SW_PORT2.FIFO.RX_PCPL.REMOTE = 8922128 0 63
PCIE.SW_PORT2.FIFO.RX_PCPL.REMOTE.SW_PORT2_FIFO_RX_PCPL_REMOTE = 8922128 0 31
PCIE.SW_PORT2.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER = 8922132 0 31
PCIE.SW_PORT2.FIFO.RX_PCPL.REMOTE.SW_PORT2_FIFO_RX_PCPL_REMOTE.threshold_val = 8922128 0 7
PCIE.SW_PORT2.FIFO.RX_PCPL.REMOTE.SW_PORT2_FIFO_RX_PCPL_REMOTE.ring_threshold_val = 8922128 8 14
PCIE.SW_PORT2.FIFO.RX_PCPL.REMOTE.SW_PORT2_FIFO_RX_PCPL_REMOTE.reserved.784 = 8922128 15 31
PCIE.SW_PORT2.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_PCPL_REMOTE = 8922132 0 31
PCIE.SW_PORT2.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_PCPL_REMOTE.empty = 8922132 0 0
PCIE.SW_PORT2.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_PCPL_REMOTE.full = 8922132 1 1
PCIE.SW_PORT2.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_PCPL_REMOTE.reserved.785 = 8922132 2 2
PCIE.SW_PORT2.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_PCPL_REMOTE.reached_treshold = 8922132 3 3
PCIE.SW_PORT2.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_PCPL_REMOTE.wof_err = 8922132 4 4
PCIE.SW_PORT2.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_PCPL_REMOTE.roe_err = 8922132 5 5
PCIE.SW_PORT2.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_PCPL_REMOTE.clr_wr = 8922132 6 6
PCIE.SW_PORT2.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_PCPL_REMOTE.clr_rd = 8922132 7 7
PCIE.SW_PORT2.FIFO.RX_PCPL.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_PCPL_REMOTE.reserved.786 = 8922132 8 31
PCIE.SW_PORT2.FIFO.RX_NP.REMOTE = 8922136 0 63
PCIE.SW_PORT2.FIFO.RX_NP.REMOTE.SW_PORT2_FIFO_RX_NP = 8922136 0 31
PCIE.SW_PORT2.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER = 8922140 0 31
PCIE.SW_PORT2.FIFO.RX_NP.REMOTE.SW_PORT2_FIFO_RX_NP.threshold_val = 8922136 0 4
PCIE.SW_PORT2.FIFO.RX_NP.REMOTE.SW_PORT2_FIFO_RX_NP.ring_threshold_val = 8922136 5 8
PCIE.SW_PORT2.FIFO.RX_NP.REMOTE.SW_PORT2_FIFO_RX_NP.reserved.787 = 8922136 9 31
PCIE.SW_PORT2.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_NP = 8922140 0 31
PCIE.SW_PORT2.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_NP.empty = 8922140 0 0
PCIE.SW_PORT2.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_NP.full = 8922140 1 1
PCIE.SW_PORT2.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_NP.reserved.788 = 8922140 2 2
PCIE.SW_PORT2.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_NP.reached_treshold = 8922140 3 3
PCIE.SW_PORT2.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_NP.wof_err = 8922140 4 4
PCIE.SW_PORT2.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_NP.roe_err = 8922140 5 5
PCIE.SW_PORT2.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_NP.clr_wr = 8922140 6 6
PCIE.SW_PORT2.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_NP.clr_rd = 8922140 7 7
PCIE.SW_PORT2.FIFO.RX_NP.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_NP.reserved.789 = 8922140 8 31
PCIE.SW_PORT2.FIFO.RX_CM.REMOTE = 8922144 0 63
PCIE.SW_PORT2.FIFO.RX_CM.REMOTE.SW_PORT2_FIFO_RX_CM = 8922144 0 31
PCIE.SW_PORT2.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER = 8922148 0 31
PCIE.SW_PORT2.FIFO.RX_CM.REMOTE.SW_PORT2_FIFO_RX_CM.threshold_val.790 = 8922144 0 4
PCIE.SW_PORT2.FIFO.RX_CM.REMOTE.SW_PORT2_FIFO_RX_CM.ring_threshold_val.791 = 8922144 5 8
PCIE.SW_PORT2.FIFO.RX_CM.REMOTE.SW_PORT2_FIFO_RX_CM.reserved.792 = 8922144 9 31
PCIE.SW_PORT2.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_CM = 8922148 0 31
PCIE.SW_PORT2.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_CM.empty.793 = 8922148 0 0
PCIE.SW_PORT2.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_CM.full.794 = 8922148 1 1
PCIE.SW_PORT2.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_CM.reserved.795 = 8922148 2 2
PCIE.SW_PORT2.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_CM.reached_treshold.796 = 8922148 3 3
PCIE.SW_PORT2.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_CM.wof_err.797 = 8922148 4 4
PCIE.SW_PORT2.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_CM.roe_err.798 = 8922148 5 5
PCIE.SW_PORT2.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_CM.clr_wr.799 = 8922148 6 6
PCIE.SW_PORT2.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_CM.clr_rd.800 = 8922148 7 7
PCIE.SW_PORT2.FIFO.RX_CM.REMOTE.FIFO_CONTROLLER.SW_PORT2_FIFO_CONTROLLER_RX_CM.reserved.801 = 8922148 8 31
PCIE.SW_PORT2.DEBUG.SW_PORT2_DEBUG_CTL = 8922152 0 31
PCIE.SW_PORT2.DEBUG.SW_PORT2_DEBUG = 8922156 0 31
PCIE.SW_PORT2.DEBUG.FILTER_RX = 8922160 0 63
PCIE.SW_PORT2.DEBUG.FILTER_TX = 8922168 0 63
PCIE.SW_PORT2.DEBUG.CORE = 8922176 0 95
PCIE.SW_PORT2.DEBUG.APP = 8922188 0 95
PCIE.SW_PORT2.DEBUG.RX = 8922200 0 767
PCIE.SW_PORT2.DEBUG.TX = 8922296 0 927
PCIE.SW_PORT2.DEBUG.LATENCY_FIFO = 8922412 0 63
PCIE.SW_PORT2.DEBUG.SW_PORT2_DEBUG_CTL.filter_clr = 8922152 0 0
PCIE.SW_PORT2.DEBUG.SW_PORT2_DEBUG_CTL.general_clr = 8922152 1 1
PCIE.SW_PORT2.DEBUG.SW_PORT2_DEBUG_CTL.reserved.802 = 8922152 2 31
PCIE.SW_PORT2.DEBUG.SW_PORT2_DEBUG.bus = 8922156 0 31
PCIE.SW_PORT2.DEBUG.FILTER_RX.SW_PORT2_DEBUG_FILTER_RX_0 = 8922160 0 31
PCIE.SW_PORT2.DEBUG.FILTER_RX.SW_PORT2_DEBUG_FILTER_RX_1 = 8922164 0 31
PCIE.SW_PORT2.DEBUG.FILTER_RX.SW_PORT2_DEBUG_FILTER_RX_0.bus_0.803 = 8922160 0 31
PCIE.SW_PORT2.DEBUG.FILTER_RX.SW_PORT2_DEBUG_FILTER_RX_1.bus_1.804 = 8922164 0 31
PCIE.SW_PORT2.DEBUG.FILTER_TX.SW_PORT2_DEBUG_FILTER_TX_0 = 8922168 0 31
PCIE.SW_PORT2.DEBUG.FILTER_TX.SW_PORT2_DEBUG_FILTER_TX_1 = 8922172 0 31
PCIE.SW_PORT2.DEBUG.FILTER_TX.SW_PORT2_DEBUG_FILTER_TX_0.bus_0.805 = 8922168 0 31
PCIE.SW_PORT2.DEBUG.FILTER_TX.SW_PORT2_DEBUG_FILTER_TX_1.bus_1.806 = 8922172 0 31
PCIE.SW_PORT2.DEBUG.CORE.SW_DEBUG_TLH = 8922176 0 31
PCIE.SW_PORT2.DEBUG.CORE.SW_DEBUG_DLH = 8922180 0 31
PCIE.SW_PORT2.DEBUG.CORE.SW_DEBUG_MLH = 8922184 0 31
PCIE.SW_PORT2.DEBUG.CORE.SW_DEBUG_TLH.tlh_bus = 8922176 0 31
PCIE.SW_PORT2.DEBUG.CORE.SW_DEBUG_DLH.dlh_bus = 8922180 0 31
PCIE.SW_PORT2.DEBUG.CORE.SW_DEBUG_MLH.mlh_bus = 8922184 0 31
PCIE.SW_PORT2.DEBUG.APP.SW_DEBUG_IF = 8922188 0 31
PCIE.SW_PORT2.DEBUG.APP.SW_DEBUG_MSG = 8922192 0 31
PCIE.SW_PORT2.DEBUG.APP.SW_DEBUG_PM = 8922196 0 31
PCIE.SW_PORT2.DEBUG.APP.SW_DEBUG_IF.if_bus = 8922188 0 31
PCIE.SW_PORT2.DEBUG.APP.SW_DEBUG_MSG.msg_bus = 8922192 0 31
PCIE.SW_PORT2.DEBUG.APP.SW_DEBUG_PM.pm_bus = 8922196 0 31
PCIE.SW_PORT2.DEBUG.RX.PCPL = 8922200 0 255
PCIE.SW_PORT2.DEBUG.RX.NP = 8922232 0 255
PCIE.SW_PORT2.DEBUG.RX.CM = 8922264 0 255
PCIE.SW_PORT2.DEBUG.RX.PCPL.REMOTE = 8922200 0 127
PCIE.SW_PORT2.DEBUG.RX.PCPL.NEAR0 = 8922216 0 127
PCIE.SW_PORT2.DEBUG.RX.PCPL.REMOTE.SW_PORT2_DEBUG_RX_PCPL_REMOTE_0 = 8922200 0 31
PCIE.SW_PORT2.DEBUG.RX.PCPL.REMOTE.SW_PORT2_DEBUG_RX_PCPL_REMOTE_1 = 8922204 0 31
PCIE.SW_PORT2.DEBUG.RX.PCPL.REMOTE.SW_PORT2_DEBUG_RX_PCPL_REMOTE_2 = 8922208 0 31
PCIE.SW_PORT2.DEBUG.RX.PCPL.REMOTE.SW_PORT2_DEBUG_RX_PCPL_REMOTE_3 = 8922212 0 31
PCIE.SW_PORT2.DEBUG.RX.PCPL.REMOTE.SW_PORT2_DEBUG_RX_PCPL_REMOTE_0.bus_0 = 8922200 0 31
PCIE.SW_PORT2.DEBUG.RX.PCPL.REMOTE.SW_PORT2_DEBUG_RX_PCPL_REMOTE_1.bus_1 = 8922204 0 31
PCIE.SW_PORT2.DEBUG.RX.PCPL.REMOTE.SW_PORT2_DEBUG_RX_PCPL_REMOTE_2.bus_2 = 8922208 0 31
PCIE.SW_PORT2.DEBUG.RX.PCPL.REMOTE.SW_PORT2_DEBUG_RX_PCPL_REMOTE_3.bus_3 = 8922212 0 31
PCIE.SW_PORT2.DEBUG.RX.PCPL.NEAR0.SW_PORT2_DEBUG_RX_PCPL_NEAR0_0 = 8922216 0 31
PCIE.SW_PORT2.DEBUG.RX.PCPL.NEAR0.SW_PORT2_DEBUG_RX_PCPL_NEAR0_1 = 8922220 0 31
PCIE.SW_PORT2.DEBUG.RX.PCPL.NEAR0.SW_PORT2_DEBUG_RX_PCPL_NEAR0_2 = 8922224 0 31
PCIE.SW_PORT2.DEBUG.RX.PCPL.NEAR0.SW_PORT2_DEBUG_RX_PCPL_NEAR0_3 = 8922228 0 31
PCIE.SW_PORT2.DEBUG.RX.PCPL.NEAR0.SW_PORT2_DEBUG_RX_PCPL_NEAR0_0.bus_0 = 8922216 0 31
PCIE.SW_PORT2.DEBUG.RX.PCPL.NEAR0.SW_PORT2_DEBUG_RX_PCPL_NEAR0_1.bus_1 = 8922220 0 31
PCIE.SW_PORT2.DEBUG.RX.PCPL.NEAR0.SW_PORT2_DEBUG_RX_PCPL_NEAR0_2.bus_2 = 8922224 0 31
PCIE.SW_PORT2.DEBUG.RX.PCPL.NEAR0.SW_PORT2_DEBUG_RX_PCPL_NEAR0_3.bus_3 = 8922228 0 31
PCIE.SW_PORT2.DEBUG.RX.NP.REMOTE = 8922232 0 127
PCIE.SW_PORT2.DEBUG.RX.NP.NEAR0 = 8922248 0 127
PCIE.SW_PORT2.DEBUG.RX.NP.REMOTE.SW_PORT2_DEBUG_RX_NP_REMOTE_0 = 8922232 0 31
PCIE.SW_PORT2.DEBUG.RX.NP.REMOTE.SW_PORT2_DEBUG_RX_NP_REMOTE_1 = 8922236 0 31
PCIE.SW_PORT2.DEBUG.RX.NP.REMOTE.SW_PORT2_DEBUG_RX_NP_REMOTE_2 = 8922240 0 31
PCIE.SW_PORT2.DEBUG.RX.NP.REMOTE.SW_PORT2_DEBUG_RX_NP_REMOTE_3 = 8922244 0 31
PCIE.SW_PORT2.DEBUG.RX.NP.REMOTE.SW_PORT2_DEBUG_RX_NP_REMOTE_0.bus_0.807 = 8922232 0 31
PCIE.SW_PORT2.DEBUG.RX.NP.REMOTE.SW_PORT2_DEBUG_RX_NP_REMOTE_1.bus_1.808 = 8922236 0 31
PCIE.SW_PORT2.DEBUG.RX.NP.REMOTE.SW_PORT2_DEBUG_RX_NP_REMOTE_2.bus_2.809 = 8922240 0 31
PCIE.SW_PORT2.DEBUG.RX.NP.REMOTE.SW_PORT2_DEBUG_RX_NP_REMOTE_3.bus_3.810 = 8922244 0 31
PCIE.SW_PORT2.DEBUG.RX.NP.NEAR0.SW_PORT2_DEBUG_RX_NP_NEAR0_0 = 8922248 0 31
PCIE.SW_PORT2.DEBUG.RX.NP.NEAR0.SW_PORT2_DEBUG_RX_NP_NEAR0_1 = 8922252 0 31
PCIE.SW_PORT2.DEBUG.RX.NP.NEAR0.SW_PORT2_DEBUG_RX_NP_NEAR0_2 = 8922256 0 31
PCIE.SW_PORT2.DEBUG.RX.NP.NEAR0.SW_PORT2_DEBUG_RX_NP_NEAR0_3 = 8922260 0 31
PCIE.SW_PORT2.DEBUG.RX.NP.NEAR0.SW_PORT2_DEBUG_RX_NP_NEAR0_0.bus_0.811 = 8922248 0 31
PCIE.SW_PORT2.DEBUG.RX.NP.NEAR0.SW_PORT2_DEBUG_RX_NP_NEAR0_1.bus_1.812 = 8922252 0 31
PCIE.SW_PORT2.DEBUG.RX.NP.NEAR0.SW_PORT2_DEBUG_RX_NP_NEAR0_2.bus_2.813 = 8922256 0 31
PCIE.SW_PORT2.DEBUG.RX.NP.NEAR0.SW_PORT2_DEBUG_RX_NP_NEAR0_3.bus_3.814 = 8922260 0 31
PCIE.SW_PORT2.DEBUG.RX.CM.REMOTE = 8922264 0 127
PCIE.SW_PORT2.DEBUG.RX.CM.NEAR0 = 8922280 0 127
PCIE.SW_PORT2.DEBUG.RX.CM.REMOTE.SW_PORT2_DEBUG_RX_CM_REMOTE_0 = 8922264 0 31
PCIE.SW_PORT2.DEBUG.RX.CM.REMOTE.SW_PORT2_DEBUG_RX_CM_REMOTE_1 = 8922268 0 31
PCIE.SW_PORT2.DEBUG.RX.CM.REMOTE.SW_PORT2_DEBUG_RX_CM_REMOTE_2 = 8922272 0 31
PCIE.SW_PORT2.DEBUG.RX.CM.REMOTE.SW_PORT2_DEBUG_RX_CM_REMOTE_3 = 8922276 0 31
PCIE.SW_PORT2.DEBUG.RX.CM.REMOTE.SW_PORT2_DEBUG_RX_CM_REMOTE_0.bus_0.815 = 8922264 0 31
PCIE.SW_PORT2.DEBUG.RX.CM.REMOTE.SW_PORT2_DEBUG_RX_CM_REMOTE_1.bus_1.816 = 8922268 0 31
PCIE.SW_PORT2.DEBUG.RX.CM.REMOTE.SW_PORT2_DEBUG_RX_CM_REMOTE_2.bus_2.817 = 8922272 0 31
PCIE.SW_PORT2.DEBUG.RX.CM.REMOTE.SW_PORT2_DEBUG_RX_CM_REMOTE_3.bus_3.818 = 8922276 0 31
PCIE.SW_PORT2.DEBUG.RX.CM.NEAR0.SW_PORT2_DEBUG_RX_CM_NEAR0_0 = 8922280 0 31
PCIE.SW_PORT2.DEBUG.RX.CM.NEAR0.SW_PORT2_DEBUG_RX_CM_NEAR0_1 = 8922284 0 31
PCIE.SW_PORT2.DEBUG.RX.CM.NEAR0.SW_PORT2_DEBUG_RX_CM_NEAR0_2 = 8922288 0 31
PCIE.SW_PORT2.DEBUG.RX.CM.NEAR0.SW_PORT2_DEBUG_RX_CM_NEAR0_3 = 8922292 0 31
PCIE.SW_PORT2.DEBUG.RX.CM.NEAR0.SW_PORT2_DEBUG_RX_CM_NEAR0_0.bus_0.819 = 8922280 0 31
PCIE.SW_PORT2.DEBUG.RX.CM.NEAR0.SW_PORT2_DEBUG_RX_CM_NEAR0_1.bus_1.820 = 8922284 0 31
PCIE.SW_PORT2.DEBUG.RX.CM.NEAR0.SW_PORT2_DEBUG_RX_CM_NEAR0_2.bus_2.821 = 8922288 0 31
PCIE.SW_PORT2.DEBUG.RX.CM.NEAR0.SW_PORT2_DEBUG_RX_CM_NEAR0_3.bus_3.822 = 8922292 0 31
PCIE.SW_PORT2.DEBUG.TX.CLIENT = 8922296 0 31
PCIE.SW_PORT2.DEBUG.TX.PCPL = 8922300 0 255
PCIE.SW_PORT2.DEBUG.TX.NP = 8922332 0 255
PCIE.SW_PORT2.DEBUG.TX.CM = 8922364 0 383
PCIE.SW_PORT2.DEBUG.TX.CLIENT.PORT2_TX_CLIENT = 8922296 0 31
PCIE.SW_PORT2.DEBUG.TX.CLIENT.PORT2_TX_CLIENT.bus = 8922296 0 31
PCIE.SW_PORT2.DEBUG.TX.PCPL.REMOTE = 8922300 0 127
PCIE.SW_PORT2.DEBUG.TX.PCPL.NEAR0 = 8922316 0 127
PCIE.SW_PORT2.DEBUG.TX.PCPL.REMOTE.SW_PORT2_DEBUG_TX_PCPL_REMOTE_0 = 8922300 0 31
PCIE.SW_PORT2.DEBUG.TX.PCPL.REMOTE.SW_PORT2_DEBUG_TX_PCPL_REMOTE_1 = 8922304 0 31
PCIE.SW_PORT2.DEBUG.TX.PCPL.REMOTE.SW_PORT2_DEBUG_TX_PCPL_REMOTE_2 = 8922308 0 31
PCIE.SW_PORT2.DEBUG.TX.PCPL.REMOTE.SW_PORT2_DEBUG_TX_PCPL_REMOTE_3 = 8922312 0 31
PCIE.SW_PORT2.DEBUG.TX.PCPL.REMOTE.SW_PORT2_DEBUG_TX_PCPL_REMOTE_0.bus_0 = 8922300 0 31
PCIE.SW_PORT2.DEBUG.TX.PCPL.REMOTE.SW_PORT2_DEBUG_TX_PCPL_REMOTE_1.bus_1 = 8922304 0 31
PCIE.SW_PORT2.DEBUG.TX.PCPL.REMOTE.SW_PORT2_DEBUG_TX_PCPL_REMOTE_2.bus_2 = 8922308 0 31
PCIE.SW_PORT2.DEBUG.TX.PCPL.REMOTE.SW_PORT2_DEBUG_TX_PCPL_REMOTE_3.bus_3 = 8922312 0 31
PCIE.SW_PORT2.DEBUG.TX.PCPL.NEAR0.SW_PORT2_DEBUG_TX_PCPL_NEAR0_0 = 8922316 0 31
PCIE.SW_PORT2.DEBUG.TX.PCPL.NEAR0.SW_PORT2_DEBUG_TX_PCPL_NEAR0_1 = 8922320 0 31
PCIE.SW_PORT2.DEBUG.TX.PCPL.NEAR0.SW_PORT2_DEBUG_TX_PCPL_NEAR0_2 = 8922324 0 31
PCIE.SW_PORT2.DEBUG.TX.PCPL.NEAR0.SW_PORT2_DEBUG_TX_PCPL_NEAR0_3 = 8922328 0 31
PCIE.SW_PORT2.DEBUG.TX.PCPL.NEAR0.SW_PORT2_DEBUG_TX_PCPL_NEAR0_0.bus_0 = 8922316 0 31
PCIE.SW_PORT2.DEBUG.TX.PCPL.NEAR0.SW_PORT2_DEBUG_TX_PCPL_NEAR0_1.bus_1 = 8922320 0 31
PCIE.SW_PORT2.DEBUG.TX.PCPL.NEAR0.SW_PORT2_DEBUG_TX_PCPL_NEAR0_2.bus_2 = 8922324 0 31
PCIE.SW_PORT2.DEBUG.TX.PCPL.NEAR0.SW_PORT2_DEBUG_TX_PCPL_NEAR0_3.bus_3 = 8922328 0 31
PCIE.SW_PORT2.DEBUG.TX.NP.REMOTE = 8922332 0 127
PCIE.SW_PORT2.DEBUG.TX.NP.NEAR0 = 8922348 0 127
PCIE.SW_PORT2.DEBUG.TX.NP.REMOTE.SW_PORT2_DEBUG_TX_NP_REMOTE_0 = 8922332 0 31
PCIE.SW_PORT2.DEBUG.TX.NP.REMOTE.SW_PORT2_DEBUG_TX_NP_REMOTE_1 = 8922336 0 31
PCIE.SW_PORT2.DEBUG.TX.NP.REMOTE.SW_PORT2_DEBUG_TX_NP_REMOTE_2 = 8922340 0 31
PCIE.SW_PORT2.DEBUG.TX.NP.REMOTE.SW_PORT2_DEBUG_TX_NP_REMOTE_3 = 8922344 0 31
PCIE.SW_PORT2.DEBUG.TX.NP.REMOTE.SW_PORT2_DEBUG_TX_NP_REMOTE_0.bus_0.823 = 8922332 0 31
PCIE.SW_PORT2.DEBUG.TX.NP.REMOTE.SW_PORT2_DEBUG_TX_NP_REMOTE_1.bus_1.824 = 8922336 0 31
PCIE.SW_PORT2.DEBUG.TX.NP.REMOTE.SW_PORT2_DEBUG_TX_NP_REMOTE_2.bus_2.825 = 8922340 0 31
PCIE.SW_PORT2.DEBUG.TX.NP.REMOTE.SW_PORT2_DEBUG_TX_NP_REMOTE_3.bus_3.826 = 8922344 0 31
PCIE.SW_PORT2.DEBUG.TX.NP.NEAR0.SW_PORT2_DEBUG_TX_NP_NEAR0_0 = 8922348 0 31
PCIE.SW_PORT2.DEBUG.TX.NP.NEAR0.SW_PORT2_DEBUG_TX_NP_NEAR0_1 = 8922352 0 31
PCIE.SW_PORT2.DEBUG.TX.NP.NEAR0.SW_PORT2_DEBUG_TX_NP_NEAR0_2 = 8922356 0 31
PCIE.SW_PORT2.DEBUG.TX.NP.NEAR0.SW_PORT2_DEBUG_TX_NP_NEAR0_3 = 8922360 0 31
PCIE.SW_PORT2.DEBUG.TX.NP.NEAR0.SW_PORT2_DEBUG_TX_NP_NEAR0_0.bus_0.827 = 8922348 0 31
PCIE.SW_PORT2.DEBUG.TX.NP.NEAR0.SW_PORT2_DEBUG_TX_NP_NEAR0_1.bus_1.828 = 8922352 0 31
PCIE.SW_PORT2.DEBUG.TX.NP.NEAR0.SW_PORT2_DEBUG_TX_NP_NEAR0_2.bus_2.829 = 8922356 0 31
PCIE.SW_PORT2.DEBUG.TX.NP.NEAR0.SW_PORT2_DEBUG_TX_NP_NEAR0_3.bus_3.830 = 8922360 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.REMOTE = 8922364 0 127
PCIE.SW_PORT2.DEBUG.TX.CM.NEAR1 = 8922380 0 127
PCIE.SW_PORT2.DEBUG.TX.CM.NEAR0 = 8922396 0 127
PCIE.SW_PORT2.DEBUG.TX.CM.REMOTE.SW_PORT2_DEBUG_TX_CM_REMOTE_0 = 8922364 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.REMOTE.SW_PORT2_DEBUG_TX_CM_REMOTE_1 = 8922368 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.REMOTE.SW_PORT2_DEBUG_TX_NP_REMOTE_2 = 8922372 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.REMOTE.SW_PORT2_DEBUG_TX_CM_REMOTE_3 = 8922376 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.REMOTE.SW_PORT2_DEBUG_TX_CM_REMOTE_0.bus_0.831 = 8922364 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.REMOTE.SW_PORT2_DEBUG_TX_CM_REMOTE_1.bus_1.832 = 8922368 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.REMOTE.SW_PORT2_DEBUG_TX_NP_REMOTE_2.bus_2.833 = 8922372 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.REMOTE.SW_PORT2_DEBUG_TX_CM_REMOTE_3.bus_3.834 = 8922376 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.NEAR1.SW_PORT2_DEBUG_TX_CM_NEAR1_0 = 8922380 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.NEAR1.SW_PORT2_DEBUG_TX_CM_NEAR1_1 = 8922384 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.NEAR1.SW_PORT2_DEBUG_TX_CM_NEAR1_2 = 8922388 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.NEAR1.SW_PORT2_DEBUG_TX_CM_NEAR1_3 = 8922392 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.NEAR1.SW_PORT2_DEBUG_TX_CM_NEAR1_0.bus_0.835 = 8922380 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.NEAR1.SW_PORT2_DEBUG_TX_CM_NEAR1_1.bus_1.836 = 8922384 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.NEAR1.SW_PORT2_DEBUG_TX_CM_NEAR1_2.bus_2.837 = 8922388 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.NEAR1.SW_PORT2_DEBUG_TX_CM_NEAR1_3.bus_3.838 = 8922392 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.NEAR0.SW_PORT2_DEBUG_TX_CM_NEAR0_0 = 8922396 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.NEAR0.SW_PORT2_DEBUG_TX_CM_NEAR0_1 = 8922400 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.NEAR0.SW_PORT2_DEBUG_TX_CM_NEAR0_2 = 8922404 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.NEAR0.SW_PORT2_DEBUG_TX_CM_NEAR0_3 = 8922408 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.NEAR0.SW_PORT2_DEBUG_TX_CM_NEAR0_0.bus_0.839 = 8922396 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.NEAR0.SW_PORT2_DEBUG_TX_CM_NEAR0_1.bus_1.840 = 8922400 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.NEAR0.SW_PORT2_DEBUG_TX_CM_NEAR0_2.bus_2.841 = 8922404 0 31
PCIE.SW_PORT2.DEBUG.TX.CM.NEAR0.SW_PORT2_DEBUG_TX_CM_NEAR0_3.bus_3.842 = 8922408 0 31
PCIE.SW_PORT2.DEBUG.LATENCY_FIFO.LAT_FIFO_SIZE = 8922412 0 31
PCIE.SW_PORT2.DEBUG.LATENCY_FIFO.DELAY_VALID = 8922416 0 31
PCIE.SW_PORT2.DEBUG.LATENCY_FIFO.LAT_FIFO_SIZE.fifo_full_size.843 = 8922412 0 15
PCIE.SW_PORT2.DEBUG.LATENCY_FIFO.LAT_FIFO_SIZE.fifo_af_pkt_size.844 = 8922412 16 31
PCIE.SW_PORT2.DEBUG.LATENCY_FIFO.DELAY_VALID.lat_fifo_enable.845 = 8922416 0 0
PCIE.SW_PORT2.DEBUG.LATENCY_FIFO.DELAY_VALID.lat_fifo_rst.846 = 8922416 1 1
PCIE.SW_PORT2.DEBUG.LATENCY_FIFO.DELAY_VALID.delay_option.847 = 8922416 2 17
PCIE.SW_PORT2.DEBUG.LATENCY_FIFO.DELAY_VALID.reserved.848 = 8922416 18 31
PCIE.EP.CTL = 8922452 0 191
PCIE.EP.DEBUG = 8922476 0 383
PCIE.EP.Rsvd2.864 = 8922524 0 255
PCIE.EP.CTL.GENERAL = 8922452 0 127
PCIE.EP.CTL.ROOT = 8922468 0 31
PCIE.EP.CTL.DEVICE = 8922472 0 31
PCIE.EP.CTL.GENERAL.EP_CTL = 8922452 0 31
PCIE.EP.CTL.GENERAL.EP_CTL_PF = 8922456 0 31
PCIE.EP.CTL.GENERAL.EP_CTL_RESET = 8922460 0 31
PCIE.EP.CTL.GENERAL.EP_SYN_CTL = 8922464 0 31
PCIE.EP.CTL.GENERAL.EP_CTL.pcs_clk_req_n = 8922452 0 0
PCIE.EP.CTL.GENERAL.EP_CTL.aux_pwr_detect = 8922452 1 1
PCIE.EP.CTL.GENERAL.EP_CTL.app_req_retry_en = 8922452 2 2
PCIE.EP.CTL.GENERAL.EP_CTL.app_req_exit_l1 = 8922452 3 3
PCIE.EP.CTL.GENERAL.EP_CTL.app_req_entr_l1 = 8922452 4 4
PCIE.EP.CTL.GENERAL.EP_CTL.app_ready_entr_l23 = 8922452 5 5
PCIE.EP.CTL.GENERAL.EP_CTL.ltssm_en = 8922452 6 6
PCIE.EP.CTL.GENERAL.EP_CTL.int_ur_rx_en = 8922452 7 7
PCIE.EP.CTL.GENERAL.EP_CTL.func_remap_tx_en = 8922452 8 8
PCIE.EP.CTL.GENERAL.EP_CTL.func_remap_rx_en = 8922452 9 9
PCIE.EP.CTL.GENERAL.EP_CTL.mem_int_ca_en = 8922452 10 10
PCIE.EP.CTL.GENERAL.EP_CTL.pm_mask_all_func = 8922452 11 11
PCIE.EP.CTL.GENERAL.EP_CTL.cfg_aslk_pmctrl_mask = 8922452 12 12
PCIE.EP.CTL.GENERAL.EP_CTL.cfg_clk_pm_en_mask = 8922452 13 13
PCIE.EP.CTL.GENERAL.EP_CTL.cfg_aux_pm_en_mask = 8922452 14 14
PCIE.EP.CTL.GENERAL.EP_CTL.cfg_upd_aux_pm_en_mask = 8922452 15 15
PCIE.EP.CTL.GENERAL.EP_CTL.cfg_pmstate_mask = 8922452 16 16
PCIE.EP.CTL.GENERAL.EP_CTL.cfg_upd_pmcsr_mask = 8922452 17 17
PCIE.EP.CTL.GENERAL.EP_CTL.disable_l0s = 8922452 18 18
PCIE.EP.CTL.GENERAL.EP_CTL.force_l23_ready_master = 8922452 19 19
PCIE.EP.CTL.GENERAL.EP_CTL.reserved.850 = 8922452 20 31
PCIE.EP.CTL.GENERAL.EP_CTL_PF.outband_pwrup_cmd = 8922456 0 0
PCIE.EP.CTL.GENERAL.EP_CTL_PF.reserved.851 = 8922456 1 3
PCIE.EP.CTL.GENERAL.EP_CTL_PF.pm_xmt_pme_en = 8922456 4 7
PCIE.EP.CTL.GENERAL.EP_CTL_PF.flr_pf_done = 8922456 8 8
PCIE.EP.CTL.GENERAL.EP_CTL_PF.reserved.852 = 8922456 9 11
PCIE.EP.CTL.GENERAL.EP_CTL_PF.flr_pf_active = 8922456 12 12
PCIE.EP.CTL.GENERAL.EP_CTL_PF.reserved.853 = 8922456 13 15
PCIE.EP.CTL.GENERAL.EP_CTL_PF.tx_done_cnt = 8922456 16 23
PCIE.EP.CTL.GENERAL.EP_CTL_PF.reserved.854 = 8922456 24 31
PCIE.EP.CTL.GENERAL.EP_CTL_RESET.mask_st_rst_en = 8922460 0 0
PCIE.EP.CTL.GENERAL.EP_CTL_RESET.assert_hot_link_core_rst_en = 8922460 1 1
PCIE.EP.CTL.GENERAL.EP_CTL_RESET.assert_d3d0_nst_rst_en = 8922460 2 2
PCIE.EP.CTL.GENERAL.EP_CTL_RESET.assert_d3d0_core_rst_en = 8922460 3 3
PCIE.EP.CTL.GENERAL.EP_CTL_RESET.reserved.855 = 8922460 4 31
PCIE.EP.CTL.GENERAL.EP_SYN_CTL.client0_block_pm_tlp = 8922464 0 0
PCIE.EP.CTL.GENERAL.EP_SYN_CTL.client1_block_pm_tlp = 8922464 1 1
PCIE.EP.CTL.GENERAL.EP_SYN_CTL.client2_block_pm_tlp = 8922464 2 2
PCIE.EP.CTL.GENERAL.EP_SYN_CTL.l1_l0_en = 8922464 3 3
PCIE.EP.CTL.GENERAL.EP_SYN_CTL.syn_bug_fix_en = 8922464 4 4
PCIE.EP.CTL.GENERAL.EP_SYN_CTL.syn_ordering_fix_en = 8922464 5 5
PCIE.EP.CTL.GENERAL.EP_SYN_CTL.cfg_ep_ltssm_cfg_idle_2_rec = 8922464 6 6
PCIE.EP.CTL.GENERAL.EP_SYN_CTL.reserved.856 = 8922464 7 31
PCIE.EP.CTL.ROOT.EP_CTL_ROOT = 8922468 0 31
PCIE.EP.CTL.ROOT.EP_CTL_ROOT.root_dma_en = 8922468 0 0
PCIE.EP.CTL.ROOT.EP_CTL_ROOT.root_usb_en = 8922468 1 1
PCIE.EP.CTL.ROOT.EP_CTL_ROOT.root_sata_en = 8922468 2 2
PCIE.EP.CTL.ROOT.EP_CTL_ROOT.reserved.857 = 8922468 3 31
PCIE.EP.CTL.DEVICE.EP_CTL_DEVICE = 8922472 0 31
PCIE.EP.CTL.DEVICE.EP_CTL_DEVICE.dev_dma_en = 8922472 0 0
PCIE.EP.CTL.DEVICE.EP_CTL_DEVICE.dev_usb_en = 8922472 1 1
PCIE.EP.CTL.DEVICE.EP_CTL_DEVICE.dev_sata_en = 8922472 2 2
PCIE.EP.CTL.DEVICE.EP_CTL_DEVICE.reserved.858 = 8922472 3 31
PCIE.EP.DEBUG.EP_DEBUG_CTL = 8922476 0 31
PCIE.EP.DEBUG.FILTER_RX = 8922480 0 63
PCIE.EP.DEBUG.FILTER_TX = 8922488 0 63
PCIE.EP.DEBUG.PIPE = 8922496 0 31
PCIE.EP.DEBUG.CORE = 8922500 0 95
PCIE.EP.DEBUG.APP = 8922512 0 95
PCIE.EP.DEBUG.EP_DEBUG_CTL.filter_clr = 8922476 0 0
PCIE.EP.DEBUG.EP_DEBUG_CTL.pipe_clr = 8922476 1 1
PCIE.EP.DEBUG.EP_DEBUG_CTL.general_clr = 8922476 2 2
PCIE.EP.DEBUG.EP_DEBUG_CTL.reserved.859 = 8922476 3 31
PCIE.EP.DEBUG.FILTER_RX.EP_DEBUG_FILTER_RX_0 = 8922480 0 31
PCIE.EP.DEBUG.FILTER_RX.EP_DEBUG_FILTER_RX_1 = 8922484 0 31
PCIE.EP.DEBUG.FILTER_RX.EP_DEBUG_FILTER_RX_0.bus_0.860 = 8922480 0 31
PCIE.EP.DEBUG.FILTER_RX.EP_DEBUG_FILTER_RX_1.bus_1.861 = 8922484 0 31
PCIE.EP.DEBUG.FILTER_TX.EP_DEBUG_FILTER_TX_0 = 8922488 0 31
PCIE.EP.DEBUG.FILTER_TX.EP_DEBUG_FILTER_TX_1 = 8922492 0 31
PCIE.EP.DEBUG.FILTER_TX.EP_DEBUG_FILTER_TX_0.bus_0.862 = 8922488 0 31
PCIE.EP.DEBUG.FILTER_TX.EP_DEBUG_FILTER_TX_1.bus_1.863 = 8922492 0 31
PCIE.EP.DEBUG.PIPE.EP_DEBUG_PIPE = 8922496 0 31
PCIE.EP.DEBUG.PIPE.EP_DEBUG_PIPE.bus = 8922496 0 31
PCIE.EP.DEBUG.CORE.EP_DEBUG_TLH = 8922500 0 31
PCIE.EP.DEBUG.CORE.EP_DEBUG_DLH = 8922504 0 31
PCIE.EP.DEBUG.CORE.EP_DEBUG_MLH = 8922508 0 31
PCIE.EP.DEBUG.CORE.EP_DEBUG_TLH.tlh_bus = 8922500 0 31
PCIE.EP.DEBUG.CORE.EP_DEBUG_DLH.dlh_bus = 8922504 0 31
PCIE.EP.DEBUG.CORE.EP_DEBUG_MLH.mlh_bus = 8922508 0 31
PCIE.EP.DEBUG.APP.EP_DEBUG_IF = 8922512 0 31
PCIE.EP.DEBUG.APP.EP_DEBUG_MSG = 8922516 0 31
PCIE.EP.DEBUG.APP.EP_DEBUG_PM = 8922520 0 31
PCIE.EP.DEBUG.APP.EP_DEBUG_IF.if_bus = 8922512 0 31
PCIE.EP.DEBUG.APP.EP_DEBUG_MSG.msg_bus = 8922516 0 31
PCIE.EP.DEBUG.APP.EP_DEBUG_PM.pm_bus = 8922520 0 31
PCIE.PAL.CTL = 8922556 0 479
PCIE.PAL.Rsvd2.876 = 8922616 0 255
PCIE.PAL.FC = 8922648 0 159
PCIE.PAL.PHY = 8922668 0 191
PCIE.PAL.DBI = 8922692 0 127
PCIE.PAL.HP = 8922708 0 191
PCIE.PAL.UNIT_ICR = 8922732 0 223
PCIE.PAL.UNIT_ICR_DEBUG = 8922760 0 223
PCIE.PAL.DRIVER = 8922788 0 351
PCIE.PAL.FW_READ = 8922832 0 415
PCIE.PAL.FW_WRITE = 8922884 0 447
PCIE.PAL.CM_TX = 8922940 0 95
PCIE.PAL.CM_RX = 8922952 0 63
PCIE.PAL.DEBUG = 8922960 0 223
PCIE.PAL.STUB = 8922988 0 1311
PCIE.PAL.Rsvd2.929 = 8923152 0 383
PCIE.PAL.DEBUG_PKT_MON_COUNTERS = 8923200 0 1919
PCIE.PAL.DEBUG_FULL_COUNTERS = 8923440 0 2015
PCIE.PAL.IN_BAND_PACKETS = 8923692 0 639
PCIE.PAL.GOOD_PUT_CALCULATION = 8923772 0 255
PCIE.PAL.PAL_MAC_TLP_COUNTERS = 8923804 0 1343
PCIE.PAL.LTSSM_TRACE = 8923972 0 127
PCIE.PAL.EP_INTX_MSI_DEBUG = 8923988 0 319
PCIE.PAL.PAL_RESET_GATEWAYS = 8924028 0 31
PCIE.PAL.PAL_RESET_PACKETS_MASKS = 8924032 0 63
PCIE.PAL.UNIT_ICR_RO = 8924040 0 31
PCIE.PAL.HP_MAKS = 8924044 0 31
PCIE.PAL.DL_DOWN_RESET = 8924048 0 383
PCIE.PAL.BAD_EOT_DEBUGS = 8924096 0 383
PCIE.PAL.WAKE_CTL = 8924144 0 31
PCIE.PAL.PM_DEBUGS = 8924148 0 95
PCIE.PAL.PAL_MAC_REQ_COUNTERS = 8924160 0 383
PCIE.PAL.PAL_REQ_INFO = 8924208 0 31
PCIE.PAL.FC_OVERWRITE = 8924212 0 63
PCIE.PAL.IDLE_PACKTES_MARLON_C = 8924220 0 159
PCIE.PAL.WBE_COMPLIENCE = 8924240 0 31
PCIE.PAL.CTL.PAL_CTL_CONFIG = 8922556 0 31
PCIE.PAL.CTL.PAL_CTL_ROUT = 8922560 0 31
PCIE.PAL.CTL.PAL_CTL_MUX = 8922564 0 31
PCIE.PAL.CTL.PAL_CTL_ORDER = 8922568 0 31
PCIE.PAL.CTL.PAL_CTL_INT = 8922572 0 31
PCIE.PAL.CTL.PAL_CTL_RESET = 8922576 0 31
PCIE.PAL.CTL.PAL_CONFIG_DBI = 8922580 0 31
PCIE.PAL.CTL.PAL_CTL_EI = 8922584 0 31
PCIE.PAL.CTL.PAL_VEN_MSG_DATA_L = 8922588 0 31
PCIE.PAL.CTL.PAL_VEN_MSG_DATA_H = 8922592 0 31
PCIE.PAL.CTL.PAL_VEN_MSG_CTL_0 = 8922596 0 31
PCIE.PAL.CTL.PAL_VEN_MSG_CTL_1 = 8922600 0 31
PCIE.PAL.CTL.PAL_VEN_MSG_GW = 8922604 0 31
PCIE.PAL.CTL.PAL_MSI_CTL = 8922608 0 31
PCIE.PAL.CTL.PAL_MSI_GW = 8922612 0 31
PCIE.PAL.CTL.PAL_CTL_CONFIG.pcs_serdes_sel_root = 8922556 0 0
PCIE.PAL.CTL.PAL_CTL_CONFIG.pcs_serdes_sel_dev = 8922556 1 1
PCIE.PAL.CTL.PAL_CTL_CONFIG.mask_wake_en = 8922556 2 2
PCIE.PAL.CTL.PAL_CTL_CONFIG.cfg_ep_under_switch_mode = 8922556 3 3
PCIE.PAL.CTL.PAL_CTL_CONFIG.pcs_clk_req_n = 8922556 4 4
PCIE.PAL.CTL.PAL_CTL_CONFIG.perst_assert_pkt_dis = 8922556 5 5
PCIE.PAL.CTL.PAL_CTL_CONFIG.perst_deassert_pkt_dis = 8922556 6 6
PCIE.PAL.CTL.PAL_CTL_CONFIG.flush_tx_on_mac_link_down_en = 8922556 7 7
PCIE.PAL.CTL.PAL_CTL_CONFIG.clk_req_ro = 8922556 8 8
PCIE.PAL.CTL.PAL_CTL_CONFIG.clk_req_assert = 8922556 9 9
PCIE.PAL.CTL.PAL_CTL_CONFIG.clk_req_deassert = 8922556 10 10
PCIE.PAL.CTL.PAL_CTL_CONFIG.clear_mac_tx_pal_req_info = 8922556 11 11
PCIE.PAL.CTL.PAL_CTL_CONFIG.ro_wr_mask = 8922556 12 12
PCIE.PAL.CTL.PAL_CTL_CONFIG.pxe_port_sel = 8922556 13 13
PCIE.PAL.CTL.PAL_CTL_CONFIG.rdy_set = 8922556 14 14
PCIE.PAL.CTL.PAL_CTL_CONFIG.rdy_reset = 8922556 15 15
PCIE.PAL.CTL.PAL_CTL_CONFIG.pxe_enable = 8922556 16 16
PCIE.PAL.CTL.PAL_CTL_CONFIG.pll_lock_mask = 8922556 17 17
PCIE.PAL.CTL.PAL_CTL_CONFIG.data_swap_en = 8922556 18 18
PCIE.PAL.CTL.PAL_CTL_CONFIG.dpal_rx_flush_en = 8922556 19 19
PCIE.PAL.CTL.PAL_CTL_CONFIG.hpal_rx_flush_en = 8922556 20 20
PCIE.PAL.CTL.PAL_CTL_CONFIG.pcs_clkreq_assert = 8922556 21 21
PCIE.PAL.CTL.PAL_CTL_CONFIG.pcs_clkreq_deassert = 8922556 22 22
PCIE.PAL.CTL.PAL_CTL_CONFIG.pcs_clk_req_mask_local_slot = 8922556 23 23
PCIE.PAL.CTL.PAL_CTL_CONFIG.dis_flush_rx_on_perst_deassert = 8922556 24 24
PCIE.PAL.CTL.PAL_CTL_CONFIG.dis_flush_tx_on_perst_assert = 8922556 25 25
PCIE.PAL.CTL.PAL_CTL_CONFIG.reserved.865 = 8922556 26 31
PCIE.PAL.CTL.PAL_CTL_ROUT.device_exists_0 = 8922560 0 0
PCIE.PAL.CTL.PAL_CTL_ROUT.device_exists_1 = 8922560 1 1
PCIE.PAL.CTL.PAL_CTL_ROUT.device_exists_2 = 8922560 2 2
PCIE.PAL.CTL.PAL_CTL_ROUT.device_exists_3 = 8922560 3 3
PCIE.PAL.CTL.PAL_CTL_ROUT.device_exists_4 = 8922560 4 4
PCIE.PAL.CTL.PAL_CTL_ROUT.ep0_exists = 8922560 5 5
PCIE.PAL.CTL.PAL_CTL_ROUT.ep1_exists = 8922560 6 6
PCIE.PAL.CTL.PAL_CTL_ROUT.device_num_0 = 8922560 7 11
PCIE.PAL.CTL.PAL_CTL_ROUT.device_num_1 = 8922560 12 16
PCIE.PAL.CTL.PAL_CTL_ROUT.device_num_2 = 8922560 17 21
PCIE.PAL.CTL.PAL_CTL_ROUT.device_num_3 = 8922560 22 26
PCIE.PAL.CTL.PAL_CTL_ROUT.device_num_4 = 8922560 27 31
PCIE.PAL.CTL.PAL_CTL_MUX.frc_near0_rx_en = 8922564 0 0
PCIE.PAL.CTL.PAL_CTL_MUX.frc_near1_rx_en = 8922564 1 1
PCIE.PAL.CTL.PAL_CTL_MUX.frc_remote_rx_en = 8922564 2 2
PCIE.PAL.CTL.PAL_CTL_MUX.frc_dev0_rx_en = 8922564 3 3
PCIE.PAL.CTL.PAL_CTL_MUX.frc_dev1_rx_en = 8922564 4 4
PCIE.PAL.CTL.PAL_CTL_MUX.frc_dev2_rx_en = 8922564 5 5
PCIE.PAL.CTL.PAL_CTL_MUX.frc_dev3_rx_en = 8922564 6 6
PCIE.PAL.CTL.PAL_CTL_MUX.frc_dev4_rx_en = 8922564 7 7
PCIE.PAL.CTL.PAL_CTL_MUX.frc_dev0_rx_dis = 8922564 8 8
PCIE.PAL.CTL.PAL_CTL_MUX.frc_dev1_rx_dis = 8922564 9 9
PCIE.PAL.CTL.PAL_CTL_MUX.frc_dev2_rx_dis = 8922564 10 10
PCIE.PAL.CTL.PAL_CTL_MUX.frc_dev3_rx_dis = 8922564 11 11
PCIE.PAL.CTL.PAL_CTL_MUX.frc_dev4_rx_dis = 8922564 12 12
PCIE.PAL.CTL.PAL_CTL_MUX.reserved.866 = 8922564 13 31
PCIE.PAL.CTL.PAL_CTL_ORDER.order_en = 8922568 0 0
PCIE.PAL.CTL.PAL_CTL_ORDER.cm_q_en = 8922568 1 1
PCIE.PAL.CTL.PAL_CTL_ORDER.force_p_pass_np_near0 = 8922568 2 2
PCIE.PAL.CTL.PAL_CTL_ORDER.force_p_pass_np_near1 = 8922568 3 3
PCIE.PAL.CTL.PAL_CTL_ORDER.force_p_pass_np_remote = 8922568 4 4
PCIE.PAL.CTL.PAL_CTL_ORDER.only_cm_assert_halt = 8922568 5 5
PCIE.PAL.CTL.PAL_CTL_ORDER.only_pcpl_assert_halt = 8922568 6 6
PCIE.PAL.CTL.PAL_CTL_ORDER.reserved.867 = 8922568 7 31
PCIE.PAL.CTL.PAL_CTL_INT.intx_up_icr_en = 8922572 0 0
PCIE.PAL.CTL.PAL_CTL_INT.intx_dn_icr_en = 8922572 1 1
PCIE.PAL.CTL.PAL_CTL_INT.intd_hp_en = 8922572 2 2
PCIE.PAL.CTL.PAL_CTL_INT.intc_hp_en = 8922572 3 3
PCIE.PAL.CTL.PAL_CTL_INT.intb_hp_en = 8922572 4 4
PCIE.PAL.CTL.PAL_CTL_INT.inta_hp_en = 8922572 5 5
PCIE.PAL.CTL.PAL_CTL_INT.intd_en = 8922572 6 6
PCIE.PAL.CTL.PAL_CTL_INT.intc_en = 8922572 7 7
PCIE.PAL.CTL.PAL_CTL_INT.intb_en = 8922572 8 8
PCIE.PAL.CTL.PAL_CTL_INT.inta_en = 8922572 9 9
PCIE.PAL.CTL.PAL_CTL_INT.int_switch_en = 8922572 10 10
PCIE.PAL.CTL.PAL_CTL_INT.shadows_int_switch_en = 8922572 11 11
PCIE.PAL.CTL.PAL_CTL_INT.hw_vec_sel = 8922572 12 14
PCIE.PAL.CTL.PAL_CTL_INT.reserved.868 = 8922572 15 31
PCIE.PAL.CTL.PAL_CTL_RESET.shadow_4_mask_st_rst_en = 8922576 0 0
PCIE.PAL.CTL.PAL_CTL_RESET.shadow_3_mask_st_rst_en = 8922576 1 1
PCIE.PAL.CTL.PAL_CTL_RESET.shadow_2_mask_st_rst_en = 8922576 2 2
PCIE.PAL.CTL.PAL_CTL_RESET.shadow_ep_mask_st_rst_en = 8922576 3 3
PCIE.PAL.CTL.PAL_CTL_RESET.shadow_2_mask_rst_en = 8922576 4 4
PCIE.PAL.CTL.PAL_CTL_RESET.shadow_3_mask_rst_en = 8922576 5 5
PCIE.PAL.CTL.PAL_CTL_RESET.shadow_4_mask_rst_en = 8922576 6 6
PCIE.PAL.CTL.PAL_CTL_RESET.reserved.869 = 8922576 7 31
PCIE.PAL.CTL.PAL_CONFIG_DBI.msi_cap_enable_0 = 8922580 0 0
PCIE.PAL.CTL.PAL_CONFIG_DBI.msi_cap_enable_1 = 8922580 1 1
PCIE.PAL.CTL.PAL_CONFIG_DBI.msi_cap_enable_2 = 8922580 2 2
PCIE.PAL.CTL.PAL_CONFIG_DBI.msi_cap_enable_ep = 8922580 3 3
PCIE.PAL.CTL.PAL_CONFIG_DBI.slot_cap_enable_0 = 8922580 4 4
PCIE.PAL.CTL.PAL_CONFIG_DBI.slot_cap_enable_1 = 8922580 5 5
PCIE.PAL.CTL.PAL_CONFIG_DBI.slot_cap_enable_2 = 8922580 6 6
PCIE.PAL.CTL.PAL_CONFIG_DBI.slot_cap_enable_ep = 8922580 7 7
PCIE.PAL.CTL.PAL_CONFIG_DBI.dbi_arb_bypass_0 = 8922580 8 8
PCIE.PAL.CTL.PAL_CONFIG_DBI.dbi_arb_bypass_1 = 8922580 9 9
PCIE.PAL.CTL.PAL_CONFIG_DBI.dbi_arb_bypass_2 = 8922580 10 10
PCIE.PAL.CTL.PAL_CONFIG_DBI.dbi_arb_bypass_shadow = 8922580 11 11
PCIE.PAL.CTL.PAL_CONFIG_DBI.reserved.870 = 8922580 12 31
PCIE.PAL.CTL.PAL_CTL_EI.frc_sw_ei_en = 8922584 0 0
PCIE.PAL.CTL.PAL_CTL_EI.frc_ep_ei_en = 8922584 1 1
PCIE.PAL.CTL.PAL_CTL_EI.ei_length = 8922584 2 16
PCIE.PAL.CTL.PAL_CTL_EI.ei_timeout = 8922584 17 31
PCIE.PAL.CTL.PAL_VEN_MSG_DATA_L.ven_msg_data_low = 8922588 0 31
PCIE.PAL.CTL.PAL_VEN_MSG_DATA_H.ven_msg_data_high = 8922592 0 31
PCIE.PAL.CTL.PAL_VEN_MSG_CTL_0.ven_msg_type = 8922596 0 4
PCIE.PAL.CTL.PAL_VEN_MSG_CTL_0.ven_msg_tc = 8922596 5 7
PCIE.PAL.CTL.PAL_VEN_MSG_CTL_0.ven_msg_td = 8922596 8 8
PCIE.PAL.CTL.PAL_VEN_MSG_CTL_0.ven_msg_ep = 8922596 9 9
PCIE.PAL.CTL.PAL_VEN_MSG_CTL_0.ven_msg_func_num = 8922596 10 12
PCIE.PAL.CTL.PAL_VEN_MSG_CTL_0.ven_msg_attr = 8922596 13 14
PCIE.PAL.CTL.PAL_VEN_MSG_CTL_0.ven_msg_len = 8922596 15 24
PCIE.PAL.CTL.PAL_VEN_MSG_CTL_0.ven_msg_fmt = 8922596 25 26
PCIE.PAL.CTL.PAL_VEN_MSG_CTL_0.reserved.871 = 8922596 27 31
PCIE.PAL.CTL.PAL_VEN_MSG_CTL_1.ven_msg_code = 8922600 0 7
PCIE.PAL.CTL.PAL_VEN_MSG_CTL_1.ven_msg_tag = 8922600 8 15
PCIE.PAL.CTL.PAL_VEN_MSG_CTL_1.reserved.872 = 8922600 16 31
PCIE.PAL.CTL.PAL_VEN_MSG_GW.sw_port0_ven_msg_grant = 8922604 0 0
PCIE.PAL.CTL.PAL_VEN_MSG_GW.sw_port1_ven_msg_grant = 8922604 1 1
PCIE.PAL.CTL.PAL_VEN_MSG_GW.sw_port2_ven_msg_grant = 8922604 2 2
PCIE.PAL.CTL.PAL_VEN_MSG_GW.ep_ven_msg_grant = 8922604 3 3
PCIE.PAL.CTL.PAL_VEN_MSG_GW.ven_msg_req_0 = 8922604 4 4
PCIE.PAL.CTL.PAL_VEN_MSG_GW.ven_msg_req_1 = 8922604 5 5
PCIE.PAL.CTL.PAL_VEN_MSG_GW.ven_msg_req_2 = 8922604 6 6
PCIE.PAL.CTL.PAL_VEN_MSG_GW.ven_msg_req_ep = 8922604 7 7
PCIE.PAL.CTL.PAL_VEN_MSG_GW.reserved.873 = 8922604 8 31
PCIE.PAL.CTL.PAL_MSI_CTL.ven_msi_func_num = 8922608 0 2
PCIE.PAL.CTL.PAL_MSI_CTL.ven_msi_tc = 8922608 3 5
PCIE.PAL.CTL.PAL_MSI_CTL.ven_msi_vector = 8922608 6 10
PCIE.PAL.CTL.PAL_MSI_CTL.ep_interrupt_backward_comp = 8922608 11 11
PCIE.PAL.CTL.PAL_MSI_CTL.reserved.874 = 8922608 12 31
PCIE.PAL.CTL.PAL_MSI_GW.sw_port0_ven_msi_grant = 8922612 0 0
PCIE.PAL.CTL.PAL_MSI_GW.sw_port1_ven_msi_grant = 8922612 1 1
PCIE.PAL.CTL.PAL_MSI_GW.sw_port2_ven_msi_grant = 8922612 2 2
PCIE.PAL.CTL.PAL_MSI_GW.ep_ven_msi_grant = 8922612 3 3
PCIE.PAL.CTL.PAL_MSI_GW.ven_msi_req_0 = 8922612 4 4
PCIE.PAL.CTL.PAL_MSI_GW.ven_msi_req_1 = 8922612 5 5
PCIE.PAL.CTL.PAL_MSI_GW.ven_msi_req_2 = 8922612 6 6
PCIE.PAL.CTL.PAL_MSI_GW.ven_msi_req_ep = 8922612 7 7
PCIE.PAL.CTL.PAL_MSI_GW.reserved.875 = 8922612 8 31
PCIE.PAL.FC.FIFO_NP = 8922648 0 31
PCIE.PAL.FC.FIFO_PCPL = 8922652 0 31
PCIE.PAL.FC.PAL_FC_INIT_CTL = 8922656 0 31
PCIE.PAL.FC.PAL_FC_UPDATE_CTL = 8922660 0 31
PCIE.PAL.FC.PAL_FC_CTL = 8922664 0 31
PCIE.PAL.FC.FIFO_NP.PAL_FC_FIFO_CONTROLLER_NP = 8922648 0 31
PCIE.PAL.FC.FIFO_NP.PAL_FC_FIFO_CONTROLLER_NP.empty = 8922648 0 0
PCIE.PAL.FC.FIFO_NP.PAL_FC_FIFO_CONTROLLER_NP.full = 8922648 1 1
PCIE.PAL.FC.FIFO_NP.PAL_FC_FIFO_CONTROLLER_NP.reached_treshold = 8922648 2 2
PCIE.PAL.FC.FIFO_NP.PAL_FC_FIFO_CONTROLLER_NP.wof_err = 8922648 3 3
PCIE.PAL.FC.FIFO_NP.PAL_FC_FIFO_CONTROLLER_NP.roe_err = 8922648 4 4
PCIE.PAL.FC.FIFO_NP.PAL_FC_FIFO_CONTROLLER_NP.clr_wr = 8922648 5 5
PCIE.PAL.FC.FIFO_NP.PAL_FC_FIFO_CONTROLLER_NP.clr_rd = 8922648 6 6
PCIE.PAL.FC.FIFO_NP.PAL_FC_FIFO_CONTROLLER_NP.reserved.877 = 8922648 7 31
PCIE.PAL.FC.FIFO_PCPL.PAL_FC_FIFO_CONTROLLER_PCPL = 8922652 0 31
PCIE.PAL.FC.FIFO_PCPL.PAL_FC_FIFO_CONTROLLER_PCPL.empty = 8922652 0 0
PCIE.PAL.FC.FIFO_PCPL.PAL_FC_FIFO_CONTROLLER_PCPL.full = 8922652 1 1
PCIE.PAL.FC.FIFO_PCPL.PAL_FC_FIFO_CONTROLLER_PCPL.reached_treshold = 8922652 2 2
PCIE.PAL.FC.FIFO_PCPL.PAL_FC_FIFO_CONTROLLER_PCPL.wof_err = 8922652 3 3
PCIE.PAL.FC.FIFO_PCPL.PAL_FC_FIFO_CONTROLLER_PCPL.roe_err = 8922652 4 4
PCIE.PAL.FC.FIFO_PCPL.PAL_FC_FIFO_CONTROLLER_PCPL.clr_wr = 8922652 5 5
PCIE.PAL.FC.FIFO_PCPL.PAL_FC_FIFO_CONTROLLER_PCPL.clr_rd = 8922652 6 6
PCIE.PAL.FC.FIFO_PCPL.PAL_FC_FIFO_CONTROLLER_PCPL.reserved.878 = 8922652 7 31
PCIE.PAL.FC.PAL_FC_INIT_CTL.init_pcpl_buf_size = 8922656 0 15
PCIE.PAL.FC.PAL_FC_INIT_CTL.init_np_buf_size = 8922656 16 31
PCIE.PAL.FC.PAL_FC_UPDATE_CTL.update_pcpl_factor = 8922660 0 15
PCIE.PAL.FC.PAL_FC_UPDATE_CTL.update_np_factor = 8922660 16 31
PCIE.PAL.FC.PAL_FC_CTL.en = 8922664 0 0
PCIE.PAL.FC.PAL_FC_CTL.tx_top_buffer = 8922664 1 8
PCIE.PAL.FC.PAL_FC_CTL.buffer_resync = 8922664 9 9
PCIE.PAL.FC.PAL_FC_CTL.rst_cnt = 8922664 10 10
PCIE.PAL.FC.PAL_FC_CTL.no_credits_mask = 8922664 11 11
PCIE.PAL.FC.PAL_FC_CTL.no_credits_set = 8922664 12 12
PCIE.PAL.FC.PAL_FC_CTL.reserved.879 = 8922664 13 31
PCIE.PAL.PHY.PAL_PHY_MPLL = 8922668 0 31
PCIE.PAL.PHY.PHY_PAL_CONFIG = 8922672 0 31
PCIE.PAL.PHY.CR = 8922676 0 127
PCIE.PAL.PHY.PAL_PHY_MPLL.reserved.880 = 8922668 0 9
PCIE.PAL.PHY.PAL_PHY_MPLL.clk_req_mux = 8922668 10 10
PCIE.PAL.PHY.PAL_PHY_MPLL.phy_pll_lock = 8922668 11 11
PCIE.PAL.PHY.PAL_PHY_MPLL.reserved.881 = 8922668 12 31
PCIE.PAL.PHY.PHY_PAL_CONFIG.reserved.882 = 8922672 0 4
PCIE.PAL.PHY.PHY_PAL_CONFIG.acjt_lvl = 8922672 5 9
PCIE.PAL.PHY.PHY_PAL_CONFIG.reserved.883 = 8922672 10 11
PCIE.PAL.PHY.PHY_PAL_CONFIG.los_lvl = 8922672 12 16
PCIE.PAL.PHY.PHY_PAL_CONFIG.reserved.884 = 8922672 17 23
PCIE.PAL.PHY.PHY_PAL_CONFIG.use_refclk_alt_root = 8922672 24 24
PCIE.PAL.PHY.PHY_PAL_CONFIG.use_refclk_alt_dev = 8922672 25 25
PCIE.PAL.PHY.PHY_PAL_CONFIG.reserved.885 = 8922672 26 31
PCIE.PAL.PHY.CR.STAT_CTL = 8922676 0 31
PCIE.PAL.PHY.CR.OPCODE_LEN = 8922680 0 31
PCIE.PAL.PHY.CR.ADDRESS = 8922684 0 31
PCIE.PAL.PHY.CR.DATA_0 = 8922688 0 31
PCIE.PAL.PHY.CR.STAT_CTL.status = 8922676 0 7
PCIE.PAL.PHY.CR.STAT_CTL.reserved.886 = 8922676 8 28
PCIE.PAL.PHY.CR.STAT_CTL.busy = 8922676 29 29
PCIE.PAL.PHY.CR.STAT_CTL.go = 8922676 30 30
PCIE.PAL.PHY.CR.STAT_CTL.lock = 8922676 31 31
PCIE.PAL.PHY.CR.OPCODE_LEN.be_length = 8922680 0 15
PCIE.PAL.PHY.CR.OPCODE_LEN.opcode = 8922680 16 30
PCIE.PAL.PHY.CR.OPCODE_LEN.wr = 8922680 31 31
PCIE.PAL.PHY.CR.ADDRESS.address = 8922684 0 31
PCIE.PAL.PHY.CR.DATA_0.wr_rd_data_0 = 8922688 0 31
PCIE.PAL.DBI.STAT_CTL = 8922692 0 31
PCIE.PAL.DBI.OPCODE_LEN = 8922696 0 31
PCIE.PAL.DBI.ADDRESS = 8922700 0 31
PCIE.PAL.DBI.DATA_0 = 8922704 0 31
PCIE.PAL.DBI.STAT_CTL.status = 8922692 0 7
PCIE.PAL.DBI.STAT_CTL.reserved.887 = 8922692 8 28
PCIE.PAL.DBI.STAT_CTL.busy = 8922692 29 29
PCIE.PAL.DBI.STAT_CTL.go = 8922692 30 30
PCIE.PAL.DBI.STAT_CTL.lock = 8922692 31 31
PCIE.PAL.DBI.OPCODE_LEN.be_length = 8922696 0 15
PCIE.PAL.DBI.OPCODE_LEN.opcode = 8922696 16 30
PCIE.PAL.DBI.OPCODE_LEN.wr = 8922696 31 31
PCIE.PAL.DBI.ADDRESS.address = 8922700 0 31
PCIE.PAL.DBI.DATA_0.wr_rd_data_0 = 8922704 0 31
PCIE.PAL.HP.FSM_DBG = 8922708 0 31
PCIE.PAL.HP.PAL_HP_COPY = 8922712 0 31
PCIE.PAL.HP.PAL_HP_CTRL = 8922716 0 31
PCIE.PAL.HP.PAL_MAC_HP_CTL_2 = 8922720 0 31
PCIE.PAL.HP.PAL_DS_PERST_VAL = 8922724 0 31
PCIE.PAL.HP.COPY_SHADOW_TO = 8922728 0 31
PCIE.PAL.HP.FSM_DBG.PAL_HP_FSM_DEBUG = 8922708 0 31
PCIE.PAL.HP.FSM_DBG.PAL_HP_FSM_DEBUG.current_state = 8922708 0 4
PCIE.PAL.HP.FSM_DBG.PAL_HP_FSM_DEBUG.reserved.888 = 8922708 5 7
PCIE.PAL.HP.FSM_DBG.PAL_HP_FSM_DEBUG.next_state_ovrd = 8922708 8 12
PCIE.PAL.HP.FSM_DBG.PAL_HP_FSM_DEBUG.reserved.889 = 8922708 13 15
PCIE.PAL.HP.FSM_DBG.PAL_HP_FSM_DEBUG.fence_state = 8922708 16 20
PCIE.PAL.HP.FSM_DBG.PAL_HP_FSM_DEBUG.force_was_dbi = 8922708 21 21
PCIE.PAL.HP.FSM_DBG.PAL_HP_FSM_DEBUG.reserved.890 = 8922708 22 23
PCIE.PAL.HP.FSM_DBG.PAL_HP_FSM_DEBUG.reserved.891 = 8922708 24 28
PCIE.PAL.HP.FSM_DBG.PAL_HP_FSM_DEBUG.fence_en = 8922708 29 29
PCIE.PAL.HP.FSM_DBG.PAL_HP_FSM_DEBUG.wr_fsm_en = 8922708 30 30
PCIE.PAL.HP.FSM_DBG.PAL_HP_FSM_DEBUG.rd_fsm_en = 8922708 31 31
PCIE.PAL.HP.PAL_HP_COPY.copy_done_sw_2 = 8922712 0 0
PCIE.PAL.HP.PAL_HP_COPY.copy_done_sw_3 = 8922712 1 1
PCIE.PAL.HP.PAL_HP_COPY.copy_done_sw_4 = 8922712 2 2
PCIE.PAL.HP.PAL_HP_COPY.copy_done_ep_func_0 = 8922712 3 3
PCIE.PAL.HP.PAL_HP_COPY.copy_done_ep_func_1 = 8922712 4 4
PCIE.PAL.HP.PAL_HP_COPY.copy_done_ep_func_3 = 8922712 5 5
PCIE.PAL.HP.PAL_HP_COPY.copy_done_all = 8922712 6 6
PCIE.PAL.HP.PAL_HP_COPY.clr_copy_done_sw_2 = 8922712 7 7
PCIE.PAL.HP.PAL_HP_COPY.clr_copy_done_sw_3 = 8922712 8 8
PCIE.PAL.HP.PAL_HP_COPY.clr_copy_done_sw_4 = 8922712 9 9
PCIE.PAL.HP.PAL_HP_COPY.clr_copy_done_ep_func_0 = 8922712 10 10
PCIE.PAL.HP.PAL_HP_COPY.clr_copy_done_ep_func_1 = 8922712 11 11
PCIE.PAL.HP.PAL_HP_COPY.clr_copy_done_ep_func_3 = 8922712 12 12
PCIE.PAL.HP.PAL_HP_COPY.clr_all_copy_done = 8922712 13 13
PCIE.PAL.HP.PAL_HP_COPY.copy_en_sw_2 = 8922712 14 14
PCIE.PAL.HP.PAL_HP_COPY.copy_en_sw_3 = 8922712 15 15
PCIE.PAL.HP.PAL_HP_COPY.copy_en_sw_4 = 8922712 16 16
PCIE.PAL.HP.PAL_HP_COPY.copy_en_ep_func_0 = 8922712 17 17
PCIE.PAL.HP.PAL_HP_COPY.copy_en_ep_func_1 = 8922712 18 18
PCIE.PAL.HP.PAL_HP_COPY.copy_en_ep_func_3 = 8922712 19 19
PCIE.PAL.HP.PAL_HP_COPY.copy_issue_sw_2 = 8922712 20 20
PCIE.PAL.HP.PAL_HP_COPY.copy_issue_sw_3 = 8922712 21 21
PCIE.PAL.HP.PAL_HP_COPY.copy_issue_sw_4 = 8922712 22 22
PCIE.PAL.HP.PAL_HP_COPY.copy_issue_ep_func_0 = 8922712 23 23
PCIE.PAL.HP.PAL_HP_COPY.copy_issue_ep_func_1 = 8922712 24 24
PCIE.PAL.HP.PAL_HP_COPY.copy_issue_ep_func_3 = 8922712 25 25
PCIE.PAL.HP.PAL_HP_COPY.copy_issue_sw_all = 8922712 26 26
PCIE.PAL.HP.PAL_HP_COPY.copy_issue_ep_all = 8922712 27 27
PCIE.PAL.HP.PAL_HP_COPY.copy_issue_all = 8922712 28 28
PCIE.PAL.HP.PAL_HP_COPY.reserved.892 = 8922712 29 31
PCIE.PAL.HP.PAL_HP_CTRL.driver_is_up = 8922716 0 0
PCIE.PAL.HP.PAL_HP_CTRL.driver_is_up_sts = 8922716 1 1
PCIE.PAL.HP.PAL_HP_CTRL.driver_is_up_perst_en = 8922716 2 2
PCIE.PAL.HP.PAL_HP_CTRL.fsm_perst_en = 8922716 3 3
PCIE.PAL.HP.PAL_HP_CTRL.dis_mac_intrf_en = 8922716 4 4
PCIE.PAL.HP.PAL_HP_CTRL.dis_up_mac_intrf_en = 8922716 5 5
PCIE.PAL.HP.PAL_HP_CTRL.dis_dn_mac_intrf_en = 8922716 6 6
PCIE.PAL.HP.PAL_HP_CTRL.dis_up_mac_port_intrf_en = 8922716 7 7
PCIE.PAL.HP.PAL_HP_CTRL.dis_dn_mac_port_intrf_en = 8922716 8 8
PCIE.PAL.HP.PAL_HP_CTRL.wait_mac_clr_en = 8922716 9 9
PCIE.PAL.HP.PAL_HP_CTRL.wait_ds_pcie_link_en = 8922716 10 10
PCIE.PAL.HP.PAL_HP_CTRL.link_perst_en = 8922716 11 11
PCIE.PAL.HP.PAL_HP_CTRL.conf_perst_en = 8922716 12 12
PCIE.PAL.HP.PAL_HP_CTRL.empty_int_en = 8922716 13 13
PCIE.PAL.HP.PAL_HP_CTRL.present_int_en = 8922716 14 14
PCIE.PAL.HP.PAL_HP_CTRL.mac_link_up = 8922716 15 15
PCIE.PAL.HP.PAL_HP_CTRL.issue_empty_int = 8922716 16 16
PCIE.PAL.HP.PAL_HP_CTRL.issue_present_int = 8922716 17 17
PCIE.PAL.HP.PAL_HP_CTRL.issue_cfg_perst = 8922716 18 18
PCIE.PAL.HP.PAL_HP_CTRL.issue_link_perst = 8922716 19 19
PCIE.PAL.HP.PAL_HP_CTRL.cnt_ds_pll_lock_val = 8922716 20 31
PCIE.PAL.HP.PAL_MAC_HP_CTL_2.init_fc_phase_en = 8922720 0 0
PCIE.PAL.HP.PAL_MAC_HP_CTL_2.dis_mac_interface_fix_enable = 8922720 1 1
PCIE.PAL.HP.PAL_MAC_HP_CTL_2.reserved.893 = 8922720 2 31
PCIE.PAL.HP.PAL_DS_PERST_VAL.cnt_ds_perst_val = 8922724 0 15
PCIE.PAL.HP.PAL_DS_PERST_VAL.reserved.894 = 8922724 16 31
PCIE.PAL.HP.COPY_SHADOW_TO.copy_shadow_to = 8922728 0 30
PCIE.PAL.HP.COPY_SHADOW_TO.copy_shadow_to_en = 8922728 31 31
PCIE.PAL.UNIT_ICR.ICC = 8922732 0 31
PCIE.PAL.UNIT_ICR.ICR = 8922736 0 31
PCIE.PAL.UNIT_ICR.ICM = 8922740 0 31
PCIE.PAL.UNIT_ICR.ICS = 8922744 0 31
PCIE.PAL.UNIT_ICR.IMV = 8922748 0 31
PCIE.PAL.UNIT_ICR.IMS = 8922752 0 31
PCIE.PAL.UNIT_ICR.IMC = 8922756 0 31
PCIE.PAL.UNIT_ICR.ICC.hw_vec_0_mode = 8922732 0 0
PCIE.PAL.UNIT_ICR.ICC.hw_vec_1_mode = 8922732 1 1
PCIE.PAL.UNIT_ICR.ICC.hw_vec_2_mode = 8922732 2 2
PCIE.PAL.UNIT_ICR.ICC.hw_vec_3_mode = 8922732 3 3
PCIE.PAL.UNIT_ICR.ICC.perst_assert_mode = 8922732 4 4
PCIE.PAL.UNIT_ICR.ICC.perst_deassert_mode = 8922732 5 5
PCIE.PAL.UNIT_ICR.ICC.hot_reset_assert_mode = 8922732 6 6
PCIE.PAL.UNIT_ICR.ICC.hot_reset_deassert_mode = 8922732 7 7
PCIE.PAL.UNIT_ICR.ICC.sw0_sec_bus_rst_assert_mode = 8922732 8 8
PCIE.PAL.UNIT_ICR.ICC.sw1_sec_bus_rst_assert_mode = 8922732 9 9
PCIE.PAL.UNIT_ICR.ICC.sw2_sec_bus_rst_assert_mode = 8922732 10 10
PCIE.PAL.UNIT_ICR.ICC.dev0_dl_up_mode = 8922732 11 11
PCIE.PAL.UNIT_ICR.ICC.dev1_dl_up_mode = 8922732 12 12
PCIE.PAL.UNIT_ICR.ICC.dev2_dl_up_mode = 8922732 13 13
PCIE.PAL.UNIT_ICR.ICC.dev3_dl_up_mode = 8922732 14 14
PCIE.PAL.UNIT_ICR.ICC.clkreq_assert_mode = 8922732 15 15
PCIE.PAL.UNIT_ICR.ICC.dev0_dl_dn_mode = 8922732 16 16
PCIE.PAL.UNIT_ICR.ICC.dev1_dl_dn_mode = 8922732 17 17
PCIE.PAL.UNIT_ICR.ICC.dev2_dl_dn_mode = 8922732 18 18
PCIE.PAL.UNIT_ICR.ICC.dev3_dl_dn_mode = 8922732 19 19
PCIE.PAL.UNIT_ICR.ICC.clkreq_deassert_mode = 8922732 20 20
PCIE.PAL.UNIT_ICR.ICC.us_dl_up_mode = 8922732 21 21
PCIE.PAL.UNIT_ICR.ICC.us_dl_dn_mode = 8922732 22 22
PCIE.PAL.UNIT_ICR.ICC.rx_q_not_empty_mode = 8922732 23 23
PCIE.PAL.UNIT_ICR.ICC.ep_d3_d0_mode = 8922732 24 24
PCIE.PAL.UNIT_ICR.ICC.ep_flr_pl_active_mode = 8922732 25 25
PCIE.PAL.UNIT_ICR.ICC.ep_bad_eot_mode = 8922732 26 26
PCIE.PAL.UNIT_ICR.ICC.hpal_perst_from_pad_src_n_assert_mode = 8922732 27 27
PCIE.PAL.UNIT_ICR.ICC.hpal_perst_from_pad_src_n_deassert_mode = 8922732 28 28
PCIE.PAL.UNIT_ICR.ICC.ep_enter_d3_mode = 8922732 29 29
PCIE.PAL.UNIT_ICR.ICC.wake_assert_mode = 8922732 30 30
PCIE.PAL.UNIT_ICR.ICC.wake_deassert_mode = 8922732 31 31
PCIE.PAL.UNIT_ICR.ICR.hw_vec_0 = 8922736 0 0
PCIE.PAL.UNIT_ICR.ICR.hw_vec_1 = 8922736 1 1
PCIE.PAL.UNIT_ICR.ICR.hw_vec_2 = 8922736 2 2
PCIE.PAL.UNIT_ICR.ICR.hw_vec_3 = 8922736 3 3
PCIE.PAL.UNIT_ICR.ICR.perst_assert = 8922736 4 4
PCIE.PAL.UNIT_ICR.ICR.perst_deassert = 8922736 5 5
PCIE.PAL.UNIT_ICR.ICR.hot_reset_assert = 8922736 6 6
PCIE.PAL.UNIT_ICR.ICR.hot_reset_deassert = 8922736 7 7
PCIE.PAL.UNIT_ICR.ICR.sw0_sec_bus_rst_assert = 8922736 8 8
PCIE.PAL.UNIT_ICR.ICR.sw1_sec_bus_rst_assert = 8922736 9 9
PCIE.PAL.UNIT_ICR.ICR.sw2_sec_bus_rst_assert = 8922736 10 10
PCIE.PAL.UNIT_ICR.ICR.dev0_dl_up = 8922736 11 11
PCIE.PAL.UNIT_ICR.ICR.dev1_dl_up = 8922736 12 12
PCIE.PAL.UNIT_ICR.ICR.dev2_dl_up = 8922736 13 13
PCIE.PAL.UNIT_ICR.ICR.dev3_dl_up = 8922736 14 14
PCIE.PAL.UNIT_ICR.ICR.clkreq_assert = 8922736 15 15
PCIE.PAL.UNIT_ICR.ICR.dev0_dl_dn = 8922736 16 16
PCIE.PAL.UNIT_ICR.ICR.dev1_dl_dn = 8922736 17 17
PCIE.PAL.UNIT_ICR.ICR.dev2_dl_dn = 8922736 18 18
PCIE.PAL.UNIT_ICR.ICR.dev3_dl_dn = 8922736 19 19
PCIE.PAL.UNIT_ICR.ICR.clkreq_deassert = 8922736 20 20
PCIE.PAL.UNIT_ICR.ICR.us_dl_up = 8922736 21 21
PCIE.PAL.UNIT_ICR.ICR.us_dl_dn = 8922736 22 22
PCIE.PAL.UNIT_ICR.ICR.rx_q_not_empty = 8922736 23 23
PCIE.PAL.UNIT_ICR.ICR.ep_d3_d0 = 8922736 24 24
PCIE.PAL.UNIT_ICR.ICR.ep_flr_pl_active = 8922736 25 25
PCIE.PAL.UNIT_ICR.ICR.ep_bad_eot = 8922736 26 26
PCIE.PAL.UNIT_ICR.ICR.hpal_perst_from_pad_src_n_assert = 8922736 27 27
PCIE.PAL.UNIT_ICR.ICR.hpal_perst_from_pad_src_n_deassert = 8922736 28 28
PCIE.PAL.UNIT_ICR.ICR.ep_enter_d3 = 8922736 29 29
PCIE.PAL.UNIT_ICR.ICR.wake_assert = 8922736 30 30
PCIE.PAL.UNIT_ICR.ICR.wake_deassert = 8922736 31 31
PCIE.PAL.UNIT_ICR.ICM.hw_vec_0_masked = 8922740 0 0
PCIE.PAL.UNIT_ICR.ICM.hw_vec_1_masked = 8922740 1 1
PCIE.PAL.UNIT_ICR.ICM.hw_vec_2_masked = 8922740 2 2
PCIE.PAL.UNIT_ICR.ICM.hw_vec_3_masked = 8922740 3 3
PCIE.PAL.UNIT_ICR.ICM.perst_assert_masked = 8922740 4 4
PCIE.PAL.UNIT_ICR.ICM.perst_deassert_masked = 8922740 5 5
PCIE.PAL.UNIT_ICR.ICM.hot_reset_assert_masked = 8922740 6 6
PCIE.PAL.UNIT_ICR.ICM.hot_reset_deassert_masked = 8922740 7 7
PCIE.PAL.UNIT_ICR.ICM.sw0_sec_bus_rst_assert_masked = 8922740 8 8
PCIE.PAL.UNIT_ICR.ICM.sw1_sec_bus_rst_assert_masked = 8922740 9 9
PCIE.PAL.UNIT_ICR.ICM.sw2_sec_bus_rst_assert_masked = 8922740 10 10
PCIE.PAL.UNIT_ICR.ICM.dev0_dl_up_masked = 8922740 11 11
PCIE.PAL.UNIT_ICR.ICM.dev1_dl_up_masked = 8922740 12 12
PCIE.PAL.UNIT_ICR.ICM.dev2_dl_up_masked = 8922740 13 13
PCIE.PAL.UNIT_ICR.ICM.dev3_dl_up_masked = 8922740 14 14
PCIE.PAL.UNIT_ICR.ICM.clkreq_assert_masked = 8922740 15 15
PCIE.PAL.UNIT_ICR.ICM.dev0_dl_dn_masked = 8922740 16 16
PCIE.PAL.UNIT_ICR.ICM.dev1_dl_dn_masked = 8922740 17 17
PCIE.PAL.UNIT_ICR.ICM.dev2_dl_dn_masked = 8922740 18 18
PCIE.PAL.UNIT_ICR.ICM.dev3_dl_dn_masked = 8922740 19 19
PCIE.PAL.UNIT_ICR.ICM.clkreq_deassert_masked = 8922740 20 20
PCIE.PAL.UNIT_ICR.ICM.us_dl_up_masked = 8922740 21 21
PCIE.PAL.UNIT_ICR.ICM.us_dl_dn_masked = 8922740 22 22
PCIE.PAL.UNIT_ICR.ICM.rx_q_not_empty_masked = 8922740 23 23
PCIE.PAL.UNIT_ICR.ICM.ep_d3_d0_masked = 8922740 24 24
PCIE.PAL.UNIT_ICR.ICM.ep_flr_pl_active_masked = 8922740 25 25
PCIE.PAL.UNIT_ICR.ICM.ep_bad_eot_masked = 8922740 26 26
PCIE.PAL.UNIT_ICR.ICM.hpal_perst_from_pad_src_n_assert_masked = 8922740 27 27
PCIE.PAL.UNIT_ICR.ICM.hpal_perst_from_pad_src_n_deassert_masked = 8922740 28 28
PCIE.PAL.UNIT_ICR.ICM.ep_enter_d3_masked = 8922740 29 29
PCIE.PAL.UNIT_ICR.ICM.wake_assert_masked = 8922740 30 30
PCIE.PAL.UNIT_ICR.ICM.wake_deassert_masked = 8922740 31 31
PCIE.PAL.UNIT_ICR.ICS.set_hw_vec_0 = 8922744 0 0
PCIE.PAL.UNIT_ICR.ICS.set_hw_vec_1 = 8922744 1 1
PCIE.PAL.UNIT_ICR.ICS.set_hw_vec_2 = 8922744 2 2
PCIE.PAL.UNIT_ICR.ICS.set_hw_vec_3 = 8922744 3 3
PCIE.PAL.UNIT_ICR.ICS.set_perst_assert = 8922744 4 4
PCIE.PAL.UNIT_ICR.ICS.set_perst_deassert = 8922744 5 5
PCIE.PAL.UNIT_ICR.ICS.set_hot_reset_assert = 8922744 6 6
PCIE.PAL.UNIT_ICR.ICS.set_hot_reset_deassert = 8922744 7 7
PCIE.PAL.UNIT_ICR.ICS.set_sw0_sec_bus_rst_assert = 8922744 8 8
PCIE.PAL.UNIT_ICR.ICS.set_sw1_sec_bus_rst_assert = 8922744 9 9
PCIE.PAL.UNIT_ICR.ICS.set_sw2_sec_bus_rst_assert = 8922744 10 10
PCIE.PAL.UNIT_ICR.ICS.set_dev0_dl_up = 8922744 11 11
PCIE.PAL.UNIT_ICR.ICS.set_dev1_dl_up = 8922744 12 12
PCIE.PAL.UNIT_ICR.ICS.set_dev2_dl_up = 8922744 13 13
PCIE.PAL.UNIT_ICR.ICS.set_dev3_dl_up = 8922744 14 14
PCIE.PAL.UNIT_ICR.ICS.set_clkreq_assert = 8922744 15 15
PCIE.PAL.UNIT_ICR.ICS.set_dev0_dl_dn = 8922744 16 16
PCIE.PAL.UNIT_ICR.ICS.set_dev1_dl_dn = 8922744 17 17
PCIE.PAL.UNIT_ICR.ICS.set_dev2_dl_dn = 8922744 18 18
PCIE.PAL.UNIT_ICR.ICS.set_dev3_dl_dn = 8922744 19 19
PCIE.PAL.UNIT_ICR.ICS.set_clkreq_deassert = 8922744 20 20
PCIE.PAL.UNIT_ICR.ICS.set_us_dl_up = 8922744 21 21
PCIE.PAL.UNIT_ICR.ICS.set_us_dl_dn = 8922744 22 22
PCIE.PAL.UNIT_ICR.ICS.set_rx_q_not_empty = 8922744 23 23
PCIE.PAL.UNIT_ICR.ICS.set_ep_d3_d0 = 8922744 24 24
PCIE.PAL.UNIT_ICR.ICS.set_ep_flr_pl_active = 8922744 25 25
PCIE.PAL.UNIT_ICR.ICS.set_ep_bad_eot = 8922744 26 26
PCIE.PAL.UNIT_ICR.ICS.set_hpal_perst_from_pad_src_n_assert = 8922744 27 27
PCIE.PAL.UNIT_ICR.ICS.set_hpal_perst_from_pad_src_n_deassert = 8922744 28 28
PCIE.PAL.UNIT_ICR.ICS.set_ep_enter_d3 = 8922744 29 29
PCIE.PAL.UNIT_ICR.ICS.set_wake_assert = 8922744 30 30
PCIE.PAL.UNIT_ICR.ICS.set_wake_deassert = 8922744 31 31
PCIE.PAL.UNIT_ICR.IMV.mask_hw_vec_0 = 8922748 0 0
PCIE.PAL.UNIT_ICR.IMV.mask_hw_vec_1 = 8922748 1 1
PCIE.PAL.UNIT_ICR.IMV.mask_hw_vec_2 = 8922748 2 2
PCIE.PAL.UNIT_ICR.IMV.mask_hw_vec_3 = 8922748 3 3
PCIE.PAL.UNIT_ICR.IMV.mask_perst_assert = 8922748 4 4
PCIE.PAL.UNIT_ICR.IMV.mask_perst_deassert = 8922748 5 5
PCIE.PAL.UNIT_ICR.IMV.mask_hot_remask_assert = 8922748 6 6
PCIE.PAL.UNIT_ICR.IMV.mask_hot_remask_deassert = 8922748 7 7
PCIE.PAL.UNIT_ICR.IMV.mask_sw0_sec_bus_rst_assert = 8922748 8 8
PCIE.PAL.UNIT_ICR.IMV.mask_sw1_sec_bus_rst_assert = 8922748 9 9
PCIE.PAL.UNIT_ICR.IMV.mask_sw2_sec_bus_rst_assert = 8922748 10 10
PCIE.PAL.UNIT_ICR.IMV.mask_dev0_dl_up = 8922748 11 11
PCIE.PAL.UNIT_ICR.IMV.mask_dev1_dl_up = 8922748 12 12
PCIE.PAL.UNIT_ICR.IMV.mask_dev2_dl_up = 8922748 13 13
PCIE.PAL.UNIT_ICR.IMV.mask_dev3_dl_up = 8922748 14 14
PCIE.PAL.UNIT_ICR.IMV.mask_clkreq_assert = 8922748 15 15
PCIE.PAL.UNIT_ICR.IMV.mask_dev0_dl_dn = 8922748 16 16
PCIE.PAL.UNIT_ICR.IMV.mask_dev1_dl_dn = 8922748 17 17
PCIE.PAL.UNIT_ICR.IMV.mask_dev2_dl_dn = 8922748 18 18
PCIE.PAL.UNIT_ICR.IMV.mask_dev3_dl_dn = 8922748 19 19
PCIE.PAL.UNIT_ICR.IMV.mask_clkreq_deassert = 8922748 20 20
PCIE.PAL.UNIT_ICR.IMV.mask_us_dl_up = 8922748 21 21
PCIE.PAL.UNIT_ICR.IMV.mask_us_dl_dn = 8922748 22 22
PCIE.PAL.UNIT_ICR.IMV.mask_rx_q_not_empty = 8922748 23 23
PCIE.PAL.UNIT_ICR.IMV.mask_ep_d3_d0 = 8922748 24 24
PCIE.PAL.UNIT_ICR.IMV.mask_ep_flr_pl_active = 8922748 25 25
PCIE.PAL.UNIT_ICR.IMV.mask_ep_bad_eot = 8922748 26 26
PCIE.PAL.UNIT_ICR.IMV.mask_hpal_perst_from_pad_src_n_assert = 8922748 27 27
PCIE.PAL.UNIT_ICR.IMV.mask_hpal_perst_from_pad_src_n_deassert = 8922748 28 28
PCIE.PAL.UNIT_ICR.IMV.mask_ep_enter_d3 = 8922748 29 29
PCIE.PAL.UNIT_ICR.IMV.mask_wake_assert = 8922748 30 30
PCIE.PAL.UNIT_ICR.IMV.mask_wake_deassert = 8922748 31 31
PCIE.PAL.UNIT_ICR.IMS.mask_hw_vec_0_set = 8922752 0 0
PCIE.PAL.UNIT_ICR.IMS.mask_hw_vec_1_set = 8922752 1 1
PCIE.PAL.UNIT_ICR.IMS.mask_hw_vec_2_set = 8922752 2 2
PCIE.PAL.UNIT_ICR.IMS.mask_hw_vec_3_set = 8922752 3 3
PCIE.PAL.UNIT_ICR.IMS.mask_perst_assert_set = 8922752 4 4
PCIE.PAL.UNIT_ICR.IMS.mask_perst_deassert_set = 8922752 5 5
PCIE.PAL.UNIT_ICR.IMS.mask_hot_remask_assert_set = 8922752 6 6
PCIE.PAL.UNIT_ICR.IMS.mask_hot_remask_deassert_set = 8922752 7 7
PCIE.PAL.UNIT_ICR.IMS.mask_sw0_sec_bus_rst_assert_set = 8922752 8 8
PCIE.PAL.UNIT_ICR.IMS.mask_sw1_sec_bus_rst_assert_set = 8922752 9 9
PCIE.PAL.UNIT_ICR.IMS.mask_sw2_sec_bus_rst_assert_set = 8922752 10 10
PCIE.PAL.UNIT_ICR.IMS.mask_dev0_dl_up_set = 8922752 11 11
PCIE.PAL.UNIT_ICR.IMS.mask_dev1_dl_up_set = 8922752 12 12
PCIE.PAL.UNIT_ICR.IMS.mask_dev2_dl_up_set = 8922752 13 13
PCIE.PAL.UNIT_ICR.IMS.mask_dev3_dl_up_set = 8922752 14 14
PCIE.PAL.UNIT_ICR.IMS.mask_clkreq_assert_set = 8922752 15 15
PCIE.PAL.UNIT_ICR.IMS.mask_dev0_dl_dn_set = 8922752 16 16
PCIE.PAL.UNIT_ICR.IMS.mask_dev1_dl_dn_set = 8922752 17 17
PCIE.PAL.UNIT_ICR.IMS.mask_dev2_dl_dn_set = 8922752 18 18
PCIE.PAL.UNIT_ICR.IMS.mask_dev3_dl_dn_set = 8922752 19 19
PCIE.PAL.UNIT_ICR.IMS.mask_clkreq_deassert_set = 8922752 20 20
PCIE.PAL.UNIT_ICR.IMS.mask_us_dl_up_set = 8922752 21 21
PCIE.PAL.UNIT_ICR.IMS.mask_us_dl_dn_set = 8922752 22 22
PCIE.PAL.UNIT_ICR.IMS.mask_rx_q_not_empty_set = 8922752 23 23
PCIE.PAL.UNIT_ICR.IMS.mask_set_ep_d3_d0_set = 8922752 24 24
PCIE.PAL.UNIT_ICR.IMS.mask_ep_flr_pl_active_set = 8922752 25 25
PCIE.PAL.UNIT_ICR.IMS.mask_ep_bad_eot_set = 8922752 26 26
PCIE.PAL.UNIT_ICR.IMS.mask_hpal_perst_from_pad_src_n_assert_set = 8922752 27 27
PCIE.PAL.UNIT_ICR.IMS.mask_hpal_perst_from_pad_src_n_deassert_set = 8922752 28 28
PCIE.PAL.UNIT_ICR.IMS.mask_ep_enter_d3_set = 8922752 29 29
PCIE.PAL.UNIT_ICR.IMS.mask_wake_assert_set = 8922752 30 30
PCIE.PAL.UNIT_ICR.IMS.mask_wake_deassert_set = 8922752 31 31
PCIE.PAL.UNIT_ICR.IMC.mask_hw_vec_0_clr = 8922756 0 0
PCIE.PAL.UNIT_ICR.IMC.mask_hw_vec_1_clr = 8922756 1 1
PCIE.PAL.UNIT_ICR.IMC.mask_hw_vec_2_clr = 8922756 2 2
PCIE.PAL.UNIT_ICR.IMC.mask_hw_vec_3_clr = 8922756 3 3
PCIE.PAL.UNIT_ICR.IMC.mask_perst_assert_clr = 8922756 4 4
PCIE.PAL.UNIT_ICR.IMC.mask_perst_deassert_clr = 8922756 5 5
PCIE.PAL.UNIT_ICR.IMC.mask_hot_remask_assert_clr = 8922756 6 6
PCIE.PAL.UNIT_ICR.IMC.mask_hot_remask_deassert_clr = 8922756 7 7
PCIE.PAL.UNIT_ICR.IMC.mask_sw0_sec_bus_rst_assert_clr = 8922756 8 8
PCIE.PAL.UNIT_ICR.IMC.mask_sw1_sec_bus_rst_assert_clr = 8922756 9 9
PCIE.PAL.UNIT_ICR.IMC.mask_sw2_sec_bus_rst_assert_clr = 8922756 10 10
PCIE.PAL.UNIT_ICR.IMC.mask_dev0_dl_up_clr = 8922756 11 11
PCIE.PAL.UNIT_ICR.IMC.mask_dev1_dl_up_clr = 8922756 12 12
PCIE.PAL.UNIT_ICR.IMC.mask_dev2_dl_up_clr = 8922756 13 13
PCIE.PAL.UNIT_ICR.IMC.mask_dev3_dl_up_clr = 8922756 14 14
PCIE.PAL.UNIT_ICR.IMC.mask_clkreq_assert_clk = 8922756 15 15
PCIE.PAL.UNIT_ICR.IMC.mask_dev0_dl_dn_clr = 8922756 16 16
PCIE.PAL.UNIT_ICR.IMC.mask_dev1_dl_dn_clr = 8922756 17 17
PCIE.PAL.UNIT_ICR.IMC.mask_dev2_dl_dn_clr = 8922756 18 18
PCIE.PAL.UNIT_ICR.IMC.mask_dev3_dl_dn_clr = 8922756 19 19
PCIE.PAL.UNIT_ICR.IMC.mask_clkreq_assert_clr = 8922756 20 20
PCIE.PAL.UNIT_ICR.IMC.mask_us_dl_up_clr = 8922756 21 21
PCIE.PAL.UNIT_ICR.IMC.mask_us_dl_dn_clr = 8922756 22 22
PCIE.PAL.UNIT_ICR.IMC.mask_rx_q_not_empty_clr = 8922756 23 23
PCIE.PAL.UNIT_ICR.IMC.mask_ep_d3_d0_clr = 8922756 24 24
PCIE.PAL.UNIT_ICR.IMC.mask_ep_flr_pl_active_clr = 8922756 25 25
PCIE.PAL.UNIT_ICR.IMC.mask_ep_bad_eot_clr = 8922756 26 26
PCIE.PAL.UNIT_ICR.IMC.mask_hpal_perst_from_pad_src_n_assert_clr = 8922756 27 27
PCIE.PAL.UNIT_ICR.IMC.mask_hpal_perst_from_pad_src_n_deassert_clr = 8922756 28 28
PCIE.PAL.UNIT_ICR.IMC.mask_ep_enter_d3_clr = 8922756 29 29
PCIE.PAL.UNIT_ICR.IMC.mask_wake_assert_clr = 8922756 30 30
PCIE.PAL.UNIT_ICR.IMC.mask_wake_deassert_clr = 8922756 31 31
PCIE.PAL.UNIT_ICR_DEBUG.ICC = 8922760 0 31
PCIE.PAL.UNIT_ICR_DEBUG.ICR = 8922764 0 31
PCIE.PAL.UNIT_ICR_DEBUG.ICM = 8922768 0 31
PCIE.PAL.UNIT_ICR_DEBUG.ICS = 8922772 0 31
PCIE.PAL.UNIT_ICR_DEBUG.IMV = 8922776 0 31
PCIE.PAL.UNIT_ICR_DEBUG.IMS = 8922780 0 31
PCIE.PAL.UNIT_ICR_DEBUG.IMC = 8922784 0 31
PCIE.PAL.UNIT_ICR_DEBUG.ICC.port0_tx_fifo_pcpl_full_int_mode = 8922760 0 0
PCIE.PAL.UNIT_ICR_DEBUG.ICC.port0_tx_fifo_np_full_int_mode = 8922760 1 1
PCIE.PAL.UNIT_ICR_DEBUG.ICC.port0_tx_fifo_cm_full_int_mode = 8922760 2 2
PCIE.PAL.UNIT_ICR_DEBUG.ICC.port1_tx_fifo_pcpl_full_int_mode = 8922760 3 3
PCIE.PAL.UNIT_ICR_DEBUG.ICC.us_enter_d3_int_mode = 8922760 4 4
PCIE.PAL.UNIT_ICR_DEBUG.ICC.us_exit_d3_int_mode = 8922760 5 5
PCIE.PAL.UNIT_ICR_DEBUG.ICC.port2_tx_fifo_pcpl_full_int_mode = 8922760 6 6
PCIE.PAL.UNIT_ICR_DEBUG.ICC.ep_nempty_int_mode = 8922760 7 7
PCIE.PAL.UNIT_ICR_DEBUG.ICC.fw_read_rdy_int_mode = 8922760 8 8
PCIE.PAL.UNIT_ICR_DEBUG.ICC.port0_rx_fifo_pcpl_full_int_mode = 8922760 9 9
PCIE.PAL.UNIT_ICR_DEBUG.ICC.port0_rx_fifo_np_full_int_mode = 8922760 10 10
PCIE.PAL.UNIT_ICR_DEBUG.ICC.port0_rx_fifo_cm_full_int_mode = 8922760 11 11
PCIE.PAL.UNIT_ICR_DEBUG.ICC.port1_rx_fifo_pcpl_full_int_mode = 8922760 12 12
PCIE.PAL.UNIT_ICR_DEBUG.ICC.port1_rx_fifo_np_full_int_mode = 8922760 13 13
PCIE.PAL.UNIT_ICR_DEBUG.ICC.driver_is_up_int_mode = 8922760 14 14
PCIE.PAL.UNIT_ICR_DEBUG.ICC.port2_rx_fifo_pcpl_full_int_mode = 8922760 15 15
PCIE.PAL.UNIT_ICR_DEBUG.ICC.port0_link_speed_change_int_mode = 8922760 16 16
PCIE.PAL.UNIT_ICR_DEBUG.ICC.port1_link_speed_change_int_mode = 8922760 17 17
PCIE.PAL.UNIT_ICR_DEBUG.ICC.tx_pcpl_fifo_full_int_mode = 8922760 18 18
PCIE.PAL.UNIT_ICR_DEBUG.ICC.tx_np_fifo_full_int_mode = 8922760 19 19
PCIE.PAL.UNIT_ICR_DEBUG.ICC.tx_cm_fifo_full_int_mode = 8922760 20 20
PCIE.PAL.UNIT_ICR_DEBUG.ICC.port0_pkt_cnt_int_mode = 8922760 21 21
PCIE.PAL.UNIT_ICR_DEBUG.ICC.port1_pkt_cnt_int_mode = 8922760 22 22
PCIE.PAL.UNIT_ICR_DEBUG.ICC.port2_pkt_cnt_int_mode = 8922760 23 23
PCIE.PAL.UNIT_ICR_DEBUG.ICC.pll_lock_assert_int_mode = 8922760 24 24
PCIE.PAL.UNIT_ICR_DEBUG.ICC.pll_lock_deassert_int_mode = 8922760 25 25
PCIE.PAL.UNIT_ICR_DEBUG.ICC.l1_enter_int_mode = 8922760 26 26
PCIE.PAL.UNIT_ICR_DEBUG.ICC.l1_exit_int_mode = 8922760 27 27
PCIE.PAL.UNIT_ICR_DEBUG.ICC.l23_enter_int_mode = 8922760 28 28
PCIE.PAL.UNIT_ICR_DEBUG.ICC.l23_exit_int_mode = 8922760 29 29
PCIE.PAL.UNIT_ICR_DEBUG.ICC.rx_pcpl_pkt_cntr_int_mode = 8922760 30 30
PCIE.PAL.UNIT_ICR_DEBUG.ICC.rx_np_pkt_cntr_int_mode = 8922760 31 31
PCIE.PAL.UNIT_ICR_DEBUG.ICR.port0_tx_fifo_pcpl_full_int = 8922764 0 0
PCIE.PAL.UNIT_ICR_DEBUG.ICR.port0_tx_fifo_np_full_int = 8922764 1 1
PCIE.PAL.UNIT_ICR_DEBUG.ICR.port0_tx_fifo_cm_full_int = 8922764 2 2
PCIE.PAL.UNIT_ICR_DEBUG.ICR.port1_tx_fifo_pcpl_full_int = 8922764 3 3
PCIE.PAL.UNIT_ICR_DEBUG.ICR.us_enter_d3_int = 8922764 4 4
PCIE.PAL.UNIT_ICR_DEBUG.ICR.us_exit_d3_int = 8922764 5 5
PCIE.PAL.UNIT_ICR_DEBUG.ICR.port2_tx_fifo_pcpl_full_int = 8922764 6 6
PCIE.PAL.UNIT_ICR_DEBUG.ICR.ep_nempty_int = 8922764 7 7
PCIE.PAL.UNIT_ICR_DEBUG.ICR.fw_read_rdy_int = 8922764 8 8
PCIE.PAL.UNIT_ICR_DEBUG.ICR.port0_rx_fifo_pcpl_full_int = 8922764 9 9
PCIE.PAL.UNIT_ICR_DEBUG.ICR.port0_rx_fifo_np_full_int = 8922764 10 10
PCIE.PAL.UNIT_ICR_DEBUG.ICR.port0_rx_fifo_cm_full_int = 8922764 11 11
PCIE.PAL.UNIT_ICR_DEBUG.ICR.port1_rx_fifo_pcpl_full_int = 8922764 12 12
PCIE.PAL.UNIT_ICR_DEBUG.ICR.port1_rx_fifo_np_full_int = 8922764 13 13
PCIE.PAL.UNIT_ICR_DEBUG.ICR.driver_is_up_int = 8922764 14 14
PCIE.PAL.UNIT_ICR_DEBUG.ICR.port2_rx_fifo_pcpl_full_int = 8922764 15 15
PCIE.PAL.UNIT_ICR_DEBUG.ICR.port0_link_speed_change_int = 8922764 16 16
PCIE.PAL.UNIT_ICR_DEBUG.ICR.port1_link_speed_change_int = 8922764 17 17
PCIE.PAL.UNIT_ICR_DEBUG.ICR.tx_pcpl_fifo_full_int = 8922764 18 18
PCIE.PAL.UNIT_ICR_DEBUG.ICR.tx_np_fifo_full_int = 8922764 19 19
PCIE.PAL.UNIT_ICR_DEBUG.ICR.tx_cm_fifo_full_int = 8922764 20 20
PCIE.PAL.UNIT_ICR_DEBUG.ICR.port0_pkt_cnt_int = 8922764 21 21
PCIE.PAL.UNIT_ICR_DEBUG.ICR.port1_pkt_cnt_int = 8922764 22 22
PCIE.PAL.UNIT_ICR_DEBUG.ICR.port2_pkt_cnt_int = 8922764 23 23
PCIE.PAL.UNIT_ICR_DEBUG.ICR.pll_lock_assert_int = 8922764 24 24
PCIE.PAL.UNIT_ICR_DEBUG.ICR.pll_lock_deassert_int = 8922764 25 25
PCIE.PAL.UNIT_ICR_DEBUG.ICR.l1_enter_int = 8922764 26 26
PCIE.PAL.UNIT_ICR_DEBUG.ICR.l1_exit_int = 8922764 27 27
PCIE.PAL.UNIT_ICR_DEBUG.ICR.l23_enter_int = 8922764 28 28
PCIE.PAL.UNIT_ICR_DEBUG.ICR.l23_exit_int = 8922764 29 29
PCIE.PAL.UNIT_ICR_DEBUG.ICR.rx_pcpl_pkt_cntr_int = 8922764 30 30
PCIE.PAL.UNIT_ICR_DEBUG.ICR.rx_np_pkt_cntr_int = 8922764 31 31
PCIE.PAL.UNIT_ICR_DEBUG.ICM.port0_tx_fifo_pcpl_full_int_masked = 8922768 0 0
PCIE.PAL.UNIT_ICR_DEBUG.ICM.port0_tx_fifo_np_full_int_masked = 8922768 1 1
PCIE.PAL.UNIT_ICR_DEBUG.ICM.port0_tx_fifo_cm_full_int_masked = 8922768 2 2
PCIE.PAL.UNIT_ICR_DEBUG.ICM.port1_tx_fifo_pcpl_full_int_masked = 8922768 3 3
PCIE.PAL.UNIT_ICR_DEBUG.ICM.us_enter_d3_int_masked = 8922768 4 4
PCIE.PAL.UNIT_ICR_DEBUG.ICM.us_exit_d3_int_masked = 8922768 5 5
PCIE.PAL.UNIT_ICR_DEBUG.ICM.port2_tx_fifo_pcpl_full_int_masked = 8922768 6 6
PCIE.PAL.UNIT_ICR_DEBUG.ICM.ep_nempty_int_masked = 8922768 7 7
PCIE.PAL.UNIT_ICR_DEBUG.ICM.fw_read_rdy_int_masked = 8922768 8 8
PCIE.PAL.UNIT_ICR_DEBUG.ICM.port0_rx_fifo_pcpl_full_int_masked = 8922768 9 9
PCIE.PAL.UNIT_ICR_DEBUG.ICM.port0_rx_fifo_np_full_int_masked = 8922768 10 10
PCIE.PAL.UNIT_ICR_DEBUG.ICM.port0_rx_fifo_cm_full_int_masked = 8922768 11 11
PCIE.PAL.UNIT_ICR_DEBUG.ICM.port1_rx_fifo_pcpl_full_int_masked = 8922768 12 12
PCIE.PAL.UNIT_ICR_DEBUG.ICM.port1_rx_fifo_np_full_int_masked = 8922768 13 13
PCIE.PAL.UNIT_ICR_DEBUG.ICM.driver_is_up_int_masked = 8922768 14 14
PCIE.PAL.UNIT_ICR_DEBUG.ICM.port2_rx_fifo_pcpl_full_int_masked = 8922768 15 15
PCIE.PAL.UNIT_ICR_DEBUG.ICM.port0_link_speed_change_int_masked = 8922768 16 16
PCIE.PAL.UNIT_ICR_DEBUG.ICM.port1_link_speed_change_int_masked = 8922768 17 17
PCIE.PAL.UNIT_ICR_DEBUG.ICM.tx_pcpl_fifo_full_int_masked = 8922768 18 18
PCIE.PAL.UNIT_ICR_DEBUG.ICM.tx_np_fifo_full_int_masked = 8922768 19 19
PCIE.PAL.UNIT_ICR_DEBUG.ICM.tx_cm_fifo_full_int_masked = 8922768 20 20
PCIE.PAL.UNIT_ICR_DEBUG.ICM.port0_pkt_cnt_int_masked = 8922768 21 21
PCIE.PAL.UNIT_ICR_DEBUG.ICM.port1_pkt_cnt_int_masked = 8922768 22 22
PCIE.PAL.UNIT_ICR_DEBUG.ICM.port2_pkt_cnt_int_masked = 8922768 23 23
PCIE.PAL.UNIT_ICR_DEBUG.ICM.pll_lock_assert_int_masked = 8922768 24 24
PCIE.PAL.UNIT_ICR_DEBUG.ICM.pll_lock_deassert_int_masked = 8922768 25 25
PCIE.PAL.UNIT_ICR_DEBUG.ICM.l1_enter_int_masked = 8922768 26 26
PCIE.PAL.UNIT_ICR_DEBUG.ICM.l1_exit_int_masked = 8922768 27 27
PCIE.PAL.UNIT_ICR_DEBUG.ICM.l23_enter_int_masked = 8922768 28 28
PCIE.PAL.UNIT_ICR_DEBUG.ICM.l23_exit_int_masked = 8922768 29 29
PCIE.PAL.UNIT_ICR_DEBUG.ICM.rx_pcpl_pkt_cntr_int_masked = 8922768 30 30
PCIE.PAL.UNIT_ICR_DEBUG.ICM.rx_np_pkt_cntr_int_masked = 8922768 31 31
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_port0_tx_fifo_pcpl_full_int = 8922772 0 0
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_port0_tx_fifo_np_full_int = 8922772 1 1
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_port0_tx_fifo_cm_full_int = 8922772 2 2
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_port1_tx_fifo_pcpl_full_int = 8922772 3 3
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_us_enter_d3_int = 8922772 4 4
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_us_exit_d3_int = 8922772 5 5
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_port2_tx_fifo_pcpl_full_int = 8922772 6 6
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_ep_nempty_int = 8922772 7 7
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_fw_read_rdy_int = 8922772 8 8
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_port0_rx_fifo_pcpl_full_int = 8922772 9 9
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_port0_rx_fifo_np_full_int = 8922772 10 10
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_port0_rx_fifo_cm_full_int = 8922772 11 11
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_port1_rx_fifo_pcpl_full_int = 8922772 12 12
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_port1_rx_fifo_np_full_int = 8922772 13 13
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_driver_is_up_int = 8922772 14 14
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_port2_rx_fifo_pcpl_full_int = 8922772 15 15
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_port0_link_speed_change_int = 8922772 16 16
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_port1_link_speed_change_int = 8922772 17 17
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_tx_pcpl_fifo_full_int = 8922772 18 18
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_tx_np_fifo_full_int = 8922772 19 19
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_tx_cm_fifo_full_int = 8922772 20 20
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_port0_pkt_cnt_int = 8922772 21 21
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_port1_pkt_cnt_int = 8922772 22 22
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_port2_pkt_cnt_int = 8922772 23 23
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_pll_lock_assert_int = 8922772 24 24
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_pll_lock_deassert_int = 8922772 25 25
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_l1_enter_int = 8922772 26 26
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_l1_exit_int = 8922772 27 27
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_l23_enter_int = 8922772 28 28
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_l23_exit_int = 8922772 29 29
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_rx_pcpl_pkt_cntr_int = 8922772 30 30
PCIE.PAL.UNIT_ICR_DEBUG.ICS.set_rx_np_pkt_cntr_int = 8922772 31 31
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_port0_tx_fifo_pcpl_full_int = 8922776 0 0
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_port0_tx_fifo_np_full_int = 8922776 1 1
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_port0_tx_fifo_cm_full_int = 8922776 2 2
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_port1_tx_fifo_pcpl_full_int = 8922776 3 3
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_us_enter_d3_int = 8922776 4 4
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_us_exit_d3_int = 8922776 5 5
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_port2_tx_fifo_pcpl_full_int = 8922776 6 6
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_ep_nempty_int = 8922776 7 7
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_fw_read_rdy_int = 8922776 8 8
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_port0_rx_fifo_pcpl_full_int = 8922776 9 9
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_port0_rx_fifo_np_full_int = 8922776 10 10
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_port0_rx_fifo_cm_full_int = 8922776 11 11
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_port1_rx_fifo_pcpl_full_int = 8922776 12 12
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_port1_rx_fifo_np_full_int = 8922776 13 13
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_driver_is_up_int = 8922776 14 14
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_port2_rx_fifo_pcpl_full_int = 8922776 15 15
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_port0_link_speed_change_int = 8922776 16 16
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_port1_link_speed_change_int = 8922776 17 17
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_tx_pcpl_fifo_full_int = 8922776 18 18
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_tx_np_fifo_full_int = 8922776 19 19
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_tx_cm_fifo_full_int = 8922776 20 20
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_port0_pkt_cnt_int = 8922776 21 21
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_port1_pkt_cnt_int = 8922776 22 22
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_port2_pkt_cnt_int = 8922776 23 23
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_pll_lock_assert_int = 8922776 24 24
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_pll_lock_deassert_int = 8922776 25 25
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_l1_enter_int = 8922776 26 26
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_l1_exit_int = 8922776 27 27
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_l23_enter_int = 8922776 28 28
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_l23_exit_int = 8922776 29 29
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_rx_pcpl_pkt_cntr_int = 8922776 30 30
PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_rx_np_pkt_cntr_int = 8922776 31 31
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_port0_tx_fifo_pcpl_full_int_set = 8922780 0 0
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_port0_tx_fifo_np_full_int_set = 8922780 1 1
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_port0_tx_fifo_cm_full_int_set = 8922780 2 2
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_port1_tx_fifo_pcpl_full_int_set = 8922780 3 3
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_us_enter_d3_int_set = 8922780 4 4
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_us_exit_d3_int_set = 8922780 5 5
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_port2_tx_fifo_pcpl_full_int_set = 8922780 6 6
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_ep_nempty_int_set = 8922780 7 7
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_fw_read_rdy_int_set = 8922780 8 8
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_port0_rx_fifo_pcpl_full_int_set = 8922780 9 9
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_port0_rx_fifo_np_full_int_set = 8922780 10 10
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_port0_rx_fifo_cm_full_int_set = 8922780 11 11
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_port1_rx_fifo_pcpl_full_int_set = 8922780 12 12
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_port1_rx_fifo_np_full_int_set = 8922780 13 13
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_driver_is_up_int_set = 8922780 14 14
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_port2_rx_fifo_pcpl_full_int_set = 8922780 15 15
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_port0_link_speed_change_int_set = 8922780 16 16
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_port1_link_speed_change_int_set = 8922780 17 17
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_tx_pcpl_fifo_full_int_set = 8922780 18 18
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_tx_np_fifo_full_int_set = 8922780 19 19
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_tx_cm_fifo_full_int_set = 8922780 20 20
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_port0_pkt_cnt_int_set = 8922780 21 21
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_port1_pkt_cnt_int_set = 8922780 22 22
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_port2_pkt_cnt_int_set = 8922780 23 23
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_pll_lock_assert_int_set = 8922780 24 24
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_pll_lock_deassert_int_set = 8922780 25 25
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_l1_enter_int_set = 8922780 26 26
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_l1_exit_int_set = 8922780 27 27
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_l23_enter_int_set = 8922780 28 28
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_l23_exit_int_set = 8922780 29 29
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_rx_pcpl_pkt_cntr_int_set = 8922780 30 30
PCIE.PAL.UNIT_ICR_DEBUG.IMS.mask_rx_np_pkt_cntr_int_set = 8922780 31 31
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_port0_tx_fifo_pcpl_full_int_clr = 8922784 0 0
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_port0_tx_fifo_np_full_int_clr = 8922784 1 1
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_port0_tx_fifo_cm_full_int_clr = 8922784 2 2
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_port1_tx_fifo_pcpl_full_int_clr = 8922784 3 3
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_us_enter_d3_int_clr = 8922784 4 4
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_us_exit_d3_int_clr = 8922784 5 5
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_port2_tx_fifo_pcpl_full_int_clr = 8922784 6 6
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_ep_nempty_int_clr = 8922784 7 7
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_fw_read_rdy_int_clr = 8922784 8 8
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_port0_rx_fifo_pcpl_full_int_clr = 8922784 9 9
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_port0_rx_fifo_np_full_int_clr = 8922784 10 10
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_port0_rx_fifo_cm_full_in_clr = 8922784 11 11
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_port1_rx_fifo_pcpl_full_int_clr = 8922784 12 12
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_port1_rx_fifo_np_full_int_clr = 8922784 13 13
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_driver_is_up_int_clr = 8922784 14 14
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_port2_rx_fifo_pcpl_full_in_clr = 8922784 15 15
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_port0_link_speed_change_int_clr = 8922784 16 16
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_port1_link_speed_change_int_clr = 8922784 17 17
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_tx_pcpl_fifo_full_in_clr = 8922784 18 18
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_tx_np_fifo_full_in_clr = 8922784 19 19
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_tx_cm_fifo_full_int_clr = 8922784 20 20
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_port0_pkt_cnt_in_clr = 8922784 21 21
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_port1_pkt_cnt_int_clr = 8922784 22 22
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_port2_pkt_cnt_int_clr = 8922784 23 23
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_pll_lock_assert_int_clr = 8922784 24 24
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_pll_lock_deassert_int_clr = 8922784 25 25
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_l1_enter_int_clr = 8922784 26 26
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_l1_exit_int_clr = 8922784 27 27
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_l23_enter_int_clr = 8922784 28 28
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_l23_exit_int_cle = 8922784 29 29
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_rx_pcpl_pkt_cntr_int_clr = 8922784 30 30
PCIE.PAL.UNIT_ICR_DEBUG.IMC.mask_rx_np_pkt_cntr_int_clr = 8922784 31 31
PCIE.PAL.DRIVER.ICR = 8922788 0 223
PCIE.PAL.DRIVER.PAL_DRIVER_ICIR_0 = 8922816 0 31
PCIE.PAL.DRIVER.PAL_DRIVER_ICIR_1 = 8922820 0 31
PCIE.PAL.DRIVER.PAL_DRIVER_ICIR_2 = 8922824 0 31
PCIE.PAL.DRIVER.PAL_DRIVER_ICIR_3 = 8922828 0 31
PCIE.PAL.DRIVER.ICR.ICC = 8922788 0 31
PCIE.PAL.DRIVER.ICR.ICR = 8922792 0 31
PCIE.PAL.DRIVER.ICR.ICM = 8922796 0 31
PCIE.PAL.DRIVER.ICR.ICS = 8922800 0 31
PCIE.PAL.DRIVER.ICR.IMV = 8922804 0 31
PCIE.PAL.DRIVER.ICR.IMS = 8922808 0 31
PCIE.PAL.DRIVER.ICR.IMC = 8922812 0 31
PCIE.PAL.DRIVER.ICR.ICC.fw_ready_mode = 8922788 0 0
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_1_mode = 8922788 1 1
PCIE.PAL.DRIVER.ICR.ICC.pci_plug_mode = 8922788 2 2
PCIE.PAL.DRIVER.ICR.ICC.pci_un_plug_mode = 8922788 3 3
PCIE.PAL.DRIVER.ICR.ICC.pci_pre_un_plug_mode = 8922788 4 4
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_5_mode = 8922788 5 5
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_6_mode = 8922788 6 6
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_7_mode = 8922788 7 7
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_8_mode = 8922788 8 8
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_9_mode = 8922788 9 9
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_10_mode = 8922788 10 10
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_11_mode = 8922788 11 11
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_12_mode = 8922788 12 12
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_13_mode = 8922788 13 13
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_14_mode = 8922788 14 14
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_15_mode = 8922788 15 15
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_16_mode = 8922788 16 16
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_17_mode = 8922788 17 17
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_18_mode = 8922788 18 18
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_19_mode = 8922788 19 19
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_20_mode = 8922788 20 20
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_21_mode = 8922788 21 21
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_22_mode = 8922788 22 22
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_23_mode = 8922788 23 23
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_24_mode = 8922788 24 24
PCIE.PAL.DRIVER.ICR.ICC.fw_vec_25_mode = 8922788 25 25
PCIE.PAL.DRIVER.ICR.ICC.operational_mbox_26_mode = 8922788 26 26
PCIE.PAL.DRIVER.ICR.ICC.debug_mbox_27_mode = 8922788 27 27
PCIE.PAL.DRIVER.ICR.ICC.hw_vec_0_mode = 8922788 28 28
PCIE.PAL.DRIVER.ICR.ICC.hw_vec_1_mode = 8922788 29 29
PCIE.PAL.DRIVER.ICR.ICC.hw_vec_2_mode = 8922788 30 30
PCIE.PAL.DRIVER.ICR.ICC.hw_vec_3_mode = 8922788 31 31
PCIE.PAL.DRIVER.ICR.ICR.fw_ready = 8922792 0 0
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_1 = 8922792 1 1
PCIE.PAL.DRIVER.ICR.ICR.pci_plug = 8922792 2 2
PCIE.PAL.DRIVER.ICR.ICR.pci_un_plug = 8922792 3 3
PCIE.PAL.DRIVER.ICR.ICR.pci_pre_un_plug = 8922792 4 4
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_5 = 8922792 5 5
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_6 = 8922792 6 6
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_7 = 8922792 7 7
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_8 = 8922792 8 8
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_9 = 8922792 9 9
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_10 = 8922792 10 10
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_11 = 8922792 11 11
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_12 = 8922792 12 12
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_13 = 8922792 13 13
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_14 = 8922792 14 14
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_15 = 8922792 15 15
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_16 = 8922792 16 16
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_17 = 8922792 17 17
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_18 = 8922792 18 18
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_19 = 8922792 19 19
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_20 = 8922792 20 20
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_21 = 8922792 21 21
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_22 = 8922792 22 22
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_23 = 8922792 23 23
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_24 = 8922792 24 24
PCIE.PAL.DRIVER.ICR.ICR.fw_vec_25 = 8922792 25 25
PCIE.PAL.DRIVER.ICR.ICR.operational_mbox_26 = 8922792 26 26
PCIE.PAL.DRIVER.ICR.ICR.debug_mbox_27 = 8922792 27 27
PCIE.PAL.DRIVER.ICR.ICR.hw_vec_0 = 8922792 28 28
PCIE.PAL.DRIVER.ICR.ICR.hw_vec_1 = 8922792 29 29
PCIE.PAL.DRIVER.ICR.ICR.hw_vec_2 = 8922792 30 30
PCIE.PAL.DRIVER.ICR.ICR.hw_vec_3 = 8922792 31 31
PCIE.PAL.DRIVER.ICR.ICM.fw_ready_masked = 8922796 0 0
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_1_masked = 8922796 1 1
PCIE.PAL.DRIVER.ICR.ICM.pci_plug_masked = 8922796 2 2
PCIE.PAL.DRIVER.ICR.ICM.pci_un_plug_masked = 8922796 3 3
PCIE.PAL.DRIVER.ICR.ICM.pci_pre_un_plug_masked = 8922796 4 4
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_5_masked = 8922796 5 5
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_6_masked = 8922796 6 6
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_7_masked = 8922796 7 7
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_8_masked = 8922796 8 8
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_9_masked = 8922796 9 9
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_10_masked = 8922796 10 10
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_11_masked = 8922796 11 11
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_12_masked = 8922796 12 12
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_13_masked = 8922796 13 13
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_14_masked = 8922796 14 14
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_15_masked = 8922796 15 15
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_16_masked = 8922796 16 16
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_17_masked = 8922796 17 17
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_18_masked = 8922796 18 18
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_19_masked = 8922796 19 19
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_20_masked = 8922796 20 20
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_21_masked = 8922796 21 21
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_22_masked = 8922796 22 22
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_23_masked = 8922796 23 23
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_24_masked = 8922796 24 24
PCIE.PAL.DRIVER.ICR.ICM.fw_vec_25_masked = 8922796 25 25
PCIE.PAL.DRIVER.ICR.ICM.operational_mbox_26_masked = 8922796 26 26
PCIE.PAL.DRIVER.ICR.ICM.debug_mbox_27_masked = 8922796 27 27
PCIE.PAL.DRIVER.ICR.ICM.hw_vec_0_masked = 8922796 28 28
PCIE.PAL.DRIVER.ICR.ICM.hw_vec_1_masked = 8922796 29 29
PCIE.PAL.DRIVER.ICR.ICM.hw_vec_2_masked = 8922796 30 30
PCIE.PAL.DRIVER.ICR.ICM.hw_vec_3_masked = 8922796 31 31
PCIE.PAL.DRIVER.ICR.ICS.set_fw_ready = 8922800 0 0
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_1 = 8922800 1 1
PCIE.PAL.DRIVER.ICR.ICS.set_pci_plug = 8922800 2 2
PCIE.PAL.DRIVER.ICR.ICS.set_pci_un_plug = 8922800 3 3
PCIE.PAL.DRIVER.ICR.ICS.set_pci_pre_un_plug = 8922800 4 4
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_5 = 8922800 5 5
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_6 = 8922800 6 6
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_7 = 8922800 7 7
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_8 = 8922800 8 8
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_9 = 8922800 9 9
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_10 = 8922800 10 10
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_11 = 8922800 11 11
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_12 = 8922800 12 12
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_13 = 8922800 13 13
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_14 = 8922800 14 14
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_15 = 8922800 15 15
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_16 = 8922800 16 16
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_17 = 8922800 17 17
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_18 = 8922800 18 18
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_19 = 8922800 19 19
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_20 = 8922800 20 20
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_21 = 8922800 21 21
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_22 = 8922800 22 22
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_23 = 8922800 23 23
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_24 = 8922800 24 24
PCIE.PAL.DRIVER.ICR.ICS.set_fw_vec_25 = 8922800 25 25
PCIE.PAL.DRIVER.ICR.ICS.set_operational_mbox_26 = 8922800 26 26
PCIE.PAL.DRIVER.ICR.ICS.set_debug_mbox_27 = 8922800 27 27
PCIE.PAL.DRIVER.ICR.ICS.set_hw_vec_0 = 8922800 28 28
PCIE.PAL.DRIVER.ICR.ICS.set_hw_vec_1 = 8922800 29 29
PCIE.PAL.DRIVER.ICR.ICS.set_hw_vec_2 = 8922800 30 30
PCIE.PAL.DRIVER.ICR.ICS.set_hw_vec_3 = 8922800 31 31
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_ready = 8922804 0 0
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_1 = 8922804 1 1
PCIE.PAL.DRIVER.ICR.IMV.mask_pci_plug = 8922804 2 2
PCIE.PAL.DRIVER.ICR.IMV.mask_pci_un_plug = 8922804 3 3
PCIE.PAL.DRIVER.ICR.IMV.mask_pci_pre_un_plug = 8922804 4 4
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_5 = 8922804 5 5
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_6 = 8922804 6 6
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_7 = 8922804 7 7
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_8 = 8922804 8 8
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_9 = 8922804 9 9
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_10 = 8922804 10 10
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_11 = 8922804 11 11
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_12 = 8922804 12 12
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_13 = 8922804 13 13
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_14 = 8922804 14 14
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_15 = 8922804 15 15
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_16 = 8922804 16 16
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_17 = 8922804 17 17
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_18 = 8922804 18 18
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_19 = 8922804 19 19
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_20 = 8922804 20 20
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_21 = 8922804 21 21
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_22 = 8922804 22 22
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_23 = 8922804 23 23
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_24 = 8922804 24 24
PCIE.PAL.DRIVER.ICR.IMV.mask_fw_vec_25 = 8922804 25 25
PCIE.PAL.DRIVER.ICR.IMV.mask_operational_mbox_26 = 8922804 26 26
PCIE.PAL.DRIVER.ICR.IMV.mask_debug_mbox_27 = 8922804 27 27
PCIE.PAL.DRIVER.ICR.IMV.mask_hw_vec_0 = 8922804 28 28
PCIE.PAL.DRIVER.ICR.IMV.mask_hw_vec_1 = 8922804 29 29
PCIE.PAL.DRIVER.ICR.IMV.mask_hw_vec_2 = 8922804 30 30
PCIE.PAL.DRIVER.ICR.IMV.mask_hw_vec_3 = 8922804 31 31
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_ready_set = 8922808 0 0
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_1_set = 8922808 1 1
PCIE.PAL.DRIVER.ICR.IMS.mask_pci_plug_set = 8922808 2 2
PCIE.PAL.DRIVER.ICR.IMS.mask_pci_un_plug_set = 8922808 3 3
PCIE.PAL.DRIVER.ICR.IMS.mask_pci_pre_un_plug_set = 8922808 4 4
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_5_set = 8922808 5 5
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_6_set = 8922808 6 6
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_7_set = 8922808 7 7
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_8_set = 8922808 8 8
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_9_set = 8922808 9 9
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_10_set = 8922808 10 10
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_11_set = 8922808 11 11
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_12_set = 8922808 12 12
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_13_set = 8922808 13 13
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_14_set = 8922808 14 14
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_15_set = 8922808 15 15
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_16_set = 8922808 16 16
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_17_set = 8922808 17 17
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_18_set = 8922808 18 18
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_19_set = 8922808 19 19
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_20_set = 8922808 20 20
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_21_set = 8922808 21 21
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_22_set = 8922808 22 22
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_23_set = 8922808 23 23
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_24_set = 8922808 24 24
PCIE.PAL.DRIVER.ICR.IMS.mask_fw_vec_25_set = 8922808 25 25
PCIE.PAL.DRIVER.ICR.IMS.mask_operational_mbox_26_set = 8922808 26 26
PCIE.PAL.DRIVER.ICR.IMS.mask_debug_mbox_27_set = 8922808 27 27
PCIE.PAL.DRIVER.ICR.IMS.mask_hw_vec_0_set = 8922808 28 28
PCIE.PAL.DRIVER.ICR.IMS.mask_hw_vec_1_set = 8922808 29 29
PCIE.PAL.DRIVER.ICR.IMS.mask_hw_vec_2_set = 8922808 30 30
PCIE.PAL.DRIVER.ICR.IMS.mask_hw_vec_3_set = 8922808 31 31
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_ready_clr = 8922812 0 0
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_1_clr = 8922812 1 1
PCIE.PAL.DRIVER.ICR.IMC.mask_pci_plug_clr = 8922812 2 2
PCIE.PAL.DRIVER.ICR.IMC.mask_pci_un_plug_clr = 8922812 3 3
PCIE.PAL.DRIVER.ICR.IMC.mask_pci_pre_un_plug_clr = 8922812 4 4
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_5_clr = 8922812 5 5
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_6_clr = 8922812 6 6
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_7_clr = 8922812 7 7
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_8_clr = 8922812 8 8
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_9_clr = 8922812 9 9
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_10_clr = 8922812 10 10
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_11_clr = 8922812 11 11
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_12_clr = 8922812 12 12
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_13_clr = 8922812 13 13
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_14_clr = 8922812 14 14
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_15_clr = 8922812 15 15
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_16_clr = 8922812 16 16
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_17_clr = 8922812 17 17
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_18_clr = 8922812 18 18
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_19_clr = 8922812 19 19
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_20_clr = 8922812 20 20
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_21_clr = 8922812 21 21
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_22_clr = 8922812 22 22
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_23_clr = 8922812 23 23
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_24_clr = 8922812 24 24
PCIE.PAL.DRIVER.ICR.IMC.mask_fw_vec_25_clr = 8922812 25 25
PCIE.PAL.DRIVER.ICR.IMC.mask_operational_mbox_26_clr = 8922812 26 26
PCIE.PAL.DRIVER.ICR.IMC.mask_debug_mbox_27_clr = 8922812 27 27
PCIE.PAL.DRIVER.ICR.IMC.mask_hw_vec_0_clr = 8922812 28 28
PCIE.PAL.DRIVER.ICR.IMC.mask_hw_vec_1_clr = 8922812 29 29
PCIE.PAL.DRIVER.ICR.IMC.mask_hw_vec_2_clr = 8922812 30 30
PCIE.PAL.DRIVER.ICR.IMC.mask_hw_vec_3_clr = 8922812 31 31
PCIE.PAL.DRIVER.PAL_DRIVER_ICIR_0.info_0 = 8922816 0 31
PCIE.PAL.DRIVER.PAL_DRIVER_ICIR_1.info_1 = 8922820 0 31
PCIE.PAL.DRIVER.PAL_DRIVER_ICIR_2.info_2 = 8922824 0 31
PCIE.PAL.DRIVER.PAL_DRIVER_ICIR_3.info_3 = 8922828 0 31
PCIE.PAL.FW_READ.fw_read = 8922832 0 319
PCIE.PAL.FW_READ.PAL_FW_READ = 8922872 0 31
PCIE.PAL.FW_READ.PAL_FW_READ_MASK = 8922876 0 31
PCIE.PAL.FW_READ.FIFO_CONTROLLER = 8922880 0 31
PCIE.PAL.FW_READ.FW_READ.fw_read.0 = 8922832 0 31
PCIE.PAL.FW_READ.FW_READ.fw_read.4 = 8922836 0 31
PCIE.PAL.FW_READ.FW_READ.fw_read.8 = 8922840 0 31
PCIE.PAL.FW_READ.FW_READ.fw_read.12 = 8922844 0 31
PCIE.PAL.FW_READ.FW_READ.fw_read.16 = 8922848 0 31
PCIE.PAL.FW_READ.FW_READ.fw_read.20 = 8922852 0 31
PCIE.PAL.FW_READ.FW_READ.fw_read.24 = 8922856 0 31
PCIE.PAL.FW_READ.FW_READ.fw_read.28 = 8922860 0 31
PCIE.PAL.FW_READ.FW_READ.fw_read.32 = 8922864 0 31
PCIE.PAL.FW_READ.FW_READ.fw_read.36 = 8922868 0 31
PCIE.PAL.FW_READ.PAL_FW_READ.buff_size = 8922872 0 5
PCIE.PAL.FW_READ.PAL_FW_READ.length = 8922872 6 11
PCIE.PAL.FW_READ.PAL_FW_READ.semaphore = 8922872 12 12
PCIE.PAL.FW_READ.PAL_FW_READ.rdy = 8922872 13 13
PCIE.PAL.FW_READ.PAL_FW_READ.int_clr = 8922872 14 14
PCIE.PAL.FW_READ.PAL_FW_READ.eb_ram_clr = 8922872 15 15
PCIE.PAL.FW_READ.PAL_FW_READ.arb_force_rr = 8922872 16 16
PCIE.PAL.FW_READ.PAL_FW_READ.reserved.895 = 8922872 17 31
PCIE.PAL.FW_READ.PAL_FW_READ_MASK.mask = 8922876 0 31
PCIE.PAL.FW_READ.FIFO_CONTROLLER.PAL_FW_READ_FIFO_CONTROLLER = 8922880 0 31
PCIE.PAL.FW_READ.FIFO_CONTROLLER.PAL_FW_READ_FIFO_CONTROLLER.empty = 8922880 0 0
PCIE.PAL.FW_READ.FIFO_CONTROLLER.PAL_FW_READ_FIFO_CONTROLLER.full = 8922880 1 1
PCIE.PAL.FW_READ.FIFO_CONTROLLER.PAL_FW_READ_FIFO_CONTROLLER.reserved.896 = 8922880 2 2
PCIE.PAL.FW_READ.FIFO_CONTROLLER.PAL_FW_READ_FIFO_CONTROLLER.reached_treshold = 8922880 3 3
PCIE.PAL.FW_READ.FIFO_CONTROLLER.PAL_FW_READ_FIFO_CONTROLLER.wof_err = 8922880 4 4
PCIE.PAL.FW_READ.FIFO_CONTROLLER.PAL_FW_READ_FIFO_CONTROLLER.roe_err = 8922880 5 5
PCIE.PAL.FW_READ.FIFO_CONTROLLER.PAL_FW_READ_FIFO_CONTROLLER.clr_wr = 8922880 6 6
PCIE.PAL.FW_READ.FIFO_CONTROLLER.PAL_FW_READ_FIFO_CONTROLLER.clr_rd = 8922880 7 7
PCIE.PAL.FW_READ.FIFO_CONTROLLER.PAL_FW_READ_FIFO_CONTROLLER.reserved.897 = 8922880 8 31
PCIE.PAL.FW_WRITE.PAL_FW_WRITE_CTL = 8922884 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS = 8922888 0 415
PCIE.PAL.FW_WRITE.PAL_FW_WRITE_CTL.err = 8922884 0 0
PCIE.PAL.FW_WRITE.PAL_FW_WRITE_CTL.port0_err = 8922884 1 1
PCIE.PAL.FW_WRITE.PAL_FW_WRITE_CTL.port1_err = 8922884 2 2
PCIE.PAL.FW_WRITE.PAL_FW_WRITE_CTL.port2_err = 8922884 3 3
PCIE.PAL.FW_WRITE.PAL_FW_WRITE_CTL.s2p_chicken_bit = 8922884 4 4
PCIE.PAL.FW_WRITE.PAL_FW_WRITE_CTL.reserved.898 = 8922884 5 31
PCIE.PAL.FW_WRITE.INDIR_ACS.STAT_CTL = 8922888 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.OPCODE_LEN = 8922892 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.ADDRESS = 8922896 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_0 = 8922900 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_1 = 8922904 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_2 = 8922908 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_3 = 8922912 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_4 = 8922916 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_5 = 8922920 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_6 = 8922924 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_7 = 8922928 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_8 = 8922932 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_9 = 8922936 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.STAT_CTL.status = 8922888 0 7
PCIE.PAL.FW_WRITE.INDIR_ACS.STAT_CTL.reserved.899 = 8922888 8 28
PCIE.PAL.FW_WRITE.INDIR_ACS.STAT_CTL.busy = 8922888 29 29
PCIE.PAL.FW_WRITE.INDIR_ACS.STAT_CTL.go = 8922888 30 30
PCIE.PAL.FW_WRITE.INDIR_ACS.STAT_CTL.lock = 8922888 31 31
PCIE.PAL.FW_WRITE.INDIR_ACS.OPCODE_LEN.be_length = 8922892 0 15
PCIE.PAL.FW_WRITE.INDIR_ACS.OPCODE_LEN.opcode = 8922892 16 30
PCIE.PAL.FW_WRITE.INDIR_ACS.OPCODE_LEN.wr = 8922892 31 31
PCIE.PAL.FW_WRITE.INDIR_ACS.ADDRESS.address = 8922896 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_0.data_0 = 8922900 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_1.data_1 = 8922904 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_2.data_2 = 8922908 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_3.data_3 = 8922912 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_4.data_4 = 8922916 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_5.data_5 = 8922920 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_6.data_6 = 8922924 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_7.data_7 = 8922928 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_8.data_8 = 8922932 0 31
PCIE.PAL.FW_WRITE.INDIR_ACS.DATA_9.data_9 = 8922936 0 31
PCIE.PAL.CM_TX.PAL_CM_TX_CTL = 8922940 0 31
PCIE.PAL.CM_TX.PAL_CM_TX_MASK = 8922944 0 31
PCIE.PAL.CM_TX.FIFO_CONTROLLER = 8922948 0 31
PCIE.PAL.CM_TX.PAL_CM_TX_CTL.buff_size = 8922940 0 5
PCIE.PAL.CM_TX.PAL_CM_TX_CTL.reserved.900 = 8922940 6 31
PCIE.PAL.CM_TX.PAL_CM_TX_MASK.mask = 8922944 0 31
PCIE.PAL.CM_TX.FIFO_CONTROLLER.PAL_CM_TX_FIFO_CONTROLLER = 8922948 0 31
PCIE.PAL.CM_TX.FIFO_CONTROLLER.PAL_CM_TX_FIFO_CONTROLLER.empty = 8922948 0 0
PCIE.PAL.CM_TX.FIFO_CONTROLLER.PAL_CM_TX_FIFO_CONTROLLER.full = 8922948 1 1
PCIE.PAL.CM_TX.FIFO_CONTROLLER.PAL_CM_TX_FIFO_CONTROLLER.reserved.901 = 8922948 2 2
PCIE.PAL.CM_TX.FIFO_CONTROLLER.PAL_CM_TX_FIFO_CONTROLLER.reached_treshold = 8922948 3 3
PCIE.PAL.CM_TX.FIFO_CONTROLLER.PAL_CM_TX_FIFO_CONTROLLER.wof_err = 8922948 4 4
PCIE.PAL.CM_TX.FIFO_CONTROLLER.PAL_CM_TX_FIFO_CONTROLLER.roe_err = 8922948 5 5
PCIE.PAL.CM_TX.FIFO_CONTROLLER.PAL_CM_TX_FIFO_CONTROLLER.clr_wr = 8922948 6 6
PCIE.PAL.CM_TX.FIFO_CONTROLLER.PAL_CM_TX_FIFO_CONTROLLER.reserved.902 = 8922948 7 31
PCIE.PAL.CM_RX.PAL_CM_RX_CTL = 8922952 0 31
PCIE.PAL.CM_RX.FIFO_CONTROLLER = 8922956 0 31
PCIE.PAL.CM_RX.PAL_CM_RX_CTL.bufer_size = 8922952 0 6
PCIE.PAL.CM_RX.PAL_CM_RX_CTL.reserved.903 = 8922952 7 31
PCIE.PAL.CM_RX.FIFO_CONTROLLER.PAL_CM_RX_FIFO_CONTROLLER = 8922956 0 31
PCIE.PAL.CM_RX.FIFO_CONTROLLER.PAL_CM_RX_FIFO_CONTROLLER.empty = 8922956 0 0
PCIE.PAL.CM_RX.FIFO_CONTROLLER.PAL_CM_RX_FIFO_CONTROLLER.full = 8922956 1 1
PCIE.PAL.CM_RX.FIFO_CONTROLLER.PAL_CM_RX_FIFO_CONTROLLER.reserved.904 = 8922956 2 2
PCIE.PAL.CM_RX.FIFO_CONTROLLER.PAL_CM_RX_FIFO_CONTROLLER.reached_treshold = 8922956 3 3
PCIE.PAL.CM_RX.FIFO_CONTROLLER.PAL_CM_RX_FIFO_CONTROLLER.wof_err = 8922956 4 4
PCIE.PAL.CM_RX.FIFO_CONTROLLER.PAL_CM_RX_FIFO_CONTROLLER.roe_err = 8922956 5 5
PCIE.PAL.CM_RX.FIFO_CONTROLLER.PAL_CM_RX_FIFO_CONTROLLER.clr_wr = 8922956 6 6
PCIE.PAL.CM_RX.FIFO_CONTROLLER.PAL_CM_RX_FIFO_CONTROLLER.clr_rd = 8922956 7 7
PCIE.PAL.CM_RX.FIFO_CONTROLLER.PAL_CM_RX_FIFO_CONTROLLER.reserved.905 = 8922956 8 31
PCIE.PAL.DEBUG.PAL_DEBUG_0 = 8922960 0 31
PCIE.PAL.DEBUG.PAL_DEBUG_1 = 8922964 0 31
PCIE.PAL.DEBUG.PAL_DEBUG_2 = 8922968 0 31
PCIE.PAL.DEBUG.PAL_RX_DEBUG_BUS_0 = 8922972 0 31
PCIE.PAL.DEBUG.PAL_RX_DEBUG_BUS_1 = 8922976 0 31
PCIE.PAL.DEBUG.PAL_TX_DEBUG_BUS_0 = 8922980 0 31
PCIE.PAL.DEBUG.IO_PAL_PERST_DEBUG_BUS = 8922984 0 31
PCIE.PAL.DEBUG.PAL_DEBUG_0.bus_0 = 8922960 0 31
PCIE.PAL.DEBUG.PAL_DEBUG_1.bus_1 = 8922964 0 31
PCIE.PAL.DEBUG.PAL_DEBUG_2.bus_2 = 8922968 0 31
PCIE.PAL.DEBUG.PAL_RX_DEBUG_BUS_0.io_pal_rx_bus_0 = 8922972 0 31
PCIE.PAL.DEBUG.PAL_RX_DEBUG_BUS_1.io_pal_rx_bus_1 = 8922976 0 31
PCIE.PAL.DEBUG.PAL_TX_DEBUG_BUS_0.io_pal_tx_bus_0 = 8922980 0 31
PCIE.PAL.DEBUG.IO_PAL_PERST_DEBUG_BUS.io_pal_perst_debug_bus = 8922984 0 31
PCIE.PAL.STUB.RX = 8922988 0 447
PCIE.PAL.STUB.TX = 8923044 0 863
PCIE.PAL.STUB.RX.PAL_STUB_RX_CTL = 8922988 0 31
PCIE.PAL.STUB.RX.PAL_STUB_RX_IPG_VAL = 8922992 0 31
PCIE.PAL.STUB.RX.PAL_STUB_RX_IWG_VAL = 8922996 0 31
PCIE.PAL.STUB.RX.PAL_STUB_RX_RAND_CTL = 8923000 0 31
PCIE.PAL.STUB.RX.PAL_TRANSMIT_DWD_NUM = 8923004 0 31
PCIE.PAL.STUB.RX.PAL_STUB_RX_SEED_VAL = 8923008 0 31
PCIE.PAL.STUB.RX.CONSTANT_LEN_PKT = 8923012 0 31
PCIE.PAL.STUB.RX.PAL_STUB_RX_CLR = 8923016 0 31
PCIE.PAL.STUB.RX.PAL_STUB_RX_TO_VAL = 8923020 0 31
PCIE.PAL.STUB.RX.PAL_STUB_DBG_0 = 8923024 0 31
PCIE.PAL.STUB.RX.PAL_STUB_DBG_1 = 8923028 0 31
PCIE.PAL.STUB.RX.PAL_STUB_DBG_2 = 8923032 0 31
PCIE.PAL.STUB.RX.PAL_STUB_DBG_3 = 8923036 0 31
PCIE.PAL.STUB.RX.PAL_STUB_DBG_4 = 8923040 0 31
PCIE.PAL.STUB.RX.PAL_STUB_RX_CTL.en = 8922988 0 0
PCIE.PAL.STUB.RX.PAL_STUB_RX_CTL.err_en = 8922988 1 1
PCIE.PAL.STUB.RX.PAL_STUB_RX_CTL.fixed_length_en = 8922988 2 2
PCIE.PAL.STUB.RX.PAL_STUB_RX_CTL.fixed_ipg_en = 8922988 3 3
PCIE.PAL.STUB.RX.PAL_STUB_RX_CTL.fixed_iwg_en = 8922988 4 4
PCIE.PAL.STUB.RX.PAL_STUB_RX_CTL.to_cnt_en = 8922988 5 5
PCIE.PAL.STUB.RX.PAL_STUB_RX_CTL.to_cnt_clr = 8922988 6 6
PCIE.PAL.STUB.RX.PAL_STUB_RX_CTL.rx_mode = 8922988 7 7
PCIE.PAL.STUB.RX.PAL_STUB_RX_CTL.rx_mode_pkt_cnt = 8922988 8 8
PCIE.PAL.STUB.RX.PAL_STUB_RX_CTL.rx_mode_restart = 8922988 9 9
PCIE.PAL.STUB.RX.PAL_STUB_RX_CTL.rx_constant_pkt_mode = 8922988 10 10
PCIE.PAL.STUB.RX.PAL_STUB_RX_CTL.rx_8k_length_en = 8922988 11 11
PCIE.PAL.STUB.RX.PAL_STUB_RX_CTL.reserved.906 = 8922988 12 31
PCIE.PAL.STUB.RX.PAL_STUB_RX_IPG_VAL.ipg_min_val = 8922992 0 15
PCIE.PAL.STUB.RX.PAL_STUB_RX_IPG_VAL.ipg_max_val = 8922992 16 31
PCIE.PAL.STUB.RX.PAL_STUB_RX_IWG_VAL.iwg_min_val = 8922996 0 15
PCIE.PAL.STUB.RX.PAL_STUB_RX_IWG_VAL.iwg_max_val = 8922996 16 31
PCIE.PAL.STUB.RX.PAL_STUB_RX_RAND_CTL.ipg_ctl_val = 8923000 0 1
PCIE.PAL.STUB.RX.PAL_STUB_RX_RAND_CTL.iwg_ctl_val = 8923000 2 3
PCIE.PAL.STUB.RX.PAL_STUB_RX_RAND_CTL.length_val = 8923000 4 5
PCIE.PAL.STUB.RX.PAL_STUB_RX_RAND_CTL.reserved.907 = 8923000 6 31
PCIE.PAL.STUB.RX.PAL_TRANSMIT_DWD_NUM.rx_transmitt_dwd_num = 8923004 0 31
PCIE.PAL.STUB.RX.PAL_STUB_RX_SEED_VAL.pal_stub_rx_seed_val = 8923008 0 31
PCIE.PAL.STUB.RX.CONSTANT_LEN_PKT.constant_len_pkt = 8923012 0 7
PCIE.PAL.STUB.RX.CONSTANT_LEN_PKT.constant_len_pkt_hi = 8923012 8 11
PCIE.PAL.STUB.RX.CONSTANT_LEN_PKT.reserved.908 = 8923012 12 31
PCIE.PAL.STUB.RX.PAL_STUB_RX_CLR.fsm_clr = 8923016 0 0
PCIE.PAL.STUB.RX.PAL_STUB_RX_CLR.reserved.909 = 8923016 1 31
PCIE.PAL.STUB.RX.PAL_STUB_RX_TO_VAL.pal_stub_rx_to_val = 8923020 0 31
PCIE.PAL.STUB.RX.PAL_STUB_DBG_0.pal_stub_dbg_0 = 8923024 0 15
PCIE.PAL.STUB.RX.PAL_STUB_DBG_0.reserved.910 = 8923024 16 31
PCIE.PAL.STUB.RX.PAL_STUB_DBG_1.pal_stub_dbg_1 = 8923028 0 15
PCIE.PAL.STUB.RX.PAL_STUB_DBG_1.reserved.911 = 8923028 16 31
PCIE.PAL.STUB.RX.PAL_STUB_DBG_2.pal_stub_dbg_2 = 8923032 0 15
PCIE.PAL.STUB.RX.PAL_STUB_DBG_2.reserved.912 = 8923032 16 31
PCIE.PAL.STUB.RX.PAL_STUB_DBG_3.pal_stub_dbg_3 = 8923036 0 15
PCIE.PAL.STUB.RX.PAL_STUB_DBG_3.reserved.913 = 8923036 16 31
PCIE.PAL.STUB.RX.PAL_STUB_DBG_4.pal_stub_dbg_4 = 8923040 0 15
PCIE.PAL.STUB.RX.PAL_STUB_DBG_4.reserved.914 = 8923040 16 31
PCIE.PAL.STUB.TX.PAL_STUB_TX_CTL = 8923044 0 31
PCIE.PAL.STUB.TX.PAL_STUB_TX_RDY_VAL = 8923048 0 31
PCIE.PAL.STUB.TX.PAL_STUB_TX_IWG_VAL = 8923052 0 31
PCIE.PAL.STUB.TX.PAL_STUB_TX_SEED = 8923056 0 31
PCIE.PAL.STUB.TX.POST_TRIGGER = 8923060 0 31
PCIE.PAL.STUB.TX.SEQ_NUM_ERR = 8923064 0 63
PCIE.PAL.STUB.TX.MAC_ERR_CNT = 8923072 0 63
PCIE.PAL.STUB.TX.LENGTH_ERR_CNT = 8923080 0 63
PCIE.PAL.STUB.TX.DATA_ERR_CNT = 8923088 0 63
PCIE.PAL.STUB.TX.TX_RO_REGS = 8923096 0 447
PCIE.PAL.STUB.TX.PAL_STUB_TX_CTL.en = 8923044 0 0
PCIE.PAL.STUB.TX.PAL_STUB_TX_CTL.to_cnt_en = 8923044 1 1
PCIE.PAL.STUB.TX.PAL_STUB_TX_CTL.to_cnt_clr = 8923044 2 2
PCIE.PAL.STUB.TX.PAL_STUB_TX_CTL.freeze_tx_on_error = 8923044 3 3
PCIE.PAL.STUB.TX.PAL_STUB_TX_CTL.freeze_rx_on_error = 8923044 4 4
PCIE.PAL.STUB.TX.PAL_STUB_TX_CTL.stub_indication_mask = 8923044 5 5
PCIE.PAL.STUB.TX.PAL_STUB_TX_CTL.insert_errors_tx = 8923044 6 6
PCIE.PAL.STUB.TX.PAL_STUB_TX_CTL.seq_num_clr = 8923044 7 7
PCIE.PAL.STUB.TX.PAL_STUB_TX_CTL.reserved.915 = 8923044 8 31
PCIE.PAL.STUB.TX.PAL_STUB_TX_RDY_VAL.rdy_high_min_val = 8923048 0 15
PCIE.PAL.STUB.TX.PAL_STUB_TX_RDY_VAL.rdy_high_max_val = 8923048 16 31
PCIE.PAL.STUB.TX.PAL_STUB_TX_IWG_VAL.iwg_min_val = 8923052 0 15
PCIE.PAL.STUB.TX.PAL_STUB_TX_IWG_VAL.iwg_max_val = 8923052 16 31
PCIE.PAL.STUB.TX.PAL_STUB_TX_SEED.tx_seed_val = 8923056 0 31
PCIE.PAL.STUB.TX.POST_TRIGGER.post_tigger_val = 8923060 0 31
PCIE.PAL.STUB.TX.SEQ_NUM_ERR.PAL_STUB_SEQ_ERR_CNT_VAL = 8923064 0 31
PCIE.PAL.STUB.TX.SEQ_NUM_ERR.PAL_STUB_SEQ_ERR_CNT = 8923068 0 31
PCIE.PAL.STUB.TX.SEQ_NUM_ERR.PAL_STUB_SEQ_ERR_CNT_VAL.value = 8923064 0 31
PCIE.PAL.STUB.TX.SEQ_NUM_ERR.PAL_STUB_SEQ_ERR_CNT.en = 8923068 0 0
PCIE.PAL.STUB.TX.SEQ_NUM_ERR.PAL_STUB_SEQ_ERR_CNT.ext_tick_sel = 8923068 1 1
PCIE.PAL.STUB.TX.SEQ_NUM_ERR.PAL_STUB_SEQ_ERR_CNT.reserved.916 = 8923068 2 2
PCIE.PAL.STUB.TX.SEQ_NUM_ERR.PAL_STUB_SEQ_ERR_CNT.clr = 8923068 3 3
PCIE.PAL.STUB.TX.SEQ_NUM_ERR.PAL_STUB_SEQ_ERR_CNT.reserved.917 = 8923068 4 31
PCIE.PAL.STUB.TX.MAC_ERR_CNT.PAL_STUB_MAC_ERR_CNT_VAL = 8923072 0 31
PCIE.PAL.STUB.TX.MAC_ERR_CNT.PAL_STUB_MAC_ERR_CNT = 8923076 0 31
PCIE.PAL.STUB.TX.MAC_ERR_CNT.PAL_STUB_MAC_ERR_CNT_VAL.value = 8923072 0 31
PCIE.PAL.STUB.TX.MAC_ERR_CNT.PAL_STUB_MAC_ERR_CNT.en = 8923076 0 0
PCIE.PAL.STUB.TX.MAC_ERR_CNT.PAL_STUB_MAC_ERR_CNT.ext_tick_sel = 8923076 1 1
PCIE.PAL.STUB.TX.MAC_ERR_CNT.PAL_STUB_MAC_ERR_CNT.reserved.918 = 8923076 2 2
PCIE.PAL.STUB.TX.MAC_ERR_CNT.PAL_STUB_MAC_ERR_CNT.clr = 8923076 3 3
PCIE.PAL.STUB.TX.MAC_ERR_CNT.PAL_STUB_MAC_ERR_CNT.reserved.919 = 8923076 4 31
PCIE.PAL.STUB.TX.LENGTH_ERR_CNT.PAL_STUB_TX_LENGTH_ERR_CNT_VAL = 8923080 0 31
PCIE.PAL.STUB.TX.LENGTH_ERR_CNT.PAL_STUB_TX_LENGTH_ERR_CNT = 8923084 0 31
PCIE.PAL.STUB.TX.LENGTH_ERR_CNT.PAL_STUB_TX_LENGTH_ERR_CNT_VAL.value = 8923080 0 31
PCIE.PAL.STUB.TX.LENGTH_ERR_CNT.PAL_STUB_TX_LENGTH_ERR_CNT.en = 8923084 0 0
PCIE.PAL.STUB.TX.LENGTH_ERR_CNT.PAL_STUB_TX_LENGTH_ERR_CNT.ext_tick_sel = 8923084 1 1
PCIE.PAL.STUB.TX.LENGTH_ERR_CNT.PAL_STUB_TX_LENGTH_ERR_CNT.reserved.920 = 8923084 2 2
PCIE.PAL.STUB.TX.LENGTH_ERR_CNT.PAL_STUB_TX_LENGTH_ERR_CNT.clr = 8923084 3 3
PCIE.PAL.STUB.TX.LENGTH_ERR_CNT.PAL_STUB_TX_LENGTH_ERR_CNT.reserved.921 = 8923084 4 31
PCIE.PAL.STUB.TX.DATA_ERR_CNT.PAL_STUB_DATA_ERR_CNT_VAL = 8923088 0 31
PCIE.PAL.STUB.TX.DATA_ERR_CNT.PAL_STUB_DATA_ERR_CNT = 8923092 0 31
PCIE.PAL.STUB.TX.DATA_ERR_CNT.PAL_STUB_DATA_ERR_CNT_VAL.value = 8923088 0 31
PCIE.PAL.STUB.TX.DATA_ERR_CNT.PAL_STUB_DATA_ERR_CNT.en = 8923092 0 0
PCIE.PAL.STUB.TX.DATA_ERR_CNT.PAL_STUB_DATA_ERR_CNT.ext_tick_sel = 8923092 1 1
PCIE.PAL.STUB.TX.DATA_ERR_CNT.PAL_STUB_DATA_ERR_CNT.reserved.922 = 8923092 2 2
PCIE.PAL.STUB.TX.DATA_ERR_CNT.PAL_STUB_DATA_ERR_CNT.clr = 8923092 3 3
PCIE.PAL.STUB.TX.DATA_ERR_CNT.PAL_STUB_DATA_ERR_CNT.reserved.923 = 8923092 4 31
PCIE.PAL.STUB.TX.TX_RO_REGS.PAL_TX_STUB_TO_VAL = 8923096 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.PAL_STUB_DBG_0 = 8923100 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.PAL_STUB_DBG_1 = 8923104 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.PAL_STUB_DBG_2 = 8923108 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.PAL_STUB_DBG_3 = 8923112 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_0 = 8923116 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_1 = 8923120 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_2 = 8923124 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_3 = 8923128 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_4 = 8923132 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_5 = 8923136 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_6 = 8923140 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_7 = 8923144 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_WR_ADD = 8923148 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.PAL_TX_STUB_TO_VAL.pal_tx_stub_to = 8923096 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.PAL_STUB_DBG_0.pal_stub_dbg_0 = 8923100 0 15
PCIE.PAL.STUB.TX.TX_RO_REGS.PAL_STUB_DBG_0.reserved.924 = 8923100 16 31
PCIE.PAL.STUB.TX.TX_RO_REGS.PAL_STUB_DBG_1.pal_stub_dbg_1 = 8923104 0 15
PCIE.PAL.STUB.TX.TX_RO_REGS.PAL_STUB_DBG_1.reserved.925 = 8923104 16 31
PCIE.PAL.STUB.TX.TX_RO_REGS.PAL_STUB_DBG_2.pal_stub_dbg_2 = 8923108 0 15
PCIE.PAL.STUB.TX.TX_RO_REGS.PAL_STUB_DBG_2.reserved.926 = 8923108 16 31
PCIE.PAL.STUB.TX.TX_RO_REGS.PAL_STUB_DBG_3.pal_stub_dbg_3 = 8923112 0 15
PCIE.PAL.STUB.TX.TX_RO_REGS.PAL_STUB_DBG_3.reserved.927 = 8923112 16 31
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_0.seq_num_pkt_0 = 8923116 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_1.seq_num_pkt_1 = 8923120 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_2.seq_num_pkt_2 = 8923124 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_3.seq_num_pkt_3 = 8923128 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_4.seq_num_pkt_4 = 8923132 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_5.seq_num_pkt_5 = 8923136 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_6.seq_num_pkt_6 = 8923140 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_7.seq_num_pkt_7 = 8923144 0 31
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_WR_ADD.wr_add_seq_num = 8923148 0 3
PCIE.PAL.STUB.TX.TX_RO_REGS.SEQ_NUM_WR_ADD.reserved.928 = 8923148 4 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PKT_CNTR = 8923200 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PKT_CNTR = 8923212 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PKT_CNTR = 8923224 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PCPL_PKT_CNTR = 8923236 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PCPL_PKT_CNTR = 8923248 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PCPL_PKT_CNTR = 8923260 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_NP_PKT_CNTR = 8923272 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_NP_PKT_CNTR = 8923284 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_NP_PKT_CNTR = 8923296 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_CM_PKT_CNTR = 8923308 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_CM_PKT_CNTR = 8923320 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_CM_PKT_CNTR = 8923332 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_PCPL_PKT_CNTR = 8923344 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_NP_PKT_CNTR = 8923356 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_CM_PKT_CNTR = 8923368 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_PCPL_PKT_CNTR = 8923380 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_NP_PKT_CNTR = 8923392 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_CM_PKT_CNTR = 8923404 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_RX_GENERAL_PKT_CNTR = 8923416 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_TX_GENERAL_PKT_CNTR = 8923428 0 95
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PKT_CNTR.PORT0_PKT_CNT_TH = 8923200 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PKT_CNTR.PORT0_PKT_CNT_VAL = 8923204 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PKT_CNTR.PORT0_PKT_CNT = 8923208 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PKT_CNTR.PORT0_PKT_CNT_TH.tresh.930 = 8923200 0 15
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PKT_CNTR.PORT0_PKT_CNT_TH.reserved.931 = 8923200 16 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PKT_CNTR.PORT0_PKT_CNT_VAL.value = 8923204 0 15
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PKT_CNTR.PORT0_PKT_CNT_VAL.reserved.932 = 8923204 16 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PKT_CNTR.PORT0_PKT_CNT.en = 8923208 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PKT_CNTR.PORT0_PKT_CNT.ext_tick_sel = 8923208 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PKT_CNTR.PORT0_PKT_CNT.forever = 8923208 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PKT_CNTR.PORT0_PKT_CNT.clr = 8923208 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PKT_CNTR.PORT0_PKT_CNT.reached_tresh = 8923208 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PKT_CNTR.PORT0_PKT_CNT.reserved.933 = 8923208 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PKT_CNTR.PORT1_PKT_CNT_TH = 8923212 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PKT_CNTR.PORT0_PKT_CNT_VAL = 8923216 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PKT_CNTR.PORT1_PKT_CNT = 8923220 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PKT_CNTR.PORT1_PKT_CNT_TH.tresh.934 = 8923212 0 15
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PKT_CNTR.PORT1_PKT_CNT_TH.reserved.935 = 8923212 16 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PKT_CNTR.PORT0_PKT_CNT_VAL.value = 8923216 0 15
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PKT_CNTR.PORT0_PKT_CNT_VAL.reserved.936 = 8923216 16 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PKT_CNTR.PORT1_PKT_CNT.en = 8923220 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PKT_CNTR.PORT1_PKT_CNT.ext_tick_sel = 8923220 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PKT_CNTR.PORT1_PKT_CNT.forever = 8923220 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PKT_CNTR.PORT1_PKT_CNT.clr = 8923220 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PKT_CNTR.PORT1_PKT_CNT.reached_tresh = 8923220 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PKT_CNTR.PORT1_PKT_CNT.reserved.937 = 8923220 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PKT_CNTR.PORT2_PKT_CNT_TH = 8923224 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PKT_CNTR.PORT0_PKT_CNT_VAL = 8923228 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PKT_CNTR.PORT2_PKT_CNT = 8923232 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PKT_CNTR.PORT2_PKT_CNT_TH.tresh.938 = 8923224 0 15
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PKT_CNTR.PORT2_PKT_CNT_TH.reserved.939 = 8923224 16 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PKT_CNTR.PORT0_PKT_CNT_VAL.value = 8923228 0 15
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PKT_CNTR.PORT0_PKT_CNT_VAL.reserved.940 = 8923228 16 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PKT_CNTR.PORT2_PKT_CNT.en = 8923232 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PKT_CNTR.PORT2_PKT_CNT.ext_tick_sel = 8923232 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PKT_CNTR.PORT2_PKT_CNT.forever = 8923232 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PKT_CNTR.PORT2_PKT_CNT.clr = 8923232 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PKT_CNTR.PORT2_PKT_CNT.reached_tresh = 8923232 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PKT_CNTR.PORT2_PKT_CNT.reserved.941 = 8923232 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PCPL_PKT_CNTR.PORT0_PCPL_PKT_CNT_TH = 8923236 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PCPL_PKT_CNTR.PORT0_PKT_CNT_VAL = 8923240 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PCPL_PKT_CNTR.PORT0_PCPL_PKT_CNT = 8923244 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PCPL_PKT_CNTR.PORT0_PCPL_PKT_CNT_TH.tresh.942 = 8923236 0 15
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PCPL_PKT_CNTR.PORT0_PCPL_PKT_CNT_TH.reserved.943 = 8923236 16 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PCPL_PKT_CNTR.PORT0_PKT_CNT_VAL.value.944 = 8923240 0 15
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PCPL_PKT_CNTR.PORT0_PKT_CNT_VAL.reserved.945 = 8923240 16 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PCPL_PKT_CNTR.PORT0_PCPL_PKT_CNT.en.946 = 8923244 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PCPL_PKT_CNTR.PORT0_PCPL_PKT_CNT.ext_tick_sel.947 = 8923244 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PCPL_PKT_CNTR.PORT0_PCPL_PKT_CNT.forever.948 = 8923244 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PCPL_PKT_CNTR.PORT0_PCPL_PKT_CNT.clr.949 = 8923244 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PCPL_PKT_CNTR.PORT0_PCPL_PKT_CNT.reached_tresh.950 = 8923244 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_PCPL_PKT_CNTR.PORT0_PCPL_PKT_CNT.reserved.951 = 8923244 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PCPL_PKT_CNTR.PORT1_PCPL_PKT_CNT_TH = 8923248 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PCPL_PKT_CNTR.PORT0_PKT_CNT_VAL = 8923252 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PCPL_PKT_CNTR.PORT1_PCPC_PKT_CNT = 8923256 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PCPL_PKT_CNTR.PORT1_PCPL_PKT_CNT_TH.tresh.952 = 8923248 0 15
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PCPL_PKT_CNTR.PORT1_PCPL_PKT_CNT_TH.reserved.953 = 8923248 16 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PCPL_PKT_CNTR.PORT0_PKT_CNT_VAL.value.954 = 8923252 0 15
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PCPL_PKT_CNTR.PORT0_PKT_CNT_VAL.reserved.955 = 8923252 16 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PCPL_PKT_CNTR.PORT1_PCPC_PKT_CNT.en.956 = 8923256 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PCPL_PKT_CNTR.PORT1_PCPC_PKT_CNT.ext_tick_sel.957 = 8923256 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PCPL_PKT_CNTR.PORT1_PCPC_PKT_CNT.forever.958 = 8923256 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PCPL_PKT_CNTR.PORT1_PCPC_PKT_CNT.clr.959 = 8923256 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PCPL_PKT_CNTR.PORT1_PCPC_PKT_CNT.reached_tresh.960 = 8923256 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_PCPL_PKT_CNTR.PORT1_PCPC_PKT_CNT.reserved.961 = 8923256 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PCPL_PKT_CNTR.PORT2_PCPL_PKT_CNT_TH = 8923260 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PCPL_PKT_CNTR.PORT0_PKT_CNT_VAL = 8923264 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PCPL_PKT_CNTR.PORT2_PCPL_PKT_CNT = 8923268 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PCPL_PKT_CNTR.PORT2_PCPL_PKT_CNT_TH.tresh.962 = 8923260 0 15
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PCPL_PKT_CNTR.PORT2_PCPL_PKT_CNT_TH.reserved.963 = 8923260 16 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PCPL_PKT_CNTR.PORT0_PKT_CNT_VAL.value.964 = 8923264 0 15
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PCPL_PKT_CNTR.PORT0_PKT_CNT_VAL.reserved.965 = 8923264 16 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PCPL_PKT_CNTR.PORT2_PCPL_PKT_CNT.en.966 = 8923268 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PCPL_PKT_CNTR.PORT2_PCPL_PKT_CNT.ext_tick_sel.967 = 8923268 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PCPL_PKT_CNTR.PORT2_PCPL_PKT_CNT.forever.968 = 8923268 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PCPL_PKT_CNTR.PORT2_PCPL_PKT_CNT.clr.969 = 8923268 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PCPL_PKT_CNTR.PORT2_PCPL_PKT_CNT.reached_tresh.970 = 8923268 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_PCPL_PKT_CNTR.PORT2_PCPL_PKT_CNT.reserved.971 = 8923268 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_NP_PKT_CNTR.PORT0_NP_PKT_CNT_TH = 8923272 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_NP_PKT_CNTR.PORT0_NP_PKT_CNT_VAL = 8923276 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_NP_PKT_CNTR.PORT0_NP_PKT_CNT = 8923280 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_NP_PKT_CNTR.PORT0_NP_PKT_CNT_TH.tresh.972 = 8923272 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_NP_PKT_CNTR.PORT0_NP_PKT_CNT_VAL.value.973 = 8923276 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_NP_PKT_CNTR.PORT0_NP_PKT_CNT.en.974 = 8923280 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_NP_PKT_CNTR.PORT0_NP_PKT_CNT.ext_tick_sel.975 = 8923280 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_NP_PKT_CNTR.PORT0_NP_PKT_CNT.forever.976 = 8923280 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_NP_PKT_CNTR.PORT0_NP_PKT_CNT.clr.977 = 8923280 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_NP_PKT_CNTR.PORT0_NP_PKT_CNT.reached_tresh.978 = 8923280 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_NP_PKT_CNTR.PORT0_NP_PKT_CNT.reserved.979 = 8923280 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_NP_PKT_CNTR.PORT1_NP_PKT_CNT_TH = 8923284 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_NP_PKT_CNTR.PORT1_NP_PKT_CNT_VAL = 8923288 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_NP_PKT_CNTR.PORT1_NP_PKT_CNT = 8923292 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_NP_PKT_CNTR.PORT1_NP_PKT_CNT_TH.tresh.980 = 8923284 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_NP_PKT_CNTR.PORT1_NP_PKT_CNT_VAL.value.981 = 8923288 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_NP_PKT_CNTR.PORT1_NP_PKT_CNT.en.982 = 8923292 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_NP_PKT_CNTR.PORT1_NP_PKT_CNT.ext_tick_sel.983 = 8923292 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_NP_PKT_CNTR.PORT1_NP_PKT_CNT.forever.984 = 8923292 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_NP_PKT_CNTR.PORT1_NP_PKT_CNT.clr.985 = 8923292 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_NP_PKT_CNTR.PORT1_NP_PKT_CNT.reached_tresh.986 = 8923292 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_NP_PKT_CNTR.PORT1_NP_PKT_CNT.reserved.987 = 8923292 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_NP_PKT_CNTR.PORT2_NP_PKT_CNT_TH = 8923296 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_NP_PKT_CNTR.PORT2_NP_PKT_CNT_VAL = 8923300 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_NP_PKT_CNTR.PORT2_NP_PKT_CNT = 8923304 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_NP_PKT_CNTR.PORT2_NP_PKT_CNT_TH.tresh.988 = 8923296 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_NP_PKT_CNTR.PORT2_NP_PKT_CNT_VAL.value.989 = 8923300 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_NP_PKT_CNTR.PORT2_NP_PKT_CNT.en.990 = 8923304 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_NP_PKT_CNTR.PORT2_NP_PKT_CNT.ext_tick_sel.991 = 8923304 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_NP_PKT_CNTR.PORT2_NP_PKT_CNT.forever.992 = 8923304 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_NP_PKT_CNTR.PORT2_NP_PKT_CNT.clr.993 = 8923304 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_NP_PKT_CNTR.PORT2_NP_PKT_CNT.reached_tresh.994 = 8923304 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_NP_PKT_CNTR.PORT2_NP_PKT_CNT.reserved.995 = 8923304 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_CM_PKT_CNTR.PORT0_CM_PKT_CNT_TH = 8923308 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_CM_PKT_CNTR.PORT0_CM_PKT_CNT_VAL = 8923312 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_CM_PKT_CNTR.PORT0_CM_PKT_CNT = 8923316 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_CM_PKT_CNTR.PORT0_CM_PKT_CNT_TH.tresh.996 = 8923308 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_CM_PKT_CNTR.PORT0_CM_PKT_CNT_VAL.value.997 = 8923312 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_CM_PKT_CNTR.PORT0_CM_PKT_CNT.en.998 = 8923316 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_CM_PKT_CNTR.PORT0_CM_PKT_CNT.ext_tick_sel.999 = 8923316 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_CM_PKT_CNTR.PORT0_CM_PKT_CNT.forever.1000 = 8923316 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_CM_PKT_CNTR.PORT0_CM_PKT_CNT.clr.1001 = 8923316 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_CM_PKT_CNTR.PORT0_CM_PKT_CNT.reached_tresh.1002 = 8923316 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT0_CM_PKT_CNTR.PORT0_CM_PKT_CNT.reserved.1003 = 8923316 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_CM_PKT_CNTR.PORT1_CM_PKT_CNT_TH = 8923320 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_CM_PKT_CNTR.PORT1_CM_PKT_CNT_VAL = 8923324 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_CM_PKT_CNTR.PORT1_CM_PKT_CNT = 8923328 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_CM_PKT_CNTR.PORT1_CM_PKT_CNT_TH.tresh.1004 = 8923320 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_CM_PKT_CNTR.PORT1_CM_PKT_CNT_VAL.value.1005 = 8923324 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_CM_PKT_CNTR.PORT1_CM_PKT_CNT.en.1006 = 8923328 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_CM_PKT_CNTR.PORT1_CM_PKT_CNT.ext_tick_sel.1007 = 8923328 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_CM_PKT_CNTR.PORT1_CM_PKT_CNT.forever.1008 = 8923328 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_CM_PKT_CNTR.PORT1_CM_PKT_CNT.clr.1009 = 8923328 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_CM_PKT_CNTR.PORT1_CM_PKT_CNT.reached_tresh.1010 = 8923328 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT1_CM_PKT_CNTR.PORT1_CM_PKT_CNT.reserved.1011 = 8923328 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_CM_PKT_CNTR.PORT2_CM_PKT_CNT_TH = 8923332 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_CM_PKT_CNTR.PORT2_CM_PKT_CNT_VAL = 8923336 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_CM_PKT_CNTR.PORT2_CM_PKT_CNT = 8923340 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_CM_PKT_CNTR.PORT2_CM_PKT_CNT_TH.tresh.1012 = 8923332 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_CM_PKT_CNTR.PORT2_CM_PKT_CNT_VAL.value.1013 = 8923336 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_CM_PKT_CNTR.PORT2_CM_PKT_CNT.en.1014 = 8923340 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_CM_PKT_CNTR.PORT2_CM_PKT_CNT.ext_tick_sel.1015 = 8923340 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_CM_PKT_CNTR.PORT2_CM_PKT_CNT.forever.1016 = 8923340 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_CM_PKT_CNTR.PORT2_CM_PKT_CNT.clr.1017 = 8923340 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_CM_PKT_CNTR.PORT2_CM_PKT_CNT.reached_tresh.1018 = 8923340 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PORT2_CM_PKT_CNTR.PORT2_CM_PKT_CNT.reserved.1019 = 8923340 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_PCPL_PKT_CNTR.PAL_RX_PCPL_PKT_CNT_TH = 8923344 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_PCPL_PKT_CNTR.PORT0_PKT_CNT_VAL = 8923348 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_PCPL_PKT_CNTR.PAL_RX_PCPL_PKT_CNT = 8923352 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_PCPL_PKT_CNTR.PAL_RX_PCPL_PKT_CNT_TH.tresh = 8923344 0 15
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_PCPL_PKT_CNTR.PAL_RX_PCPL_PKT_CNT_TH.reserved.1020 = 8923344 16 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_PCPL_PKT_CNTR.PORT0_PKT_CNT_VAL.value = 8923348 0 15
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_PCPL_PKT_CNTR.PORT0_PKT_CNT_VAL.reserved.1021 = 8923348 16 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_PCPL_PKT_CNTR.PAL_RX_PCPL_PKT_CNT.en = 8923352 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_PCPL_PKT_CNTR.PAL_RX_PCPL_PKT_CNT.ext_tick_sel = 8923352 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_PCPL_PKT_CNTR.PAL_RX_PCPL_PKT_CNT.forever = 8923352 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_PCPL_PKT_CNTR.PAL_RX_PCPL_PKT_CNT.clr = 8923352 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_PCPL_PKT_CNTR.PAL_RX_PCPL_PKT_CNT.reached_tresh = 8923352 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_PCPL_PKT_CNTR.PAL_RX_PCPL_PKT_CNT.reserved.1022 = 8923352 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_NP_PKT_CNTR.PAL_RX_NP_PKT_CNT_TH = 8923356 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_NP_PKT_CNTR.PAL_RX_NP_PKT_CNT_VAL = 8923360 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_NP_PKT_CNTR.PAL_RX_NPPKT_CNT = 8923364 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_NP_PKT_CNTR.PAL_RX_NP_PKT_CNT_TH.tresh.1023 = 8923356 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_NP_PKT_CNTR.PAL_RX_NP_PKT_CNT_VAL.value.1024 = 8923360 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_NP_PKT_CNTR.PAL_RX_NPPKT_CNT.en.1025 = 8923364 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_NP_PKT_CNTR.PAL_RX_NPPKT_CNT.ext_tick_sel.1026 = 8923364 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_NP_PKT_CNTR.PAL_RX_NPPKT_CNT.forever.1027 = 8923364 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_NP_PKT_CNTR.PAL_RX_NPPKT_CNT.clr.1028 = 8923364 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_NP_PKT_CNTR.PAL_RX_NPPKT_CNT.reached_tresh.1029 = 8923364 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_NP_PKT_CNTR.PAL_RX_NPPKT_CNT.reserved.1030 = 8923364 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_CM_PKT_CNTR.PAL_RX_CMPKT_CNT_TH = 8923368 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_CM_PKT_CNTR.PAL_RX_CM_PKT_CNT_VAL = 8923372 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_CM_PKT_CNTR.PAL_RX_CM_PKT_CNT = 8923376 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_CM_PKT_CNTR.PAL_RX_CMPKT_CNT_TH.tresh.1031 = 8923368 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_CM_PKT_CNTR.PAL_RX_CM_PKT_CNT_VAL.value.1032 = 8923372 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_CM_PKT_CNTR.PAL_RX_CM_PKT_CNT.en.1033 = 8923376 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_CM_PKT_CNTR.PAL_RX_CM_PKT_CNT.ext_tick_sel.1034 = 8923376 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_CM_PKT_CNTR.PAL_RX_CM_PKT_CNT.forever.1035 = 8923376 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_CM_PKT_CNTR.PAL_RX_CM_PKT_CNT.clr.1036 = 8923376 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_CM_PKT_CNTR.PAL_RX_CM_PKT_CNT.reached_tresh.1037 = 8923376 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.RX_CM_PKT_CNTR.PAL_RX_CM_PKT_CNT.reserved.1038 = 8923376 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_PCPL_PKT_CNTR.PAL_TX_PCPL_PKT_CNT_TH = 8923380 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_PCPL_PKT_CNTR.PORT0_PKT_CNT_VAL = 8923384 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_PCPL_PKT_CNTR.PAL_TX_PCPL_PKT_CNT = 8923388 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_PCPL_PKT_CNTR.PAL_TX_PCPL_PKT_CNT_TH.tresh = 8923380 0 15
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_PCPL_PKT_CNTR.PAL_TX_PCPL_PKT_CNT_TH.reserved.1039 = 8923380 16 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_PCPL_PKT_CNTR.PORT0_PKT_CNT_VAL.value = 8923384 0 15
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_PCPL_PKT_CNTR.PORT0_PKT_CNT_VAL.reserved.1040 = 8923384 16 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_PCPL_PKT_CNTR.PAL_TX_PCPL_PKT_CNT.en = 8923388 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_PCPL_PKT_CNTR.PAL_TX_PCPL_PKT_CNT.ext_tick_sel = 8923388 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_PCPL_PKT_CNTR.PAL_TX_PCPL_PKT_CNT.forever = 8923388 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_PCPL_PKT_CNTR.PAL_TX_PCPL_PKT_CNT.clr = 8923388 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_PCPL_PKT_CNTR.PAL_TX_PCPL_PKT_CNT.reached_tresh = 8923388 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_PCPL_PKT_CNTR.PAL_TX_PCPL_PKT_CNT.reserved.1041 = 8923388 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_NP_PKT_CNTR.PAL_TX_NP_PKT_CNT_TH = 8923392 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_NP_PKT_CNTR.PAL_TX_NP_PKT_CNT_VAL = 8923396 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_NP_PKT_CNTR.PAL_TX_NPPKT_CNT = 8923400 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_NP_PKT_CNTR.PAL_TX_NP_PKT_CNT_TH.tresh.1042 = 8923392 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_NP_PKT_CNTR.PAL_TX_NP_PKT_CNT_VAL.value.1043 = 8923396 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_NP_PKT_CNTR.PAL_TX_NPPKT_CNT.en.1044 = 8923400 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_NP_PKT_CNTR.PAL_TX_NPPKT_CNT.ext_tick_sel.1045 = 8923400 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_NP_PKT_CNTR.PAL_TX_NPPKT_CNT.forever.1046 = 8923400 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_NP_PKT_CNTR.PAL_TX_NPPKT_CNT.clr.1047 = 8923400 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_NP_PKT_CNTR.PAL_TX_NPPKT_CNT.reached_tresh.1048 = 8923400 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_NP_PKT_CNTR.PAL_TX_NPPKT_CNT.reserved.1049 = 8923400 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_CM_PKT_CNTR.PAL_TX_CMPKT_CNT_TH = 8923404 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_CM_PKT_CNTR.PAL_TX_CM_PKT_CNT_VAL = 8923408 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_CM_PKT_CNTR.PAL_TX_CM_PKT_CNT = 8923412 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_CM_PKT_CNTR.PAL_TX_CMPKT_CNT_TH.tresh.1050 = 8923404 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_CM_PKT_CNTR.PAL_TX_CM_PKT_CNT_VAL.value.1051 = 8923408 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_CM_PKT_CNTR.PAL_TX_CM_PKT_CNT.en.1052 = 8923412 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_CM_PKT_CNTR.PAL_TX_CM_PKT_CNT.ext_tick_sel.1053 = 8923412 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_CM_PKT_CNTR.PAL_TX_CM_PKT_CNT.forever.1054 = 8923412 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_CM_PKT_CNTR.PAL_TX_CM_PKT_CNT.clr.1055 = 8923412 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_CM_PKT_CNTR.PAL_TX_CM_PKT_CNT.reached_tresh.1056 = 8923412 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.TX_CM_PKT_CNTR.PAL_TX_CM_PKT_CNT.reserved.1057 = 8923412 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_RX_GENERAL_PKT_CNTR.PAL_RX_GENERAL_CNT_TH = 8923416 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_RX_GENERAL_PKT_CNTR.PAL_RX_GENERAL_CNT_VAL = 8923420 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_RX_GENERAL_PKT_CNTR.PAL_RX_GENERAL_CNT = 8923424 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_RX_GENERAL_PKT_CNTR.PAL_RX_GENERAL_CNT_TH.tresh = 8923416 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_RX_GENERAL_PKT_CNTR.PAL_RX_GENERAL_CNT_VAL.value = 8923420 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_RX_GENERAL_PKT_CNTR.PAL_RX_GENERAL_CNT.en = 8923424 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_RX_GENERAL_PKT_CNTR.PAL_RX_GENERAL_CNT.ext_tick_sel = 8923424 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_RX_GENERAL_PKT_CNTR.PAL_RX_GENERAL_CNT.forever = 8923424 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_RX_GENERAL_PKT_CNTR.PAL_RX_GENERAL_CNT.clr = 8923424 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_RX_GENERAL_PKT_CNTR.PAL_RX_GENERAL_CNT.reached_tresh = 8923424 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_RX_GENERAL_PKT_CNTR.PAL_RX_GENERAL_CNT.reserved.1058 = 8923424 5 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_TX_GENERAL_PKT_CNTR.PAL_TX_GENERAL_CNT_TH = 8923428 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_TX_GENERAL_PKT_CNTR.PAL_TX_GENERAL_CNT_VAL = 8923432 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_TX_GENERAL_PKT_CNTR.PAL_TX_GENERAL_CNT = 8923436 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_TX_GENERAL_PKT_CNTR.PAL_TX_GENERAL_CNT_TH.tresh = 8923428 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_TX_GENERAL_PKT_CNTR.PAL_TX_GENERAL_CNT_VAL.value = 8923432 0 31
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_TX_GENERAL_PKT_CNTR.PAL_TX_GENERAL_CNT.en = 8923436 0 0
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_TX_GENERAL_PKT_CNTR.PAL_TX_GENERAL_CNT.ext_tick_sel = 8923436 1 1
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_TX_GENERAL_PKT_CNTR.PAL_TX_GENERAL_CNT.forever = 8923436 2 2
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_TX_GENERAL_PKT_CNTR.PAL_TX_GENERAL_CNT.clr = 8923436 3 3
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_TX_GENERAL_PKT_CNTR.PAL_TX_GENERAL_CNT.reached_tresh = 8923436 4 4
PCIE.PAL.DEBUG_PKT_MON_COUNTERS.PAL_TX_GENERAL_PKT_CNTR.PAL_TX_GENERAL_CNT.reserved.1059 = 8923436 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_PCPL_FULL = 8923440 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_PCPL_FULL = 8923452 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_PCPL_FULL = 8923464 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_NP_FULL = 8923476 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_NP_FULL = 8923488 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_NP_FULL = 8923500 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_CM_FULL = 8923512 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_CM_FULL = 8923524 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_CM_FULL = 8923536 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_PCPL_FULL = 8923548 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_PCPL_FULL = 8923560 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_PCPL_FULL = 8923572 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_NP_FULL = 8923584 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_NP_FULL = 8923596 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_NP_FULL = 8923608 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_CM_FULL = 8923620 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_CM_FULL = 8923632 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_CM_FULL = 8923644 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_PCPL_FIFO_FULL = 8923656 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_NP_FIFO_FULL = 8923668 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_CM_FIFO_FULL = 8923680 0 95
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_PCPL_FULL.PORT0_RX_FIFO_PCPL_FULL_CNT_TH = 8923440 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_PCPL_FULL.PORT0_RX_FIFO_PCPL_FULL_CNT_VAL = 8923444 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_PCPL_FULL.PORT0_RX_FIFO_PCPL_FULL_CNT = 8923448 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_PCPL_FULL.PORT0_RX_FIFO_PCPL_FULL_CNT_TH.tresh.1060 = 8923440 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_PCPL_FULL.PORT0_RX_FIFO_PCPL_FULL_CNT_VAL.value = 8923444 0 15
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_PCPL_FULL.PORT0_RX_FIFO_PCPL_FULL_CNT_VAL.reserved.1061 = 8923444 16 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_PCPL_FULL.PORT0_RX_FIFO_PCPL_FULL_CNT.en = 8923448 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_PCPL_FULL.PORT0_RX_FIFO_PCPL_FULL_CNT.ext_tick_sel = 8923448 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_PCPL_FULL.PORT0_RX_FIFO_PCPL_FULL_CNT.forever = 8923448 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_PCPL_FULL.PORT0_RX_FIFO_PCPL_FULL_CNT.clr = 8923448 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_PCPL_FULL.PORT0_RX_FIFO_PCPL_FULL_CNT.reached_tresh = 8923448 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_PCPL_FULL.PORT0_RX_FIFO_PCPL_FULL_CNT.reserved.1062 = 8923448 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_PCPL_FULL.PORT1_RX_FIFO_PCPL_FULL_CNT_TH = 8923452 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_PCPL_FULL.PORT1_RX_FIFO_PCPL_FULL_CNT_VAL = 8923456 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_PCPL_FULL.PORT1_RX_FIFO_PCPL_FULL_CNT = 8923460 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_PCPL_FULL.PORT1_RX_FIFO_PCPL_FULL_CNT_TH.tresh.1063 = 8923452 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_PCPL_FULL.PORT1_RX_FIFO_PCPL_FULL_CNT_VAL.value = 8923456 0 15
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_PCPL_FULL.PORT1_RX_FIFO_PCPL_FULL_CNT_VAL.reserved.1064 = 8923456 16 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_PCPL_FULL.PORT1_RX_FIFO_PCPL_FULL_CNT.en = 8923460 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_PCPL_FULL.PORT1_RX_FIFO_PCPL_FULL_CNT.ext_tick_sel = 8923460 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_PCPL_FULL.PORT1_RX_FIFO_PCPL_FULL_CNT.forever = 8923460 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_PCPL_FULL.PORT1_RX_FIFO_PCPL_FULL_CNT.clr = 8923460 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_PCPL_FULL.PORT1_RX_FIFO_PCPL_FULL_CNT.reached_tresh = 8923460 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_PCPL_FULL.PORT1_RX_FIFO_PCPL_FULL_CNT.reserved.1065 = 8923460 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_PCPL_FULL.PORT2_RX_FIFO_PCPL_FULL_CNT_TH = 8923464 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_PCPL_FULL.PORT2_RX_FIFO_PCPL_FULL_CNT_VAL = 8923468 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_PCPL_FULL.PORT2_RX_FIFO_PCPL_FULL_CNT = 8923472 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_PCPL_FULL.PORT2_RX_FIFO_PCPL_FULL_CNT_TH.tresh.1066 = 8923464 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_PCPL_FULL.PORT2_RX_FIFO_PCPL_FULL_CNT_VAL.value = 8923468 0 15
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_PCPL_FULL.PORT2_RX_FIFO_PCPL_FULL_CNT_VAL.reserved.1067 = 8923468 16 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_PCPL_FULL.PORT2_RX_FIFO_PCPL_FULL_CNT.en = 8923472 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_PCPL_FULL.PORT2_RX_FIFO_PCPL_FULL_CNT.ext_tick_sel = 8923472 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_PCPL_FULL.PORT2_RX_FIFO_PCPL_FULL_CNT.forever = 8923472 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_PCPL_FULL.PORT2_RX_FIFO_PCPL_FULL_CNT.clr = 8923472 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_PCPL_FULL.PORT2_RX_FIFO_PCPL_FULL_CNT.reached_tresh = 8923472 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_PCPL_FULL.PORT2_RX_FIFO_PCPL_FULL_CNT.reserved.1068 = 8923472 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_NP_FULL.PORT0_RX_FIFO_NP_FULL_CNT_TH = 8923476 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_NP_FULL.PORT0_RX_FIFO_NP_FULL_CNT_VAL = 8923480 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_NP_FULL.PORT0_RX_FIFO_NP_FULL_CNT = 8923484 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_NP_FULL.PORT0_RX_FIFO_NP_FULL_CNT_TH.tresh.1069 = 8923476 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_NP_FULL.PORT0_RX_FIFO_NP_FULL_CNT_VAL.value.1070 = 8923480 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_NP_FULL.PORT0_RX_FIFO_NP_FULL_CNT.en.1071 = 8923484 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_NP_FULL.PORT0_RX_FIFO_NP_FULL_CNT.ext_tick_sel.1072 = 8923484 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_NP_FULL.PORT0_RX_FIFO_NP_FULL_CNT.forever.1073 = 8923484 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_NP_FULL.PORT0_RX_FIFO_NP_FULL_CNT.clr.1074 = 8923484 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_NP_FULL.PORT0_RX_FIFO_NP_FULL_CNT.reached_tresh.1075 = 8923484 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_NP_FULL.PORT0_RX_FIFO_NP_FULL_CNT.reserved.1076 = 8923484 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_NP_FULL.PORT1_RX_FIFO_NP_FULL_CNT_TH = 8923488 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_NP_FULL.PORT1_RX_FIFO_NP_FULL_CNT_VAL = 8923492 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_NP_FULL.PORT1_RX_FIFO_NP_FULL_CNT = 8923496 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_NP_FULL.PORT1_RX_FIFO_NP_FULL_CNT_TH.tresh.1077 = 8923488 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_NP_FULL.PORT1_RX_FIFO_NP_FULL_CNT_VAL.value.1078 = 8923492 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_NP_FULL.PORT1_RX_FIFO_NP_FULL_CNT.en.1079 = 8923496 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_NP_FULL.PORT1_RX_FIFO_NP_FULL_CNT.ext_tick_sel.1080 = 8923496 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_NP_FULL.PORT1_RX_FIFO_NP_FULL_CNT.forever.1081 = 8923496 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_NP_FULL.PORT1_RX_FIFO_NP_FULL_CNT.clr.1082 = 8923496 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_NP_FULL.PORT1_RX_FIFO_NP_FULL_CNT.reached_tresh.1083 = 8923496 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_NP_FULL.PORT1_RX_FIFO_NP_FULL_CNT.reserved.1084 = 8923496 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_NP_FULL.PORT2_RX_FIFO_NP_FULL_CNT_TH = 8923500 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_NP_FULL.PORT2_RX_FIFO_NP_FULL_CNT_VAL = 8923504 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_NP_FULL.PORT2_RX_FIFO_NP_FULL_CNT = 8923508 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_NP_FULL.PORT2_RX_FIFO_NP_FULL_CNT_TH.tresh.1085 = 8923500 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_NP_FULL.PORT2_RX_FIFO_NP_FULL_CNT_VAL.value.1086 = 8923504 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_NP_FULL.PORT2_RX_FIFO_NP_FULL_CNT.en.1087 = 8923508 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_NP_FULL.PORT2_RX_FIFO_NP_FULL_CNT.ext_tick_sel.1088 = 8923508 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_NP_FULL.PORT2_RX_FIFO_NP_FULL_CNT.forever.1089 = 8923508 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_NP_FULL.PORT2_RX_FIFO_NP_FULL_CNT.clr.1090 = 8923508 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_NP_FULL.PORT2_RX_FIFO_NP_FULL_CNT.reached_tresh.1091 = 8923508 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_NP_FULL.PORT2_RX_FIFO_NP_FULL_CNT.reserved.1092 = 8923508 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_CM_FULL.PORT0_RX_FIFO_CM_FULL_CNT_TH = 8923512 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_CM_FULL.PORT0_RX_FIFO_CM_FULL_CNT_VAL = 8923516 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_CM_FULL.PORT0_RX_FIFO_CM_FULL_CNT = 8923520 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_CM_FULL.PORT0_RX_FIFO_CM_FULL_CNT_TH.tresh.1093 = 8923512 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_CM_FULL.PORT0_RX_FIFO_CM_FULL_CNT_VAL.value.1094 = 8923516 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_CM_FULL.PORT0_RX_FIFO_CM_FULL_CNT.en.1095 = 8923520 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_CM_FULL.PORT0_RX_FIFO_CM_FULL_CNT.ext_tick_sel.1096 = 8923520 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_CM_FULL.PORT0_RX_FIFO_CM_FULL_CNT.forever.1097 = 8923520 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_CM_FULL.PORT0_RX_FIFO_CM_FULL_CNT.clr.1098 = 8923520 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_CM_FULL.PORT0_RX_FIFO_CM_FULL_CNT.reached_tresh.1099 = 8923520 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_RX_FIFO_CM_FULL.PORT0_RX_FIFO_CM_FULL_CNT.reserved.1100 = 8923520 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_CM_FULL.PORT1_RX_FIFO_NP_FULL_CNT_TH = 8923524 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_CM_FULL.PORT1_RX_FIFO_CM_FULL_CNT_VAL = 8923528 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_CM_FULL.PORT1_RX_FIFO_CM_FULL_CNT = 8923532 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_CM_FULL.PORT1_RX_FIFO_NP_FULL_CNT_TH.tresh.1101 = 8923524 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_CM_FULL.PORT1_RX_FIFO_CM_FULL_CNT_VAL.value.1102 = 8923528 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_CM_FULL.PORT1_RX_FIFO_CM_FULL_CNT.en.1103 = 8923532 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_CM_FULL.PORT1_RX_FIFO_CM_FULL_CNT.ext_tick_sel.1104 = 8923532 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_CM_FULL.PORT1_RX_FIFO_CM_FULL_CNT.forever.1105 = 8923532 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_CM_FULL.PORT1_RX_FIFO_CM_FULL_CNT.clr.1106 = 8923532 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_CM_FULL.PORT1_RX_FIFO_CM_FULL_CNT.reached_tresh.1107 = 8923532 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_RX_FIFO_CM_FULL.PORT1_RX_FIFO_CM_FULL_CNT.reserved.1108 = 8923532 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_CM_FULL.PORT2_RX_FIFO_CM_FULL_CNT_TH = 8923536 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_CM_FULL.PORT2_RX_FIFO_CM_FULL_CNT_VAL = 8923540 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_CM_FULL.PORT2_RX_FIFO_CM_FULL_CNT = 8923544 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_CM_FULL.PORT2_RX_FIFO_CM_FULL_CNT_TH.tresh.1109 = 8923536 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_CM_FULL.PORT2_RX_FIFO_CM_FULL_CNT_VAL.value.1110 = 8923540 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_CM_FULL.PORT2_RX_FIFO_CM_FULL_CNT.en.1111 = 8923544 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_CM_FULL.PORT2_RX_FIFO_CM_FULL_CNT.ext_tick_sel.1112 = 8923544 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_CM_FULL.PORT2_RX_FIFO_CM_FULL_CNT.forever.1113 = 8923544 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_CM_FULL.PORT2_RX_FIFO_CM_FULL_CNT.clr.1114 = 8923544 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_CM_FULL.PORT2_RX_FIFO_CM_FULL_CNT.reached_tresh.1115 = 8923544 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_RX_FIFO_CM_FULL.PORT2_RX_FIFO_CM_FULL_CNT.reserved.1116 = 8923544 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_PCPL_FULL.PORT0_TX_FIFO_PCPL_FULL_CNT_TH = 8923548 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_PCPL_FULL.PORT0_TX_FIFO_PCPL_FULL_CNT_VAL = 8923552 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_PCPL_FULL.PORT0_TX_FIFO_PCPL_FULL_CNT = 8923556 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_PCPL_FULL.PORT0_TX_FIFO_PCPL_FULL_CNT_TH.tresh.1117 = 8923548 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_PCPL_FULL.PORT0_TX_FIFO_PCPL_FULL_CNT_VAL.value = 8923552 0 15
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_PCPL_FULL.PORT0_TX_FIFO_PCPL_FULL_CNT_VAL.reserved.1118 = 8923552 16 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_PCPL_FULL.PORT0_TX_FIFO_PCPL_FULL_CNT.en = 8923556 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_PCPL_FULL.PORT0_TX_FIFO_PCPL_FULL_CNT.ext_tick_sel = 8923556 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_PCPL_FULL.PORT0_TX_FIFO_PCPL_FULL_CNT.forever = 8923556 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_PCPL_FULL.PORT0_TX_FIFO_PCPL_FULL_CNT.clr = 8923556 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_PCPL_FULL.PORT0_TX_FIFO_PCPL_FULL_CNT.reached_tresh = 8923556 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_PCPL_FULL.PORT0_TX_FIFO_PCPL_FULL_CNT.reserved.1119 = 8923556 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_PCPL_FULL.PORT1_TX_FIFO_PCPL_FULL_CNT_TH = 8923560 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_PCPL_FULL.PORT1_TX_FIFO_PCPL_FULL_CNT_VAL = 8923564 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_PCPL_FULL.PORT1_TX_FIFO_PCPL_FULL_CNT = 8923568 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_PCPL_FULL.PORT1_TX_FIFO_PCPL_FULL_CNT_TH.tresh.1120 = 8923560 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_PCPL_FULL.PORT1_TX_FIFO_PCPL_FULL_CNT_VAL.value = 8923564 0 15
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_PCPL_FULL.PORT1_TX_FIFO_PCPL_FULL_CNT_VAL.reserved.1121 = 8923564 16 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_PCPL_FULL.PORT1_TX_FIFO_PCPL_FULL_CNT.en = 8923568 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_PCPL_FULL.PORT1_TX_FIFO_PCPL_FULL_CNT.ext_tick_sel = 8923568 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_PCPL_FULL.PORT1_TX_FIFO_PCPL_FULL_CNT.forever = 8923568 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_PCPL_FULL.PORT1_TX_FIFO_PCPL_FULL_CNT.clr = 8923568 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_PCPL_FULL.PORT1_TX_FIFO_PCPL_FULL_CNT.reached_tresh = 8923568 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_PCPL_FULL.PORT1_TX_FIFO_PCPL_FULL_CNT.reserved.1122 = 8923568 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_PCPL_FULL.PORT2_TX_FIFO_PCPL_FULL_CNT_TH = 8923572 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_PCPL_FULL.PORT2_TX_FIFO_PCPL_FULL_CNT_VAL = 8923576 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_PCPL_FULL.PORT2_TX_FIFO_PCPL_FULL_CNT = 8923580 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_PCPL_FULL.PORT2_TX_FIFO_PCPL_FULL_CNT_TH.tresh.1123 = 8923572 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_PCPL_FULL.PORT2_TX_FIFO_PCPL_FULL_CNT_VAL.value = 8923576 0 15
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_PCPL_FULL.PORT2_TX_FIFO_PCPL_FULL_CNT_VAL.reserved.1124 = 8923576 16 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_PCPL_FULL.PORT2_TX_FIFO_PCPL_FULL_CNT.en = 8923580 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_PCPL_FULL.PORT2_TX_FIFO_PCPL_FULL_CNT.ext_tick_sel = 8923580 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_PCPL_FULL.PORT2_TX_FIFO_PCPL_FULL_CNT.forever = 8923580 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_PCPL_FULL.PORT2_TX_FIFO_PCPL_FULL_CNT.clr = 8923580 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_PCPL_FULL.PORT2_TX_FIFO_PCPL_FULL_CNT.reached_tresh = 8923580 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_PCPL_FULL.PORT2_TX_FIFO_PCPL_FULL_CNT.reserved.1125 = 8923580 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_NP_FULL.PORT0_TX_FIFO_NP_FULL_CNT_TH = 8923584 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_NP_FULL.PORT0_TX_FIFO_NP_FULL_CNT_VAL = 8923588 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_NP_FULL.PORT0_TX_FIFO_NP_FULL_CNT = 8923592 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_NP_FULL.PORT0_TX_FIFO_NP_FULL_CNT_TH.tresh.1126 = 8923584 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_NP_FULL.PORT0_TX_FIFO_NP_FULL_CNT_VAL.value.1127 = 8923588 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_NP_FULL.PORT0_TX_FIFO_NP_FULL_CNT.en.1128 = 8923592 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_NP_FULL.PORT0_TX_FIFO_NP_FULL_CNT.ext_tick_sel.1129 = 8923592 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_NP_FULL.PORT0_TX_FIFO_NP_FULL_CNT.forever.1130 = 8923592 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_NP_FULL.PORT0_TX_FIFO_NP_FULL_CNT.clr.1131 = 8923592 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_NP_FULL.PORT0_TX_FIFO_NP_FULL_CNT.reached_tresh.1132 = 8923592 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_NP_FULL.PORT0_TX_FIFO_NP_FULL_CNT.reserved.1133 = 8923592 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_NP_FULL.PORT1_TX_FIFO_NP_FULL_CNT_TH = 8923596 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_NP_FULL.PORT1_TX_FIFO_NP_FULL_CNT_VAL = 8923600 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_NP_FULL.PORT1_TX_FIFO_NP_FULL_CNT = 8923604 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_NP_FULL.PORT1_TX_FIFO_NP_FULL_CNT_TH.tresh.1134 = 8923596 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_NP_FULL.PORT1_TX_FIFO_NP_FULL_CNT_VAL.value.1135 = 8923600 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_NP_FULL.PORT1_TX_FIFO_NP_FULL_CNT.en.1136 = 8923604 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_NP_FULL.PORT1_TX_FIFO_NP_FULL_CNT.ext_tick_sel.1137 = 8923604 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_NP_FULL.PORT1_TX_FIFO_NP_FULL_CNT.forever.1138 = 8923604 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_NP_FULL.PORT1_TX_FIFO_NP_FULL_CNT.clr.1139 = 8923604 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_NP_FULL.PORT1_TX_FIFO_NP_FULL_CNT.reached_tresh.1140 = 8923604 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_NP_FULL.PORT1_TX_FIFO_NP_FULL_CNT.reserved.1141 = 8923604 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_NP_FULL.PORT2_TX_FIFO_NP_FULL_CNT_TH = 8923608 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_NP_FULL.PORT2_TX_FIFO_NP_FULL_CNT_VAL = 8923612 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_NP_FULL.PORT2_TX_FIFO_NP_FULL_CNT = 8923616 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_NP_FULL.PORT2_TX_FIFO_NP_FULL_CNT_TH.tresh.1142 = 8923608 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_NP_FULL.PORT2_TX_FIFO_NP_FULL_CNT_VAL.value.1143 = 8923612 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_NP_FULL.PORT2_TX_FIFO_NP_FULL_CNT.en.1144 = 8923616 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_NP_FULL.PORT2_TX_FIFO_NP_FULL_CNT.ext_tick_sel.1145 = 8923616 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_NP_FULL.PORT2_TX_FIFO_NP_FULL_CNT.forever.1146 = 8923616 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_NP_FULL.PORT2_TX_FIFO_NP_FULL_CNT.clr.1147 = 8923616 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_NP_FULL.PORT2_TX_FIFO_NP_FULL_CNT.reached_tresh.1148 = 8923616 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_NP_FULL.PORT2_TX_FIFO_NP_FULL_CNT.reserved.1149 = 8923616 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_CM_FULL.PORT0_TX_FIFO_CM_FULL_CNT_TH = 8923620 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_CM_FULL.PORT0_TX_FIFO_CM_FULL_CNT_VAL = 8923624 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_CM_FULL.PORT0_TX_FIFO_CM_FULL_CNT = 8923628 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_CM_FULL.PORT0_TX_FIFO_CM_FULL_CNT_TH.tresh.1150 = 8923620 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_CM_FULL.PORT0_TX_FIFO_CM_FULL_CNT_VAL.value.1151 = 8923624 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_CM_FULL.PORT0_TX_FIFO_CM_FULL_CNT.en.1152 = 8923628 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_CM_FULL.PORT0_TX_FIFO_CM_FULL_CNT.ext_tick_sel.1153 = 8923628 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_CM_FULL.PORT0_TX_FIFO_CM_FULL_CNT.forever.1154 = 8923628 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_CM_FULL.PORT0_TX_FIFO_CM_FULL_CNT.clr.1155 = 8923628 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_CM_FULL.PORT0_TX_FIFO_CM_FULL_CNT.reached_tresh.1156 = 8923628 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT0_TX_FIFO_CM_FULL.PORT0_TX_FIFO_CM_FULL_CNT.reserved.1157 = 8923628 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_CM_FULL.PORT1_TX_FIFO_CM_FULL_CNT_TH = 8923632 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_CM_FULL.PORT1_TX_FIFO_CM_FULL_CNT_VAL = 8923636 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_CM_FULL.PORT1_TX_FIFO_CM_FULL_CNT = 8923640 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_CM_FULL.PORT1_TX_FIFO_CM_FULL_CNT_TH.tresh.1158 = 8923632 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_CM_FULL.PORT1_TX_FIFO_CM_FULL_CNT_VAL.value.1159 = 8923636 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_CM_FULL.PORT1_TX_FIFO_CM_FULL_CNT.en.1160 = 8923640 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_CM_FULL.PORT1_TX_FIFO_CM_FULL_CNT.ext_tick_sel.1161 = 8923640 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_CM_FULL.PORT1_TX_FIFO_CM_FULL_CNT.forever.1162 = 8923640 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_CM_FULL.PORT1_TX_FIFO_CM_FULL_CNT.clr.1163 = 8923640 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_CM_FULL.PORT1_TX_FIFO_CM_FULL_CNT.reached_tresh.1164 = 8923640 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT1_TX_FIFO_CM_FULL.PORT1_TX_FIFO_CM_FULL_CNT.reserved.1165 = 8923640 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_CM_FULL.PORT2_TX_FIFO_CM_FULL_CNT_TH = 8923644 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_CM_FULL.PORT2_TX_FIFO_CM_FULL_CNT_VAL = 8923648 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_CM_FULL.PORT2_TX_FIFO_CM_FULL_CNT = 8923652 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_CM_FULL.PORT2_TX_FIFO_CM_FULL_CNT_TH.tresh.1166 = 8923644 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_CM_FULL.PORT2_TX_FIFO_CM_FULL_CNT_VAL.value.1167 = 8923648 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_CM_FULL.PORT2_TX_FIFO_CM_FULL_CNT.en.1168 = 8923652 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_CM_FULL.PORT2_TX_FIFO_CM_FULL_CNT.ext_tick_sel.1169 = 8923652 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_CM_FULL.PORT2_TX_FIFO_CM_FULL_CNT.forever.1170 = 8923652 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_CM_FULL.PORT2_TX_FIFO_CM_FULL_CNT.clr.1171 = 8923652 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_CM_FULL.PORT2_TX_FIFO_CM_FULL_CNT.reached_tresh.1172 = 8923652 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.PORT2_TX_FIFO_CM_FULL.PORT2_TX_FIFO_CM_FULL_CNT.reserved.1173 = 8923652 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_PCPL_FIFO_FULL.PAL_TX_FIFO_PCPL_FULL_CNT_TH = 8923656 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_PCPL_FIFO_FULL.PORT0_PKT_CNT_VAL = 8923660 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_PCPL_FIFO_FULL.PAL_TX_FIFO_PCPL_FULL_CNT = 8923664 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_PCPL_FIFO_FULL.PAL_TX_FIFO_PCPL_FULL_CNT_TH.tresh.1174 = 8923656 0 15
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_PCPL_FIFO_FULL.PAL_TX_FIFO_PCPL_FULL_CNT_TH.reserved.1175 = 8923656 16 31
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_PCPL_FIFO_FULL.PORT0_PKT_CNT_VAL.value = 8923660 0 15
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_PCPL_FIFO_FULL.PORT0_PKT_CNT_VAL.reserved.1176 = 8923660 16 31
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_PCPL_FIFO_FULL.PAL_TX_FIFO_PCPL_FULL_CNT.en = 8923664 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_PCPL_FIFO_FULL.PAL_TX_FIFO_PCPL_FULL_CNT.ext_tick_sel = 8923664 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_PCPL_FIFO_FULL.PAL_TX_FIFO_PCPL_FULL_CNT.forever = 8923664 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_PCPL_FIFO_FULL.PAL_TX_FIFO_PCPL_FULL_CNT.clr = 8923664 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_PCPL_FIFO_FULL.PAL_TX_FIFO_PCPL_FULL_CNT.reached_tresh = 8923664 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_PCPL_FIFO_FULL.PAL_TX_FIFO_PCPL_FULL_CNT.reserved.1177 = 8923664 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_NP_FIFO_FULL.PAL_TX_FIFO_NP_FULL_CNT_TH = 8923668 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_NP_FIFO_FULL.PAL_TX_FIFO_NP_FULL_CNT_VAL = 8923672 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_NP_FIFO_FULL.PAL_TX_FIFO_NP_FULL_CNT = 8923676 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_NP_FIFO_FULL.PAL_TX_FIFO_NP_FULL_CNT_TH.tresh.1178 = 8923668 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_NP_FIFO_FULL.PAL_TX_FIFO_NP_FULL_CNT_VAL.value.1179 = 8923672 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_NP_FIFO_FULL.PAL_TX_FIFO_NP_FULL_CNT.en.1180 = 8923676 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_NP_FIFO_FULL.PAL_TX_FIFO_NP_FULL_CNT.ext_tick_sel.1181 = 8923676 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_NP_FIFO_FULL.PAL_TX_FIFO_NP_FULL_CNT.forever.1182 = 8923676 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_NP_FIFO_FULL.PAL_TX_FIFO_NP_FULL_CNT.clr.1183 = 8923676 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_NP_FIFO_FULL.PAL_TX_FIFO_NP_FULL_CNT.reached_tresh.1184 = 8923676 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_NP_FIFO_FULL.PAL_TX_FIFO_NP_FULL_CNT.reserved.1185 = 8923676 5 31
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_CM_FIFO_FULL.PAL_TX_FIFO_CM_FULL_CNT_TH = 8923680 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_CM_FIFO_FULL.PAL_TX_FIFO_CM_FULL_CNT_VAL = 8923684 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_CM_FIFO_FULL.PAL_TX_FIFO_CM_FULL_CNT = 8923688 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_CM_FIFO_FULL.PAL_TX_FIFO_CM_FULL_CNT_TH.tresh.1186 = 8923680 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_CM_FIFO_FULL.PAL_TX_FIFO_CM_FULL_CNT_VAL.value.1187 = 8923684 0 31
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_CM_FIFO_FULL.PAL_TX_FIFO_CM_FULL_CNT.en.1188 = 8923688 0 0
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_CM_FIFO_FULL.PAL_TX_FIFO_CM_FULL_CNT.ext_tick_sel.1189 = 8923688 1 1
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_CM_FIFO_FULL.PAL_TX_FIFO_CM_FULL_CNT.forever.1190 = 8923688 2 2
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_CM_FIFO_FULL.PAL_TX_FIFO_CM_FULL_CNT.clr.1191 = 8923688 3 3
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_CM_FIFO_FULL.PAL_TX_FIFO_CM_FULL_CNT.reached_tresh.1192 = 8923688 4 4
PCIE.PAL.DEBUG_FULL_COUNTERS.TX_CM_FIFO_FULL.PAL_TX_FIFO_CM_FULL_CNT.reserved.1193 = 8923688 5 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS = 8923692 0 575
PCIE.PAL.IN_BAND_PACKETS.IDLE_PACKETS = 8923764 0 63
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_CTL = 8923692 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_PACKET_RATE = 8923696 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_SAMPLE_NUM = 8923700 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_RESULT_USEC_LSB = 8923704 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_RESULT_USEC_MSB = 8923708 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_RESULT_CLKS = 8923712 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_RNT_RESULT_USEC_LSB = 8923716 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_RNDT_RESULT_USEC_MSB = 8923720 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_RNDT_RESULT_CLKS = 8923724 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.TSF_USEC_LSB = 8923728 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.TSF_USEC_MSB = 8923732 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.TSF_CLKS = 8923736 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_MIN_MAX = 8923740 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_NOMINAL = 8923744 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.SLIDING_WINDOW = 8923748 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_MIN_MAX_RND = 8923752 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_NOMINAL_RND = 8923756 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.SLIDING_WINDOW_RND = 8923760 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_CTL.start_latency_calc = 8923692 0 0
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_CTL.stop_latency_calc = 8923692 1 1
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_CTL.time_line_mode = 8923692 2 2
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_CTL.sliding_window_size = 8923692 3 4
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_CTL.reserved.1194 = 8923692 5 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_PACKET_RATE.pal_latency_pkt_rate = 8923696 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_SAMPLE_NUM.latency_sample_num = 8923700 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_RESULT_USEC_LSB.latency_result_usec_lsb = 8923704 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_RESULT_USEC_MSB.latency_result_usec_msb = 8923708 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_RESULT_CLKS.latency_result_clks_signed = 8923712 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_RNT_RESULT_USEC_LSB.latency_rndt_result_usec_lsb = 8923716 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_RNDT_RESULT_USEC_MSB.latency_rndt_result_usec_msb = 8923720 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_RNDT_RESULT_CLKS.latency_rndt_result_clks_signed = 8923724 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.TSF_USEC_LSB.tsf_ro_usec_lsb = 8923728 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.TSF_USEC_MSB.tsf_ro_msb = 8923732 0 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.TSF_CLKS.tsf_ro_clks = 8923736 0 7
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.TSF_CLKS.reserved.1195 = 8923736 8 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_MIN_MAX.latency_min = 8923740 0 15
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_MIN_MAX.latency_max = 8923740 16 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_NOMINAL.latency_nominal = 8923744 0 15
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_NOMINAL.reserved.1196 = 8923744 16 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.SLIDING_WINDOW.sliding_window = 8923748 0 19
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.SLIDING_WINDOW.reserved.1197 = 8923748 20 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_MIN_MAX_RND.latency_min_rnd = 8923752 0 15
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_MIN_MAX_RND.latency_max_rnd = 8923752 16 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_NOMINAL_RND.latency_nominal_rnd = 8923756 0 15
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.LATENCY_NOMINAL_RND.reserved.1198 = 8923756 16 31
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.SLIDING_WINDOW_RND.sliding_window_rnd = 8923760 0 19
PCIE.PAL.IN_BAND_PACKETS.LATENCY_PACKETS.SLIDING_WINDOW_RND.reserved.1199 = 8923760 20 31
PCIE.PAL.IN_BAND_PACKETS.IDLE_PACKETS.IDLE_PACKETS_CTL = 8923764 0 31
PCIE.PAL.IN_BAND_PACKETS.IDLE_PACKETS.IDLE_PKT_RATE = 8923768 0 31
PCIE.PAL.IN_BAND_PACKETS.IDLE_PACKETS.IDLE_PACKETS_CTL.start_idle_calc = 8923764 0 0
PCIE.PAL.IN_BAND_PACKETS.IDLE_PACKETS.IDLE_PACKETS_CTL.stop_idle_calc = 8923764 1 1
PCIE.PAL.IN_BAND_PACKETS.IDLE_PACKETS.IDLE_PACKETS_CTL.reserved.1200 = 8923764 2 31
PCIE.PAL.IN_BAND_PACKETS.IDLE_PACKETS.IDLE_PKT_RATE.pal_idle_pkt_rate = 8923768 0 31
PCIE.PAL.GOOD_PUT_CALCULATION.GOOD_PUT_CTL = 8923772 0 31
PCIE.PAL.GOOD_PUT_CALCULATION.GP_TIME_FRAME = 8923776 0 31
PCIE.PAL.GOOD_PUT_CALCULATION.RX_GOOD_PUT_RESULT = 8923780 0 31
PCIE.PAL.GOOD_PUT_CALCULATION.RX_GOOD_PUT_RESULT_MIN = 8923784 0 31
PCIE.PAL.GOOD_PUT_CALCULATION.RX_GOOD_PUT_RESULT_MAX = 8923788 0 31
PCIE.PAL.GOOD_PUT_CALCULATION.TX_GOOD_PUT_RESULT = 8923792 0 31
PCIE.PAL.GOOD_PUT_CALCULATION.TX_GOOD_PUT_RESULT_MIN = 8923796 0 31
PCIE.PAL.GOOD_PUT_CALCULATION.TX_GOOD_PUT_RESULT_MAX = 8923800 0 31
PCIE.PAL.GOOD_PUT_CALCULATION.GOOD_PUT_CTL.start_gp_calc = 8923772 0 0
PCIE.PAL.GOOD_PUT_CALCULATION.GOOD_PUT_CTL.stop_gp_calc = 8923772 1 1
PCIE.PAL.GOOD_PUT_CALCULATION.GOOD_PUT_CTL.good_put_rx_result_clr = 8923772 2 2
PCIE.PAL.GOOD_PUT_CALCULATION.GOOD_PUT_CTL.good_put_tx_result_clr = 8923772 3 3
PCIE.PAL.GOOD_PUT_CALCULATION.GOOD_PUT_CTL.good_rx_put_overflow = 8923772 4 4
PCIE.PAL.GOOD_PUT_CALCULATION.GOOD_PUT_CTL.good_tx_put_overflow = 8923772 5 5
PCIE.PAL.GOOD_PUT_CALCULATION.GOOD_PUT_CTL.reserved.1201 = 8923772 6 31
PCIE.PAL.GOOD_PUT_CALCULATION.GP_TIME_FRAME.gp_time_frame = 8923776 0 31
PCIE.PAL.GOOD_PUT_CALCULATION.RX_GOOD_PUT_RESULT.rx_good_put_result = 8923780 0 31
PCIE.PAL.GOOD_PUT_CALCULATION.RX_GOOD_PUT_RESULT_MIN.rx_good_put_result_min = 8923784 0 31
PCIE.PAL.GOOD_PUT_CALCULATION.RX_GOOD_PUT_RESULT_MAX.rx_good_put_result_max = 8923788 0 31
PCIE.PAL.GOOD_PUT_CALCULATION.TX_GOOD_PUT_RESULT.tx_good_put_result = 8923792 0 31
PCIE.PAL.GOOD_PUT_CALCULATION.TX_GOOD_PUT_RESULT_MIN.tx_good_put_result_min = 8923796 0 31
PCIE.PAL.GOOD_PUT_CALCULATION.TX_GOOD_PUT_RESULT_MAX.tx_good_put_result_max = 8923800 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMRD_CNT = 8923804 0 95
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMWR_CNT = 8923816 0 95
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IOWR_CNT = 8923828 0 95
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IORD_CNT = 8923840 0 95
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CPL_CNT = 8923852 0 95
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG0_CNT = 8923864 0 95
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG1_CNT = 8923876 0 95
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMRD_CNT = 8923888 0 95
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMWR_CNT = 8923900 0 95
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IOWR_CNT = 8923912 0 95
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IORD_CNT = 8923924 0 95
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CPL_CNT = 8923936 0 95
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG0_CNT = 8923948 0 95
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG1_CNT = 8923960 0 95
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMRD_CNT.RX_PAL_MAC_MEMRD_CNT = 8923804 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMRD_CNT.RX_PAL_MAC_PKT_MEMRD_CNT_VAL = 8923808 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMRD_CNT.RX_PAL_MAC_MEMRD_PKT_CNT = 8923812 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMRD_CNT.RX_PAL_MAC_MEMRD_CNT.tresh.1202 = 8923804 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMRD_CNT.RX_PAL_MAC_MEMRD_CNT.reserved.1203 = 8923804 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMRD_CNT.RX_PAL_MAC_PKT_MEMRD_CNT_VAL.value = 8923808 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMRD_CNT.RX_PAL_MAC_PKT_MEMRD_CNT_VAL.reserved.1204 = 8923808 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMRD_CNT.RX_PAL_MAC_MEMRD_PKT_CNT.en = 8923812 0 0
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMRD_CNT.RX_PAL_MAC_MEMRD_PKT_CNT.ext_tick_sel = 8923812 1 1
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMRD_CNT.RX_PAL_MAC_MEMRD_PKT_CNT.forever = 8923812 2 2
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMRD_CNT.RX_PAL_MAC_MEMRD_PKT_CNT.clr = 8923812 3 3
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMRD_CNT.RX_PAL_MAC_MEMRD_PKT_CNT.reached_tresh = 8923812 4 4
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMRD_CNT.RX_PAL_MAC_MEMRD_PKT_CNT.reserved.1205 = 8923812 5 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMWR_CNT.RX_PAL_MAC_MEMWR_CNT = 8923816 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMWR_CNT.RX_PAL_MAC_MEMWR_PKT_CNT_VAL = 8923820 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMWR_CNT.RX_PAL_MAC_MEMWR_PKT_CNT = 8923824 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMWR_CNT.RX_PAL_MAC_MEMWR_CNT.tresh.1206 = 8923816 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMWR_CNT.RX_PAL_MAC_MEMWR_CNT.reserved.1207 = 8923816 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMWR_CNT.RX_PAL_MAC_MEMWR_PKT_CNT_VAL.value = 8923820 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMWR_CNT.RX_PAL_MAC_MEMWR_PKT_CNT_VAL.reserved.1208 = 8923820 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMWR_CNT.RX_PAL_MAC_MEMWR_PKT_CNT.en = 8923824 0 0
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMWR_CNT.RX_PAL_MAC_MEMWR_PKT_CNT.ext_tick_sel = 8923824 1 1
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMWR_CNT.RX_PAL_MAC_MEMWR_PKT_CNT.forever = 8923824 2 2
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMWR_CNT.RX_PAL_MAC_MEMWR_PKT_CNT.clr = 8923824 3 3
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMWR_CNT.RX_PAL_MAC_MEMWR_PKT_CNT.reached_tresh = 8923824 4 4
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_MEMWR_CNT.RX_PAL_MAC_MEMWR_PKT_CNT.reserved.1209 = 8923824 5 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IOWR_CNT.RX_PAL_MAC_IOWR_CNT = 8923828 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IOWR_CNT.RX_PAL_MAC_IOWR_PKT_CNT_VAL = 8923832 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IOWR_CNT.RX_PAL_MAC_IOWR_PKT_CNT = 8923836 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IOWR_CNT.RX_PAL_MAC_IOWR_CNT.tresh.1210 = 8923828 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IOWR_CNT.RX_PAL_MAC_IOWR_CNT.reserved.1211 = 8923828 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IOWR_CNT.RX_PAL_MAC_IOWR_PKT_CNT_VAL.value = 8923832 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IOWR_CNT.RX_PAL_MAC_IOWR_PKT_CNT_VAL.reserved.1212 = 8923832 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IOWR_CNT.RX_PAL_MAC_IOWR_PKT_CNT.en = 8923836 0 0
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IOWR_CNT.RX_PAL_MAC_IOWR_PKT_CNT.ext_tick_sel = 8923836 1 1
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IOWR_CNT.RX_PAL_MAC_IOWR_PKT_CNT.forever = 8923836 2 2
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IOWR_CNT.RX_PAL_MAC_IOWR_PKT_CNT.clr = 8923836 3 3
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IOWR_CNT.RX_PAL_MAC_IOWR_PKT_CNT.reached_tresh = 8923836 4 4
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IOWR_CNT.RX_PAL_MAC_IOWR_PKT_CNT.reserved.1213 = 8923836 5 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IORD_CNT.RX_PAL_MAC_IORD_CNT = 8923840 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IORD_CNT.RX_PAL_MAC_IORD_PKT_CNT_VAL = 8923844 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IORD_CNT.RX_PAL_MAC_IORD_PKT_CNT = 8923848 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IORD_CNT.RX_PAL_MAC_IORD_CNT.tresh.1214 = 8923840 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IORD_CNT.RX_PAL_MAC_IORD_CNT.reserved.1215 = 8923840 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IORD_CNT.RX_PAL_MAC_IORD_PKT_CNT_VAL.value = 8923844 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IORD_CNT.RX_PAL_MAC_IORD_PKT_CNT_VAL.reserved.1216 = 8923844 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IORD_CNT.RX_PAL_MAC_IORD_PKT_CNT.en = 8923848 0 0
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IORD_CNT.RX_PAL_MAC_IORD_PKT_CNT.ext_tick_sel = 8923848 1 1
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IORD_CNT.RX_PAL_MAC_IORD_PKT_CNT.forever = 8923848 2 2
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IORD_CNT.RX_PAL_MAC_IORD_PKT_CNT.clr = 8923848 3 3
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IORD_CNT.RX_PAL_MAC_IORD_PKT_CNT.reached_tresh = 8923848 4 4
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_IORD_CNT.RX_PAL_MAC_IORD_PKT_CNT.reserved.1217 = 8923848 5 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CPL_CNT.RX_PAL_MAC_CPL_CNT = 8923852 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CPL_CNT.RX_PAL_MAC_CPL_PKT_CNT_VAL = 8923856 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CPL_CNT.RX_PAL_MAC_CPL_PKT_CNT = 8923860 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CPL_CNT.RX_PAL_MAC_CPL_CNT.tresh.1218 = 8923852 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CPL_CNT.RX_PAL_MAC_CPL_CNT.reserved.1219 = 8923852 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CPL_CNT.RX_PAL_MAC_CPL_PKT_CNT_VAL.value = 8923856 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CPL_CNT.RX_PAL_MAC_CPL_PKT_CNT_VAL.reserved.1220 = 8923856 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CPL_CNT.RX_PAL_MAC_CPL_PKT_CNT.en = 8923860 0 0
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CPL_CNT.RX_PAL_MAC_CPL_PKT_CNT.ext_tick_sel = 8923860 1 1
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CPL_CNT.RX_PAL_MAC_CPL_PKT_CNT.forever = 8923860 2 2
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CPL_CNT.RX_PAL_MAC_CPL_PKT_CNT.clr = 8923860 3 3
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CPL_CNT.RX_PAL_MAC_CPL_PKT_CNT.reached_tresh = 8923860 4 4
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CPL_CNT.RX_PAL_MAC_CPL_PKT_CNT.reserved.1221 = 8923860 5 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG0_CNT.RX_PAL_MAC_CFG0_CNT = 8923864 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG0_CNT.RX_PAL_MAC_CFG0_PKT_CNT_VAL = 8923868 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG0_CNT.RX_PAL_MAC_CFG0_PKT_CNT = 8923872 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG0_CNT.RX_PAL_MAC_CFG0_CNT.tresh.1222 = 8923864 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG0_CNT.RX_PAL_MAC_CFG0_CNT.reserved.1223 = 8923864 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG0_CNT.RX_PAL_MAC_CFG0_PKT_CNT_VAL.value = 8923868 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG0_CNT.RX_PAL_MAC_CFG0_PKT_CNT_VAL.reserved.1224 = 8923868 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG0_CNT.RX_PAL_MAC_CFG0_PKT_CNT.en = 8923872 0 0
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG0_CNT.RX_PAL_MAC_CFG0_PKT_CNT.ext_tick_sel = 8923872 1 1
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG0_CNT.RX_PAL_MAC_CFG0_PKT_CNT.forever = 8923872 2 2
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG0_CNT.RX_PAL_MAC_CFG0_PKT_CNT.clr = 8923872 3 3
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG0_CNT.RX_PAL_MAC_CFG0_PKT_CNT.reached_tresh = 8923872 4 4
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG0_CNT.RX_PAL_MAC_CFG0_PKT_CNT.reserved.1225 = 8923872 5 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG1_CNT.RX_PAL_MAC_CFG1_CNT = 8923876 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG1_CNT.RX_PAL_MAC_CFG1_PKT_CNT_VAL = 8923880 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG1_CNT.RX_PAL_MAC_CFG1_PKT_CNT = 8923884 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG1_CNT.RX_PAL_MAC_CFG1_CNT.tresh.1226 = 8923876 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG1_CNT.RX_PAL_MAC_CFG1_CNT.reserved.1227 = 8923876 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG1_CNT.RX_PAL_MAC_CFG1_PKT_CNT_VAL.value = 8923880 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG1_CNT.RX_PAL_MAC_CFG1_PKT_CNT_VAL.reserved.1228 = 8923880 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG1_CNT.RX_PAL_MAC_CFG1_PKT_CNT.en = 8923884 0 0
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG1_CNT.RX_PAL_MAC_CFG1_PKT_CNT.ext_tick_sel = 8923884 1 1
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG1_CNT.RX_PAL_MAC_CFG1_PKT_CNT.forever = 8923884 2 2
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG1_CNT.RX_PAL_MAC_CFG1_PKT_CNT.clr = 8923884 3 3
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG1_CNT.RX_PAL_MAC_CFG1_PKT_CNT.reached_tresh = 8923884 4 4
PCIE.PAL.PAL_MAC_TLP_COUNTERS.RX_PAL_MAC_CFG1_CNT.RX_PAL_MAC_CFG1_PKT_CNT.reserved.1229 = 8923884 5 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMRD_CNT.TX_PAL_MAC_MEMRD_CNT = 8923888 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMRD_CNT.TX_PAL_MAC_PKT_MEMRD_CNT_VAL = 8923892 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMRD_CNT.TX_PAL_MAC_MEMRD_PKT_CNT = 8923896 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMRD_CNT.TX_PAL_MAC_MEMRD_CNT.tresh.1230 = 8923888 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMRD_CNT.TX_PAL_MAC_MEMRD_CNT.reserved.1231 = 8923888 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMRD_CNT.TX_PAL_MAC_PKT_MEMRD_CNT_VAL.value = 8923892 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMRD_CNT.TX_PAL_MAC_PKT_MEMRD_CNT_VAL.reserved.1232 = 8923892 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMRD_CNT.TX_PAL_MAC_MEMRD_PKT_CNT.en = 8923896 0 0
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMRD_CNT.TX_PAL_MAC_MEMRD_PKT_CNT.ext_tick_sel = 8923896 1 1
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMRD_CNT.TX_PAL_MAC_MEMRD_PKT_CNT.forever = 8923896 2 2
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMRD_CNT.TX_PAL_MAC_MEMRD_PKT_CNT.clr = 8923896 3 3
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMRD_CNT.TX_PAL_MAC_MEMRD_PKT_CNT.reached_tresh = 8923896 4 4
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMRD_CNT.TX_PAL_MAC_MEMRD_PKT_CNT.reserved.1233 = 8923896 5 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMWR_CNT.TX_PAL_MAC_MEMWR_CNT = 8923900 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMWR_CNT.TX_PAL_MAC_MEMWR_PKT_CNT_VAL = 8923904 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMWR_CNT.TX_PAL_MAC_MEMWR_PKT_CNT = 8923908 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMWR_CNT.TX_PAL_MAC_MEMWR_CNT.tresh.1234 = 8923900 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMWR_CNT.TX_PAL_MAC_MEMWR_CNT.reserved.1235 = 8923900 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMWR_CNT.TX_PAL_MAC_MEMWR_PKT_CNT_VAL.value = 8923904 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMWR_CNT.TX_PAL_MAC_MEMWR_PKT_CNT_VAL.reserved.1236 = 8923904 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMWR_CNT.TX_PAL_MAC_MEMWR_PKT_CNT.en = 8923908 0 0
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMWR_CNT.TX_PAL_MAC_MEMWR_PKT_CNT.ext_tick_sel = 8923908 1 1
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMWR_CNT.TX_PAL_MAC_MEMWR_PKT_CNT.forever = 8923908 2 2
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMWR_CNT.TX_PAL_MAC_MEMWR_PKT_CNT.clr = 8923908 3 3
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMWR_CNT.TX_PAL_MAC_MEMWR_PKT_CNT.reached_tresh = 8923908 4 4
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_MEMWR_CNT.TX_PAL_MAC_MEMWR_PKT_CNT.reserved.1237 = 8923908 5 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IOWR_CNT.TX_PAL_MAC_IOWR_CNT = 8923912 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IOWR_CNT.TX_PAL_MAC_IOWR_PKT_CNT_VAL = 8923916 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IOWR_CNT.TX_PAL_MAC_IOWR_PKT_CNT = 8923920 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IOWR_CNT.TX_PAL_MAC_IOWR_CNT.tresh.1238 = 8923912 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IOWR_CNT.TX_PAL_MAC_IOWR_CNT.reserved.1239 = 8923912 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IOWR_CNT.TX_PAL_MAC_IOWR_PKT_CNT_VAL.value = 8923916 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IOWR_CNT.TX_PAL_MAC_IOWR_PKT_CNT_VAL.reserved.1240 = 8923916 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IOWR_CNT.TX_PAL_MAC_IOWR_PKT_CNT.en = 8923920 0 0
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IOWR_CNT.TX_PAL_MAC_IOWR_PKT_CNT.ext_tick_sel = 8923920 1 1
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IOWR_CNT.TX_PAL_MAC_IOWR_PKT_CNT.forever = 8923920 2 2
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IOWR_CNT.TX_PAL_MAC_IOWR_PKT_CNT.clr = 8923920 3 3
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IOWR_CNT.TX_PAL_MAC_IOWR_PKT_CNT.reached_tresh = 8923920 4 4
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IOWR_CNT.TX_PAL_MAC_IOWR_PKT_CNT.reserved.1241 = 8923920 5 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IORD_CNT.TX_PAL_MAC_IORD_CNT = 8923924 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IORD_CNT.TX_PAL_MAC_IORD_PKT_CNT_VAL = 8923928 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IORD_CNT.TX_PAL_MAC_IORD_PKT_CNT = 8923932 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IORD_CNT.TX_PAL_MAC_IORD_CNT.tresh.1242 = 8923924 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IORD_CNT.TX_PAL_MAC_IORD_CNT.reserved.1243 = 8923924 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IORD_CNT.TX_PAL_MAC_IORD_PKT_CNT_VAL.value = 8923928 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IORD_CNT.TX_PAL_MAC_IORD_PKT_CNT_VAL.reserved.1244 = 8923928 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IORD_CNT.TX_PAL_MAC_IORD_PKT_CNT.en = 8923932 0 0
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IORD_CNT.TX_PAL_MAC_IORD_PKT_CNT.ext_tick_sel = 8923932 1 1
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IORD_CNT.TX_PAL_MAC_IORD_PKT_CNT.forever = 8923932 2 2
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IORD_CNT.TX_PAL_MAC_IORD_PKT_CNT.clr = 8923932 3 3
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IORD_CNT.TX_PAL_MAC_IORD_PKT_CNT.reached_tresh = 8923932 4 4
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_IORD_CNT.TX_PAL_MAC_IORD_PKT_CNT.reserved.1245 = 8923932 5 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CPL_CNT.TX_PAL_MAC_CPL_CNT = 8923936 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CPL_CNT.TX_PAL_MAC_CPL_PKT_CNT_VAL = 8923940 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CPL_CNT.TX_PAL_MAC_CPL_PKT_CNT = 8923944 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CPL_CNT.TX_PAL_MAC_CPL_CNT.tresh.1246 = 8923936 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CPL_CNT.TX_PAL_MAC_CPL_CNT.reserved.1247 = 8923936 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CPL_CNT.TX_PAL_MAC_CPL_PKT_CNT_VAL.value = 8923940 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CPL_CNT.TX_PAL_MAC_CPL_PKT_CNT_VAL.reserved.1248 = 8923940 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CPL_CNT.TX_PAL_MAC_CPL_PKT_CNT.en = 8923944 0 0
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CPL_CNT.TX_PAL_MAC_CPL_PKT_CNT.ext_tick_sel = 8923944 1 1
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CPL_CNT.TX_PAL_MAC_CPL_PKT_CNT.forever = 8923944 2 2
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CPL_CNT.TX_PAL_MAC_CPL_PKT_CNT.clr = 8923944 3 3
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CPL_CNT.TX_PAL_MAC_CPL_PKT_CNT.reached_tresh = 8923944 4 4
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CPL_CNT.TX_PAL_MAC_CPL_PKT_CNT.reserved.1249 = 8923944 5 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG0_CNT.TX_PAL_MAC_CFG0_CNT = 8923948 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG0_CNT.TX_PAL_MAC_CFG0_PKT_CNT_VAL = 8923952 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG0_CNT.TX_PAL_MAC_CFG0_PKT_CNT = 8923956 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG0_CNT.TX_PAL_MAC_CFG0_CNT.tresh.1250 = 8923948 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG0_CNT.TX_PAL_MAC_CFG0_CNT.reserved.1251 = 8923948 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG0_CNT.TX_PAL_MAC_CFG0_PKT_CNT_VAL.value = 8923952 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG0_CNT.TX_PAL_MAC_CFG0_PKT_CNT_VAL.reserved.1252 = 8923952 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG0_CNT.TX_PAL_MAC_CFG0_PKT_CNT.en = 8923956 0 0
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG0_CNT.TX_PAL_MAC_CFG0_PKT_CNT.ext_tick_sel = 8923956 1 1
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG0_CNT.TX_PAL_MAC_CFG0_PKT_CNT.forever = 8923956 2 2
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG0_CNT.TX_PAL_MAC_CFG0_PKT_CNT.clr = 8923956 3 3
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG0_CNT.TX_PAL_MAC_CFG0_PKT_CNT.reached_tresh = 8923956 4 4
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG0_CNT.TX_PAL_MAC_CFG0_PKT_CNT.reserved.1253 = 8923956 5 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG1_CNT.TX_PAL_MAC_CFG1_CNT = 8923960 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG1_CNT.TX_PAL_MAC_CFG1_PKT_CNT_VAL = 8923964 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG1_CNT.TX_PAL_MAC_CFG1_PKT_CNT = 8923968 0 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG1_CNT.TX_PAL_MAC_CFG1_CNT.tresh.1254 = 8923960 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG1_CNT.TX_PAL_MAC_CFG1_CNT.reserved.1255 = 8923960 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG1_CNT.TX_PAL_MAC_CFG1_PKT_CNT_VAL.value = 8923964 0 7
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG1_CNT.TX_PAL_MAC_CFG1_PKT_CNT_VAL.reserved.1256 = 8923964 8 31
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG1_CNT.TX_PAL_MAC_CFG1_PKT_CNT.en = 8923968 0 0
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG1_CNT.TX_PAL_MAC_CFG1_PKT_CNT.ext_tick_sel = 8923968 1 1
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG1_CNT.TX_PAL_MAC_CFG1_PKT_CNT.forever = 8923968 2 2
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG1_CNT.TX_PAL_MAC_CFG1_PKT_CNT.clr = 8923968 3 3
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG1_CNT.TX_PAL_MAC_CFG1_PKT_CNT.reached_tresh = 8923968 4 4
PCIE.PAL.PAL_MAC_TLP_COUNTERS.TX_PAL_MAC_CFG1_CNT.TX_PAL_MAC_CFG1_PKT_CNT.reserved.1257 = 8923968 5 31
PCIE.PAL.LTSSM_TRACE.PORT0_LTSSM_LATCHED = 8923972 0 31
PCIE.PAL.LTSSM_TRACE.PORT1_LTSSM_LATCHED = 8923976 0 31
PCIE.PAL.LTSSM_TRACE.PORT2_LTSSM_LATCHED = 8923980 0 31
PCIE.PAL.LTSSM_TRACE.EP_LTSSM_LATCHED = 8923984 0 31
PCIE.PAL.LTSSM_TRACE.PORT0_LTSSM_LATCHED.port0_ltssm_latched = 8923972 0 31
PCIE.PAL.LTSSM_TRACE.PORT1_LTSSM_LATCHED.port1_ltssm_latched = 8923976 0 31
PCIE.PAL.LTSSM_TRACE.PORT2_LTSSM_LATCHED.port2_ltssm_latched = 8923980 0 31
PCIE.PAL.LTSSM_TRACE.EP_LTSSM_LATCHED.ep_ltssm_latched = 8923984 0 31
PCIE.PAL.EP_INTX_MSI_DEBUG.DEBUG_EP_INTX_MSI = 8923988 0 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_TX_INT_CNT = 8923992 0 95
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_RX_INT_CNT = 8924004 0 95
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_MISC_INT_CNT = 8924016 0 95
PCIE.PAL.EP_INTX_MSI_DEBUG.DEBUG_EP_INTX_MSI.debug_ep_intx_msi = 8923988 0 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_TX_INT_CNT.EP_TX_INT_CNT = 8923992 0 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_TX_INT_CNT.EP_TX_INT_CNT_VAL = 8923996 0 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_TX_INT_CNT.EP_TX_INT_CNT_TH = 8924000 0 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_TX_INT_CNT.EP_TX_INT_CNT.tresh = 8923992 0 15
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_TX_INT_CNT.EP_TX_INT_CNT.reserved.1258 = 8923992 16 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_TX_INT_CNT.EP_TX_INT_CNT_VAL.value = 8923996 0 15
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_TX_INT_CNT.EP_TX_INT_CNT_VAL.reserved.1259 = 8923996 16 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_TX_INT_CNT.EP_TX_INT_CNT_TH.en = 8924000 0 0
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_TX_INT_CNT.EP_TX_INT_CNT_TH.ext_tick_sel = 8924000 1 1
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_TX_INT_CNT.EP_TX_INT_CNT_TH.forever = 8924000 2 2
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_TX_INT_CNT.EP_TX_INT_CNT_TH.clr = 8924000 3 3
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_TX_INT_CNT.EP_TX_INT_CNT_TH.reached_tresh = 8924000 4 4
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_TX_INT_CNT.EP_TX_INT_CNT_TH.reserved.1260 = 8924000 5 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_RX_INT_CNT.EP_RX_INT_CNT = 8924004 0 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_RX_INT_CNT.EP_RX_INT_CNT_VAL = 8924008 0 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_RX_INT_CNT.EP_RX_INT_CNT_TH = 8924012 0 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_RX_INT_CNT.EP_RX_INT_CNT.tresh = 8924004 0 15
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_RX_INT_CNT.EP_RX_INT_CNT.reserved.1261 = 8924004 16 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_RX_INT_CNT.EP_RX_INT_CNT_VAL.value = 8924008 0 15
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_RX_INT_CNT.EP_RX_INT_CNT_VAL.reserved.1262 = 8924008 16 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_RX_INT_CNT.EP_RX_INT_CNT_TH.en = 8924012 0 0
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_RX_INT_CNT.EP_RX_INT_CNT_TH.ext_tick_sel = 8924012 1 1
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_RX_INT_CNT.EP_RX_INT_CNT_TH.forever = 8924012 2 2
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_RX_INT_CNT.EP_RX_INT_CNT_TH.clr = 8924012 3 3
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_RX_INT_CNT.EP_RX_INT_CNT_TH.reached_tresh = 8924012 4 4
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_RX_INT_CNT.EP_RX_INT_CNT_TH.reserved.1263 = 8924012 5 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_MISC_INT_CNT.EP_MISC_INT_CNT = 8924016 0 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_MISC_INT_CNT.EP_MISC_INT_CNT_VAL = 8924020 0 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_MISC_INT_CNT.EP_MISC_INT_CNT_TH = 8924024 0 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_MISC_INT_CNT.EP_MISC_INT_CNT.tresh = 8924016 0 15
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_MISC_INT_CNT.EP_MISC_INT_CNT.reserved.1264 = 8924016 16 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_MISC_INT_CNT.EP_MISC_INT_CNT_VAL.value = 8924020 0 15
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_MISC_INT_CNT.EP_MISC_INT_CNT_VAL.reserved.1265 = 8924020 16 31
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_MISC_INT_CNT.EP_MISC_INT_CNT_TH.en = 8924024 0 0
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_MISC_INT_CNT.EP_MISC_INT_CNT_TH.ext_tick_sel = 8924024 1 1
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_MISC_INT_CNT.EP_MISC_INT_CNT_TH.forever = 8924024 2 2
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_MISC_INT_CNT.EP_MISC_INT_CNT_TH.clr = 8924024 3 3
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_MISC_INT_CNT.EP_MISC_INT_CNT_TH.reached_tresh = 8924024 4 4
PCIE.PAL.EP_INTX_MSI_DEBUG.EP_MISC_INT_CNT.EP_MISC_INT_CNT_TH.reserved.1266 = 8924024 5 31
PCIE.PAL.PAL_RESET_GATEWAYS.PAL_RST_ACK_TO_FW = 8924028 0 31
PCIE.PAL.PAL_RESET_GATEWAYS.PAL_RST_ACK_TO_FW.perst_assert = 8924028 0 0
PCIE.PAL.PAL_RESET_GATEWAYS.PAL_RST_ACK_TO_FW.perst_deassert = 8924028 1 1
PCIE.PAL.PAL_RESET_GATEWAYS.PAL_RST_ACK_TO_FW.hot_reset_assert = 8924028 2 2
PCIE.PAL.PAL_RESET_GATEWAYS.PAL_RST_ACK_TO_FW.hot_reset_deassert = 8924028 3 3
PCIE.PAL.PAL_RESET_GATEWAYS.PAL_RST_ACK_TO_FW.perst_assert_clear = 8924028 4 4
PCIE.PAL.PAL_RESET_GATEWAYS.PAL_RST_ACK_TO_FW.perst_deassert_clear = 8924028 5 5
PCIE.PAL.PAL_RESET_GATEWAYS.PAL_RST_ACK_TO_FW.hot_reset_assert_clear = 8924028 6 6
PCIE.PAL.PAL_RESET_GATEWAYS.PAL_RST_ACK_TO_FW.hot_reset_deassert_clear = 8924028 7 7
PCIE.PAL.PAL_RESET_GATEWAYS.PAL_RST_ACK_TO_FW.reserved.1267 = 8924028 8 31
PCIE.PAL.PAL_RESET_PACKETS_MASKS.PAL_PERST_HOT_RESET_MASKS = 8924032 0 31
PCIE.PAL.PAL_RESET_PACKETS_MASKS.PAL_IN_BAND_RESET_DURATION = 8924036 0 31
PCIE.PAL.PAL_RESET_PACKETS_MASKS.PAL_PERST_HOT_RESET_MASKS.us_dl_dn_cause_to_hot_reset_mask = 8924032 0 0
PCIE.PAL.PAL_RESET_PACKETS_MASKS.PAL_PERST_HOT_RESET_MASKS.us_switch_indication_hot_reset_mask = 8924032 1 1
PCIE.PAL.PAL_RESET_PACKETS_MASKS.PAL_PERST_HOT_RESET_MASKS.us_switch_indication_hot_reset_itself_mask = 8924032 2 2
PCIE.PAL.PAL_RESET_PACKETS_MASKS.PAL_PERST_HOT_RESET_MASKS.us_send_perst_assert_mask = 8924032 3 3
PCIE.PAL.PAL_RESET_PACKETS_MASKS.PAL_PERST_HOT_RESET_MASKS.us_send_perst_deassert_mask = 8924032 4 4
PCIE.PAL.PAL_RESET_PACKETS_MASKS.PAL_PERST_HOT_RESET_MASKS.us_send_hot_reset_assert_mask = 8924032 5 5
PCIE.PAL.PAL_RESET_PACKETS_MASKS.PAL_PERST_HOT_RESET_MASKS.us_send_hot_reset_deassert_mask = 8924032 6 6
PCIE.PAL.PAL_RESET_PACKETS_MASKS.PAL_PERST_HOT_RESET_MASKS.us_send_sw0_sec_rst_assert_mask = 8924032 7 7
PCIE.PAL.PAL_RESET_PACKETS_MASKS.PAL_PERST_HOT_RESET_MASKS.ds0_switch_indication_hot_reset_mask = 8924032 8 8
PCIE.PAL.PAL_RESET_PACKETS_MASKS.PAL_PERST_HOT_RESET_MASKS.ds1_switch_indication_hot_reset_mask = 8924032 9 9
PCIE.PAL.PAL_RESET_PACKETS_MASKS.PAL_PERST_HOT_RESET_MASKS.ds2_switch_indication_hot_reset_mask = 8924032 10 10
PCIE.PAL.PAL_RESET_PACKETS_MASKS.PAL_PERST_HOT_RESET_MASKS.reserved.1268 = 8924032 11 31
PCIE.PAL.PAL_RESET_PACKETS_MASKS.PAL_IN_BAND_RESET_DURATION.inband_reset_duration = 8924036 0 31
PCIE.PAL.UNIT_ICR_RO.ICR_RO_REGITERS = 8924040 0 31
PCIE.PAL.UNIT_ICR_RO.ICR_RO_REGITERS.perst = 8924040 0 0
PCIE.PAL.UNIT_ICR_RO.ICR_RO_REGITERS.hot_reset = 8924040 1 1
PCIE.PAL.UNIT_ICR_RO.ICR_RO_REGITERS.perst_in = 8924040 2 2
PCIE.PAL.UNIT_ICR_RO.ICR_RO_REGITERS.dev0_dl_up = 8924040 3 3
PCIE.PAL.UNIT_ICR_RO.ICR_RO_REGITERS.dev1_dl_up = 8924040 4 4
PCIE.PAL.UNIT_ICR_RO.ICR_RO_REGITERS.dev2_dl_up = 8924040 5 5
PCIE.PAL.UNIT_ICR_RO.ICR_RO_REGITERS.dev3_dl_up = 8924040 6 6
PCIE.PAL.UNIT_ICR_RO.ICR_RO_REGITERS.dev4_dl_up = 8924040 7 7
PCIE.PAL.UNIT_ICR_RO.ICR_RO_REGITERS.us_dl_up = 8924040 8 8
PCIE.PAL.UNIT_ICR_RO.ICR_RO_REGITERS.ep_bad_eot = 8924040 9 9
PCIE.PAL.UNIT_ICR_RO.ICR_RO_REGITERS.wake = 8924040 10 10
PCIE.PAL.UNIT_ICR_RO.ICR_RO_REGITERS.reserved.1269 = 8924040 11 31
PCIE.PAL.HP_MAKS.DL_UP_MASKS = 8924044 0 31
PCIE.PAL.HP_MAKS.DL_UP_MASKS.dev_2_bypass_link_up = 8924044 0 0
PCIE.PAL.HP_MAKS.DL_UP_MASKS.dev_3_bypass_link_up = 8924044 1 1
PCIE.PAL.HP_MAKS.DL_UP_MASKS.dev_4_bypass_link_up = 8924044 2 2
PCIE.PAL.HP_MAKS.DL_UP_MASKS.reserved.1270 = 8924044 3 31
PCIE.PAL.DL_DOWN_RESET.PORT0_DL_DOWN_RESET = 8924048 0 95
PCIE.PAL.DL_DOWN_RESET.PORT1_DL_DOWN_RESET = 8924060 0 95
PCIE.PAL.DL_DOWN_RESET.PORT2_DL_DOWN_RESET = 8924072 0 95
PCIE.PAL.DL_DOWN_RESET.EP_DL_DOWN_RESET = 8924084 0 95
PCIE.PAL.DL_DOWN_RESET.PORT0_DL_DOWN_RESET.RESET_DURATION = 8924048 0 31
PCIE.PAL.DL_DOWN_RESET.PORT0_DL_DOWN_RESET.WAIT_TIME_AFTER_DL_DN = 8924052 0 31
PCIE.PAL.DL_DOWN_RESET.PORT0_DL_DOWN_RESET.DL_DN_CTL = 8924056 0 31
PCIE.PAL.DL_DOWN_RESET.PORT0_DL_DOWN_RESET.RESET_DURATION.reset_duration = 8924048 0 31
PCIE.PAL.DL_DOWN_RESET.PORT0_DL_DOWN_RESET.WAIT_TIME_AFTER_DL_DN.waiting_time_after_dl_down = 8924052 0 31
PCIE.PAL.DL_DOWN_RESET.PORT0_DL_DOWN_RESET.DL_DN_CTL.dl_dn_core_reset_en = 8924056 0 0
PCIE.PAL.DL_DOWN_RESET.PORT0_DL_DOWN_RESET.DL_DN_CTL.dl_dn_app_reset_en = 8924056 1 1
PCIE.PAL.DL_DOWN_RESET.PORT0_DL_DOWN_RESET.DL_DN_CTL.reserved.1271 = 8924056 2 31
PCIE.PAL.DL_DOWN_RESET.PORT1_DL_DOWN_RESET.RESET_DURATION = 8924060 0 31
PCIE.PAL.DL_DOWN_RESET.PORT1_DL_DOWN_RESET.WAIT_TIME_AFTER_DL_DN = 8924064 0 31
PCIE.PAL.DL_DOWN_RESET.PORT1_DL_DOWN_RESET.DL_DN_CTL = 8924068 0 31
PCIE.PAL.DL_DOWN_RESET.PORT1_DL_DOWN_RESET.RESET_DURATION.reset_duration = 8924060 0 31
PCIE.PAL.DL_DOWN_RESET.PORT1_DL_DOWN_RESET.WAIT_TIME_AFTER_DL_DN.waiting_time_after_dl_down = 8924064 0 31
PCIE.PAL.DL_DOWN_RESET.PORT1_DL_DOWN_RESET.DL_DN_CTL.dl_dn_core_reset_en = 8924068 0 0
PCIE.PAL.DL_DOWN_RESET.PORT1_DL_DOWN_RESET.DL_DN_CTL.dl_dn_app_reset_en = 8924068 1 1
PCIE.PAL.DL_DOWN_RESET.PORT1_DL_DOWN_RESET.DL_DN_CTL.reserved.1272 = 8924068 2 31
PCIE.PAL.DL_DOWN_RESET.PORT2_DL_DOWN_RESET.RESET_DURATION = 8924072 0 31
PCIE.PAL.DL_DOWN_RESET.PORT2_DL_DOWN_RESET.WAIT_TIME_AFTER_DL_DN = 8924076 0 31
PCIE.PAL.DL_DOWN_RESET.PORT2_DL_DOWN_RESET.DL_DN_CTL = 8924080 0 31
PCIE.PAL.DL_DOWN_RESET.PORT2_DL_DOWN_RESET.RESET_DURATION.reset_duration = 8924072 0 31
PCIE.PAL.DL_DOWN_RESET.PORT2_DL_DOWN_RESET.WAIT_TIME_AFTER_DL_DN.waiting_time_after_dl_down = 8924076 0 31
PCIE.PAL.DL_DOWN_RESET.PORT2_DL_DOWN_RESET.DL_DN_CTL.dl_dn_core_reset_en = 8924080 0 0
PCIE.PAL.DL_DOWN_RESET.PORT2_DL_DOWN_RESET.DL_DN_CTL.dl_dn_app_reset_en = 8924080 1 1
PCIE.PAL.DL_DOWN_RESET.PORT2_DL_DOWN_RESET.DL_DN_CTL.reserved.1273 = 8924080 2 31
PCIE.PAL.DL_DOWN_RESET.EP_DL_DOWN_RESET.RESET_DURATION = 8924084 0 31
PCIE.PAL.DL_DOWN_RESET.EP_DL_DOWN_RESET.WAIT_TIME_AFTER_DL_DN = 8924088 0 31
PCIE.PAL.DL_DOWN_RESET.EP_DL_DOWN_RESET.DL_DN_CTL = 8924092 0 31
PCIE.PAL.DL_DOWN_RESET.EP_DL_DOWN_RESET.RESET_DURATION.reset_duration = 8924084 0 31
PCIE.PAL.DL_DOWN_RESET.EP_DL_DOWN_RESET.WAIT_TIME_AFTER_DL_DN.waiting_time_after_dl_down = 8924088 0 31
PCIE.PAL.DL_DOWN_RESET.EP_DL_DOWN_RESET.DL_DN_CTL.dl_dn_core_reset_en = 8924092 0 0
PCIE.PAL.DL_DOWN_RESET.EP_DL_DOWN_RESET.DL_DN_CTL.dl_dn_app_reset_en = 8924092 1 1
PCIE.PAL.DL_DOWN_RESET.EP_DL_DOWN_RESET.DL_DN_CTL.reserved.1274 = 8924092 2 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT = 8924096 0 127
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT = 8924112 0 127
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT = 8924128 0 127
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.BAD_EOT_CTL = 8924096 0 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.PORT0_BAD_EOT_CNTR = 8924100 0 95
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.BAD_EOT_CTL.mask_all = 8924096 0 0
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.BAD_EOT_CTL.mask_dllp_abort = 8924096 1 1
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.BAD_EOT_CTL.mask_tlp_abort = 8924096 2 2
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.BAD_EOT_CTL.mask_ecrc_err = 8924096 3 3
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.BAD_EOT_CTL.reserved.1275 = 8924096 4 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.PORT0_BAD_EOT_CNTR.BAD_EOT_TH = 8924100 0 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.PORT0_BAD_EOT_CNTR.BAD_EOT_VAL = 8924104 0 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.PORT0_BAD_EOT_CNTR.BAD_EOT_EN = 8924108 0 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.PORT0_BAD_EOT_CNTR.BAD_EOT_TH.tresh = 8924100 0 3
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.PORT0_BAD_EOT_CNTR.BAD_EOT_TH.reserved.1276 = 8924100 4 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.PORT0_BAD_EOT_CNTR.BAD_EOT_VAL.value = 8924104 0 3
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.PORT0_BAD_EOT_CNTR.BAD_EOT_VAL.reserved.1277 = 8924104 4 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.PORT0_BAD_EOT_CNTR.BAD_EOT_EN.en = 8924108 0 0
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.PORT0_BAD_EOT_CNTR.BAD_EOT_EN.ext_tick_sel = 8924108 1 1
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.PORT0_BAD_EOT_CNTR.BAD_EOT_EN.forever = 8924108 2 2
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.PORT0_BAD_EOT_CNTR.BAD_EOT_EN.clr = 8924108 3 3
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.PORT0_BAD_EOT_CNTR.BAD_EOT_EN.reached_tresh = 8924108 4 4
PCIE.PAL.BAD_EOT_DEBUGS.PORT0_BAD_EOT.PORT0_BAD_EOT_CNTR.BAD_EOT_EN.reserved.1278 = 8924108 5 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.BAD_EOT_CTL = 8924112 0 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.PORT1_BAD_EOT_CNTR = 8924116 0 95
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.BAD_EOT_CTL.mask_all = 8924112 0 0
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.BAD_EOT_CTL.mask_dllp_abort = 8924112 1 1
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.BAD_EOT_CTL.mask_tlp_abort = 8924112 2 2
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.BAD_EOT_CTL.mask_ecrc_err = 8924112 3 3
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.BAD_EOT_CTL.reserved.1279 = 8924112 4 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.PORT1_BAD_EOT_CNTR.BAD_EOT_TH = 8924116 0 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.PORT1_BAD_EOT_CNTR.BAD_EOT_VAL = 8924120 0 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.PORT1_BAD_EOT_CNTR.BAD_EOT_EN = 8924124 0 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.PORT1_BAD_EOT_CNTR.BAD_EOT_TH.tresh = 8924116 0 3
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.PORT1_BAD_EOT_CNTR.BAD_EOT_TH.reserved.1280 = 8924116 4 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.PORT1_BAD_EOT_CNTR.BAD_EOT_VAL.value = 8924120 0 3
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.PORT1_BAD_EOT_CNTR.BAD_EOT_VAL.reserved.1281 = 8924120 4 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.PORT1_BAD_EOT_CNTR.BAD_EOT_EN.en = 8924124 0 0
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.PORT1_BAD_EOT_CNTR.BAD_EOT_EN.ext_tick_sel = 8924124 1 1
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.PORT1_BAD_EOT_CNTR.BAD_EOT_EN.forever = 8924124 2 2
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.PORT1_BAD_EOT_CNTR.BAD_EOT_EN.clr = 8924124 3 3
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.PORT1_BAD_EOT_CNTR.BAD_EOT_EN.reached_tresh = 8924124 4 4
PCIE.PAL.BAD_EOT_DEBUGS.PORT1_BAD_EOT.PORT1_BAD_EOT_CNTR.BAD_EOT_EN.reserved.1282 = 8924124 5 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.BAD_EOT_CTL = 8924128 0 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.PORT2_BAD_EOT_CNTR = 8924132 0 95
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.BAD_EOT_CTL.mask_all = 8924128 0 0
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.BAD_EOT_CTL.mask_dllp_abort = 8924128 1 1
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.BAD_EOT_CTL.mask_tlp_abort = 8924128 2 2
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.BAD_EOT_CTL.mask_ecrc_err = 8924128 3 3
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.BAD_EOT_CTL.reserved.1283 = 8924128 4 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.PORT2_BAD_EOT_CNTR.BAD_EOT_TH = 8924132 0 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.PORT2_BAD_EOT_CNTR.BAD_EOT_VAL = 8924136 0 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.PORT2_BAD_EOT_CNTR.BAD_EOT_EN = 8924140 0 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.PORT2_BAD_EOT_CNTR.BAD_EOT_TH.tresh = 8924132 0 3
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.PORT2_BAD_EOT_CNTR.BAD_EOT_TH.reserved.1284 = 8924132 4 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.PORT2_BAD_EOT_CNTR.BAD_EOT_VAL.value = 8924136 0 3
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.PORT2_BAD_EOT_CNTR.BAD_EOT_VAL.reserved.1285 = 8924136 4 31
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.PORT2_BAD_EOT_CNTR.BAD_EOT_EN.en = 8924140 0 0
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.PORT2_BAD_EOT_CNTR.BAD_EOT_EN.ext_tick_sel = 8924140 1 1
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.PORT2_BAD_EOT_CNTR.BAD_EOT_EN.forever = 8924140 2 2
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.PORT2_BAD_EOT_CNTR.BAD_EOT_EN.clr = 8924140 3 3
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.PORT2_BAD_EOT_CNTR.BAD_EOT_EN.reached_tresh = 8924140 4 4
PCIE.PAL.BAD_EOT_DEBUGS.PORT2_BAD_EOT.PORT2_BAD_EOT_CNTR.BAD_EOT_EN.reserved.1286 = 8924140 5 31
PCIE.PAL.WAKE_CTL.WAKE_CTL_REG = 8924144 0 31
PCIE.PAL.WAKE_CTL.WAKE_CTL_REG.send_wake_assert_from_dpal = 8924144 0 0
PCIE.PAL.WAKE_CTL.WAKE_CTL_REG.send_wake_deassert_from_dpal = 8924144 1 1
PCIE.PAL.WAKE_CTL.WAKE_CTL_REG.send_wake_assert_from_dpal_mask = 8924144 2 2
PCIE.PAL.WAKE_CTL.WAKE_CTL_REG.send_wake_deassert_from_dpal_mask = 8924144 3 3
PCIE.PAL.WAKE_CTL.WAKE_CTL_REG.mask_wake = 8924144 4 4
PCIE.PAL.WAKE_CTL.WAKE_CTL_REG.set_wake = 8924144 5 5
PCIE.PAL.WAKE_CTL.WAKE_CTL_REG.reset_wake = 8924144 6 6
PCIE.PAL.WAKE_CTL.WAKE_CTL_REG.reserved.1287 = 8924144 7 31
PCIE.PAL.PM_DEBUGS.PORT0 = 8924148 0 31
PCIE.PAL.PM_DEBUGS.PORT1 = 8924152 0 31
PCIE.PAL.PM_DEBUGS.PORT2 = 8924156 0 31
PCIE.PAL.PM_DEBUGS.PORT0.PME = 8924148 0 31
PCIE.PAL.PM_DEBUGS.PORT0.PME.pme_state = 8924148 0 3
PCIE.PAL.PM_DEBUGS.PORT0.PME.pm_xmt_turnoff = 8924148 4 4
PCIE.PAL.PM_DEBUGS.PORT0.PME.pm_req_dwsp_turnoff = 8924148 5 5
PCIE.PAL.PM_DEBUGS.PORT0.PME.pm_xmt_to_ack = 8924148 6 6
PCIE.PAL.PM_DEBUGS.PORT0.PME.pm_xmt_pme = 8924148 7 7
PCIE.PAL.PM_DEBUGS.PORT0.PME.pm_status = 8924148 8 8
PCIE.PAL.PM_DEBUGS.PORT0.PME.radm_pm_turnoff = 8924148 9 9
PCIE.PAL.PM_DEBUGS.PORT0.PME.all_dwsp_rcvd_toack_msg = 8924148 10 10
PCIE.PAL.PM_DEBUGS.PORT0.PME.reserved.1288 = 8924148 11 31
PCIE.PAL.PM_DEBUGS.PORT1.PME = 8924152 0 31
PCIE.PAL.PM_DEBUGS.PORT1.PME.pme_state = 8924152 0 3
PCIE.PAL.PM_DEBUGS.PORT1.PME.pm_xmt_turnoff = 8924152 4 4
PCIE.PAL.PM_DEBUGS.PORT1.PME.pm_req_dwsp_turnoff = 8924152 5 5
PCIE.PAL.PM_DEBUGS.PORT1.PME.pm_xmt_to_ack = 8924152 6 6
PCIE.PAL.PM_DEBUGS.PORT1.PME.pm_xmt_pme = 8924152 7 7
PCIE.PAL.PM_DEBUGS.PORT1.PME.pm_status = 8924152 8 8
PCIE.PAL.PM_DEBUGS.PORT1.PME.radm_pm_turnoff = 8924152 9 9
PCIE.PAL.PM_DEBUGS.PORT1.PME.all_dwsp_rcvd_toack_msg = 8924152 10 10
PCIE.PAL.PM_DEBUGS.PORT1.PME.reserved.1289 = 8924152 11 31
PCIE.PAL.PM_DEBUGS.PORT2.PME = 8924156 0 31
PCIE.PAL.PM_DEBUGS.PORT2.PME.pme_state = 8924156 0 3
PCIE.PAL.PM_DEBUGS.PORT2.PME.pm_xmt_turnoff = 8924156 4 4
PCIE.PAL.PM_DEBUGS.PORT2.PME.pm_req_dwsp_turnoff = 8924156 5 5
PCIE.PAL.PM_DEBUGS.PORT2.PME.pm_xmt_to_ack = 8924156 6 6
PCIE.PAL.PM_DEBUGS.PORT2.PME.pm_xmt_pme = 8924156 7 7
PCIE.PAL.PM_DEBUGS.PORT2.PME.pm_status = 8924156 8 8
PCIE.PAL.PM_DEBUGS.PORT2.PME.radm_pm_turnoff = 8924156 9 9
PCIE.PAL.PM_DEBUGS.PORT2.PME.all_dwsp_rcvd_toack_msg = 8924156 10 10
PCIE.PAL.PM_DEBUGS.PORT2.PME.reserved.1290 = 8924156 11 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX = 8924160 0 191
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX = 8924184 0 191
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.RD_REQ_CNT = 8924160 0 95
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.WR_REQ_CNT = 8924172 0 95
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.RD_REQ_CNT.RD_REQ_CNT_TH = 8924160 0 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.RD_REQ_CNT.RD_REQ_CNT_VAL = 8924164 0 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.RD_REQ_CNT.RD_REQ_CNT_CTL = 8924168 0 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.RD_REQ_CNT.RD_REQ_CNT_TH.tresh = 8924160 0 15
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.RD_REQ_CNT.RD_REQ_CNT_TH.reserved.1291 = 8924160 16 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.RD_REQ_CNT.RD_REQ_CNT_VAL.value = 8924164 0 15
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.RD_REQ_CNT.RD_REQ_CNT_VAL.reserved.1292 = 8924164 16 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.RD_REQ_CNT.RD_REQ_CNT_CTL.en = 8924168 0 0
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.RD_REQ_CNT.RD_REQ_CNT_CTL.ext_tick_sel = 8924168 1 1
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.RD_REQ_CNT.RD_REQ_CNT_CTL.forever = 8924168 2 2
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.RD_REQ_CNT.RD_REQ_CNT_CTL.clr = 8924168 3 3
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.RD_REQ_CNT.RD_REQ_CNT_CTL.reached_tresh = 8924168 4 4
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.RD_REQ_CNT.RD_REQ_CNT_CTL.reserved.1293 = 8924168 5 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.WR_REQ_CNT.WR_REQ_CNT_TH = 8924172 0 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.WR_REQ_CNT.WR_REQ_CNT_VAL = 8924176 0 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.WR_REQ_CNT.WR_REQ_CNT_CTL = 8924180 0 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.WR_REQ_CNT.WR_REQ_CNT_TH.tresh = 8924172 0 15
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.WR_REQ_CNT.WR_REQ_CNT_TH.reserved.1294 = 8924172 16 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.WR_REQ_CNT.WR_REQ_CNT_VAL.value = 8924176 0 15
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.WR_REQ_CNT.WR_REQ_CNT_VAL.reserved.1295 = 8924176 16 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.WR_REQ_CNT.WR_REQ_CNT_CTL.en = 8924180 0 0
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.WR_REQ_CNT.WR_REQ_CNT_CTL.ext_tick_sel = 8924180 1 1
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.WR_REQ_CNT.WR_REQ_CNT_CTL.forever = 8924180 2 2
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.WR_REQ_CNT.WR_REQ_CNT_CTL.clr = 8924180 3 3
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.WR_REQ_CNT.WR_REQ_CNT_CTL.reached_tresh = 8924180 4 4
PCIE.PAL.PAL_MAC_REQ_COUNTERS.RX.WR_REQ_CNT.WR_REQ_CNT_CTL.reserved.1296 = 8924180 5 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.RD_REQ_CNT = 8924184 0 95
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.WR_REQ_CNT = 8924196 0 95
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.RD_REQ_CNT.RD_REQ_CNT_TH = 8924184 0 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.RD_REQ_CNT.RD_REQ_CNT_VAL = 8924188 0 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.RD_REQ_CNT.RD_REQ_CNT_CTL = 8924192 0 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.RD_REQ_CNT.RD_REQ_CNT_TH.tresh = 8924184 0 15
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.RD_REQ_CNT.RD_REQ_CNT_TH.reserved.1297 = 8924184 16 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.RD_REQ_CNT.RD_REQ_CNT_VAL.value = 8924188 0 15
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.RD_REQ_CNT.RD_REQ_CNT_VAL.reserved.1298 = 8924188 16 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.RD_REQ_CNT.RD_REQ_CNT_CTL.en = 8924192 0 0
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.RD_REQ_CNT.RD_REQ_CNT_CTL.ext_tick_sel = 8924192 1 1
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.RD_REQ_CNT.RD_REQ_CNT_CTL.forever = 8924192 2 2
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.RD_REQ_CNT.RD_REQ_CNT_CTL.clr = 8924192 3 3
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.RD_REQ_CNT.RD_REQ_CNT_CTL.reached_tresh = 8924192 4 4
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.RD_REQ_CNT.RD_REQ_CNT_CTL.reserved.1299 = 8924192 5 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.WR_REQ_CNT.WR_REQ_CNT_TH = 8924196 0 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.WR_REQ_CNT.WR_REQ_CNT_VAL = 8924200 0 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.WR_REQ_CNT.WR_REQ_CNT_CTL = 8924204 0 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.WR_REQ_CNT.WR_REQ_CNT_TH.tresh = 8924196 0 15
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.WR_REQ_CNT.WR_REQ_CNT_TH.reserved.1300 = 8924196 16 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.WR_REQ_CNT.WR_REQ_CNT_VAL.value = 8924200 0 15
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.WR_REQ_CNT.WR_REQ_CNT_VAL.reserved.1301 = 8924200 16 31
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.WR_REQ_CNT.WR_REQ_CNT_CTL.en = 8924204 0 0
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.WR_REQ_CNT.WR_REQ_CNT_CTL.ext_tick_sel = 8924204 1 1
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.WR_REQ_CNT.WR_REQ_CNT_CTL.forever = 8924204 2 2
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.WR_REQ_CNT.WR_REQ_CNT_CTL.clr = 8924204 3 3
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.WR_REQ_CNT.WR_REQ_CNT_CTL.reached_tresh = 8924204 4 4
PCIE.PAL.PAL_MAC_REQ_COUNTERS.TX.WR_REQ_CNT.WR_REQ_CNT_CTL.reserved.1302 = 8924204 5 31
PCIE.PAL.PAL_REQ_INFO.PAL_MAC_REQ_INFO = 8924208 0 31
PCIE.PAL.PAL_REQ_INFO.PAL_MAC_REQ_INFO.pal_mac_req_info = 8924208 0 15
PCIE.PAL.PAL_REQ_INFO.PAL_MAC_REQ_INFO.pal_mac_info_overflow = 8924208 16 16
PCIE.PAL.PAL_REQ_INFO.PAL_MAC_REQ_INFO.pal_mac_err_trigger = 8924208 17 17
PCIE.PAL.PAL_REQ_INFO.PAL_MAC_REQ_INFO.pal_limitter_en = 8924208 18 18
PCIE.PAL.PAL_REQ_INFO.PAL_MAC_REQ_INFO.reserved.1303 = 8924208 19 31
PCIE.PAL.FC_OVERWRITE.FC_PCPL_OVERWRITE = 8924212 0 31
PCIE.PAL.FC_OVERWRITE.FC_NP_OVERWRITE = 8924216 0 31
PCIE.PAL.FC_OVERWRITE.FC_PCPL_OVERWRITE.fc_pcpl_overwrite = 8924212 0 15
PCIE.PAL.FC_OVERWRITE.FC_PCPL_OVERWRITE.fc_pcpl_overwrite_en = 8924212 16 16
PCIE.PAL.FC_OVERWRITE.FC_PCPL_OVERWRITE.reserved.1304 = 8924212 17 31
PCIE.PAL.FC_OVERWRITE.FC_NP_OVERWRITE.fc_np_overwrite = 8924216 0 15
PCIE.PAL.FC_OVERWRITE.FC_NP_OVERWRITE.fc_np_overwrite_en = 8924216 16 16
PCIE.PAL.FC_OVERWRITE.FC_NP_OVERWRITE.reserved.1305 = 8924216 17 31
PCIE.PAL.IDLE_PACKTES_MARLON_C.IDLE_NEW_PACKETS_CTL = 8924220 0 31
PCIE.PAL.IDLE_PACKTES_MARLON_C.IDLE_PKTS_PER_BURST = 8924224 0 31
PCIE.PAL.IDLE_PACKTES_MARLON_C.IDLE_BETWEEN_BURSTS_INTERVAL = 8924228 0 31
PCIE.PAL.IDLE_PACKTES_MARLON_C.IDLE_ITERRATIONS_NUM = 8924232 0 31
PCIE.PAL.IDLE_PACKTES_MARLON_C.IDLE_DEBUGS = 8924236 0 31
PCIE.PAL.IDLE_PACKTES_MARLON_C.IDLE_NEW_PACKETS_CTL.start_idle_gen.1306 = 8924220 0 0
PCIE.PAL.IDLE_PACKTES_MARLON_C.IDLE_NEW_PACKETS_CTL.stop_idle_gen.1307 = 8924220 1 1
PCIE.PAL.IDLE_PACKTES_MARLON_C.IDLE_NEW_PACKETS_CTL.idle_marlon_c_enable.1308 = 8924220 2 2
PCIE.PAL.IDLE_PACKTES_MARLON_C.IDLE_NEW_PACKETS_CTL.reserved.1309 = 8924220 3 31
PCIE.PAL.IDLE_PACKTES_MARLON_C.IDLE_PKTS_PER_BURST.idle_packets_per_burst.1310 = 8924224 0 31
PCIE.PAL.IDLE_PACKTES_MARLON_C.IDLE_BETWEEN_BURSTS_INTERVAL.idle_between_bursts_interval.1311 = 8924228 0 31
PCIE.PAL.IDLE_PACKTES_MARLON_C.IDLE_ITERRATIONS_NUM.idle_iteration_num.1312 = 8924232 0 31
PCIE.PAL.IDLE_PACKTES_MARLON_C.IDLE_DEBUGS.new_idle_debugs.1313 = 8924236 0 31
PCIE.PAL.WBE_COMPLIENCE.FALLBACK_OPTION = 8924240 0 31
PCIE.PAL.WBE_COMPLIENCE.FALLBACK_OPTION.fallback = 8924240 0 0
PCIE.PAL.WBE_COMPLIENCE.FALLBACK_OPTION.pxe_deadlock_bug_fix_port0 = 8924240 1 1
PCIE.PAL.WBE_COMPLIENCE.FALLBACK_OPTION.pxe_deadlock_bug_fix_port1 = 8924240 2 2
PCIE.PAL.WBE_COMPLIENCE.FALLBACK_OPTION.avail_bit_mask = 8924240 3 3
PCIE.PAL.WBE_COMPLIENCE.FALLBACK_OPTION.avail_bit_set = 8924240 4 4
PCIE.PAL.WBE_COMPLIENCE.FALLBACK_OPTION.reserved.1314 = 8924240 5 31
PCIE.WBE_OFFLOADS.SW_PORT0 = 8924244 0 415
PCIE.WBE_OFFLOADS.SW_PORT1 = 8924296 0 415
PCIE.WBE_OFFLOADS.WBE_PAL = 8924348 0 127
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_CTL = 8924244 0 31
PCIE.WBE_OFFLOADS.SW_PORT0.CLEAR_STATES = 8924248 0 31
PCIE.WBE_OFFLOADS.SW_PORT0.READ_REQ_SIZE = 8924252 0 31
PCIE.WBE_OFFLOADS.SW_PORT0.READ_REQ_ALLIGN = 8924256 0 31
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_HIT_CNT = 8924260 0 95
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_MISS_CNT = 8924272 0 95
PCIE.WBE_OFFLOADS.SW_PORT0.SPEC_CPL_INTERVAL = 8924284 0 95
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_CTL.read_speculative_en = 8924244 0 0
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_CTL.internal_cpl_id_en = 8924244 1 1
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_CTL.trc_spec_num = 8924244 2 9
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_CTL.trc_spec_num_en = 8924244 10 10
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_CTL.reserved.1315 = 8924244 11 31
PCIE.WBE_OFFLOADS.SW_PORT0.CLEAR_STATES.reset_spec_machine_near = 8924248 0 0
PCIE.WBE_OFFLOADS.SW_PORT0.CLEAR_STATES.reset_spec_machine_remote = 8924248 1 1
PCIE.WBE_OFFLOADS.SW_PORT0.CLEAR_STATES.reset_spec_complition_list_remote = 8924248 2 2
PCIE.WBE_OFFLOADS.SW_PORT0.CLEAR_STATES.reset_spec_complition_list_near = 8924248 3 3
PCIE.WBE_OFFLOADS.SW_PORT0.CLEAR_STATES.reserved.1316 = 8924248 4 31
PCIE.WBE_OFFLOADS.SW_PORT0.READ_REQ_SIZE.read_req_size = 8924252 0 9
PCIE.WBE_OFFLOADS.SW_PORT0.READ_REQ_SIZE.reserved.1317 = 8924252 10 15
PCIE.WBE_OFFLOADS.SW_PORT0.READ_REQ_SIZE.num_of_real_reads = 8924252 16 19
PCIE.WBE_OFFLOADS.SW_PORT0.READ_REQ_SIZE.num_of_speculative_reads = 8924252 20 24
PCIE.WBE_OFFLOADS.SW_PORT0.READ_REQ_SIZE.reserved.1318 = 8924252 25 31
PCIE.WBE_OFFLOADS.SW_PORT0.READ_REQ_ALLIGN.read_req_allignment = 8924256 0 5
PCIE.WBE_OFFLOADS.SW_PORT0.READ_REQ_ALLIGN.reserved.1319 = 8924256 6 31
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CNT_TH = 8924260 0 31
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CNT_VAL = 8924264 0 31
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CTL = 8924268 0 31
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CNT_TH.tresh.1320 = 8924260 0 15
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CNT_TH.reserved.1321 = 8924260 16 31
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CNT_VAL.value = 8924264 0 15
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CNT_VAL.reserved.1322 = 8924264 16 31
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CTL.en = 8924268 0 0
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CTL.ext_tick_sel = 8924268 1 1
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CTL.forever = 8924268 2 2
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CTL.clr = 8924268 3 3
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CTL.reached_tresh = 8924268 4 4
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CTL.reserved.1323 = 8924268 5 31
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CNT_TH = 8924272 0 31
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CNT_VAL = 8924276 0 31
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CTL = 8924280 0 31
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CNT_TH.tresh.1324 = 8924272 0 15
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CNT_TH.reserved.1325 = 8924272 16 31
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CNT_VAL.value = 8924276 0 15
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CNT_VAL.reserved.1326 = 8924276 16 31
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CTL.en = 8924280 0 0
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CTL.ext_tick_sel = 8924280 1 1
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CTL.forever = 8924280 2 2
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CTL.clr = 8924280 3 3
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CTL.reached_tresh = 8924280 4 4
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CTL.reserved.1327 = 8924280 5 31
PCIE.WBE_OFFLOADS.SW_PORT0.SPEC_CPL_INTERVAL.SPEC_CMP_TO_TH = 8924284 0 31
PCIE.WBE_OFFLOADS.SW_PORT0.SPEC_CPL_INTERVAL.SPEC_TOP_VAL = 8924288 0 31
PCIE.WBE_OFFLOADS.SW_PORT0.SPEC_CPL_INTERVAL.SPEC_TOP_VAL_CTL = 8924292 0 31
PCIE.WBE_OFFLOADS.SW_PORT0.SPEC_CPL_INTERVAL.SPEC_CMP_TO_TH.tresh.1328 = 8924284 0 15
PCIE.WBE_OFFLOADS.SW_PORT0.SPEC_CPL_INTERVAL.SPEC_CMP_TO_TH.reserved.1329 = 8924284 16 31
PCIE.WBE_OFFLOADS.SW_PORT0.SPEC_CPL_INTERVAL.SPEC_TOP_VAL.value = 8924288 0 15
PCIE.WBE_OFFLOADS.SW_PORT0.SPEC_CPL_INTERVAL.SPEC_TOP_VAL.reserved.1330 = 8924288 16 31
PCIE.WBE_OFFLOADS.SW_PORT0.SPEC_CPL_INTERVAL.SPEC_TOP_VAL_CTL.en = 8924292 0 0
PCIE.WBE_OFFLOADS.SW_PORT0.SPEC_CPL_INTERVAL.SPEC_TOP_VAL_CTL.ext_tick_sel = 8924292 1 1
PCIE.WBE_OFFLOADS.SW_PORT0.SPEC_CPL_INTERVAL.SPEC_TOP_VAL_CTL.forever = 8924292 2 2
PCIE.WBE_OFFLOADS.SW_PORT0.SPEC_CPL_INTERVAL.SPEC_TOP_VAL_CTL.clr = 8924292 3 3
PCIE.WBE_OFFLOADS.SW_PORT0.SPEC_CPL_INTERVAL.SPEC_TOP_VAL_CTL.reached_tresh = 8924292 4 4
PCIE.WBE_OFFLOADS.SW_PORT0.SPEC_CPL_INTERVAL.SPEC_TOP_VAL_CTL.reserved.1331 = 8924292 5 31
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_CTL = 8924296 0 31
PCIE.WBE_OFFLOADS.SW_PORT1.CLEAR_STATES = 8924300 0 31
PCIE.WBE_OFFLOADS.SW_PORT1.READ_REQ_SIZE = 8924304 0 31
PCIE.WBE_OFFLOADS.SW_PORT1.READ_REQ_ALLIGN = 8924308 0 31
PCIE.WBE_OFFLOADS.SW_PORT1.SPEC_CPL_INTERVAL = 8924312 0 95
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_HIT_CNT = 8924324 0 95
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_MISS_CNT = 8924336 0 95
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_CTL.read_speculative_en_remote = 8924296 0 0
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_CTL.read_speculative_en_near = 8924296 1 1
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_CTL.internal_cpl_id_en = 8924296 2 2
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_CTL.trc_spec_num = 8924296 3 10
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_CTL.trc_spec_num_en = 8924296 11 11
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_CTL.reserved.1332 = 8924296 12 31
PCIE.WBE_OFFLOADS.SW_PORT1.CLEAR_STATES.reset_spec_machine_near = 8924300 0 0
PCIE.WBE_OFFLOADS.SW_PORT1.CLEAR_STATES.reset_spec_machine_remote = 8924300 1 1
PCIE.WBE_OFFLOADS.SW_PORT1.CLEAR_STATES.reset_spec_complition_list_remote = 8924300 2 2
PCIE.WBE_OFFLOADS.SW_PORT1.CLEAR_STATES.reset_spec_complition_list_near = 8924300 3 3
PCIE.WBE_OFFLOADS.SW_PORT1.CLEAR_STATES.reserved.1333 = 8924300 4 31
PCIE.WBE_OFFLOADS.SW_PORT1.READ_REQ_SIZE.rd_req_size = 8924304 0 9
PCIE.WBE_OFFLOADS.SW_PORT1.READ_REQ_SIZE.reserved.1334 = 8924304 10 15
PCIE.WBE_OFFLOADS.SW_PORT1.READ_REQ_SIZE.num_of_real_reads = 8924304 16 19
PCIE.WBE_OFFLOADS.SW_PORT1.READ_REQ_SIZE.num_of_speculative_reads = 8924304 20 24
PCIE.WBE_OFFLOADS.SW_PORT1.READ_REQ_SIZE.reserved.1335 = 8924304 25 31
PCIE.WBE_OFFLOADS.SW_PORT1.READ_REQ_ALLIGN.read_req_alligned = 8924308 0 5
PCIE.WBE_OFFLOADS.SW_PORT1.READ_REQ_ALLIGN.reserved.1336 = 8924308 6 31
PCIE.WBE_OFFLOADS.SW_PORT1.SPEC_CPL_INTERVAL.SPEC_CMP_TO_TH = 8924312 0 31
PCIE.WBE_OFFLOADS.SW_PORT1.SPEC_CPL_INTERVAL.SPEC_TOP_VAL = 8924316 0 31
PCIE.WBE_OFFLOADS.SW_PORT1.SPEC_CPL_INTERVAL.SPEC_TOP_VAL_CTL = 8924320 0 31
PCIE.WBE_OFFLOADS.SW_PORT1.SPEC_CPL_INTERVAL.SPEC_CMP_TO_TH.tresh.1337 = 8924312 0 15
PCIE.WBE_OFFLOADS.SW_PORT1.SPEC_CPL_INTERVAL.SPEC_CMP_TO_TH.reserved.1338 = 8924312 16 31
PCIE.WBE_OFFLOADS.SW_PORT1.SPEC_CPL_INTERVAL.SPEC_TOP_VAL.value = 8924316 0 15
PCIE.WBE_OFFLOADS.SW_PORT1.SPEC_CPL_INTERVAL.SPEC_TOP_VAL.reserved.1339 = 8924316 16 31
PCIE.WBE_OFFLOADS.SW_PORT1.SPEC_CPL_INTERVAL.SPEC_TOP_VAL_CTL.en = 8924320 0 0
PCIE.WBE_OFFLOADS.SW_PORT1.SPEC_CPL_INTERVAL.SPEC_TOP_VAL_CTL.ext_tick_sel = 8924320 1 1
PCIE.WBE_OFFLOADS.SW_PORT1.SPEC_CPL_INTERVAL.SPEC_TOP_VAL_CTL.forever = 8924320 2 2
PCIE.WBE_OFFLOADS.SW_PORT1.SPEC_CPL_INTERVAL.SPEC_TOP_VAL_CTL.clr = 8924320 3 3
PCIE.WBE_OFFLOADS.SW_PORT1.SPEC_CPL_INTERVAL.SPEC_TOP_VAL_CTL.reached_tresh = 8924320 4 4
PCIE.WBE_OFFLOADS.SW_PORT1.SPEC_CPL_INTERVAL.SPEC_TOP_VAL_CTL.reserved.1340 = 8924320 5 31
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CNT_TH = 8924324 0 31
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CNT_VAL = 8924328 0 31
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CTL = 8924332 0 31
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CNT_TH.tresh.1341 = 8924324 0 15
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CNT_TH.reserved.1342 = 8924324 16 31
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CNT_VAL.value = 8924328 0 15
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CNT_VAL.reserved.1343 = 8924328 16 31
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CTL.en = 8924332 0 0
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CTL.ext_tick_sel = 8924332 1 1
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CTL.forever = 8924332 2 2
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CTL.clr = 8924332 3 3
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CTL.reached_tresh = 8924332 4 4
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_HIT_CNT.RD_SPEC_HIT_CTL.reserved.1344 = 8924332 5 31
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CNT_TH = 8924336 0 31
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CNT_VAL = 8924340 0 31
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CTL = 8924344 0 31
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CNT_TH.tresh.1345 = 8924336 0 15
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CNT_TH.reserved.1346 = 8924336 16 31
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CNT_VAL.value = 8924340 0 15
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CNT_VAL.reserved.1347 = 8924340 16 31
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CTL.en = 8924344 0 0
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CTL.ext_tick_sel = 8924344 1 1
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CTL.forever = 8924344 2 2
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CTL.clr = 8924344 3 3
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CTL.reached_tresh = 8924344 4 4
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_MISS_CNT.RD_SPEC_MISS_CTL.reserved.1348 = 8924344 5 31
PCIE.WBE_OFFLOADS.WBE_PAL.CTL = 8924348 0 127
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CTL = 8924348 0 31
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CONFIG_RANGE_LOW = 8924352 0 31
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CONFIG_RANGE_MID = 8924356 0 31
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CONFIG_RANGE_HIGH = 8924360 0 31
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CTL.read_spreading_en_remote = 8924348 0 0
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CTL.read_spreading_en_near = 8924348 1 1
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CTL.reserved.1349 = 8924348 2 31
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CONFIG_RANGE_LOW.spreader_low_range_0 = 8924352 0 9
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CONFIG_RANGE_LOW.spreader_low_range_rsvd_0.1350 = 8924352 10 15
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CONFIG_RANGE_LOW.spreader_low_range_1 = 8924352 16 25
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CONFIG_RANGE_LOW.spreader_low_range_rsvd_1.1351 = 8924352 26 31
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CONFIG_RANGE_MID.spreader_mid_range_0 = 8924356 0 9
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CONFIG_RANGE_MID.spreader_mid_range_rsvd_0.1352 = 8924356 10 15
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CONFIG_RANGE_MID.spreader_mid_range_1 = 8924356 16 25
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CONFIG_RANGE_MID.spreader_mid_range_rsvd_1.1353 = 8924356 26 31
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CONFIG_RANGE_HIGH.spreader_high_range_0 = 8924360 0 9
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CONFIG_RANGE_HIGH.spreader_high_range_rsvd_0.1354 = 8924360 10 15
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CONFIG_RANGE_HIGH.spreader_high_range_1 = 8924360 16 25
PCIE.WBE_OFFLOADS.WBE_PAL.CTL.SPREADER_CONFIG_RANGE_HIGH.spreader_high_range_rsvd_1.1355 = 8924360 26 31
PCIE.WBE_FW.FW_INTERNAL_FILTER = 8924364 0 31
PCIE.WBE_FW.CM_INTERNAL_FILTER = 8924368 0 31
PCIE.WBE_FW.DATA_MASK = 8924372 0 31
PCIE.WBE_FW.INTERNAL_MASK = 8924376 0 31
PCIE.WBE_FW.FW_INTERNAL_FILTER.fw_internal_mask = 8924364 0 31
PCIE.WBE_FW.CM_INTERNAL_FILTER.cm_internal_mask = 8924368 0 31
PCIE.WBE_FW.DATA_MASK.data_packets_mask = 8924372 0 31
PCIE.WBE_FW.INTERNAL_MASK.internal_packets_mask = 8924376 0 31
PCIE.MARLON_C_CTL.CTL = 8924380 0 223
PCIE.MARLON_C_CTL.HP = 8924408 0 63
PCIE.MARLON_C_CTL.MARLON_C_CHICKEN_BITS = 8924416 0 31
PCIE.MARLON_C_CTL.CPL_TO = 8924420 0 191
PCIE.MARLON_C_CTL.DEBUGS = 8924444 0 1439
PCIE.MARLON_C_CTL.CTL.INVENTORY_MAX_VALUE = 8924380 0 31
PCIE.MARLON_C_CTL.CTL.INVENTORY_MAX_VALUE_CTL = 8924384 0 31
PCIE.MARLON_C_CTL.CTL.PLL_LOCK_DELAY = 8924388 0 31
PCIE.MARLON_C_CTL.CTL.ILEGAL_PAL_PKT = 8924392 0 31
PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_CTL = 8924396 0 31
PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_DBG = 8924400 0 31
PCIE.MARLON_C_CTL.CTL.CONNECT_DISCONNECT_CTL_WA = 8924404 0 31
PCIE.MARLON_C_CTL.CTL.INVENTORY_MAX_VALUE.inventory_max_val = 8924380 0 15
PCIE.MARLON_C_CTL.CTL.INVENTORY_MAX_VALUE.reserved.1356 = 8924380 16 31
PCIE.MARLON_C_CTL.CTL.INVENTORY_MAX_VALUE_CTL.inventory_max_val_clear = 8924384 0 0
PCIE.MARLON_C_CTL.CTL.INVENTORY_MAX_VALUE_CTL.reserved.1357 = 8924384 1 31
PCIE.MARLON_C_CTL.CTL.PLL_LOCK_DELAY.pll_lock_delay = 8924388 0 7
PCIE.MARLON_C_CTL.CTL.PLL_LOCK_DELAY.reserved.1358 = 8924388 8 31
PCIE.MARLON_C_CTL.CTL.ILEGAL_PAL_PKT.ilegal_pal_pkt = 8924392 0 0
PCIE.MARLON_C_CTL.CTL.ILEGAL_PAL_PKT.reserved.1359 = 8924392 1 30
PCIE.MARLON_C_CTL.CTL.ILEGAL_PAL_PKT.ilegal_pal_pkt_clr = 8924392 31 31
PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_CTL.cpl_to_flush_en = 8924396 0 0
PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_CTL.cpl_to_pseudo_time_out_en = 8924396 1 1
PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_CTL.cpl_internal_flush_en = 8924396 2 2
PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_CTL.cpl_counter_clr = 8924396 3 3
PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_CTL.reserved.1360 = 8924396 4 7
PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_CTL.pseudo_cpl_to = 8924396 8 14
PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_CTL.link_base_address_fw = 8924396 15 15
PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_CTL.reserved.1361 = 8924396 16 31
PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_DBG.max_time_out = 8924400 0 6
PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_DBG.reserved.1362 = 8924400 7 7
PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_DBG.inventory_counter = 8924400 8 16
PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_DBG.reserved.1363 = 8924400 17 31
PCIE.MARLON_C_CTL.CTL.CONNECT_DISCONNECT_CTL_WA.io_pal_rx_reset = 8924404 0 0
PCIE.MARLON_C_CTL.CTL.CONNECT_DISCONNECT_CTL_WA.io_pal_tx_reset = 8924404 1 1
PCIE.MARLON_C_CTL.CTL.CONNECT_DISCONNECT_CTL_WA.rx_arb0_reset = 8924404 2 2
PCIE.MARLON_C_CTL.CTL.CONNECT_DISCONNECT_CTL_WA.rx_arb1_reset = 8924404 3 3
PCIE.MARLON_C_CTL.CTL.CONNECT_DISCONNECT_CTL_WA.rx_arb2_reset = 8924404 4 4
PCIE.MARLON_C_CTL.CTL.CONNECT_DISCONNECT_CTL_WA.rx_inband_reset = 8924404 5 5
PCIE.MARLON_C_CTL.CTL.CONNECT_DISCONNECT_CTL_WA.rx_fifo_reset = 8924404 6 6
PCIE.MARLON_C_CTL.CTL.CONNECT_DISCONNECT_CTL_WA.tx_fifo_reset = 8924404 7 7
PCIE.MARLON_C_CTL.CTL.CONNECT_DISCONNECT_CTL_WA.reserved.1364 = 8924404 8 31
PCIE.MARLON_C_CTL.HP.WAIT_PCIE_LINK_STATE_COUNTER = 8924408 0 31
PCIE.MARLON_C_CTL.HP.WAIT_LINK_TH_CTL = 8924412 0 31
PCIE.MARLON_C_CTL.HP.WAIT_PCIE_LINK_STATE_COUNTER.wait_pcie_link_thershold = 8924408 0 31
PCIE.MARLON_C_CTL.HP.WAIT_LINK_TH_CTL.bypass_wait_link_dev_2 = 8924412 0 0
PCIE.MARLON_C_CTL.HP.WAIT_LINK_TH_CTL.bypass_wait_link_dev_3 = 8924412 1 1
PCIE.MARLON_C_CTL.HP.WAIT_LINK_TH_CTL.reserved.1365 = 8924412 2 31
PCIE.MARLON_C_CTL.MARLON_C_CHICKEN_BITS.CHICKEN_BITS_REG = 8924416 0 31
PCIE.MARLON_C_CTL.MARLON_C_CHICKEN_BITS.CHICKEN_BITS_REG.mask_send_completion_on_dl_up_dev2 = 8924416 0 0
PCIE.MARLON_C_CTL.MARLON_C_CHICKEN_BITS.CHICKEN_BITS_REG.mask_send_completion_on_dl_up_dev3 = 8924416 1 1
PCIE.MARLON_C_CTL.MARLON_C_CHICKEN_BITS.CHICKEN_BITS_REG.mask_second_dbi_cfgwr = 8924416 2 2
PCIE.MARLON_C_CTL.MARLON_C_CHICKEN_BITS.CHICKEN_BITS_REG.mask_cfg_copy_bug_fix = 8924416 3 3
PCIE.MARLON_C_CTL.MARLON_C_CHICKEN_BITS.CHICKEN_BITS_REG.port0_link_dis_mask = 8924416 4 4
PCIE.MARLON_C_CTL.MARLON_C_CHICKEN_BITS.CHICKEN_BITS_REG.port1_link_dis_mask = 8924416 5 5
PCIE.MARLON_C_CTL.MARLON_C_CHICKEN_BITS.CHICKEN_BITS_REG.port0_dummy_req_id_en = 8924416 6 6
PCIE.MARLON_C_CTL.MARLON_C_CHICKEN_BITS.CHICKEN_BITS_REG.port1_dummy_req_id_en = 8924416 7 7
PCIE.MARLON_C_CTL.MARLON_C_CHICKEN_BITS.CHICKEN_BITS_REG.reserved.1366 = 8924416 8 31
PCIE.MARLON_C_CTL.CPL_TO.PORT_CTL = 8924420 0 31
PCIE.MARLON_C_CTL.CPL_TO.CPL_TO_DEBUGS = 8924424 0 31
PCIE.MARLON_C_CTL.CPL_TO.TO_COUNTERS_0_3 = 8924428 0 31
PCIE.MARLON_C_CTL.CPL_TO.TO_COUNTERS_4_7 = 8924432 0 31
PCIE.MARLON_C_CTL.CPL_TO.TAGS_0_3 = 8924436 0 31
PCIE.MARLON_C_CTL.CPL_TO.TAGS_4_7 = 8924440 0 31
PCIE.MARLON_C_CTL.CPL_TO.PORT_CTL.cpl_to_th = 8924420 0 4
PCIE.MARLON_C_CTL.CPL_TO.PORT_CTL.cpl_to_th_en = 8924420 5 5
PCIE.MARLON_C_CTL.CPL_TO.PORT_CTL.cpl_to_th_port_id = 8924420 6 6
PCIE.MARLON_C_CTL.CPL_TO.PORT_CTL.cpl_to_th_clear = 8924420 7 7
PCIE.MARLON_C_CTL.CPL_TO.PORT_CTL.usec_counter_clear = 8924420 8 8
PCIE.MARLON_C_CTL.CPL_TO.PORT_CTL.msec_counter_clear = 8924420 9 9
PCIE.MARLON_C_CTL.CPL_TO.PORT_CTL.reserved.1367 = 8924420 10 31
PCIE.MARLON_C_CTL.CPL_TO.CPL_TO_DEBUGS.valid_vector = 8924424 0 7
PCIE.MARLON_C_CTL.CPL_TO.CPL_TO_DEBUGS.cpl_to_interrupt = 8924424 8 8
PCIE.MARLON_C_CTL.CPL_TO.CPL_TO_DEBUGS.cpl_to_much_read_req_error = 8924424 9 9
PCIE.MARLON_C_CTL.CPL_TO.CPL_TO_DEBUGS.reserved.1368 = 8924424 10 31
PCIE.MARLON_C_CTL.CPL_TO.TO_COUNTERS_0_3.msec_counter_0 = 8924428 0 4
PCIE.MARLON_C_CTL.CPL_TO.TO_COUNTERS_0_3.reserved.1369 = 8924428 5 7
PCIE.MARLON_C_CTL.CPL_TO.TO_COUNTERS_0_3.msec_counter_1 = 8924428 8 12
PCIE.MARLON_C_CTL.CPL_TO.TO_COUNTERS_0_3.reserved.1370 = 8924428 13 15
PCIE.MARLON_C_CTL.CPL_TO.TO_COUNTERS_0_3.msec_counter_2 = 8924428 16 20
PCIE.MARLON_C_CTL.CPL_TO.TO_COUNTERS_0_3.reserved.1371 = 8924428 21 23
PCIE.MARLON_C_CTL.CPL_TO.TO_COUNTERS_0_3.msec_counter_3 = 8924428 24 28
PCIE.MARLON_C_CTL.CPL_TO.TO_COUNTERS_0_3.reserved.1372 = 8924428 29 31
PCIE.MARLON_C_CTL.CPL_TO.TO_COUNTERS_4_7.msec_counter_4 = 8924432 0 4
PCIE.MARLON_C_CTL.CPL_TO.TO_COUNTERS_4_7.reserved.1373 = 8924432 5 7
PCIE.MARLON_C_CTL.CPL_TO.TO_COUNTERS_4_7.msec_counter_5 = 8924432 8 12
PCIE.MARLON_C_CTL.CPL_TO.TO_COUNTERS_4_7.reserved.1374 = 8924432 13 15
PCIE.MARLON_C_CTL.CPL_TO.TO_COUNTERS_4_7.msec_counter_6 = 8924432 16 20
PCIE.MARLON_C_CTL.CPL_TO.TO_COUNTERS_4_7.reserved.1375 = 8924432 21 23
PCIE.MARLON_C_CTL.CPL_TO.TO_COUNTERS_4_7.msec_counter_7 = 8924432 24 28
PCIE.MARLON_C_CTL.CPL_TO.TO_COUNTERS_4_7.reserved.1376 = 8924432 29 31
PCIE.MARLON_C_CTL.CPL_TO.TAGS_0_3.tag_0 = 8924436 0 4
PCIE.MARLON_C_CTL.CPL_TO.TAGS_0_3.reserved.1377 = 8924436 5 7
PCIE.MARLON_C_CTL.CPL_TO.TAGS_0_3.tag_1 = 8924436 8 12
PCIE.MARLON_C_CTL.CPL_TO.TAGS_0_3.reserved.1378 = 8924436 13 15
PCIE.MARLON_C_CTL.CPL_TO.TAGS_0_3.tag_2 = 8924436 16 20
PCIE.MARLON_C_CTL.CPL_TO.TAGS_0_3.reserved.1379 = 8924436 21 23
PCIE.MARLON_C_CTL.CPL_TO.TAGS_0_3.tag_3 = 8924436 24 28
PCIE.MARLON_C_CTL.CPL_TO.TAGS_0_3.reserved.1380 = 8924436 29 31
PCIE.MARLON_C_CTL.CPL_TO.TAGS_4_7.tag_4 = 8924440 0 4
PCIE.MARLON_C_CTL.CPL_TO.TAGS_4_7.reserved.1381 = 8924440 5 7
PCIE.MARLON_C_CTL.CPL_TO.TAGS_4_7.tag_5 = 8924440 8 12
PCIE.MARLON_C_CTL.CPL_TO.TAGS_4_7.reserved.1382 = 8924440 13 15
PCIE.MARLON_C_CTL.CPL_TO.TAGS_4_7.tag_6 = 8924440 16 20
PCIE.MARLON_C_CTL.CPL_TO.TAGS_4_7.reserved.1383 = 8924440 21 23
PCIE.MARLON_C_CTL.CPL_TO.TAGS_4_7.tag_7 = 8924440 24 28
PCIE.MARLON_C_CTL.CPL_TO.TAGS_4_7.reserved.1384 = 8924440 29 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0 = 8924444 0 383
PCIE.MARLON_C_CTL.DEBUGS.PORT1 = 8924492 0 351
PCIE.MARLON_C_CTL.DEBUGS.PORT2 = 8924536 0 63
PCIE.MARLON_C_CTL.DEBUGS.PAL = 8924544 0 639
PCIE.MARLON_C_CTL.DEBUGS.PORT0.RX_PACKET_HALT = 8924444 0 95
PCIE.MARLON_C_CTL.DEBUGS.PORT0.TX_CLIENT_VALID = 8924456 0 95
PCIE.MARLON_C_CTL.DEBUGS.PORT0.TRGT1_DEBUG_BUS = 8924468 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.CLIENT0_DEBUG_BUS = 8924472 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.CLIENT2_DEBUG_BUS = 8924476 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.TX_STALL_MAX_VAL = 8924480 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.RX_STALL_MAX_VAL = 8924484 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.HALT_CURR_STATE = 8924488 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.RX_PACKET_HALT.RX_PACKET_HALT_CNT_TH = 8924444 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.RX_PACKET_HALT.RX_PACKET_HALT_CNT_VAL = 8924448 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.RX_PACKET_HALT.RX_PACKET_HALT_CTL = 8924452 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.RX_PACKET_HALT.RX_PACKET_HALT_CNT_TH.tresh.1385 = 8924444 0 15
PCIE.MARLON_C_CTL.DEBUGS.PORT0.RX_PACKET_HALT.RX_PACKET_HALT_CNT_TH.reserved.1386 = 8924444 16 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.RX_PACKET_HALT.RX_PACKET_HALT_CNT_VAL.value = 8924448 0 15
PCIE.MARLON_C_CTL.DEBUGS.PORT0.RX_PACKET_HALT.RX_PACKET_HALT_CNT_VAL.reserved.1387 = 8924448 16 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.RX_PACKET_HALT.RX_PACKET_HALT_CTL.en = 8924452 0 0
PCIE.MARLON_C_CTL.DEBUGS.PORT0.RX_PACKET_HALT.RX_PACKET_HALT_CTL.ext_tick_sel = 8924452 1 1
PCIE.MARLON_C_CTL.DEBUGS.PORT0.RX_PACKET_HALT.RX_PACKET_HALT_CTL.forever = 8924452 2 2
PCIE.MARLON_C_CTL.DEBUGS.PORT0.RX_PACKET_HALT.RX_PACKET_HALT_CTL.clr = 8924452 3 3
PCIE.MARLON_C_CTL.DEBUGS.PORT0.RX_PACKET_HALT.RX_PACKET_HALT_CTL.reached_tresh = 8924452 4 4
PCIE.MARLON_C_CTL.DEBUGS.PORT0.RX_PACKET_HALT.RX_PACKET_HALT_CTL.reserved.1388 = 8924452 5 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.TX_CLIENT_VALID.TX_CLIENT_VALID_TH = 8924456 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.TX_CLIENT_VALID.TX_CLIENT_VALID_VAL = 8924460 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.TX_CLIENT_VALID.TX_CLIENT_VALID_CTL = 8924464 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.TX_CLIENT_VALID.TX_CLIENT_VALID_TH.tresh.1389 = 8924456 0 15
PCIE.MARLON_C_CTL.DEBUGS.PORT0.TX_CLIENT_VALID.TX_CLIENT_VALID_TH.reserved.1390 = 8924456 16 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.TX_CLIENT_VALID.TX_CLIENT_VALID_VAL.value.1391 = 8924460 0 15
PCIE.MARLON_C_CTL.DEBUGS.PORT0.TX_CLIENT_VALID.TX_CLIENT_VALID_VAL.reserved.1392 = 8924460 16 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.TX_CLIENT_VALID.TX_CLIENT_VALID_CTL.en = 8924464 0 0
PCIE.MARLON_C_CTL.DEBUGS.PORT0.TX_CLIENT_VALID.TX_CLIENT_VALID_CTL.ext_tick_sel = 8924464 1 1
PCIE.MARLON_C_CTL.DEBUGS.PORT0.TX_CLIENT_VALID.TX_CLIENT_VALID_CTL.forever = 8924464 2 2
PCIE.MARLON_C_CTL.DEBUGS.PORT0.TX_CLIENT_VALID.TX_CLIENT_VALID_CTL.clr = 8924464 3 3
PCIE.MARLON_C_CTL.DEBUGS.PORT0.TX_CLIENT_VALID.TX_CLIENT_VALID_CTL.reached_tresh = 8924464 4 4
PCIE.MARLON_C_CTL.DEBUGS.PORT0.TX_CLIENT_VALID.TX_CLIENT_VALID_CTL.reserved.1393 = 8924464 5 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.TRGT1_DEBUG_BUS.trgt_debug_bus = 8924468 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.CLIENT0_DEBUG_BUS.cleint0_debug_bus = 8924472 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.CLIENT2_DEBUG_BUS.cleint2_debug_bus = 8924476 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.TX_STALL_MAX_VAL.client0_stall_max_value = 8924480 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.RX_STALL_MAX_VAL.trgt1_stall_max_value = 8924484 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT0.HALT_CURR_STATE.halt_curr_state = 8924488 0 2
PCIE.MARLON_C_CTL.DEBUGS.PORT0.HALT_CURR_STATE.reserved.1394 = 8924488 3 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.RX_PACKET_HALT = 8924492 0 95
PCIE.MARLON_C_CTL.DEBUGS.PORT1.TX_CLIENT_VALID = 8924504 0 95
PCIE.MARLON_C_CTL.DEBUGS.PORT1.TRGT1_DEBUG_BUS = 8924516 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.CLIENT0_DEBUG_BUS = 8924520 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.CLIENT2_DEBUG_BUS = 8924524 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.TX_STALL_MAX_VAL = 8924528 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.RX_STALL_MAX_VAL = 8924532 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.RX_PACKET_HALT.RX_PACKET_HALT_CNT_TH = 8924492 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.RX_PACKET_HALT.RX_PACKET_HALT_CNT_VAL = 8924496 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.RX_PACKET_HALT.RX_PACKET_HALT_CTL = 8924500 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.RX_PACKET_HALT.RX_PACKET_HALT_CNT_TH.tresh.1395 = 8924492 0 15
PCIE.MARLON_C_CTL.DEBUGS.PORT1.RX_PACKET_HALT.RX_PACKET_HALT_CNT_TH.reserved.1396 = 8924492 16 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.RX_PACKET_HALT.RX_PACKET_HALT_CNT_VAL.value = 8924496 0 15
PCIE.MARLON_C_CTL.DEBUGS.PORT1.RX_PACKET_HALT.RX_PACKET_HALT_CNT_VAL.reserved.1397 = 8924496 16 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.RX_PACKET_HALT.RX_PACKET_HALT_CTL.en = 8924500 0 0
PCIE.MARLON_C_CTL.DEBUGS.PORT1.RX_PACKET_HALT.RX_PACKET_HALT_CTL.ext_tick_sel = 8924500 1 1
PCIE.MARLON_C_CTL.DEBUGS.PORT1.RX_PACKET_HALT.RX_PACKET_HALT_CTL.forever = 8924500 2 2
PCIE.MARLON_C_CTL.DEBUGS.PORT1.RX_PACKET_HALT.RX_PACKET_HALT_CTL.clr = 8924500 3 3
PCIE.MARLON_C_CTL.DEBUGS.PORT1.RX_PACKET_HALT.RX_PACKET_HALT_CTL.reached_tresh = 8924500 4 4
PCIE.MARLON_C_CTL.DEBUGS.PORT1.RX_PACKET_HALT.RX_PACKET_HALT_CTL.reserved.1398 = 8924500 5 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.TX_CLIENT_VALID.TX_CLIENT_VALID_TH = 8924504 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.TX_CLIENT_VALID.TX_CLIENT_VALID_VAL = 8924508 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.TX_CLIENT_VALID.TX_CLIENT_VALID_CTL = 8924512 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.TX_CLIENT_VALID.TX_CLIENT_VALID_TH.tresh.1399 = 8924504 0 15
PCIE.MARLON_C_CTL.DEBUGS.PORT1.TX_CLIENT_VALID.TX_CLIENT_VALID_TH.reserved.1400 = 8924504 16 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.TX_CLIENT_VALID.TX_CLIENT_VALID_VAL.value = 8924508 0 15
PCIE.MARLON_C_CTL.DEBUGS.PORT1.TX_CLIENT_VALID.TX_CLIENT_VALID_VAL.reserved.1401 = 8924508 16 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.TX_CLIENT_VALID.TX_CLIENT_VALID_CTL.en = 8924512 0 0
PCIE.MARLON_C_CTL.DEBUGS.PORT1.TX_CLIENT_VALID.TX_CLIENT_VALID_CTL.ext_tick_sel = 8924512 1 1
PCIE.MARLON_C_CTL.DEBUGS.PORT1.TX_CLIENT_VALID.TX_CLIENT_VALID_CTL.forever = 8924512 2 2
PCIE.MARLON_C_CTL.DEBUGS.PORT1.TX_CLIENT_VALID.TX_CLIENT_VALID_CTL.clr = 8924512 3 3
PCIE.MARLON_C_CTL.DEBUGS.PORT1.TX_CLIENT_VALID.TX_CLIENT_VALID_CTL.reached_tresh = 8924512 4 4
PCIE.MARLON_C_CTL.DEBUGS.PORT1.TX_CLIENT_VALID.TX_CLIENT_VALID_CTL.reserved.1402 = 8924512 5 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.TRGT1_DEBUG_BUS.trgt_debug_bus = 8924516 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.CLIENT0_DEBUG_BUS.cleint0_debug_bus = 8924520 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.CLIENT2_DEBUG_BUS.cleint2_debug_bus = 8924524 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.TX_STALL_MAX_VAL.client0_stall_max_value = 8924528 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT1.RX_STALL_MAX_VAL.trgt1_stall_max_value = 8924532 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT2.TX_STALL_MAX_VAL = 8924536 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT2.RX_STALL_MAX_VAL = 8924540 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT2.TX_STALL_MAX_VAL.client0_stall_max_value = 8924536 0 31
PCIE.MARLON_C_CTL.DEBUGS.PORT2.RX_STALL_MAX_VAL.trgt1_stall_max_value = 8924540 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.RX_AVAIL = 8924544 0 127
PCIE.MARLON_C_CTL.DEBUGS.PAL.TX_MAC_HISTORY = 8924560 0 95
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC = 8924572 0 127
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS = 8924588 0 191
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER = 8924612 0 95
PCIE.MARLON_C_CTL.DEBUGS.PAL.RX_AVAIL.RX_ACVAIL_TH = 8924544 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.RX_AVAIL.RX_AVAIL_VAL = 8924548 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.RX_AVAIL.RX_AVAIL_CTL = 8924552 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.RX_AVAIL.AVAIL_TO_MAX_VAL = 8924556 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.RX_AVAIL.RX_ACVAIL_TH.tresh.1403 = 8924544 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.RX_AVAIL.RX_AVAIL_VAL.value = 8924548 0 15
PCIE.MARLON_C_CTL.DEBUGS.PAL.RX_AVAIL.RX_AVAIL_VAL.reserved.1404 = 8924548 16 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.RX_AVAIL.RX_AVAIL_CTL.en = 8924552 0 0
PCIE.MARLON_C_CTL.DEBUGS.PAL.RX_AVAIL.RX_AVAIL_CTL.ext_tick_sel = 8924552 1 1
PCIE.MARLON_C_CTL.DEBUGS.PAL.RX_AVAIL.RX_AVAIL_CTL.forever = 8924552 2 2
PCIE.MARLON_C_CTL.DEBUGS.PAL.RX_AVAIL.RX_AVAIL_CTL.clr = 8924552 3 3
PCIE.MARLON_C_CTL.DEBUGS.PAL.RX_AVAIL.RX_AVAIL_CTL.reached_tresh = 8924552 4 4
PCIE.MARLON_C_CTL.DEBUGS.PAL.RX_AVAIL.RX_AVAIL_CTL.reserved.1405 = 8924552 5 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.RX_AVAIL.AVAIL_TO_MAX_VAL.avail_max_val = 8924556 0 15
PCIE.MARLON_C_CTL.DEBUGS.PAL.RX_AVAIL.AVAIL_TO_MAX_VAL.reserved.1406 = 8924556 16 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.TX_MAC_HISTORY.LAST_TYPE_PACKETS = 8924560 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.TX_MAC_HISTORY.MAC_PKT_STAT = 8924564 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.TX_MAC_HISTORY.TX_MAC_HISTORY_CTL = 8924568 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.TX_MAC_HISTORY.LAST_TYPE_PACKETS.mac_pkt_0 = 8924560 0 7
PCIE.MARLON_C_CTL.DEBUGS.PAL.TX_MAC_HISTORY.LAST_TYPE_PACKETS.mac_pkt_1 = 8924560 8 15
PCIE.MARLON_C_CTL.DEBUGS.PAL.TX_MAC_HISTORY.LAST_TYPE_PACKETS.mac_pkt_2 = 8924560 16 23
PCIE.MARLON_C_CTL.DEBUGS.PAL.TX_MAC_HISTORY.LAST_TYPE_PACKETS.mac_pkt_3 = 8924560 24 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.TX_MAC_HISTORY.MAC_PKT_STAT.mac_pkt_stat_0 = 8924564 0 7
PCIE.MARLON_C_CTL.DEBUGS.PAL.TX_MAC_HISTORY.MAC_PKT_STAT.mac_pkt_stat_1 = 8924564 8 15
PCIE.MARLON_C_CTL.DEBUGS.PAL.TX_MAC_HISTORY.MAC_PKT_STAT.mac_pkt_stat_2 = 8924564 16 23
PCIE.MARLON_C_CTL.DEBUGS.PAL.TX_MAC_HISTORY.MAC_PKT_STAT.mac_pkt_stat_3 = 8924564 24 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.TX_MAC_HISTORY.TX_MAC_HISTORY_CTL.history_wr_pointer = 8924568 0 1
PCIE.MARLON_C_CTL.DEBUGS.PAL.TX_MAC_HISTORY.TX_MAC_HISTORY_CTL.reserved.1407 = 8924568 2 7
PCIE.MARLON_C_CTL.DEBUGS.PAL.TX_MAC_HISTORY.TX_MAC_HISTORY_CTL.freeze_measurement = 8924568 8 8
PCIE.MARLON_C_CTL.DEBUGS.PAL.TX_MAC_HISTORY.TX_MAC_HISTORY_CTL.freeze_measurement_clr = 8924568 9 9
PCIE.MARLON_C_CTL.DEBUGS.PAL.TX_MAC_HISTORY.TX_MAC_HISTORY_CTL.freeze_measurement_en = 8924568 10 10
PCIE.MARLON_C_CTL.DEBUGS.PAL.TX_MAC_HISTORY.TX_MAC_HISTORY_CTL.reserved.1408 = 8924568 11 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC.FC_STATUS = 8924572 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC.FC_AVAIL = 8924576 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC.FC_CONSUMED = 8924580 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC.FC_INIT = 8924584 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC.FC_STATUS.pcpl_avail_credits_underflow = 8924572 0 0
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC.FC_STATUS.np_avail_credits_underflow = 8924572 1 1
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC.FC_STATUS.pcpl_gating = 8924572 2 2
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC.FC_STATUS.np_gating = 8924572 3 3
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC.FC_STATUS.pcpl_ind = 8924572 4 4
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC.FC_STATUS.np_ind = 8924572 5 5
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC.FC_STATUS.no_credits = 8924572 6 6
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC.FC_STATUS.reserved.1409 = 8924572 7 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC.FC_AVAIL.pcpl_avail_credits = 8924576 0 15
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC.FC_AVAIL.np_avail_credits = 8924576 16 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC.FC_CONSUMED.pcpl_credits_consumed = 8924580 0 15
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC.FC_CONSUMED.np_credits_consumed = 8924580 16 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC.FC_INIT.pcpl_fc_init = 8924584 0 15
PCIE.MARLON_C_CTL.DEBUGS.PAL.FC.FC_INIT.np_fc_init = 8924584 16 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.HPAL_MEM_COUNTER = 8924588 0 95
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.DPAL_MEM_COUNTER = 8924600 0 95
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.HPAL_MEM_COUNTER.HPAL_MEM_CNTR_TH = 8924588 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.HPAL_MEM_COUNTER.HPAL_MEM_CNTR_VAL = 8924592 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.HPAL_MEM_COUNTER.HPAL_MEM_CNT_CTL = 8924596 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.HPAL_MEM_COUNTER.HPAL_MEM_CNTR_TH.tresh.1410 = 8924588 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.HPAL_MEM_COUNTER.HPAL_MEM_CNTR_VAL.value = 8924592 0 7
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.HPAL_MEM_COUNTER.HPAL_MEM_CNTR_VAL.reserved.1411 = 8924592 8 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.HPAL_MEM_COUNTER.HPAL_MEM_CNT_CTL.en = 8924596 0 0
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.HPAL_MEM_COUNTER.HPAL_MEM_CNT_CTL.ext_tick_sel = 8924596 1 1
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.HPAL_MEM_COUNTER.HPAL_MEM_CNT_CTL.forever = 8924596 2 2
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.HPAL_MEM_COUNTER.HPAL_MEM_CNT_CTL.clr = 8924596 3 3
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.HPAL_MEM_COUNTER.HPAL_MEM_CNT_CTL.reached_tresh = 8924596 4 4
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.HPAL_MEM_COUNTER.HPAL_MEM_CNT_CTL.reserved.1412 = 8924596 5 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.DPAL_MEM_COUNTER.DPAL_MEM_CNTR_TH = 8924600 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.DPAL_MEM_COUNTER.DPAL_MEM_CNTR_VAL = 8924604 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.DPAL_MEM_COUNTER.DPAL_MEM_CNT_CTL = 8924608 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.DPAL_MEM_COUNTER.DPAL_MEM_CNTR_TH.tresh.1413 = 8924600 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.DPAL_MEM_COUNTER.DPAL_MEM_CNTR_VAL.value = 8924604 0 7
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.DPAL_MEM_COUNTER.DPAL_MEM_CNTR_VAL.reserved.1414 = 8924604 8 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.DPAL_MEM_COUNTER.DPAL_MEM_CNT_CTL.en = 8924608 0 0
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.DPAL_MEM_COUNTER.DPAL_MEM_CNT_CTL.ext_tick_sel = 8924608 1 1
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.DPAL_MEM_COUNTER.DPAL_MEM_CNT_CTL.forever = 8924608 2 2
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.DPAL_MEM_COUNTER.DPAL_MEM_CNT_CTL.clr = 8924608 3 3
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.DPAL_MEM_COUNTER.DPAL_MEM_CNT_CTL.reached_tresh = 8924608 4 4
PCIE.MARLON_C_CTL.DEBUGS.PAL.INTERNAL_DEBUG_COUNTERS.DPAL_MEM_COUNTER.DPAL_MEM_CNT_CTL.reserved.1415 = 8924608 5 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER.LOS_COUNTER_CTL = 8924612 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER.AFTER_TRG_DELAY = 8924616 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER.PCIE_PCIE_MARLON_C_CTL_DEBUGS_PAL_POWER_1 = 8924620 0 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER.LOS_COUNTER_CTL.los_cnt_en = 8924612 0 0
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER.LOS_COUNTER_CTL.los_cnt_rst = 8924612 1 1
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER.LOS_COUNTER_CTL.mux_ctl_src_clk_req = 8924612 2 2
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER.LOS_COUNTER_CTL.mux_ctl_src_perst = 8924612 3 3
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER.LOS_COUNTER_CTL.mux_ctl_src_pll_fw_set = 8924612 4 4
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER.LOS_COUNTER_CTL.mux_ctl_src_pll_fw_rst = 8924612 5 5
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER.LOS_COUNTER_CTL.pll_lock_set = 8924612 6 6
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER.LOS_COUNTER_CTL.pll_lock_reset = 8924612 7 7
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER.LOS_COUNTER_CTL.mux_ctl_pll_lock = 8924612 8 8
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER.LOS_COUNTER_CTL.reserved.1416 = 8924612 9 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER.AFTER_TRG_DELAY.after_perst_delay = 8924616 0 7
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER.AFTER_TRG_DELAY.after_clk_req_delay = 8924616 8 15
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER.AFTER_TRG_DELAY.reserved.1417 = 8924616 16 31
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER.PCIE_PCIE_MARLON_C_CTL_DEBUGS_PAL_POWER_1.los_counter = 8924620 0 2
PCIE.MARLON_C_CTL.DEBUGS.PAL.POWER.PCIE_PCIE_MARLON_C_CTL_DEBUGS_PAL_POWER_1.reserved.1418 = 8924620 3 31
PCIE.PXE.PXE_GENRAL_CONFIG = 8924624 0 287
PCIE.PXE.PXE_RING_CTRL_0 = 8924660 0 159
PCIE.PXE.PXE_RING_CTRL_1 = 8924680 0 159
PCIE.PXE.PXE_RING_CTRL_2 = 8924700 0 159
PCIE.PXE.PXE_RING_CTRL_3 = 8924720 0 159
PCIE.PXE.PXE_RING_CTRL_4 = 8924740 0 159
PCIE.PXE.PXE_RING_CTRL_5 = 8924760 0 159
PCIE.PXE.PXE_RING_CTRL_6 = 8924780 0 159
PCIE.PXE.PDN = 8924800 0 95
PCIE.PXE.PUP = 8924812 0 31
PCIE.PXE.PEDI_DIF_0 = 8924816 0 191
PCIE.PXE.PEDI_DIF_1 = 8924840 0 191
PCIE.PXE.PXE_TDC_0 = 8924864 0 63
PCIE.PXE.PXE_TDC_1 = 8924872 0 127
PCIE.PXE.PXE_DEBUG = 8924888 0 511
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_0 = 8924624 0 31
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_1 = 8924628 0 31
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_2 = 8924632 0 31
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_3 = 8924636 0 31
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_4 = 8924640 0 31
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_5 = 8924644 0 31
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_6 = 8924648 0 31
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_7 = 8924652 0 31
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_8 = 8924656 0 31
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_0.sync_mode = 8924624 0 0
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_0.clk_per_usec_en = 8924624 1 1
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_0.reserved.1419 = 8924624 2 7
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_0.clk_per_usec = 8924624 8 15
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_0.tdc0_allocation_bitmap = 8924624 16 23
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_0.tdc1_allocation_bitmap = 8924624 24 31
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_1.csu_enable_bitmap = 8924628 0 7
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_1.reserved.1420 = 8924628 8 30
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_1.csu_enable_bitmap_wr = 8924628 31 31
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_2.lock_int_mask = 8924632 0 7
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_2.unlock_int_mask = 8924632 8 15
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_2.release_int_mask = 8924632 16 23
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_2.reserved.1421 = 8924632 24 31
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_3.trb0_value = 8924636 0 5
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_3.reserved.1422 = 8924636 6 7
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_3.trb1_value = 8924636 8 13
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_3.reserved.1423 = 8924636 14 15
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_3.trb2_value = 8924636 16 21
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_3.reserved.1424 = 8924636 22 23
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_3.trb3_value = 8924636 24 29
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_3.reserved.1425 = 8924636 30 31
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_4.trb4_value = 8924640 0 5
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_4.reserved.1426 = 8924640 6 7
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_4.trb5_value = 8924640 8 13
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_4.reserved.1427 = 8924640 14 15
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_4.trb6_value = 8924640 16 21
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_4.reserved.1428 = 8924640 22 23
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_4.trb7_value = 8924640 24 29
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_4.reserved.1429 = 8924640 30 31
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_5.trb8_value = 8924644 0 5
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_5.reserved.1430 = 8924644 6 7
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_5.trb9_value = 8924644 8 13
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_5.reserved.1431 = 8924644 14 15
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_5.trb10_value = 8924644 16 21
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_5.reserved.1432 = 8924644 22 23
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_5.trb11_value = 8924644 24 29
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_5.reserved.1433 = 8924644 30 31
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_6.dummy_dw = 8924648 0 21
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_6.reserved.1434 = 8924648 22 23
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_6.dlink_nop_num = 8924648 24 25
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_6.marlon_c_comp = 8924648 26 26
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_6.reserved.1435 = 8924648 27 31
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_7.dummy_link_base_addr_valid = 8924652 0 0
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_7.reserved.1436 = 8924652 1 18
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_7.dummy_link_base_addr_low = 8924652 19 31
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_8.dummy_link_base_addr_high = 8924656 0 31
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0 = 8924660 0 31
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_1 = 8924664 0 31
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_2 = 8924668 0 31
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_3 = 8924672 0 31
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_4 = 8924676 0 31
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0.u0_max_sync_us = 8924660 0 3
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0.u0_num_nop_loops = 8924660 4 6
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0.u0_reject_backward_trb = 8924660 7 7
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0.trc0_up_polling_us = 8924660 8 11
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0.u0_dir_mask = 8924660 12 13
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0.u0_dir_bypass = 8924660 14 14
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0.u0_force_polling = 8924660 15 15
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0.u0_num_of_iteration = 8924660 16 20
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0.u0_unlock_modes = 8924660 21 24
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0.trc0_save_history = 8924660 25 30
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0.u0_exit_on_same_addr = 8924660 31 31
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_1.trc0_ring_size = 8924664 0 7
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_1.trc0_max_rd_req_size = 8924664 8 15
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_1.trc0_min_rd_req_size = 8924664 16 19
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_1.trc0_reduced_rd_req_size = 8924664 20 23
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_1.u0_addr_cmp_range = 8924664 24 29
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_1.u0_force_dlink_release_en = 8924664 30 30
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_1.u0_force_dlink_activation = 8924664 31 31
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_2.u0_min_sync_us = 8924668 0 3
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_2.u0_dlink_delay_us = 8924668 4 7
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_2.u0_dummy_level_burst = 8924668 8 11
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_2.u0_hit_addr_range = 8924668 12 15
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_2.u0_bc_min_level = 8924668 16 19
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_2.u0_bc_max_level = 8924668 20 23
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_2.u0_dummy_level_burst_en = 8924668 24 24
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_2.u0_hit_addr_range_en = 8924668 25 25
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_2.u0_host_burst_size = 8924668 26 31
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_3.u0_active_trb_bitmap = 8924672 0 11
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_3.u0_dummy_link_mode = 8924672 12 14
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_3.u0_disable_tdc_binding = 8924672 15 15
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_3.u0_valid_trb_bitmap = 8924672 16 27
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_3.u0_general_cfg = 8924672 28 31
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_4.u0_max_aging_us = 8924676 0 4
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_4.reserved.1437 = 8924676 5 5
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_4.u0_skip_limit = 8924676 6 7
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_4.u0_release_us = 8924676 8 12
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_4.u0_force_pup_release_en = 8924676 13 13
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_4.u0_force_pdn_release_en = 8924676 14 14
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_4.reserved.1438 = 8924676 15 31
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0 = 8924680 0 31
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_1 = 8924684 0 31
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_2 = 8924688 0 31
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_3 = 8924692 0 31
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_4 = 8924696 0 31
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0.u1_max_sync_us = 8924680 0 3
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0.u1_num_nop_loops = 8924680 4 6
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0.u1_reject_backward_trb = 8924680 7 7
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0.trc1_up_polling_us = 8924680 8 11
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0.u1_dir_mask = 8924680 12 13
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0.u1_dir_bypass = 8924680 14 14
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0.u1_force_polling = 8924680 15 15
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0.u1_num_of_iteration = 8924680 16 20
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0.u1_unlock_modes = 8924680 21 24
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0.trc1_save_history = 8924680 25 30
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0.u1_exit_on_same_addr = 8924680 31 31
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_1.trc1_ring_size = 8924684 0 7
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_1.trc1_max_rd_req_size = 8924684 8 15
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_1.trc1_min_rd_req_size = 8924684 16 19
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_1.trc1_reduced_rd_req_size = 8924684 20 23
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_1.u1_addr_cmp_range = 8924684 24 29
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_1.u1_force_dlink_release_en = 8924684 30 30
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_1.u1_force_dlink_activation = 8924684 31 31
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_2.u1_min_sync_us = 8924688 0 3
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_2.u1_dlink_delay_us = 8924688 4 7
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_2.u1_dummy_level_burst = 8924688 8 11
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_2.u1_hit_addr_range = 8924688 12 15
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_2.u1_bc_min_level = 8924688 16 19
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_2.u1_bc_max_level = 8924688 20 23
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_2.u1_dummy_level_burst_en = 8924688 24 24
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_2.u1_hit_addr_range_en = 8924688 25 25
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_2.u1_host_burst_size = 8924688 26 31
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_3.u1_active_trb_bitmap = 8924692 0 11
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_3.u1_dummy_link_mode = 8924692 12 14
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_3.u1_disable_tdc_binding = 8924692 15 15
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_3.u1_valid_trb_bitmap = 8924692 16 27
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_3.u1_general_cfg = 8924692 28 31
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_4.u1_max_aging_us = 8924696 0 4
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_4.reserved.1439 = 8924696 5 5
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_4.u1_skip_limit = 8924696 6 7
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_4.u1_release_us = 8924696 8 12
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_4.u1_force_pup_release_en = 8924696 13 13
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_4.u1_force_pdn_release_en = 8924696 14 14
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_4.reserved.1440 = 8924696 15 31
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0 = 8924700 0 31
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_1 = 8924704 0 31
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_2 = 8924708 0 31
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_3 = 8924712 0 31
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_4 = 8924716 0 31
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0.u2_max_sync_us = 8924700 0 3
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0.u2_num_nop_loops = 8924700 4 6
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0.u2_reject_backward_trb = 8924700 7 7
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0.trc2_up_polling_us = 8924700 8 11
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0.u2_dir_mask = 8924700 12 13
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0.u2_dir_bypass = 8924700 14 14
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0.u2_force_polling = 8924700 15 15
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0.u2_num_of_iteration = 8924700 16 20
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0.u2_unlock_modes = 8924700 21 24
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0.trc2_save_history = 8924700 25 30
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0.u2_exit_on_same_addr = 8924700 31 31
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_1.trc2_ring_size = 8924704 0 7
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_1.trc2_max_rd_req_size = 8924704 8 15
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_1.trc2_min_rd_req_size = 8924704 16 19
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_1.trc2_reduced_rd_req_size = 8924704 20 23
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_1.u2_addr_cmp_range = 8924704 24 29
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_1.u2_force_dlink_release_en = 8924704 30 30
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_1.u2_force_dlink_activation = 8924704 31 31
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_2.u2_min_sync_us = 8924708 0 3
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_2.u2_dlink_delay_us = 8924708 4 7
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_2.u2_dummy_level_burst = 8924708 8 11
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_2.u2_hit_addr_range = 8924708 12 15
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_2.u2_bc_min_level = 8924708 16 19
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_2.u2_bc_max_level = 8924708 20 23
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_2.u2_dummy_level_burst_en = 8924708 24 24
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_2.u2_hit_addr_range_en = 8924708 25 25
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_2.u2_host_burst_size = 8924708 26 31
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_3.u2_active_trb_bitmap = 8924712 0 11
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_3.u2_dummy_link_mode = 8924712 12 14
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_3.u2_disable_tdc_binding = 8924712 15 15
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_3.u2_valid_trb_bitmap = 8924712 16 27
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_3.u2_general_cfg = 8924712 28 31
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_4.u2_max_aging_us = 8924716 0 4
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_4.reserved.1441 = 8924716 5 5
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_4.u2_skip_limit = 8924716 6 7
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_4.u2_release_us = 8924716 8 12
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_4.u2_force_pup_release_en = 8924716 13 13
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_4.u2_force_pdn_release_en = 8924716 14 14
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_4.reserved.1442 = 8924716 15 31
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0 = 8924720 0 31
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_1 = 8924724 0 31
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_2 = 8924728 0 31
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_3 = 8924732 0 31
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_4 = 8924736 0 31
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.u3_max_sync_us = 8924720 0 3
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.u3_num_nop_loops = 8924720 4 6
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.u3_reject_backward_trb = 8924720 7 7
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.trc3_up_polling_us = 8924720 8 11
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.u3_dir_mask = 8924720 12 13
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.u3_dir_bypass = 8924720 14 14
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.u3_force_polling = 8924720 15 15
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.u3_num_of_iteration = 8924720 16 20
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.u3_unlock_modes = 8924720 21 24
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.trc3_save_history = 8924720 25 30
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.u3_exit_on_same_addr = 8924720 31 31
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_1.trc3_ring_size = 8924724 0 7
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_1.trc3_max_rd_req_size = 8924724 8 15
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_1.trc3_min_rd_req_size = 8924724 16 19
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_1.trc3_reduced_rd_req_size = 8924724 20 23
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_1.u3_addr_cmp_range = 8924724 24 29
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_1.u3_force_dlink_release_en = 8924724 30 30
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_1.u3_force_dlink_activation = 8924724 31 31
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_2.u3_min_sync_us = 8924728 0 3
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_2.u3_dlink_delay_us = 8924728 4 7
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_2.u3_dummy_level_burst = 8924728 8 11
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_2.u3_hit_addr_range = 8924728 12 15
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_2.u3_bc_min_level = 8924728 16 19
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_2.u3_bc_max_level = 8924728 20 23
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_2.u3_dummy_level_burst_en = 8924728 24 24
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_2.u3_hit_addr_range_en = 8924728 25 25
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_2.u3_host_burst_size = 8924728 26 31
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_3.u3_active_trb_bitmap = 8924732 0 11
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_3.u3_dummy_link_mode = 8924732 12 14
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_3.u3_disable_tdc_binding = 8924732 15 15
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_3.u3_valid_trb_bitmap = 8924732 16 27
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_3.u3_general_cfg = 8924732 28 31
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_4.u3_max_aging_us = 8924736 0 4
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_4.reserved.1443 = 8924736 5 5
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_4.u3_skip_limit = 8924736 6 7
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_4.u3_release_us = 8924736 8 12
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_4.u3_force_pup_release_en = 8924736 13 13
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_4.u3_force_pdn_release_en = 8924736 14 14
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_4.reserved.1444 = 8924736 15 31
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0 = 8924740 0 31
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_1 = 8924744 0 31
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_2 = 8924748 0 31
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_3 = 8924752 0 31
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_4 = 8924756 0 31
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.u4_max_sync_us = 8924740 0 3
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.u4_num_nop_loops = 8924740 4 6
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.u4_reject_backward_trb = 8924740 7 7
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.trc4_up_polling_us = 8924740 8 11
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.u4_dir_mask = 8924740 12 13
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.u4_dir_bypass = 8924740 14 14
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.u4_force_polling = 8924740 15 15
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.u4_num_of_iteration = 8924740 16 20
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.u4_unlock_modes = 8924740 21 24
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.trc4_save_history = 8924740 25 30
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.u4_exit_on_same_addr = 8924740 31 31
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_1.trc4_ring_size = 8924744 0 7
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_1.trc4_max_rd_req_size = 8924744 8 15
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_1.trc4_min_rd_req_size = 8924744 16 19
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_1.trc4_reduced_rd_req_size = 8924744 20 23
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_1.u4_addr_cmp_range = 8924744 24 29
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_1.u4_force_dlink_release_en = 8924744 30 30
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_1.u4_force_dlink_activation = 8924744 31 31
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_2.u4_min_sync_us = 8924748 0 3
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_2.u4_dlink_delay_us = 8924748 4 7
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_2.u4_dummy_level_burst = 8924748 8 11
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_2.u4_hit_addr_range = 8924748 12 15
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_2.u4_bc_min_level = 8924748 16 19
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_2.u4_bc_max_level = 8924748 20 23
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_2.u4_dummy_level_burst_en = 8924748 24 24
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_2.u4_hit_addr_range_en = 8924748 25 25
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_2.u4_host_burst_size = 8924748 26 31
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_3.u4_active_trb_bitmap = 8924752 0 11
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_3.u4_dummy_link_mode = 8924752 12 14
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_3.u4_disable_tdc_binding = 8924752 15 15
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_3.u4_valid_trb_bitmap = 8924752 16 27
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_3.u4_general_cfg = 8924752 28 31
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_4.u4_max_aging_us = 8924756 0 4
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_4.reserved.1445 = 8924756 5 5
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_4.u4_skip_limit = 8924756 6 7
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_4.u4_release_us = 8924756 8 12
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_4.u4_force_pup_release_en = 8924756 13 13
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_4.u4_force_pdn_release_en = 8924756 14 14
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_4.reserved.1446 = 8924756 15 31
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0 = 8924760 0 31
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_1 = 8924764 0 31
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_2 = 8924768 0 31
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_3 = 8924772 0 31
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_4 = 8924776 0 31
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0.u5_max_sync_us = 8924760 0 3
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0.u5_num_nop_loops = 8924760 4 6
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0.u5_reject_backward_trb = 8924760 7 7
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0.trc5_up_polling_us = 8924760 8 11
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0.u5_dir_mask = 8924760 12 13
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0.u5_dir_bypass = 8924760 14 14
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0.u5_force_polling = 8924760 15 15
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0.u5_num_of_iteration = 8924760 16 20
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0.u5_unlock_modes = 8924760 21 24
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0.trc5_save_history = 8924760 25 30
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0.u5_exit_on_same_addr = 8924760 31 31
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_1.trc5_ring_size = 8924764 0 7
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_1.trc5_max_rd_req_size = 8924764 8 15
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_1.trc5_min_rd_req_size = 8924764 16 19
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_1.trc5_reduced_rd_req_size = 8924764 20 23
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_1.u5_addr_cmp_range = 8924764 24 29
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_1.u5_force_dlink_release_en = 8924764 30 30
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_1.u5_force_dlink_activation = 8924764 31 31
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_2.u5_min_sync_us = 8924768 0 3
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_2.u5_dlink_delay_us = 8924768 4 7
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_2.u5_dummy_level_burst = 8924768 8 11
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_2.u5_hit_addr_range = 8924768 12 15
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_2.u5_bc_min_level = 8924768 16 19
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_2.u5_bc_max_level = 8924768 20 23
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_2.u5_dummy_level_burst_en = 8924768 24 24
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_2.u5_hit_addr_range_en = 8924768 25 25
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_2.u5_host_burst_size = 8924768 26 31
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_3.u5_active_trb_bitmap = 8924772 0 11
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_3.u5_dummy_link_mode = 8924772 12 14
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_3.u5_disable_tdc_binding = 8924772 15 15
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_3.u5_valid_trb_bitmap = 8924772 16 27
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_3.u5_general_cfg = 8924772 28 31
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_4.u5_max_aging_us = 8924776 0 4
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_4.reserved.1447 = 8924776 5 5
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_4.u5_skip_limit = 8924776 6 7
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_4.u5_release_us = 8924776 8 12
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_4.u5_force_pup_release_en = 8924776 13 13
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_4.u5_force_pdn_release_en = 8924776 14 14
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_4.reserved.1448 = 8924776 15 31
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0 = 8924780 0 31
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1 = 8924784 0 31
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2 = 8924788 0 31
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_3 = 8924792 0 31
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4 = 8924796 0 31
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_max_sync_us = 8924780 0 3
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_num_nop_loops = 8924780 4 6
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_reject_backward_trb = 8924780 7 7
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.trc6_up_polling_us = 8924780 8 11
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_dir_mask = 8924780 12 13
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_dir_bypass = 8924780 14 14
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_force_polling = 8924780 15 15
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_num_of_iteration = 8924780 16 20
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_unlock_modes = 8924780 21 24
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.trc6_save_history = 8924780 25 30
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_exit_on_same_addr = 8924780 31 31
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1.trc6_ring_size = 8924784 0 7
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1.trc6_max_rd_req_size = 8924784 8 15
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1.trc6_min_rd_req_size = 8924784 16 19
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1.trc6_reduced_rd_req_size = 8924784 20 23
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1.u6_addr_cmp_range = 8924784 24 29
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1.u6_force_dlink_release_en = 8924784 30 30
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1.u6_force_dlink_activation = 8924784 31 31
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_min_sync_us = 8924788 0 3
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_dlink_delay_us = 8924788 4 7
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_dummy_level_burst = 8924788 8 11
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_hit_addr_range = 8924788 12 15
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_bc_min_level = 8924788 16 19
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_bc_max_level = 8924788 20 23
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_dummy_level_burst_en = 8924788 24 24
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_hit_addr_range_en = 8924788 25 25
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_host_burst_size = 8924788 26 31
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_3.u6_active_trb_bitmap = 8924792 0 11
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_3.u6_dummy_link_mode = 8924792 12 14
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_3.u6_disable_tdc_binding = 8924792 15 15
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_3.u6_valid_trb_bitmap = 8924792 16 27
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_3.u6_general_cfg = 8924792 28 31
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4.u6_max_aging_us = 8924796 0 4
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4.reserved.1449 = 8924796 5 5
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4.u6_skip_limit = 8924796 6 7
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4.u6_release_us = 8924796 8 12
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4.u6_force_pup_release_en = 8924796 13 13
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4.u6_force_pdn_release_en = 8924796 14 14
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4.reserved.1450 = 8924796 15 31
PCIE.PXE.PDN.PCIE_PXE_PDN_CONTROL = 8924800 0 31
PCIE.PXE.PDN.CACHE_REQ_FIFO_CONTROLLER = 8924804 0 31
PCIE.PXE.PDN.TX_DP_FIFO_CONTROLLER = 8924808 0 31
PCIE.PXE.PDN.PCIE_PXE_PDN_CONTROL.port_cplid_en = 8924800 0 0
PCIE.PXE.PDN.PCIE_PXE_PDN_CONTROL.trc_cplid_en = 8924800 1 1
PCIE.PXE.PDN.PCIE_PXE_PDN_CONTROL.reserved.1451 = 8924800 2 31
PCIE.PXE.PDN.CACHE_REQ_FIFO_CONTROLLER.PCIE_PXE_PDN_CACHE_REQ_FIFO = 8924804 0 31
PCIE.PXE.PDN.CACHE_REQ_FIFO_CONTROLLER.PCIE_PXE_PDN_CACHE_REQ_FIFO.occupancy = 8924804 0 3
PCIE.PXE.PDN.CACHE_REQ_FIFO_CONTROLLER.PCIE_PXE_PDN_CACHE_REQ_FIFO.wof_err = 8924804 4 4
PCIE.PXE.PDN.CACHE_REQ_FIFO_CONTROLLER.PCIE_PXE_PDN_CACHE_REQ_FIFO.roe_err = 8924804 5 5
PCIE.PXE.PDN.CACHE_REQ_FIFO_CONTROLLER.PCIE_PXE_PDN_CACHE_REQ_FIFO.clr = 8924804 6 6
PCIE.PXE.PDN.CACHE_REQ_FIFO_CONTROLLER.PCIE_PXE_PDN_CACHE_REQ_FIFO.reserved.1452 = 8924804 7 31
PCIE.PXE.PDN.TX_DP_FIFO_CONTROLLER.PCIE_PCIE_PXE_PDN_TX_DP_FIFO_CONTROLLER_0 = 8924808 0 31
PCIE.PXE.PDN.TX_DP_FIFO_CONTROLLER.PCIE_PCIE_PXE_PDN_TX_DP_FIFO_CONTROLLER_0.occupancy = 8924808 0 2
PCIE.PXE.PDN.TX_DP_FIFO_CONTROLLER.PCIE_PCIE_PXE_PDN_TX_DP_FIFO_CONTROLLER_0.reserved.1453 = 8924808 3 3
PCIE.PXE.PDN.TX_DP_FIFO_CONTROLLER.PCIE_PCIE_PXE_PDN_TX_DP_FIFO_CONTROLLER_0.wof_err = 8924808 4 4
PCIE.PXE.PDN.TX_DP_FIFO_CONTROLLER.PCIE_PCIE_PXE_PDN_TX_DP_FIFO_CONTROLLER_0.roe_err = 8924808 5 5
PCIE.PXE.PDN.TX_DP_FIFO_CONTROLLER.PCIE_PCIE_PXE_PDN_TX_DP_FIFO_CONTROLLER_0.clr = 8924808 6 6
PCIE.PXE.PDN.TX_DP_FIFO_CONTROLLER.PCIE_PCIE_PXE_PDN_TX_DP_FIFO_CONTROLLER_0.reserved.1454 = 8924808 7 31
PCIE.PXE.PUP.DBG = 8924812 0 31
PCIE.PXE.PUP.DBG.PCIE_PCIE_PXE_PUP_DBG_0 = 8924812 0 31
PCIE.PXE.PUP.DBG.PCIE_PCIE_PXE_PUP_DBG_0.pupcpl_bypass_cpl_tbl_valid = 8924812 0 9
PCIE.PXE.PUP.DBG.PCIE_PCIE_PXE_PUP_DBG_0.pupcpl_trc_cpl_tbl_valid = 8924812 10 17
PCIE.PXE.PUP.DBG.PCIE_PCIE_PXE_PUP_DBG_0.reserved.1455 = 8924812 18 31
PCIE.PXE.PEDI_DIF_0.CTL_0 = 8924816 0 31
PCIE.PXE.PEDI_DIF_0.DEBUG = 8924820 0 159
PCIE.PXE.PEDI_DIF_0.CTL_0.bypass_cpl_aligner.1456 = 8924816 0 0
PCIE.PXE.PEDI_DIF_0.CTL_0.bypass_wr_aligner.1457 = 8924816 1 1
PCIE.PXE.PEDI_DIF_0.CTL_0.cpl_cat_thr_bypass.1458 = 8924816 2 2
PCIE.PXE.PEDI_DIF_0.CTL_0.pedi_cacheline_size_is_128 = 8924816 3 3
PCIE.PXE.PEDI_DIF_0.CTL_0.pedi_ignore_4k_bnd = 8924816 4 4
PCIE.PXE.PEDI_DIF_0.CTL_0.pedi_ignore_cache_lines = 8924816 5 5
PCIE.PXE.PEDI_DIF_0.CTL_0.req_arb_rd_over_wr.1459 = 8924816 6 6
PCIE.PXE.PEDI_DIF_0.CTL_0.req_arb_rd_desc_int_wr.1460 = 8924816 7 7
PCIE.PXE.PEDI_DIF_0.CTL_0.wr_arb_is_fixed_prior.1461 = 8924816 8 8
PCIE.PXE.PEDI_DIF_0.CTL_0.wr_arb_fixed_prior_val.1462 = 8924816 9 9
PCIE.PXE.PEDI_DIF_0.CTL_0.b2b_cb_on = 8924816 10 10
PCIE.PXE.PEDI_DIF_0.CTL_0.fw_rescq_cb_on = 8924816 11 11
PCIE.PXE.PEDI_DIF_0.CTL_0.fw_rescq_on = 8924816 12 12
PCIE.PXE.PEDI_DIF_0.CTL_0.reserved.1463 = 8924816 13 31
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG = 8924820 0 31
PCIE.PXE.PEDI_DIF_0.DEBUG.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0 = 8924824 0 31
PCIE.PXE.PEDI_DIF_0.DEBUG.MISC = 8924828 0 31
PCIE.PXE.PEDI_DIF_0.DEBUG.IDLE_CNT = 8924832 0 31
PCIE.PXE.PEDI_DIF_0.DEBUG.PCIE_PCIE_PXE_PEDI_DIF_0_DEBUG_4 = 8924836 0 31
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.dif_debug_rd_data_tag_0_valid.1464 = 8924820 0 0
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.dif_debug_rd_data_tag_1_valid.1465 = 8924820 1 1
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.dif_debug_rd_data_tag_2_valid.1466 = 8924820 2 2
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.dif_debug_rd_data_tag_3_valid.1467 = 8924820 3 3
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.dif_debug_wr_tag_0_valid.1468 = 8924820 4 4
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.dif_debug_wr_tag_1_valid.1469 = 8924820 5 5
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.dif_debug_rd_desc_tag_1_valid.1470 = 8924820 6 6
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.dif_debug_rd_desc_tag_0_valid.1471 = 8924820 7 7
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.pedi_debug_rd_cmd_0_prcs_sync = 8924820 8 8
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.pedi_debug_rd_cmd_1_prcs_sync = 8924820 9 9
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.pedi_debug_rd_cmd_2_prcs_sync = 8924820 10 10
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.pedi_debug_rd_cmd_3_prcs_sync = 8924820 11 11
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.pedi_debug_rd_cmd_desc_0_prcs_sync.1472 = 8924820 12 12
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.pedi_debug_rd_cmd_desc_1_prcs_sync.1473 = 8924820 13 13
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.pedi_debug_wr_cmd_0_on_sync.1474 = 8924820 14 14
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.pedi_debug_wr_cmd_1_on_sync.1475 = 8924820 15 15
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.pedi_debug_cpl_fifo_wr_state.1476 = 8924820 16 18
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.pedi_debug_cpl_fsm = 8924820 19 22
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.tdc_pup_halt = 8924820 23 23
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.pup_tdc_dv = 8924820 24 24
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.pup_tdc_hv = 8924820 25 25
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.pedi_debug_radm_cpl_bad_eot_dma.1477 = 8924820 26 26
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.pup_tdc_halt = 8924820 27 27
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.tdc_pup_dv = 8924820 28 28
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.tdc_pup_hv = 8924820 29 29
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.tdc_pup_ept = 8924820 30 30
PCIE.PXE.PEDI_DIF_0.DEBUG.DEBUG.pedi_debug_client_tlp_cmd_dma.1478 = 8924820 31 31
PCIE.PXE.PEDI_DIF_0.DEBUG.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0.unexpedted_cpl_cnt = 8924824 0 3
PCIE.PXE.PEDI_DIF_0.DEBUG.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0.unsupported_cpl_cnt = 8924824 4 7
PCIE.PXE.PEDI_DIF_0.DEBUG.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0.bad_eot_cpl_cnt.1479 = 8924824 8 11
PCIE.PXE.PEDI_DIF_0.DEBUG.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0.pedi_debug_rd_cmd_4_prcs = 8924824 12 12
PCIE.PXE.PEDI_DIF_0.DEBUG.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0.pedi_debug_rd_cmd_5_prcs = 8924824 13 13
PCIE.PXE.PEDI_DIF_0.DEBUG.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0.pedi_debug_rd_cmd_6_prcs = 8924824 14 14
PCIE.PXE.PEDI_DIF_0.DEBUG.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0.pedi_debug_rd_cmd_7_prcs = 8924824 15 15
PCIE.PXE.PEDI_DIF_0.DEBUG.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0.reserved.1480 = 8924824 16 31
PCIE.PXE.PEDI_DIF_0.DEBUG.MISC.debug_pedi_cpl_fifo_wr_addr_cnt = 8924828 0 9
PCIE.PXE.PEDI_DIF_0.DEBUG.MISC.debug_pedi_cpl_cpl_fsm_wait_wr_done = 8924828 10 10
PCIE.PXE.PEDI_DIF_0.DEBUG.MISC.debug_pedi_cpl_b2b_cnt = 8924828 11 26
PCIE.PXE.PEDI_DIF_0.DEBUG.MISC.debug_pedi_cpl_b2b_cnt_clr = 8924828 27 27
PCIE.PXE.PEDI_DIF_0.DEBUG.MISC.reserved.1481 = 8924828 28 31
PCIE.PXE.PEDI_DIF_0.DEBUG.IDLE_CNT.debug_pedi_cpl_idle_cnt_en = 8924832 0 0
PCIE.PXE.PEDI_DIF_0.DEBUG.IDLE_CNT.debug_pedi_cpl_idle_cnt_clr = 8924832 1 1
PCIE.PXE.PEDI_DIF_0.DEBUG.IDLE_CNT.debug_pedi_cpl_idle_cnt_thr = 8924832 2 17
PCIE.PXE.PEDI_DIF_0.DEBUG.IDLE_CNT.debug_pedi_cpl_idle_cnt_reached_thr = 8924832 18 18
PCIE.PXE.PEDI_DIF_0.DEBUG.IDLE_CNT.reserved.1482 = 8924832 19 31
PCIE.PXE.PEDI_DIF_0.DEBUG.PCIE_PCIE_PXE_PEDI_DIF_0_DEBUG_4.pedi_debug_tag_app_id_cnt_vec = 8924836 0 31
PCIE.PXE.PEDI_DIF_1.CTL_0 = 8924840 0 31
PCIE.PXE.PEDI_DIF_1.DEBUG = 8924844 0 159
PCIE.PXE.PEDI_DIF_1.CTL_0.bypass_cpl_aligner.1483 = 8924840 0 0
PCIE.PXE.PEDI_DIF_1.CTL_0.bypass_wr_aligner.1484 = 8924840 1 1
PCIE.PXE.PEDI_DIF_1.CTL_0.cpl_cat_thr_bypass.1485 = 8924840 2 2
PCIE.PXE.PEDI_DIF_1.CTL_0.pedi_cacheline_size_is_128 = 8924840 3 3
PCIE.PXE.PEDI_DIF_1.CTL_0.pedi_ignore_4k_bnd = 8924840 4 4
PCIE.PXE.PEDI_DIF_1.CTL_0.pedi_ignore_cache_lines = 8924840 5 5
PCIE.PXE.PEDI_DIF_1.CTL_0.req_arb_rd_over_wr.1486 = 8924840 6 6
PCIE.PXE.PEDI_DIF_1.CTL_0.req_arb_rd_desc_int_wr.1487 = 8924840 7 7
PCIE.PXE.PEDI_DIF_1.CTL_0.wr_arb_is_fixed_prior.1488 = 8924840 8 8
PCIE.PXE.PEDI_DIF_1.CTL_0.wr_arb_fixed_prior_val.1489 = 8924840 9 9
PCIE.PXE.PEDI_DIF_1.CTL_0.b2b_cb_on = 8924840 10 10
PCIE.PXE.PEDI_DIF_1.CTL_0.fw_rescq_cb_on = 8924840 11 11
PCIE.PXE.PEDI_DIF_1.CTL_0.fw_rescq_on = 8924840 12 12
PCIE.PXE.PEDI_DIF_1.CTL_0.reserved.1490 = 8924840 13 31
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG = 8924844 0 31
PCIE.PXE.PEDI_DIF_1.DEBUG.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0 = 8924848 0 31
PCIE.PXE.PEDI_DIF_1.DEBUG.MISC = 8924852 0 31
PCIE.PXE.PEDI_DIF_1.DEBUG.IDLE_CNT = 8924856 0 31
PCIE.PXE.PEDI_DIF_1.DEBUG.PCIE_PCIE_PXE_PEDI_DIF_1_DEBUG_4 = 8924860 0 31
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.dif_debug_rd_data_tag_0_valid.1491 = 8924844 0 0
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.dif_debug_rd_data_tag_1_valid.1492 = 8924844 1 1
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.dif_debug_rd_data_tag_2_valid.1493 = 8924844 2 2
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.dif_debug_rd_data_tag_3_valid.1494 = 8924844 3 3
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.dif_debug_wr_tag_0_valid.1495 = 8924844 4 4
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.dif_debug_wr_tag_1_valid.1496 = 8924844 5 5
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.dif_debug_rd_desc_tag_1_valid.1497 = 8924844 6 6
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.dif_debug_rd_desc_tag_0_valid.1498 = 8924844 7 7
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.pedi_debug_rd_cmd_0_prcs_sync = 8924844 8 8
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.pedi_debug_rd_cmd_1_prcs_sync = 8924844 9 9
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.pedi_debug_rd_cmd_2_prcs_sync = 8924844 10 10
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.pedi_debug_rd_cmd_3_prcs_sync = 8924844 11 11
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.pedi_debug_rd_cmd_desc_0_prcs_sync.1499 = 8924844 12 12
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.pedi_debug_rd_cmd_desc_1_prcs_sync.1500 = 8924844 13 13
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.pedi_debug_wr_cmd_0_on_sync.1501 = 8924844 14 14
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.pedi_debug_wr_cmd_1_on_sync.1502 = 8924844 15 15
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.pedi_debug_cpl_fifo_wr_state.1503 = 8924844 16 18
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.pedi_debug_cpl_fsm = 8924844 19 22
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.tdc_pup_halt = 8924844 23 23
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.pup_tdc_dv = 8924844 24 24
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.pup_tdc_hv = 8924844 25 25
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.pedi_debug_radm_cpl_bad_eot_dma.1504 = 8924844 26 26
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.pup_tdc_halt = 8924844 27 27
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.tdc_pup_dv = 8924844 28 28
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.tdc_pup_hv = 8924844 29 29
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.tdc_pup_ept = 8924844 30 30
PCIE.PXE.PEDI_DIF_1.DEBUG.DEBUG.pedi_debug_client_tlp_cmd_dma.1505 = 8924844 31 31
PCIE.PXE.PEDI_DIF_1.DEBUG.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0.unexpedted_cpl_cnt = 8924848 0 3
PCIE.PXE.PEDI_DIF_1.DEBUG.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0.unsupported_cpl_cnt = 8924848 4 7
PCIE.PXE.PEDI_DIF_1.DEBUG.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0.bad_eot_cpl_cnt.1506 = 8924848 8 11
PCIE.PXE.PEDI_DIF_1.DEBUG.DMA_DMA_RGF_DEBUG_PEDI_BAD_CNT_0.reserved.1507 = 8924848 12 31
PCIE.PXE.PEDI_DIF_1.DEBUG.MISC.debug_pedi_cpl_fifo_wr_addr_cnt = 8924852 0 9
PCIE.PXE.PEDI_DIF_1.DEBUG.MISC.debug_pedi_cpl_cpl_fsm_wait_wr_done = 8924852 10 10
PCIE.PXE.PEDI_DIF_1.DEBUG.MISC.debug_pedi_cpl_b2b_cnt = 8924852 11 26
PCIE.PXE.PEDI_DIF_1.DEBUG.MISC.debug_pedi_cpl_b2b_cnt_clr = 8924852 27 27
PCIE.PXE.PEDI_DIF_1.DEBUG.MISC.pedi_debug_rd_cmd_4_prcs = 8924852 28 28
PCIE.PXE.PEDI_DIF_1.DEBUG.MISC.pedi_debug_rd_cmd_5_prcs = 8924852 29 29
PCIE.PXE.PEDI_DIF_1.DEBUG.MISC.pedi_debug_rd_cmd_6_prcs = 8924852 30 30
PCIE.PXE.PEDI_DIF_1.DEBUG.MISC.pedi_debug_rd_cmd_7_prcs = 8924852 31 31
PCIE.PXE.PEDI_DIF_1.DEBUG.IDLE_CNT.debug_pedi_cpl_idle_cnt_en = 8924856 0 0
PCIE.PXE.PEDI_DIF_1.DEBUG.IDLE_CNT.debug_pedi_cpl_idle_cnt_clr = 8924856 1 1
PCIE.PXE.PEDI_DIF_1.DEBUG.IDLE_CNT.debug_pedi_cpl_idle_cnt_thr = 8924856 2 17
PCIE.PXE.PEDI_DIF_1.DEBUG.IDLE_CNT.debug_pedi_cpl_idle_cnt_reached_thr = 8924856 18 18
PCIE.PXE.PEDI_DIF_1.DEBUG.IDLE_CNT.reserved.1508 = 8924856 19 31
PCIE.PXE.PEDI_DIF_1.DEBUG.PCIE_PCIE_PXE_PEDI_DIF_1_DEBUG_4.pedi_debug_tag_app_id_cnt_vec = 8924860 0 31
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_0 = 8924864 0 31
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_1 = 8924868 0 31
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_0.tdc0_num_container_per_req = 8924864 0 7
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_0.tdc0_num_of_allowed_req = 8924864 8 10
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_0.tdc0_rel_last_buf_en = 8924864 11 11
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_0.tdc0_skip_first_trbs = 8924864 12 14
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_0.tdc0_dequeue_adjust_en = 8924864 15 15
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_0.tdc0_dequque_limiter_en = 8924864 16 16
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_0.tdc0_bypass_scan_range_logic = 8924864 17 17
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_0.reserved.1509 = 8924864 18 24
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_0.tdc0_hit_size_limit = 8924864 25 31
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_1.tdc0_skip_mode = 8924868 0 0
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_1.reserved.1510 = 8924868 1 7
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_1.tdc0_num_history_containers = 8924868 8 15
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_1.reserved.1511 = 8924868 16 27
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_1.tdc0_rel_last_mode = 8924868 28 29
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_1.tdc0_rel_last_src = 8924868 30 30
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_1.reserved.1512 = 8924868 31 31
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0 = 8924872 0 31
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1 = 8924876 0 31
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_2 = 8924880 0 31
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_3 = 8924884 0 31
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0.tdc1_num_container_per_req = 8924872 0 7
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0.tdc1_num_of_allowed_req = 8924872 8 10
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0.tdc1_rel_last_buf_en = 8924872 11 11
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0.tdc1_skip_first_trbs = 8924872 12 14
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0.tdc1_dequeue_adjust_en = 8924872 15 15
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0.tdc1_dequque_limiter_en = 8924872 16 16
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0.tdc1_bypass_scan_range_logic = 8924872 17 17
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0.tdc1_min_num_of_containters = 8924872 18 24
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0.tdc1_hit_size_limit = 8924872 25 31
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_skip_mode = 8924876 0 0
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.reserved.1513 = 8924876 1 7
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_num_history_containers = 8924876 8 15
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_enable_dlink_activation = 8924876 16 16
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_force_dlink_activation = 8924876 17 17
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_bypass_audio_check = 8924876 18 18
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_allow_dlink_for_video = 8924876 19 19
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_allow_dlink_for_mass_storage = 8924876 20 20
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.reserved.1514 = 8924876 21 22
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_dlink_num_iteration = 8924876 23 24
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_dlink_num_odd = 8924876 25 26
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.reserved.1515 = 8924876 27 27
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_rel_last_mode = 8924876 28 29
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_rel_last_src = 8924876 30 30
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.reserved.1516 = 8924876 31 31
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_2.tdc1_dlink_start_range_1 = 8924880 0 5
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_2.reserved.1517 = 8924880 6 7
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_2.tdc1_dlink_range_len_1 = 8924880 8 13
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_2.reserved.1518 = 8924880 14 15
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_2.tdc1_dlink_start_range_2 = 8924880 16 21
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_2.reserved.1519 = 8924880 22 23
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_2.tdc1_dlink_range_len_2 = 8924880 24 29
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_2.reserved.1520 = 8924880 30 31
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_3.tdc1_dlink_start_range_3 = 8924884 0 5
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_3.reserved.1521 = 8924884 6 7
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_3.tdc1_dlink_range_len_3 = 8924884 8 13
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_3.reserved.1522 = 8924884 14 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_0 = 8924888 0 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_1 = 8924892 0 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_2 = 8924896 0 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_3 = 8924900 0 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_4 = 8924904 0 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_5 = 8924908 0 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_6 = 8924912 0 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_7 = 8924916 0 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_8 = 8924920 0 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_9 = 8924924 0 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_10 = 8924928 0 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_11 = 8924932 0 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_12 = 8924936 0 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_13 = 8924940 0 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_14 = 8924944 0 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_15 = 8924948 0 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_0.tsc_debug_sel = 8924888 0 2
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_0.reserved.1523 = 8924888 3 3
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_0.trc_debug_sel = 8924888 4 6
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_0.reserved.1524 = 8924888 7 7
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_0.tdc_debug_sel = 8924888 8 8
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_0.reserved.1525 = 8924888 9 15
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_0.debug_reqid_lu_sel = 8924888 16 18
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_0.reserved.1526 = 8924888 19 23
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_0.debug_trb_lu_sel = 8924888 24 28
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_0.reserved.1527 = 8924888 29 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_1.dbg_csu_lock = 8924892 0 7
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_1.dbg_csu_first_sync_en = 8924892 8 15
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_1.dbg_csu_in_sync = 8924892 16 23
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_1.dbg_csu_sync_type = 8924892 24 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_2.dbg_tdc0_set_vector = 8924896 0 7
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_2.dbg_tdc1_set_vector = 8924896 8 15
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_2.dbg_psc_curr_state = 8924896 16 17
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_2.reserved.1528 = 8924896 18 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_3.dbg_tsc_curr_sm = 8924900 0 3
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_3.reserved.1529 = 8924900 4 7
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_3.dbg_num_iteration_cnt = 8924900 8 12
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_3.reserved.1530 = 8924900 13 14
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_3.dbg_tsc_pcs = 8924900 15 15
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_3.dbg_tsc_addr = 8924900 16 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_4.dbg_trc_trcc_curr_sm = 8924904 0 3
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_4.dbg_trc_trur_curr_sm = 8924904 4 6
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_4.reserved.1531 = 8924904 7 7
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_4.dbg_trc_truc_curr_sm = 8924904 8 10
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_4.reserved.1532 = 8924904 11 11
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_4.dbg_trc_trdr_curr_sm = 8924904 12 15
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_4.dbg_trc_trdc_curr_sm = 8924904 16 20
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_4.dbg_trc_trll_curr_sm = 8924904 21 23
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_4.dbg_trc_start_cpl_ptr = 8924904 24 30
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_4.dbg_trc_link_range1_valid = 8924904 31 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_5.dbg_trc_enqueue_ptr = 8924908 0 6
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_5.dbg_trc_enqueue_pcs = 8924908 7 7
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_5.dbg_trc_dequeue_ptr = 8924908 8 14
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_5.dbg_trc_dequeue_pcs = 8924908 15 15
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_5.dbg_trc_link_mem_ptr = 8924908 16 22
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_5.dbg_trc_link_pcs = 8924908 23 23
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_5.dbg_trc_link_valid = 8924908 24 24
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_5.dbg_trc_trlm_curr_sm = 8924908 25 26
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_5.reserved.1533 = 8924908 27 27
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_5.dbg_trc_trsc_curr_sm = 8924908 28 30
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_5.reserved.1534 = 8924908 31 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_6.dbg_trc_hit_num = 8924912 0 3
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_6.dbg_trc_cpl_num = 8924912 4 7
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_6.dbg_trc_pdn_released = 8924912 8 8
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_6.reserved.1535 = 8924912 9 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_7.dbg_tdc_tdcc_curr_sm = 8924916 0 3
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_7.dbg_tdc_urrs_curr_sm = 8924916 4 6
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_7.reserved.1536 = 8924916 7 7
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_7.dbg_tdc_urrc_curr_sm = 8924916 8 11
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_7.dbg_tdc_ucpi_curr_sm = 8924916 12 13
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_7.dbg_tdc_thss_curr_sm = 8924916 14 16
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_7.dbg_tdc_ucul_curr_sm = 8924916 17 19
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_7.dbg_tdc_thti_curr_sm = 8924916 20 22
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_7.reserved.1537 = 8924916 23 23
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_7.dbg_tdc_thrr_curr_sm = 8924916 24 26
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_7.reserved.1538 = 8924916 27 27
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_7.dbg_tdc_thuf_curr_sm = 8924916 28 29
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_7.reserved.1539 = 8924916 30 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_8.dbg_tdc_tdri_curr_sm = 8924920 0 3
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_8.dbg_tdc_tdlm_curr_sm = 8924920 4 6
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_8.reserved.1540 = 8924920 7 7
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_8.dbg_tdc_tdst_curr_sm = 8924920 8 10
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_8.reserved.1541 = 8924920 11 11
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_8.dbg_tdc_tdft_curr_sm = 8924920 12 14
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_8.reserved.1542 = 8924920 15 15
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_8.dbg_tdc_tddg_curr_sm = 8924920 16 19
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_8.dbg_tdc_urrm_available_resource = 8924920 20 27
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_8.dbg_tdc_urrm_selected_resource_id = 8924920 28 30
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_8.reserved.1543 = 8924920 31 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_9.dbg_tdc_urdp_curr_trb = 8924924 0 5
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_9.reserved.1544 = 8924924 6 7
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_9.dbg_tdc_ucdp_reqid_lu_enqueue = 8924924 8 10
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_9.dbg_tdc_tduc_req_lu_nfull = 8924924 11 11
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_9.dbg_tdc_ucdp_reqid_lu_dequeue = 8924924 12 14
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_9.reserved.1545 = 8924924 15 15
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_9.dbg_tdc_urdp_data_ptr = 8924924 16 23
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_9.dbg_tdc_urdp_num_dw = 8924924 24 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_10.dbg_tdc_thdp_bitmap = 8924928 0 15
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_10.dbg_tdc_tdhc_first_id = 8924928 16 21
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_10.reserved.1546 = 8924928 22 23
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_10.dbg_tdc_thdp_last_ptr = 8924928 24 29
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_10.reserved.1547 = 8924928 30 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_11.dbg_tdc_pdn_hit_trb_id = 8924932 0 5
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_11.reserved.1548 = 8924932 6 7
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_11.dbg_tdc_tddc_cpl_trb_id = 8924932 8 13
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_11.reserved.1549 = 8924932 14 15
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_11.dbg_tdc_thdl_curr_sm = 8924932 16 18
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_11.reserved.1550 = 8924932 19 19
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_11.dbg_trc_trcg_curr_sm = 8924932 20 23
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_11.dbg_trc_trlg_curr_sm = 8924932 24 27
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_11.dbg_thda_curr_sm = 8924932 28 30
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_11.reserved.1551 = 8924932 31 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_12.dbg_tdc_tddp_trb_lu_enqueue = 8924936 0 4
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_12.reserved.1552 = 8924936 5 6
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_12.dbg_tdc_tdpp_buf_full = 8924936 7 7
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_12.dbg_tdc_tddp_trb_lu_dequeue = 8924936 8 12
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_12.reserved.1553 = 8924936 13 14
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_12.dbg_tdc_tddp_trb_lu_full = 8924936 15 15
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_12.dbg_tdc_tddp_first_start = 8924936 16 22
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_12.reserved.1554 = 8924936 23 23
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_12.dbg_tdc_tddp_rel_last = 8924936 24 30
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_12.dbg_tdc_tddp_end_trb = 8924936 31 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_13.dbg_tddp_trb_lu_trb_id = 8924940 0 5
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_13.reserved.1555 = 8924940 6 7
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_13.dbg_tddp_trb_lu_start_offset = 8924940 8 14
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_13.reserved.1556 = 8924940 15 15
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_13.dbg_tddp_trb_lu_last_offset = 8924940 16 22
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_13.reserved.1557 = 8924940 23 29
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_13.dbg_tddp_trb_lu_endt = 8924940 30 30
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_13.dbg_tddp_trb_lu_valid = 8924940 31 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_14.dbg_ucdp_reqid_lu_trb_id = 8924944 0 5
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_14.reserved.1558 = 8924944 6 7
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_14.dbg_ucdp_reqid_lu_base = 8924944 8 14
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_14.reserved.1559 = 8924944 15 15
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_14.dbg_ucdp_reqid_lu_last = 8924944 16 22
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_14.reserved.1560 = 8924944 23 23
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_14.dbg_ucdp_reqid_lu_req_id = 8924944 24 26
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_14.dbg_tdc_tdtg_curr_sm = 8924944 27 29
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_14.dbg_ucdp_reqid_lu_last_trb = 8924944 30 30
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_14.dbg_ucdp_reqid_lu_endp = 8924944 31 31
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_15.dbg_tddp_buf_enqueue = 8924948 0 9
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_15.dbg_tdhc_hit_num = 8924948 10 12
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_15.dbg_tddc_cpl_num = 8924948 13 15
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_15.dbg_tddp_buf_dequeue = 8924948 16 25
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_15.reserved.1561 = 8924948 26 27
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_15.dbg_tddc_pdn_released = 8924948 28 28
PCIE.PXE.PXE_DEBUG.PCIE_PCIE_PXE_PXE_DEBUG_15.reserved.1562 = 8924948 29 31
PCIE.RM_ONE_PORT.PCIE_PCIE_RM_ONE_PORT_0 = 8924952 0 31
PCIE.RM_ONE_PORT.PCIE_PCIE_RM_ONE_PORT_1 = 8924956 0 31
PCIE.RM_ONE_PORT.PCIE_PCIE_RM_ONE_PORT_0.pcie_1p224x34_ep = 8924952 0 3
PCIE.RM_ONE_PORT.PCIE_PCIE_RM_ONE_PORT_0.pcie_1p224x34_sw_port_0 = 8924952 4 7
PCIE.RM_ONE_PORT.PCIE_PCIE_RM_ONE_PORT_0.pcie_1p224x34_sw_port_1 = 8924952 8 11
PCIE.RM_ONE_PORT.PCIE_PCIE_RM_ONE_PORT_0.pcie_1p224x34_sw_port_2 = 8924952 12 15
PCIE.RM_ONE_PORT.PCIE_PCIE_RM_ONE_PORT_0.pcie_1p128x70_tx_io_pal = 8924952 16 19
PCIE.RM_ONE_PORT.PCIE_PCIE_RM_ONE_PORT_0.pcie_1p512x70_tx_io_pal = 8924952 20 23
PCIE.RM_ONE_PORT.PCIE_PCIE_RM_ONE_PORT_0.pcie_1p1024x64_8be8_pxe_tdc_0 = 8924952 24 27
PCIE.RM_ONE_PORT.PCIE_PCIE_RM_ONE_PORT_0.pcie_1p1024x64_8be8_pxe_tdc_1 = 8924952 28 31
PCIE.RM_ONE_PORT.PCIE_PCIE_RM_ONE_PORT_1.pcie_1p48x128_pxe_trc_0 = 8924956 0 3
PCIE.RM_ONE_PORT.PCIE_PCIE_RM_ONE_PORT_1.pcie_1p48x128_pxe_trc_1 = 8924956 4 7
PCIE.RM_ONE_PORT.PCIE_PCIE_RM_ONE_PORT_1.pcie_1p48x128_pxe_trc_2 = 8924956 8 11
PCIE.RM_ONE_PORT.PCIE_PCIE_RM_ONE_PORT_1.pcie_1p48x128_pxe_trc_3 = 8924956 12 15
PCIE.RM_ONE_PORT.PCIE_PCIE_RM_ONE_PORT_1.pcie_1p48x128_pxe_trc_4 = 8924956 16 19
PCIE.RM_ONE_PORT.PCIE_PCIE_RM_ONE_PORT_1.pcie_1p48x128_pxe_trc_5 = 8924956 20 23
PCIE.RM_ONE_PORT.PCIE_PCIE_RM_ONE_PORT_1.pcie_1p48x128_pxe_trc_6 = 8924956 24 27
PCIE.RM_ONE_PORT.PCIE_PCIE_RM_ONE_PORT_1.pcie_1p48x128_pxe_trc_7 = 8924956 28 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_0 = 8924960 0 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_1 = 8924964 0 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_2 = 8924968 0 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_3 = 8924972 0 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_4 = 8924976 0 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_5 = 8924980 0 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_6 = 8924984 0 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_7 = 8924988 0 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_8 = 8924992 0 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_9 = 8924996 0 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_10 = 8925000 0 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_11 = 8925004 0 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_12 = 8925008 0 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_13 = 8925012 0 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_14 = 8925016 0 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_15 = 8925020 0 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_16 = 8925024 0 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_0.pcie_2p624x36_sw_port_0 = 8924960 0 7
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_0.pcie_2p80x144_sw_port_0 = 8924960 8 15
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_0.pcie_2p64x8_sw_port_0 = 8924960 16 23
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_0.reserved.1563 = 8924960 24 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_1.pcie_2p624x36_sw_port_1 = 8924964 0 7
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_1.pcie_2p80x144_sw_port_1 = 8924964 8 15
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_1.pcie_2p64x8_sw_port_1 = 8924964 16 23
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_1.reserved.1564 = 8924964 24 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_2.pcie_2p624x36_sw_port_2 = 8924968 0 7
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_2.pcie_2p80x144_sw_port_2 = 8924968 8 15
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_2.pcie_2p64x8_sw_port_2 = 8924968 16 23
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_2.reserved.1565 = 8924968 24 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_3.pcie_2p320x36_ep = 8924972 0 7
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_3.pcie_2p56x104_ep = 8924972 8 15
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_3.pcie_2p64x8_ep = 8924972 16 23
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_3.reserved.1566 = 8924972 24 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_4.pcie_2p8x36_fw_read = 8924976 0 7
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_4.pcie_2p8x36_rx_cm = 8924976 8 15
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_4.reserved.1567 = 8924976 16 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_5.pcie_2p256x35_rx_port_0 = 8924980 0 7
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_5.pcie_2p64x36_rx_port_0 = 8924980 8 15
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_5.reserved.1568 = 8924980 16 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_6.pcie_2p256x35_rx_port_1 = 8924984 0 7
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_6.pcie_2p64x36_rx_port_1 = 8924984 8 15
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_6.reserved.1569 = 8924984 16 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_7.pcie_2p256x35_rx_port_2 = 8924988 0 7
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_7.pcie_2p64x36_rx_port_2 = 8924988 8 15
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_7.reserved.1570 = 8924988 16 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_8.pcie_2p256x35_tx_remote_port_0 = 8924992 0 7
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_8.pcie_2p64x35_tx_remote_port_0 = 8924992 8 15
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_8.reserved.1571 = 8924992 16 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_9.pcie_2p256x35_tx_near0_port_0 = 8924996 0 7
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_9.pcie_2p64x35_tx_near0_port_0 = 8924996 8 15
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_9.reserved.1572 = 8924996 16 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_10.pcie_2p256x35_tx_near1_port_0 = 8925000 0 7
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_10.pcie_2p64x35_tx_near1_port_0 = 8925000 8 15
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_10.reserved.1573 = 8925000 16 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_11.pcie_2p256x35_tx_remote_port_1 = 8925004 0 7
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_11.pcie_2p64x35_tx_remote_port_1 = 8925004 8 15
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_11.reserved.1574 = 8925004 16 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_12.pcie_2p256x35_tx_near0_port_1 = 8925008 0 7
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_12.pcie_2p64x35_tx_near0_port_1 = 8925008 8 15
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_12.reserved.1575 = 8925008 16 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_13.pcie_2p256x35_tx_near1_port_1 = 8925012 0 7
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_13.pcie_2p64x35_tx_near1_port_1 = 8925012 8 15
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_13.reserved.1576 = 8925012 16 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_14.pcie_2p256x35_tx_remote_port_2 = 8925016 0 7
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_14.pcie_2p64x35_tx_remote_port_2 = 8925016 8 15
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_14.reserved.1577 = 8925016 16 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_15.pcie_2p256x35_tx_near0_port_2 = 8925020 0 7
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_15.pcie_2p64x35_tx_near0_port_2 = 8925020 8 15
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_15.reserved.1578 = 8925020 16 31
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_16.pcie_2p256x35_tx_near1_port_2 = 8925024 0 7
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_16.pcie_2p64x35_tx_near1_port_2 = 8925024 8 15
PCIE.RM_TWO_PORT.PCIE_PCIE_RM_TWO_PORT_16.reserved.1579 = 8925024 16 31
PCIE.MPM.PCIE_PCIE_MPM_0 = 8925028 0 31
PCIE.MPM.PCIE_PCIE_MPM_1 = 8925032 0 31
PCIE.MPM.PCIE_PCIE_MPM_2 = 8925036 0 31
PCIE.MPM.PCIE_PCIE_MPM_3 = 8925040 0 31
PCIE.MPM.PCIE_PCIE_MPM_4 = 8925044 0 31
PCIE.MPM.PCIE_PCIE_MPM_5 = 8925048 0 31
PCIE.MPM.PCIE_PCIE_MPM_6 = 8925052 0 31
PCIE.MPM.PCIE_PCIE_MPM_7 = 8925056 0 31
PCIE.MPM.PCIE_PCIE_MPM_8 = 8925060 0 31
PCIE.MPM.PCIE_PCIE_MPM_0.pcie_1p224x34_pg_sw_port_0 = 8925028 0 2
PCIE.MPM.PCIE_PCIE_MPM_0.reserved.1580 = 8925028 3 3
PCIE.MPM.PCIE_PCIE_MPM_0.pcie_2p624x36_pg_sw_port_0 = 8925028 4 6
PCIE.MPM.PCIE_PCIE_MPM_0.reserved.1581 = 8925028 7 7
PCIE.MPM.PCIE_PCIE_MPM_0.pcie_2p80x144_pg_sw_port_0 = 8925028 8 10
PCIE.MPM.PCIE_PCIE_MPM_0.reserved.1582 = 8925028 11 11
PCIE.MPM.PCIE_PCIE_MPM_0.pcie_2p64x8_pg_sw_port_0 = 8925028 12 14
PCIE.MPM.PCIE_PCIE_MPM_0.reserved.1583 = 8925028 15 15
PCIE.MPM.PCIE_PCIE_MPM_0.pcie_1p224x34_pg_sw_port_1 = 8925028 16 18
PCIE.MPM.PCIE_PCIE_MPM_0.reserved.1584 = 8925028 19 19
PCIE.MPM.PCIE_PCIE_MPM_0.pcie_2p624x36_pg_sw_port_1 = 8925028 20 22
PCIE.MPM.PCIE_PCIE_MPM_0.reserved.1585 = 8925028 23 23
PCIE.MPM.PCIE_PCIE_MPM_0.pcie_2p80x144_pg_sw_port_1 = 8925028 24 26
PCIE.MPM.PCIE_PCIE_MPM_0.reserved.1586 = 8925028 27 27
PCIE.MPM.PCIE_PCIE_MPM_0.pcie_2p64x8_pg_sw_port_1 = 8925028 28 30
PCIE.MPM.PCIE_PCIE_MPM_0.reserved.1587 = 8925028 31 31
PCIE.MPM.PCIE_PCIE_MPM_1.pcie_1p224x34_pg_sw_port_2 = 8925032 0 2
PCIE.MPM.PCIE_PCIE_MPM_1.reserved.1588 = 8925032 3 3
PCIE.MPM.PCIE_PCIE_MPM_1.pcie_2p624x36_pg_sw_port_2 = 8925032 4 6
PCIE.MPM.PCIE_PCIE_MPM_1.reserved.1589 = 8925032 7 7
PCIE.MPM.PCIE_PCIE_MPM_1.pcie_2p80x144_pg_sw_port_2 = 8925032 8 10
PCIE.MPM.PCIE_PCIE_MPM_1.reserved.1590 = 8925032 11 11
PCIE.MPM.PCIE_PCIE_MPM_1.pcie_2p64x8_pg_sw_port_2 = 8925032 12 14
PCIE.MPM.PCIE_PCIE_MPM_1.reserved.1591 = 8925032 15 15
PCIE.MPM.PCIE_PCIE_MPM_1.pcie_1p224x34_pg_ep = 8925032 16 18
PCIE.MPM.PCIE_PCIE_MPM_1.reserved.1592 = 8925032 19 19
PCIE.MPM.PCIE_PCIE_MPM_1.pcie_2p320x36_pg_ep = 8925032 20 22
PCIE.MPM.PCIE_PCIE_MPM_1.reserved.1593 = 8925032 23 23
PCIE.MPM.PCIE_PCIE_MPM_1.pcie_2p56x104_pg_ep = 8925032 24 26
PCIE.MPM.PCIE_PCIE_MPM_1.reserved.1594 = 8925032 27 27
PCIE.MPM.PCIE_PCIE_MPM_1.pcie_2p64x8_pg_ep = 8925032 28 30
PCIE.MPM.PCIE_PCIE_MPM_1.reserved.1595 = 8925032 31 31
PCIE.MPM.PCIE_PCIE_MPM_2.pcie_1p128x70_pg_tx_io_pal = 8925036 0 2
PCIE.MPM.PCIE_PCIE_MPM_2.reserved.1596 = 8925036 3 3
PCIE.MPM.PCIE_PCIE_MPM_2.pcie_1p512x70_pg_tx_io_pal = 8925036 4 6
PCIE.MPM.PCIE_PCIE_MPM_2.reserved.1597 = 8925036 7 7
PCIE.MPM.PCIE_PCIE_MPM_2.pcie_2p8x36_pg_fw_read = 8925036 8 10
PCIE.MPM.PCIE_PCIE_MPM_2.reserved.1598 = 8925036 11 11
PCIE.MPM.PCIE_PCIE_MPM_2.pcie_2p8x36_pg_rx_cm = 8925036 12 14
PCIE.MPM.PCIE_PCIE_MPM_2.reserved.1599 = 8925036 15 31
PCIE.MPM.PCIE_PCIE_MPM_3.pcie_2p256x35_pg_rx_port_0 = 8925040 0 2
PCIE.MPM.PCIE_PCIE_MPM_3.reserved.1600 = 8925040 3 3
PCIE.MPM.PCIE_PCIE_MPM_3.pcie_2p64x36_pg_rx_port_0 = 8925040 4 6
PCIE.MPM.PCIE_PCIE_MPM_3.reserved.1601 = 8925040 7 7
PCIE.MPM.PCIE_PCIE_MPM_3.pcie_2p256x35_pg_rx_port_1 = 8925040 8 10
PCIE.MPM.PCIE_PCIE_MPM_3.reserved.1602 = 8925040 11 11
PCIE.MPM.PCIE_PCIE_MPM_3.pcie_2p64x36_pg_rx_port_1 = 8925040 12 14
PCIE.MPM.PCIE_PCIE_MPM_3.reserved.1603 = 8925040 15 15
PCIE.MPM.PCIE_PCIE_MPM_3.pcie_2p256x35_pg_rx_port_2 = 8925040 16 18
PCIE.MPM.PCIE_PCIE_MPM_3.reserved.1604 = 8925040 19 19
PCIE.MPM.PCIE_PCIE_MPM_3.pcie_2p64x36_pg_rx_port_2 = 8925040 20 22
PCIE.MPM.PCIE_PCIE_MPM_3.reserved.1605 = 8925040 23 31
PCIE.MPM.PCIE_PCIE_MPM_4.pcie_2p256x35_pg_tx_remote_port_0 = 8925044 0 2
PCIE.MPM.PCIE_PCIE_MPM_4.reserved.1606 = 8925044 3 3
PCIE.MPM.PCIE_PCIE_MPM_4.pcie_2p64x35_pg_tx_remote_port_0 = 8925044 4 6
PCIE.MPM.PCIE_PCIE_MPM_4.reserved.1607 = 8925044 7 7
PCIE.MPM.PCIE_PCIE_MPM_4.pcie_2p256x35_pg_tx_near0_port_0 = 8925044 8 10
PCIE.MPM.PCIE_PCIE_MPM_4.reserved.1608 = 8925044 11 11
PCIE.MPM.PCIE_PCIE_MPM_4.pcie_2p64x35_pg_tx_near0_port_0 = 8925044 12 14
PCIE.MPM.PCIE_PCIE_MPM_4.reserved.1609 = 8925044 15 15
PCIE.MPM.PCIE_PCIE_MPM_4.pcie_2p256x35_pg_tx_near1_port_0 = 8925044 16 18
PCIE.MPM.PCIE_PCIE_MPM_4.reserved.1610 = 8925044 19 19
PCIE.MPM.PCIE_PCIE_MPM_4.pcie_2p64x35_pg_tx_near1_port_0 = 8925044 20 22
PCIE.MPM.PCIE_PCIE_MPM_4.reserved.1611 = 8925044 23 31
PCIE.MPM.PCIE_PCIE_MPM_5.pcie_2p256x35_pg_tx_remote_port_1 = 8925048 0 2
PCIE.MPM.PCIE_PCIE_MPM_5.reserved.1612 = 8925048 3 3
PCIE.MPM.PCIE_PCIE_MPM_5.pcie_2p64x35_pg_tx_remote_port_1 = 8925048 4 6
PCIE.MPM.PCIE_PCIE_MPM_5.reserved.1613 = 8925048 7 7
PCIE.MPM.PCIE_PCIE_MPM_5.pcie_2p256x35_pg_tx_near0_port_1 = 8925048 8 10
PCIE.MPM.PCIE_PCIE_MPM_5.reserved.1614 = 8925048 11 11
PCIE.MPM.PCIE_PCIE_MPM_5.pcie_2p64x35_pg_tx_near0_port_1 = 8925048 12 14
PCIE.MPM.PCIE_PCIE_MPM_5.reserved.1615 = 8925048 15 15
PCIE.MPM.PCIE_PCIE_MPM_5.pcie_2p256x35_pg_tx_near1_port_1 = 8925048 16 18
PCIE.MPM.PCIE_PCIE_MPM_5.reserved.1616 = 8925048 19 19
PCIE.MPM.PCIE_PCIE_MPM_5.pcie_2p64x35_pg_tx_near1_port_1 = 8925048 20 22
PCIE.MPM.PCIE_PCIE_MPM_5.reserved.1617 = 8925048 23 31
PCIE.MPM.PCIE_PCIE_MPM_6.pcie_2p256x35_pg_tx_remote_port_2 = 8925052 0 2
PCIE.MPM.PCIE_PCIE_MPM_6.reserved.1618 = 8925052 3 3
PCIE.MPM.PCIE_PCIE_MPM_6.pcie_2p64x35_pg_tx_remote_port_2 = 8925052 4 6
PCIE.MPM.PCIE_PCIE_MPM_6.reserved.1619 = 8925052 7 7
PCIE.MPM.PCIE_PCIE_MPM_6.pcie_2p256x35_pg_tx_near0_port_2 = 8925052 8 10
PCIE.MPM.PCIE_PCIE_MPM_6.reserved.1620 = 8925052 11 11
PCIE.MPM.PCIE_PCIE_MPM_6.pcie_2p64x35_pg_tx_near0_port_2 = 8925052 12 14
PCIE.MPM.PCIE_PCIE_MPM_6.reserved.1621 = 8925052 15 15
PCIE.MPM.PCIE_PCIE_MPM_6.pcie_2p256x35_pg_tx_near1_port_2 = 8925052 16 18
PCIE.MPM.PCIE_PCIE_MPM_6.reserved.1622 = 8925052 19 19
PCIE.MPM.PCIE_PCIE_MPM_6.pcie_2p64x35_pg_tx_near1_port_2 = 8925052 20 22
PCIE.MPM.PCIE_PCIE_MPM_6.reserved.1623 = 8925052 23 31
PCIE.MPM.PCIE_PCIE_MPM_7.pcie_1p48x128_pg_pxe_trc_0 = 8925056 0 2
PCIE.MPM.PCIE_PCIE_MPM_7.reserved.1624 = 8925056 3 3
PCIE.MPM.PCIE_PCIE_MPM_7.pcie_1p48x128_pg_pxe_trc_1 = 8925056 4 6
PCIE.MPM.PCIE_PCIE_MPM_7.reserved.1625 = 8925056 7 7
PCIE.MPM.PCIE_PCIE_MPM_7.pcie_1p48x128_pg_pxe_trc_2 = 8925056 8 10
PCIE.MPM.PCIE_PCIE_MPM_7.reserved.1626 = 8925056 11 11
PCIE.MPM.PCIE_PCIE_MPM_7.pcie_1p48x128_pg_pxe_trc_3 = 8925056 12 14
PCIE.MPM.PCIE_PCIE_MPM_7.reserved.1627 = 8925056 15 15
PCIE.MPM.PCIE_PCIE_MPM_7.pcie_1p48x128_pg_pxe_trc_4 = 8925056 16 18
PCIE.MPM.PCIE_PCIE_MPM_7.reserved.1628 = 8925056 19 19
PCIE.MPM.PCIE_PCIE_MPM_7.pcie_1p48x128_pg_pxe_trc_5 = 8925056 20 22
PCIE.MPM.PCIE_PCIE_MPM_7.reserved.1629 = 8925056 23 23
PCIE.MPM.PCIE_PCIE_MPM_7.pcie_1p48x128_pg_pxe_trc_6 = 8925056 24 26
PCIE.MPM.PCIE_PCIE_MPM_7.reserved.1630 = 8925056 27 27
PCIE.MPM.PCIE_PCIE_MPM_7.pcie_1p48x128_pg_pxe_trc_7 = 8925056 28 30
PCIE.MPM.PCIE_PCIE_MPM_7.reserved.1631 = 8925056 31 31
PCIE.MPM.PCIE_PCIE_MPM_8.pcie_1p1024x64_8be8_pg_pxe_tdc_0 = 8925060 0 2
PCIE.MPM.PCIE_PCIE_MPM_8.reserved.1632 = 8925060 3 3
PCIE.MPM.PCIE_PCIE_MPM_8.pcie_1p1024x64_8be8_pg_pxe_tdc_1 = 8925060 4 6
PCIE.MPM.PCIE_PCIE_MPM_8.reserved.1633 = 8925060 7 31
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0 = 8925064 0 31
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_1 = 8925068 0 31
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_2 = 8925072 0 31
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.pcs_common_clocks = 8925064 0 0
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.reserved.1634 = 8925064 1 3
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.phy_los_bias = 8925064 4 6
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.reserved.1635 = 8925064 7 7
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.phy_ref_clkdiv2 = 8925064 8 8
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.reserved.1636 = 8925064 9 11
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.phy_tx_vboost_lvl = 8925064 12 14
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.reserved.1637 = 8925064 15 15
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.pcs_clk_req = 8925064 16 16
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.reserved.1638 = 8925064 17 19
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.pipe_port_sel = 8925064 20 21
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.reserved.1639 = 8925064 22 23
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.phy_ref_use_pad = 8925064 24 24
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.vreg_bypass = 8925064 25 25
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.mpll_state0_bypass = 8925064 26 26
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.mpll_state1_bypass = 8925064 27 27
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.mpll_state2_bypass = 8925064 28 28
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.pcie_pipe0_pclk_en_bypass = 8925064 29 29
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.pcie_pipe1_pclk_en_bypass = 8925064 30 30
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_0.pcie_pipe2_pclk_en_bypass = 8925064 31 31
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_1.phy0_tx_term_offset = 8925068 0 4
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_1.reserved.1640 = 8925068 5 7
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_1.phy1_tx_term_offset = 8925068 8 12
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_1.reserved.1641 = 8925068 13 15
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_1.pcs_tx_swing_full = 8925068 16 22
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_1.reserved.1642 = 8925068 23 23
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_1.pcs_tx_swing_low = 8925068 24 30
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_1.reserved.1643 = 8925068 31 31
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_2.phy_mpll_multiplier = 8925072 0 6
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_2.reserved.1644 = 8925072 7 7
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_2.pcs_tx_deemph_gen1 = 8925072 8 13
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_2.reserved.1645 = 8925072 14 15
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_2.pcs_tx_deemph_gen2_3p5db = 8925072 16 21
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_2.reserved.1646 = 8925072 22 23
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_2.pcs_tx_deemph_gen2_6db = 8925072 24 29
PCIE.PAL_PHY_GEN2.PCIE_PCIE_PAL_PHY_GEN2_CONFIG_2.reserved.1647 = 8925072 30 31
PCIE.PIPE_IF_CFG.PCIE_PCIE_PIPE_IF_CFG_0 = 8925076 0 31
PCIE.PIPE_IF_CFG.PCIE_PCIE_PIPE_IF_CFG_0.pipe_tx2rx_loopbk_0 = 8925076 0 0
PCIE.PIPE_IF_CFG.PCIE_PCIE_PIPE_IF_CFG_0.reserved.1648 = 8925076 1 3
PCIE.PIPE_IF_CFG.PCIE_PCIE_PIPE_IF_CFG_0.pipe_tx2rx_loopbk_1 = 8925076 4 4
PCIE.PIPE_IF_CFG.PCIE_PCIE_PIPE_IF_CFG_0.reserved.1649 = 8925076 5 7
PCIE.PIPE_IF_CFG.PCIE_PCIE_PIPE_IF_CFG_0.pipe_tx2rx_loopbk_2 = 8925076 8 8
PCIE.PIPE_IF_CFG.PCIE_PCIE_PIPE_IF_CFG_0.reserved.1650 = 8925076 9 31
PCIE.PXE_EXT.PXE_RING_CTRL_7 = 8925080 0 159
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_0 = 8925080 0 31
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_1 = 8925084 0 31
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_2 = 8925088 0 31
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_3 = 8925092 0 31
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_4 = 8925096 0 31
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_0.pxe_u7_max_sync_us = 8925080 0 3
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_0.pxe_u7_num_nop_loops = 8925080 4 6
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_0.pxe_u7_reject_backward_trb = 8925080 7 7
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_0.pxe_trc7_up_polling_us = 8925080 8 11
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_0.pxe_u7_dir_mask = 8925080 12 13
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_0.pxe_u7_dir_bypass = 8925080 14 14
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_0.pxe_u7_force_polling = 8925080 15 15
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_0.pxe_u7_num_of_iteration = 8925080 16 20
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_0.pxe_u7_unlock_modes = 8925080 21 24
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_0.pxe_trc7_save_history = 8925080 25 30
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_0.pxe_u7_exit_on_same_addr = 8925080 31 31
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_1.pxe_trc7_ring_size = 8925084 0 7
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_1.pxe_trc7_max_rd_req_size = 8925084 8 15
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_1.pxe_trc7_min_rd_req_size = 8925084 16 19
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_1.pxe_trc7_reduced_rd_req_size = 8925084 20 23
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_1.pxe_u7_addr_cmp_range = 8925084 24 29
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_1.pxe_u7_force_dlink_release_en = 8925084 30 30
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_1.pxe_u7_force_dlink_activation = 8925084 31 31
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_2.pxe_u7_min_sync_us = 8925088 0 3
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_2.pxe_u7_dlink_delay_us = 8925088 4 7
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_2.pxe_u7_dummy_level_burst = 8925088 8 11
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_2.pxe_u7_hit_addr_range = 8925088 12 15
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_2.pxe_u7_bc_min_level = 8925088 16 19
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_2.pxe_u7_bc_max_level = 8925088 20 23
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_2.pxe_u7_dummy_level_burst_en = 8925088 24 24
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_2.pxe_u7_hit_addr_range_en = 8925088 25 25
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_2.pxe_u7_host_burst_size = 8925088 26 31
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_3.pxe_u7_active_trb_bitmap = 8925092 0 11
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_3.pxe_u7_dummy_link_mode = 8925092 12 14
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_3.pxe_u7_disable_tdc_binding = 8925092 15 15
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_3.pxe_u7_valid_trb_bitmap = 8925092 16 27
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_3.pxe_u7_general_cfg = 8925092 28 31
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_4.pxe_u7_max_aging_us = 8925096 0 4
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_4.reserved.1651 = 8925096 5 5
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_4.pxe_u7_skip_limit = 8925096 6 7
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_4.pxe_u7_release_us = 8925096 8 12
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_4.pxe_u7_force_pup_release_en = 8925096 13 13
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_4.pxe_u7_force_pdn_release_en = 8925096 14 14
PCIE.PXE_EXT.PXE_RING_CTRL_7.PCIE_PCIE_PXE_PXE_RING_CTRL_7_4.reserved.1652 = 8925096 15 31
PCIE.SW_PORT0_SYN_SW_CTL.SW_PORT0_SYN_SW_CTL = 8925100 0 31
PCIE.SW_PORT0_SYN_SW_CTL.SW_PORT0_SYN_SW_CTL.shadow_2_sys_aux_pwr_det = 8925100 0 0
PCIE.SW_PORT0_SYN_SW_CTL.SW_PORT0_SYN_SW_CTL.shadow_2_sys_atten_button_pressed = 8925100 1 1
PCIE.SW_PORT0_SYN_SW_CTL.SW_PORT0_SYN_SW_CTL.shadow_2_sys_mrl_sensor_state = 8925100 2 2
PCIE.SW_PORT0_SYN_SW_CTL.SW_PORT0_SYN_SW_CTL.shadow_2_sys_pwr_fault_det = 8925100 3 3
PCIE.SW_PORT0_SYN_SW_CTL.SW_PORT0_SYN_SW_CTL.shadow_2_sys_mrl_sensor_chged = 8925100 4 4
PCIE.SW_PORT0_SYN_SW_CTL.SW_PORT0_SYN_SW_CTL.shadow_2_sys_cmd_cpled_int = 8925100 5 5
PCIE.SW_PORT0_SYN_SW_CTL.SW_PORT0_SYN_SW_CTL.shadow_2_sys_eml_interlock_engaged = 8925100 6 6
PCIE.SW_PORT0_SYN_SW_CTL.SW_PORT0_SYN_SW_CTL.shadow_3_sys_aux_pwr_det = 8925100 7 7
PCIE.SW_PORT0_SYN_SW_CTL.SW_PORT0_SYN_SW_CTL.shadow_3_sys_atten_button_pressed = 8925100 8 8
PCIE.SW_PORT0_SYN_SW_CTL.SW_PORT0_SYN_SW_CTL.shadow_3_sys_mrl_sensor_state = 8925100 9 9
PCIE.SW_PORT0_SYN_SW_CTL.SW_PORT0_SYN_SW_CTL.shadow_3_sys_pwr_fault_det = 8925100 10 10
PCIE.SW_PORT0_SYN_SW_CTL.SW_PORT0_SYN_SW_CTL.shadow_3_sys_mrl_sensor_chged = 8925100 11 11
PCIE.SW_PORT0_SYN_SW_CTL.SW_PORT0_SYN_SW_CTL.shadow_3_sys_cmd_cpled_int = 8925100 12 12
PCIE.SW_PORT0_SYN_SW_CTL.SW_PORT0_SYN_SW_CTL.shadow_3_sys_eml_interlock_engaged = 8925100 13 13
PCIE.SW_PORT0_SYN_SW_CTL.SW_PORT0_SYN_SW_CTL.reserved.1653 = 8925100 14 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC = 8925104 0 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR = 8925108 0 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM = 8925112 0 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS = 8925116 0 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV = 8925120 0 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS = 8925124 0 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC = 8925128 0 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.detect_quite_enter_int_mode = 8925104 0 0
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.pre_detect_quite_enter_int_mode = 8925104 1 1
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.detect_active_enter_int_mode = 8925104 2 2
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.detect_wait_enter_int_mode = 8925104 3 3
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.poll_active_enter_int_mode = 8925104 4 4
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.poll_comliance_enter_int_mode = 8925104 5 5
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.poll_config_enter_int_mode = 8925104 6 6
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_linkwd_start_enter_int_mode = 8925104 7 7
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_linkwd_accept_enter_int_mode = 8925104 8 8
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_lanenum_wait_enter_int_mode = 8925104 9 9
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_lanenum_accept_enter_int_mode = 8925104 10 10
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_complete_enter_int_mode = 8925104 11 11
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_idle_enter_int_mode = 8925104 12 12
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_l0_enter_int_mode = 8925104 13 13
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_l0s_enter_int_mode = 8925104 14 14
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_rcvry_lock_enter_int_mode = 8925104 15 15
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_rcvry_rcvcfg_enter_int_mode = 8925104 16 16
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_rcvry_idle_enter_int_mode = 8925104 17 17
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_rcvry_speed_enter_int_mode = 8925104 18 18
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_l123_send_eidle_enter_int_mode = 8925104 19 19
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_l1_idle_enter_int_mode = 8925104 20 20
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_l2_idle_enter_int_mode = 8925104 21 21
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_l2_wake_enter_int_mode = 8925104 22 22
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_hot_reset_entry_enter_int_mode = 8925104 23 23
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_hot_reset_enter_int_mode = 8925104 24 24
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_dis_entry_enter_int_mode = 8925104 25 25
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_dis_idle_enter_int_mode = 8925104 26 26
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_disabled_enter_int_mode = 8925104 27 27
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_loopback_entry_enter_int_mode = 8925104 28 28
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_loopback_active_enter_int_mode = 8925104 29 29
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_loopback_exit_enter_int_mode = 8925104 30 30
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICC.cfg_loopback_exit_to_enter_int_mode = 8925104 31 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.detect_quite_enter_int = 8925108 0 0
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.pre_detect_quite_enter_int = 8925108 1 1
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.detect_active_enter_int = 8925108 2 2
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.detect_wait_enter_int = 8925108 3 3
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.poll_active_enter_int = 8925108 4 4
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.poll_comliance_enter_int = 8925108 5 5
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.poll_config_enter_int = 8925108 6 6
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_linkwd_start_enter_int = 8925108 7 7
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_linkwd_accept_enter_int = 8925108 8 8
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_lanenum_wait_enter_int = 8925108 9 9
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_lanenum_accept_enter_int = 8925108 10 10
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_complete_enter_int = 8925108 11 11
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_idle_enter_int = 8925108 12 12
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_l0_enter_int = 8925108 13 13
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_l0s_enter_int = 8925108 14 14
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_rcvry_lock_enter_int = 8925108 15 15
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_rcvry_rcvcfg_enter_int = 8925108 16 16
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_rcvry_idle_enter_int = 8925108 17 17
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_rcvry_speed_enter_int = 8925108 18 18
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_l123_send_eidle_enter_int = 8925108 19 19
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_l1_idle_enter_int = 8925108 20 20
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_l2_idle_enter_int = 8925108 21 21
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_l2_wake_enter_int = 8925108 22 22
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_hot_reset_entry_enter_int = 8925108 23 23
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_hot_reset_enter_int = 8925108 24 24
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_dis_entry_enter_int = 8925108 25 25
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_dis_idle_enter_int = 8925108 26 26
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_disabled_enter_int = 8925108 27 27
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_loopback_entry_enter_int = 8925108 28 28
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_loopback_active_enter_int = 8925108 29 29
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_loopback_exit_enter_int = 8925108 30 30
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICR.cfg_loopback_exit_to_enter_int = 8925108 31 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.detect_quite_enter_int_masked = 8925112 0 0
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.pre_detect_quite_enter_int_masked = 8925112 1 1
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.detect_active_enter_int_masked = 8925112 2 2
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.detect_wait_enter_int_masked = 8925112 3 3
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.poll_active_enter_int_masked = 8925112 4 4
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.poll_comliance_enter_int_masked = 8925112 5 5
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.poll_config_enter_int_masked = 8925112 6 6
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_linkwd_start_enter_int_masked = 8925112 7 7
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_linkwd_accept_enter_int_masked = 8925112 8 8
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_lanenum_wait_enter_int_masked = 8925112 9 9
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_lanenum_accept_enter_int_masked = 8925112 10 10
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_complete_enter_int_masked = 8925112 11 11
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_idle_enter_int_masked = 8925112 12 12
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_l0_enter_int_masked = 8925112 13 13
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_l0s_enter_int_masked = 8925112 14 14
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_rcvry_lock_enter_int_masked = 8925112 15 15
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_rcvry_rcvcfg_enter_int_masked = 8925112 16 16
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_rcvry_idle_enter_int_masked = 8925112 17 17
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_rcvry_speed_enter_int_masked = 8925112 18 18
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_l123_send_eidle_enter_int_masked = 8925112 19 19
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_l1_idle_enter_int_masked = 8925112 20 20
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_l2_idle_enter_int_masked = 8925112 21 21
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_l2_wake_enter_int_masked = 8925112 22 22
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_hot_reset_entry_enter_int_masked = 8925112 23 23
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_hot_reset_enter_int_masked = 8925112 24 24
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_dis_entry_enter_int_masked = 8925112 25 25
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_dis_idle_enter_int_masked = 8925112 26 26
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_disabled_enter_int_masked = 8925112 27 27
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_loopback_entry_enter_int_masked = 8925112 28 28
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_loopback_active_enter_int_masked = 8925112 29 29
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_loopback_exit_enter_int_masked = 8925112 30 30
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICM.cfg_loopback_exit_to_enter_int_masked = 8925112 31 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_detect_quite_enter_int = 8925116 0 0
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_pre_detect_quite_enter_int = 8925116 1 1
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_detect_active_enter_int = 8925116 2 2
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_detect_wait_enter_int = 8925116 3 3
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_poll_active_enter_int = 8925116 4 4
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_poll_comliance_enter_int = 8925116 5 5
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_poll_config_enter_int = 8925116 6 6
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_linkwd_start_enter_int = 8925116 7 7
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_linkwd_accept_enter_int = 8925116 8 8
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_lanenum_wait_enter_int = 8925116 9 9
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_lanenum_accept_enter_int = 8925116 10 10
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_complete_enter_int = 8925116 11 11
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_idle_enter_int = 8925116 12 12
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_l0_enter_int = 8925116 13 13
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_l0s_enter_int = 8925116 14 14
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_rcvry_lock_enter_int = 8925116 15 15
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_rcvry_rcvcfg_enter_int = 8925116 16 16
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_rcvry_idle_enter_int = 8925116 17 17
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_rcvry_speed_enter_int = 8925116 18 18
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_l123_send_eidle_enter_int = 8925116 19 19
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_l1_idle_enter_int = 8925116 20 20
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_l2_idle_enter_int = 8925116 21 21
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_l2_wake_enter_int = 8925116 22 22
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_hot_reset_entry_enter_int = 8925116 23 23
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_hot_reset_enter_int = 8925116 24 24
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_dis_entry_enter_int = 8925116 25 25
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_dis_idle_enter_int = 8925116 26 26
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_disabled_enter_int = 8925116 27 27
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_loopback_entry_enter_int = 8925116 28 28
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_loopback_active_enter_int = 8925116 29 29
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_loopback_exit_enter_int = 8925116 30 30
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.ICS.set_cfg_loopback_exit_to_enter_int = 8925116 31 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_detect_quite_enter_int = 8925120 0 0
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_pre_detect_quite_enter_int = 8925120 1 1
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_detect_active_enter_int = 8925120 2 2
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_detect_wait_enter_int = 8925120 3 3
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_poll_active_enter_int = 8925120 4 4
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_poll_comliance_enter_int = 8925120 5 5
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_poll_config_enter_int = 8925120 6 6
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_linkwd_start_enter_int = 8925120 7 7
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_linkwd_accept_enter_int = 8925120 8 8
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_lanenum_wait_enter_int = 8925120 9 9
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_lanenum_accept_enter_int = 8925120 10 10
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_complete_enter_int = 8925120 11 11
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_idle_enter_int = 8925120 12 12
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_l0_enter_int = 8925120 13 13
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_l0s_enter_int = 8925120 14 14
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_rcvry_lock_enter_int = 8925120 15 15
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_rcvry_rcvcfg_enter_int = 8925120 16 16
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_rcvry_idle_enter_int = 8925120 17 17
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_rcvry_speed_enter_int = 8925120 18 18
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_l123_send_eidle_enter_int = 8925120 19 19
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_l1_idle_enter_int = 8925120 20 20
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_l2_idle_enter_int = 8925120 21 21
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_l2_wake_enter_int = 8925120 22 22
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_hot_reset_entry_enter_int = 8925120 23 23
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_hot_reset_enter_int = 8925120 24 24
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_dis_entry_enter_int = 8925120 25 25
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_dis_idle_enter_int = 8925120 26 26
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_disabled_enter_int = 8925120 27 27
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_loopback_entry_enter_int = 8925120 28 28
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_loopback_active_enter_int = 8925120 29 29
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_loopback_exit_enter_int = 8925120 30 30
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMV.mask_cfg_loopback_exit_to_enter_int = 8925120 31 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_detect_quite_enter_int_set = 8925124 0 0
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_pre_detect_quite_enter_int_set = 8925124 1 1
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_detect_active_enter_int_set = 8925124 2 2
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_detect_wait_enter_int_set = 8925124 3 3
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_poll_active_enter_int_set = 8925124 4 4
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_poll_comliance_enter_int_set = 8925124 5 5
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_poll_config_enter_int_set = 8925124 6 6
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_linkwd_start_enter_int_set = 8925124 7 7
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_linkwd_accept_enter_int_set = 8925124 8 8
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_lanenum_wait_enter_int_set = 8925124 9 9
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_lanenum_accept_enter_int_set = 8925124 10 10
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_complete_enter_int_set = 8925124 11 11
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_idle_enter_int_set = 8925124 12 12
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_l0_enter_int_set = 8925124 13 13
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_l0s_enter_int_set = 8925124 14 14
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_rcvry_lock_enter_int_set = 8925124 15 15
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_rcvry_rcvcfg_enter_int_set = 8925124 16 16
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_rcvry_idle_enter_int_set = 8925124 17 17
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_rcvry_speed_enter_int_set = 8925124 18 18
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_l123_send_eidle_enter_int_set = 8925124 19 19
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_l1_idle_enter_int_set = 8925124 20 20
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_l2_idle_enter_int_set = 8925124 21 21
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_l2_wake_enter_int_set = 8925124 22 22
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_hot_reset_entry_enter_int_set = 8925124 23 23
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_hot_reset_enter_int_set = 8925124 24 24
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_dis_entry_enter_int_set = 8925124 25 25
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_dis_idle_enter_int_set = 8925124 26 26
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_disabled_enter_int_set = 8925124 27 27
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_loopback_entry_enter_int_set = 8925124 28 28
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_loopback_active_enter_int_set = 8925124 29 29
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_loopback_exit_enter_int_set = 8925124 30 30
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMS.mask_cfg_loopback_exit_to_enter_int_set = 8925124 31 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_detect_quite_enter_int_clr = 8925128 0 0
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_pre_detect_quite_enter_int_clr = 8925128 1 1
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_detect_active_enter_int_clr = 8925128 2 2
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_detect_wait_enter_int_clr = 8925128 3 3
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_poll_active_enter_int_clr = 8925128 4 4
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_poll_comliance_enter_int_clr = 8925128 5 5
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_poll_config_enter_int_clr = 8925128 6 6
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_linkwd_start_enter_int_clr = 8925128 7 7
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_linkwd_accept_enter_int_clr = 8925128 8 8
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_lanenum_wait_enter_int_clr = 8925128 9 9
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_lanenum_accept_enter_int_clr = 8925128 10 10
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_complete_enter_int_clr = 8925128 11 11
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_idle_enter_int_clr = 8925128 12 12
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_l0_enter_int_clr = 8925128 13 13
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_l0s_enter_int_clr = 8925128 14 14
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_rcvry_lock_enter_int_clr = 8925128 15 15
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_rcvry_rcvcfg_enter_int_clr = 8925128 16 16
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_rcvry_idle_enter_int_clr = 8925128 17 17
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_rcvry_speed_enter_int_clr = 8925128 18 18
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_l123_send_eidle_enter_int_clr = 8925128 19 19
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_l1_idle_enter_int_clr = 8925128 20 20
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_l2_idle_enter_int_clr = 8925128 21 21
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_l2_wake_enter_int_clr = 8925128 22 22
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_hot_reset_entry_enter_int_clr = 8925128 23 23
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_hot_reset_enter_int_clr = 8925128 24 24
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_dis_entry_enter_int_clr = 8925128 25 25
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_dis_idle_enter_int_clr = 8925128 26 26
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_disabled_enter_int_clr = 8925128 27 27
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_loopback_entry_enter_int_clr = 8925128 28 28
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_loopback_active_enter_int_clr = 8925128 29 29
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_loopback_exit_enter_int_clr = 8925128 30 30
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_0.IMC.mask_cfg_loopback_exit_to_enter_int_clr = 8925128 31 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC = 8925132 0 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR = 8925136 0 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM = 8925140 0 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS = 8925144 0 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV = 8925148 0 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS = 8925152 0 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC = 8925156 0 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.detect_quite_exit_int_mode = 8925132 0 0
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.pre_detect_quite_exit_int_mode = 8925132 1 1
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.detect_active_exit_int_mode = 8925132 2 2
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.detect_wait_exit_int_mode = 8925132 3 3
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.poll_active_exit_int_mode = 8925132 4 4
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.poll_comliance_exit_int_mode = 8925132 5 5
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.poll_config_exit_int_mode = 8925132 6 6
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_linkwd_start_exit_int_mode = 8925132 7 7
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_linkwd_accept_exit_int_mode = 8925132 8 8
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_lanenum_wait_exit_int_mode = 8925132 9 9
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_lanenum_accept_exit_int_mode = 8925132 10 10
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_complete_exit_int_mode = 8925132 11 11
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_idle_exit_int_mode = 8925132 12 12
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_l0_exit_int_mode = 8925132 13 13
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_l0s_exit_int_mode = 8925132 14 14
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_rcvry_lock_exit_int_mode = 8925132 15 15
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_rcvry_rcvcfg_exit_int_mode = 8925132 16 16
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_rcvry_idle_exit_int_mode = 8925132 17 17
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_rcvry_speed_exit_int_mode = 8925132 18 18
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_l123_send_eidle_exit_int_mode = 8925132 19 19
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_l1_idle_exit_int_mode = 8925132 20 20
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_l2_idle_exit_int_mode = 8925132 21 21
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_l2_wake_exit_int_mode = 8925132 22 22
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_hot_reset_entry_exit_int_mode = 8925132 23 23
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_hot_reset_exit_int_mode = 8925132 24 24
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_dis_entry_exit_int_mode = 8925132 25 25
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_dis_idle_exit_int_mode = 8925132 26 26
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_disabled_exit_int_mode = 8925132 27 27
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_loopback_entry_exit_int_mode = 8925132 28 28
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_loopback_active_exit_int_mode = 8925132 29 29
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_loopback_exit_exit_int_mode = 8925132 30 30
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICC.cfg_loopback_exit_to_exit_int_mode = 8925132 31 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.detect_quite_exit_int = 8925136 0 0
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.pre_detect_quite_exit_int = 8925136 1 1
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.detect_active_exit_int = 8925136 2 2
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.detect_wait_exit_int = 8925136 3 3
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.poll_active_exit_int = 8925136 4 4
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.poll_comliance_exit_int = 8925136 5 5
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.poll_config_exit_int = 8925136 6 6
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_linkwd_start_exit_int = 8925136 7 7
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_linkwd_accept_exit_int = 8925136 8 8
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_lanenum_wait_exit_int = 8925136 9 9
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_lanenum_accept_exit_int = 8925136 10 10
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_complete_exit_int = 8925136 11 11
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_idle_exit_int = 8925136 12 12
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_l0_exit_int = 8925136 13 13
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_l0s_exit_int = 8925136 14 14
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_rcvry_lock_exit_int = 8925136 15 15
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_rcvry_rcvcfg_exit_int = 8925136 16 16
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_rcvry_idle_exit_int = 8925136 17 17
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_rcvry_speed_exit_int = 8925136 18 18
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_l123_send_eidle_exit_int = 8925136 19 19
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_l1_idle_exit_int = 8925136 20 20
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_l2_idle_exit_int = 8925136 21 21
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_l2_wake_exit_int = 8925136 22 22
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_hot_reset_entry_exit_int = 8925136 23 23
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_hot_reset_exit_int = 8925136 24 24
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_dis_entry_exit_int = 8925136 25 25
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_dis_idle_exit_int = 8925136 26 26
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_disabled_exit_int = 8925136 27 27
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_loopback_entry_exit_int = 8925136 28 28
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_loopback_active_exit_int = 8925136 29 29
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_loopback_exit_exit_int = 8925136 30 30
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICR.cfg_loopback_exit_to_exit_int = 8925136 31 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.detect_quite_exit_int_masked = 8925140 0 0
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.pre_detect_quite_exit_int_masked = 8925140 1 1
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.detect_active_exit_int_masked = 8925140 2 2
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.detect_wait_exit_int_masked = 8925140 3 3
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.poll_active_exit_int_masked = 8925140 4 4
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.poll_comliance_exit_int_masked = 8925140 5 5
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.poll_config_exit_int_masked = 8925140 6 6
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_linkwd_start_exit_int_masked = 8925140 7 7
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_linkwd_accept_exit_int_masked = 8925140 8 8
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_lanenum_wait_exit_int_masked = 8925140 9 9
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_lanenum_accept_exit_int_masked = 8925140 10 10
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_complete_exit_int_masked = 8925140 11 11
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_idle_exit_int_masked = 8925140 12 12
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_l0_exit_int_masked = 8925140 13 13
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_l0s_exit_int_masked = 8925140 14 14
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_rcvry_lock_exit_int_masked = 8925140 15 15
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_rcvry_rcvcfg_exit_int_masked = 8925140 16 16
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_rcvry_idle_exit_int_masked = 8925140 17 17
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_rcvry_speed_exit_int_masked = 8925140 18 18
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_l123_send_eidle_exit_int_masked = 8925140 19 19
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_l1_idle_exit_int_masked = 8925140 20 20
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_l2_idle_exit_int_masked = 8925140 21 21
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_l2_wake_exit_int_masked = 8925140 22 22
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_hot_reset_entry_exit_int_masked = 8925140 23 23
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_hot_reset_exit_int_masked = 8925140 24 24
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_dis_entry_exit_int_masked = 8925140 25 25
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_dis_idle_exit_int_masked = 8925140 26 26
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_disabled_exit_int_masked = 8925140 27 27
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_loopback_entry_exit_int_masked = 8925140 28 28
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_loopback_active_exit_int_masked = 8925140 29 29
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_loopback_exit_exit_int_masked = 8925140 30 30
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICM.cfg_loopback_exit_to_exit_int_masked = 8925140 31 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_detect_quite_exit_int = 8925144 0 0
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_pre_detect_quite_exit_int = 8925144 1 1
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_detect_active_exit_int = 8925144 2 2
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_detect_wait_exit_int = 8925144 3 3
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_poll_active_exit_int = 8925144 4 4
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_poll_comliance_exit_int = 8925144 5 5
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_poll_config_exit_int = 8925144 6 6
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_linkwd_start_exit_int = 8925144 7 7
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_linkwd_accept_exit_int = 8925144 8 8
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_lanenum_wait_exit_int = 8925144 9 9
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_lanenum_accept_exit_int = 8925144 10 10
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_complete_exit_int = 8925144 11 11
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_idle_exit_int = 8925144 12 12
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_l0_exit_int = 8925144 13 13
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_l0s_exit_int = 8925144 14 14
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_rcvry_lock_exit_int = 8925144 15 15
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_rcvry_rcvcfg_exit_int = 8925144 16 16
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_rcvry_idle_exit_int = 8925144 17 17
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_rcvry_speed_exit_int = 8925144 18 18
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_l123_send_eidle_exit_int = 8925144 19 19
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_l1_idle_exit_int = 8925144 20 20
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_l2_idle_exit_int = 8925144 21 21
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_l2_wake_exit_int = 8925144 22 22
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_hot_reset_entry_exit_int = 8925144 23 23
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_hot_reset_exit_int = 8925144 24 24
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_dis_entry_exit_int = 8925144 25 25
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_dis_idle_exit_int = 8925144 26 26
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_disabled_exit_int = 8925144 27 27
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_loopback_entry_exit_int = 8925144 28 28
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_loopback_active_exit_int = 8925144 29 29
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_loopback_exit_exit_int = 8925144 30 30
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.ICS.set_cfg_loopback_exit_to_exit_int = 8925144 31 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_detect_quite_exit_int = 8925148 0 0
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_pre_detect_quite_exit_int = 8925148 1 1
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_detect_active_exit_int = 8925148 2 2
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_detect_wait_exit_int = 8925148 3 3
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_poll_active_exit_int = 8925148 4 4
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_poll_comliance_exit_int = 8925148 5 5
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_poll_config_exit_int = 8925148 6 6
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_linkwd_start_exit_int = 8925148 7 7
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_linkwd_accept_exit_int = 8925148 8 8
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_lanenum_wait_exit_int = 8925148 9 9
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_lanenum_accept_exit_int = 8925148 10 10
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_complete_exit_int = 8925148 11 11
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_idle_exit_int = 8925148 12 12
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_l0_exit_int = 8925148 13 13
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_l0s_exit_int = 8925148 14 14
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_rcvry_lock_exit_int = 8925148 15 15
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_rcvry_rcvcfg_exit_int = 8925148 16 16
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_rcvry_idle_exit_int = 8925148 17 17
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_rcvry_speed_exit_int = 8925148 18 18
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_l123_send_eidle_exit_int = 8925148 19 19
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_l1_idle_exit_int = 8925148 20 20
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_l2_idle_exit_int = 8925148 21 21
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_l2_wake_exit_int = 8925148 22 22
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_hot_reset_entry_exit_int = 8925148 23 23
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_hot_reset_exit_int = 8925148 24 24
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_dis_entry_exit_int = 8925148 25 25
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_dis_idle_exit_int = 8925148 26 26
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_disabled_exit_int = 8925148 27 27
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_loopback_entry_exit_int = 8925148 28 28
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_loopback_active_exit_int = 8925148 29 29
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_loopback_exit_exit_int = 8925148 30 30
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMV.mask_cfg_loopback_exit_to_exit_int = 8925148 31 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_detect_quite_exit_int_set = 8925152 0 0
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_pre_detect_quite_exit_int_set = 8925152 1 1
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_detect_active_exit_int_set = 8925152 2 2
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_detect_wait_exit_int_set = 8925152 3 3
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_poll_active_exit_int_set = 8925152 4 4
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_poll_comliance_exit_int_set = 8925152 5 5
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_poll_config_exit_int_set = 8925152 6 6
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_linkwd_start_exit_int_set = 8925152 7 7
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_linkwd_accept_exit_int_set = 8925152 8 8
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_lanenum_wait_exit_int_set = 8925152 9 9
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_lanenum_accept_exit_int_set = 8925152 10 10
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_complete_exit_int_set = 8925152 11 11
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_idle_exit_int_set = 8925152 12 12
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_l0_exit_int_set = 8925152 13 13
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_l0s_exit_int_set = 8925152 14 14
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_rcvry_lock_exit_int_set = 8925152 15 15
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_rcvry_rcvcfg_exit_int_set = 8925152 16 16
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_rcvry_idle_exit_int_set = 8925152 17 17
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_rcvry_speed_exit_int_set = 8925152 18 18
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_l123_send_eidle_exit_int_set = 8925152 19 19
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_l1_idle_exit_int_set = 8925152 20 20
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_l2_idle_exit_int_set = 8925152 21 21
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_l2_wake_exit_int_set = 8925152 22 22
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_hot_reset_entry_exit_int_set = 8925152 23 23
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_hot_reset_exit_int_set = 8925152 24 24
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_dis_entry_exit_int_set = 8925152 25 25
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_dis_idle_exit_int_set = 8925152 26 26
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_disabled_exit_int_set = 8925152 27 27
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_loopback_entry_exit_int_set = 8925152 28 28
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_loopback_active_exit_int_set = 8925152 29 29
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_loopback_exit_exit_int_set = 8925152 30 30
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMS.mask_cfg_loopback_exit_to_exit_int_set = 8925152 31 31
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_detect_quite_exit_int_clr = 8925156 0 0
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_pre_detect_quite_exit_int_clr = 8925156 1 1
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_detect_active_exit_int_clr = 8925156 2 2
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_detect_wait_exit_int_clr = 8925156 3 3
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_poll_active_exit_int_clr = 8925156 4 4
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_poll_comliance_exit_int_clr = 8925156 5 5
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_poll_config_exit_int_clr = 8925156 6 6
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_linkwd_start_exit_int_clr = 8925156 7 7
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_linkwd_accept_exit_int_clr = 8925156 8 8
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_lanenum_wait_exit_int_clr = 8925156 9 9
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_lanenum_accept_exit_int_clr = 8925156 10 10
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_complete_exit_int_clr = 8925156 11 11
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_idle_exit_int_clr = 8925156 12 12
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_l0_exit_int_clr = 8925156 13 13
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_l0s_exit_int_clr = 8925156 14 14
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_rcvry_lock_exit_int_clr = 8925156 15 15
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_rcvry_rcvcfg_exit_int_clr = 8925156 16 16
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_rcvry_idle_exit_int_clr = 8925156 17 17
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_rcvry_speed_exit_int_clr = 8925156 18 18
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_l123_send_eidle_exit_int_clr = 8925156 19 19
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_l1_idle_exit_int_clr = 8925156 20 20
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_l2_idle_exit_int_clr = 8925156 21 21
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_l2_wake_exit_int_clr = 8925156 22 22
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_hot_reset_entry_exit_int_clr = 8925156 23 23
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_hot_reset_exit_int_clr = 8925156 24 24
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_dis_entry_exit_int_clr = 8925156 25 25
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_dis_idle_exit_int_clr = 8925156 26 26
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_disabled_exit_int_clr = 8925156 27 27
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_loopback_entry_exit_int_clr = 8925156 28 28
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_loopback_active_exit_int_clr = 8925156 29 29
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_loopback_exit_exit_int_clr = 8925156 30 30
PCIE.UNIT_ICR_PORT0_LTSSM_DBG_1.IMC.mask_cfg_loopback_exit_to_exit_int_clr = 8925156 31 31
PCIE_EXT = 8957952 0 1759
PCIE_EXT.SW_PORT0 = 8957952 0 415
PCIE_EXT.SW_PORT1 = 8958004 0 415
PCIE_EXT.SW_PORT2 = 8958056 0 383
PCIE_EXT.EP = 8958104 0 223
PCIE_EXT.PAL = 8958132 0 95
PCIE_EXT.EXT = 8958144 0 223
PCIE_EXT.SW_PORT0.SYN_SW_CTL = 8957952 0 415
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_LTR_CTL = 8957952 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_LTR_MAX_LATENCY = 8957956 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_LTR_MSG_LATENCY = 8957960 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_LTR_LATENCY = 8957964 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_PWR_BUDGET_CTL = 8957968 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_PWR_BUDGET_DATA_REG = 8957972 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_APP_ERR_REPORT_CTL = 8957976 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_APP_HDR_LOG_BYTE0 = 8957980 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_APP_HDR_LOG_BYTE1 = 8957984 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_APP_HDR_LOG_BYTE2 = 8957988 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_APP_HDR_LOG_BYTE3 = 8957992 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_CLKREQ = 8957996 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_LINK = 8958000 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_LTR_CTL.cfg_ltr_m_en = 8957952 0 0
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_LTR_CTL.app_ltr_msg_req = 8957952 1 1
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_LTR_CTL.app_ltr_msg_grant = 8957952 2 2
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_LTR_CTL.app_ltr_msg_func_num = 8957952 3 5
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_LTR_CTL.reserved.1654 = 8957952 6 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_LTR_MAX_LATENCY.cfg_ltr_max_latency = 8957956 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_LTR_MSG_LATENCY.app_ltr_msg_latency = 8957960 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_LTR_LATENCY.app_ltr_latency = 8957964 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_PWR_BUDGET_CTL.cfg_pwr_budget_func_num = 8957968 0 2
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_PWR_BUDGET_CTL.cfg_pwr_budget_data_sel_reg = 8957968 3 10
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_PWR_BUDGET_CTL.cfg_pwr_budget_sel = 8957968 11 11
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_PWR_BUDGET_CTL.reserved.1655 = 8957968 12 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_PWR_BUDGET_DATA_REG.cfg_pwr_budget_data = 8957972 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_APP_ERR_REPORT_CTL.app_hdr_valid = 8957976 0 0
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_APP_ERR_REPORT_CTL.app_err_bus = 8957976 1 12
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_APP_ERR_REPORT_CTL.app_err_advisory = 8957976 13 13
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_APP_ERR_REPORT_CTL.app_err_func_num = 8957976 14 16
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_APP_ERR_REPORT_CTL.reserved.1656 = 8957976 17 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_APP_HDR_LOG_BYTE0.app_hdr_log_byte0 = 8957980 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_APP_HDR_LOG_BYTE1.app_hdr_log_byte1 = 8957984 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_APP_HDR_LOG_BYTE2.app_hdr_log_byte2 = 8957988 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_APP_HDR_LOG_BYTE3.app_hdr_log_byte3 = 8957992 0 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_CLKREQ.aux_clk_active = 8957996 0 0
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_CLKREQ.app_clk_pm_en = 8957996 1 1
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_CLKREQ.l1_aux_clk_switch_core_clk_en = 8957996 2 2
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_CLKREQ.dis_l1_aspm_on_d3 = 8957996 3 3
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_CLKREQ.l23_bug_fix_en = 8957996 4 4
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_CLKREQ.l23_exit_upon_perst_en = 8957996 5 6
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_CLKREQ.exit_l1_on_port1_activity_en = 8957996 7 7
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_CLKREQ.exit_l1_on_mac_io_activity_en = 8957996 8 8
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_CLKREQ.exit_l1_on_mac_sw_activity_en = 8957996 9 9
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_CLKREQ.exit_l1_on_port1_activity_stretch_en = 8957996 10 10
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_CLKREQ.exit_l1_on_mac_io_activity_stretch_en = 8957996 11 11
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_CLKREQ.exit_l1_on_mac_sw_activity_stretch_en = 8957996 12 12
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_CLKREQ.reserved.1657 = 8957996 13 31
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_LINK.link_speed = 8958000 0 1
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_LINK.l1sub_state = 8958000 2 5
PCIE_EXT.SW_PORT0.SYN_SW_CTL.SW_PORT0_LINK.reserved.1658 = 8958000 6 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL = 8958004 0 415
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_LTR_CTL = 8958004 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_LTR_MAX_LATENCY = 8958008 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_LTR_MSG_LATENCY = 8958012 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_LTR_LATENCY = 8958016 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_PWR_BUDGET_CTL = 8958020 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_PWR_BUDGET_DATA_REG = 8958024 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_APP_ERR_REPORT_CTL = 8958028 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_APP_HDR_LOG_BYTE0 = 8958032 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_APP_HDR_LOG_BYTE1 = 8958036 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_APP_HDR_LOG_BYTE2 = 8958040 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_APP_HDR_LOG_BYTE3 = 8958044 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_CLKREQ = 8958048 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_LINK_SPEED = 8958052 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_LTR_CTL.cfg_ltr_m_en = 8958004 0 0
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_LTR_CTL.app_ltr_msg_req = 8958004 1 1
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_LTR_CTL.app_ltr_msg_grant = 8958004 2 2
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_LTR_CTL.app_ltr_msg_func_num = 8958004 3 5
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_LTR_CTL.reserved.1659 = 8958004 6 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_LTR_MAX_LATENCY.cfg_ltr_max_latency = 8958008 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_LTR_MSG_LATENCY.app_ltr_msg_latency = 8958012 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_LTR_LATENCY.app_ltr_latency = 8958016 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_PWR_BUDGET_CTL.cfg_pwr_budget_func_num = 8958020 0 2
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_PWR_BUDGET_CTL.cfg_pwr_budget_data_sel_reg = 8958020 3 10
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_PWR_BUDGET_CTL.cfg_pwr_budget_sel = 8958020 11 11
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_PWR_BUDGET_CTL.reserved.1660 = 8958020 12 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_PWR_BUDGET_DATA_REG.cfg_pwr_budget_data = 8958024 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_APP_ERR_REPORT_CTL.app_hdr_valid = 8958028 0 0
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_APP_ERR_REPORT_CTL.app_err_bus = 8958028 1 12
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_APP_ERR_REPORT_CTL.app_err_advisory = 8958028 13 13
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_APP_ERR_REPORT_CTL.app_err_func_num = 8958028 14 16
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_APP_ERR_REPORT_CTL.reserved.1661 = 8958028 17 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_APP_HDR_LOG_BYTE0.app_hdr_log_byte0 = 8958032 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_APP_HDR_LOG_BYTE1.app_hdr_log_byte1 = 8958036 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_APP_HDR_LOG_BYTE2.app_hdr_log_byte2 = 8958040 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_APP_HDR_LOG_BYTE3.app_hdr_log_byte3 = 8958044 0 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_CLKREQ.aux_clk_active = 8958048 0 0
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_CLKREQ.app_clk_pm_en = 8958048 1 1
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_CLKREQ.l1_aux_clk_switch_core_clk_en = 8958048 2 2
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_CLKREQ.dis_l1_aspm_on_d3 = 8958048 3 3
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_CLKREQ.l23_bug_fix_en = 8958048 4 4
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_CLKREQ.l23_exit_upon_perst_en = 8958048 5 6
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_CLKREQ.exit_l1_on_port0_activity_en = 8958048 7 7
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_CLKREQ.exit_l1_on_mac_io_activity_en = 8958048 8 8
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_CLKREQ.exit_l1_on_port0_activity_stretch_en = 8958048 9 9
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_CLKREQ.reserved.1662 = 8958048 10 31
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_LINK_SPEED.link_speed = 8958052 0 1
PCIE_EXT.SW_PORT1.SYN_SW_CTL.SW_PORT1_LINK_SPEED.reserved.1663 = 8958052 2 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL = 8958056 0 383
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_LTR_CTL = 8958056 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_LTR_MAX_LATENCY = 8958060 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_LTR_MSG_LATENCY = 8958064 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_LTR_LATENCY = 8958068 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_PWR_BUDGET_CTL = 8958072 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_PWR_BUDGET_DATA_REG = 8958076 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_APP_ERR_REPORT_CTL = 8958080 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_APP_HDR_LOG_BYTE0 = 8958084 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_APP_HDR_LOG_BYTE1 = 8958088 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_APP_HDR_LOG_BYTE2 = 8958092 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_APP_HDR_LOG_BYTE3 = 8958096 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_CLKREQ = 8958100 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_LTR_CTL.cfg_ltr_m_en = 8958056 0 0
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_LTR_CTL.app_ltr_msg_req = 8958056 1 1
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_LTR_CTL.app_ltr_msg_grant = 8958056 2 2
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_LTR_CTL.app_ltr_msg_func_num = 8958056 3 5
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_LTR_CTL.reserved.1664 = 8958056 6 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_LTR_MAX_LATENCY.cfg_ltr_max_latency = 8958060 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_LTR_MSG_LATENCY.app_ltr_msg_latency = 8958064 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_LTR_LATENCY.app_ltr_latency = 8958068 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_PWR_BUDGET_CTL.cfg_pwr_budget_func_num = 8958072 0 2
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_PWR_BUDGET_CTL.cfg_pwr_budget_data_sel_reg = 8958072 3 10
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_PWR_BUDGET_CTL.cfg_pwr_budget_sel = 8958072 11 11
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_PWR_BUDGET_CTL.reserved.1665 = 8958072 12 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_PWR_BUDGET_DATA_REG.cfg_pwr_budget_data = 8958076 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_APP_ERR_REPORT_CTL.app_hdr_valid = 8958080 0 0
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_APP_ERR_REPORT_CTL.app_err_bus = 8958080 1 12
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_APP_ERR_REPORT_CTL.app_err_advisory = 8958080 13 13
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_APP_ERR_REPORT_CTL.app_err_func_num = 8958080 14 16
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_APP_ERR_REPORT_CTL.reserved.1666 = 8958080 17 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_APP_HDR_LOG_BYTE0.app_hdr_log_byte0 = 8958084 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_APP_HDR_LOG_BYTE1.app_hdr_log_byte1 = 8958088 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_APP_HDR_LOG_BYTE2.app_hdr_log_byte2 = 8958092 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_APP_HDR_LOG_BYTE3.app_hdr_log_byte3 = 8958096 0 31
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_CLKREQ.aux_clk_active = 8958100 0 0
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_CLKREQ.app_clk_pm_en = 8958100 1 1
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_CLKREQ.dis_l1_aspm_on_d3 = 8958100 2 2
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_CLKREQ.l23_bug_fix_en = 8958100 3 3
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_CLKREQ.l23_exit_upon_perst_en = 8958100 4 5
PCIE_EXT.SW_PORT2.SYN_SW_CTL.SW_PORT2_CLKREQ.reserved.1667 = 8958100 6 31
PCIE_EXT.EP.EP_SYN_CTL = 8958104 0 223
PCIE_EXT.EP.EP_SYN_CTL.EP_LTR_CTL = 8958104 0 31
PCIE_EXT.EP.EP_SYN_CTL.EP_LTR_MAX_LATENCY = 8958108 0 31
PCIE_EXT.EP.EP_SYN_CTL.EP_LTR_MSG_LATENCY = 8958112 0 31
PCIE_EXT.EP.EP_SYN_CTL.EP_LTR_LATENCY = 8958116 0 31
PCIE_EXT.EP.EP_SYN_CTL.EP_PWR_BUDGET_CTL = 8958120 0 31
PCIE_EXT.EP.EP_SYN_CTL.EP_PWR_BUDGET_DATA_REG = 8958124 0 31
PCIE_EXT.EP.EP_SYN_CTL.EP_CLKREQ = 8958128 0 31
PCIE_EXT.EP.EP_SYN_CTL.EP_LTR_CTL.cfg_ltr_m_en = 8958104 0 0
PCIE_EXT.EP.EP_SYN_CTL.EP_LTR_CTL.app_ltr_msg_req = 8958104 1 1
PCIE_EXT.EP.EP_SYN_CTL.EP_LTR_CTL.app_ltr_msg_grant = 8958104 2 2
PCIE_EXT.EP.EP_SYN_CTL.EP_LTR_CTL.app_ltr_msg_func_num = 8958104 3 5
PCIE_EXT.EP.EP_SYN_CTL.EP_LTR_CTL.reserved.1668 = 8958104 6 31
PCIE_EXT.EP.EP_SYN_CTL.EP_LTR_MAX_LATENCY.cfg_ltr_max_latency = 8958108 0 31
PCIE_EXT.EP.EP_SYN_CTL.EP_LTR_MSG_LATENCY.app_ltr_msg_latency = 8958112 0 31
PCIE_EXT.EP.EP_SYN_CTL.EP_LTR_LATENCY.app_ltr_latency = 8958116 0 31
PCIE_EXT.EP.EP_SYN_CTL.EP_PWR_BUDGET_CTL.cfg_pwr_budget_func_num = 8958120 0 2
PCIE_EXT.EP.EP_SYN_CTL.EP_PWR_BUDGET_CTL.cfg_pwr_budget_data_sel_reg = 8958120 3 10
PCIE_EXT.EP.EP_SYN_CTL.EP_PWR_BUDGET_CTL.cfg_pwr_budget_sel = 8958120 11 11
PCIE_EXT.EP.EP_SYN_CTL.EP_PWR_BUDGET_CTL.reserved.1669 = 8958120 12 31
PCIE_EXT.EP.EP_SYN_CTL.EP_PWR_BUDGET_DATA_REG.cfg_pwr_budget_data = 8958124 0 31
PCIE_EXT.EP.EP_SYN_CTL.EP_CLKREQ.aux_clk_active = 8958128 0 0
PCIE_EXT.EP.EP_SYN_CTL.EP_CLKREQ.app_clk_pm_en = 8958128 1 1
PCIE_EXT.EP.EP_SYN_CTL.EP_CLKREQ.dis_l1_aspm_on_d3 = 8958128 2 2
PCIE_EXT.EP.EP_SYN_CTL.EP_CLKREQ.l23_bug_fix_en = 8958128 3 3
PCIE_EXT.EP.EP_SYN_CTL.EP_CLKREQ.l23_exit_upon_perst_en = 8958128 4 5
PCIE_EXT.EP.EP_SYN_CTL.EP_CLKREQ.l1_aux_clk_switch_core_clk_en = 8958128 6 6
PCIE_EXT.EP.EP_SYN_CTL.EP_CLKREQ.exit_l1_on_mac_sw_activity_en = 8958128 7 7
PCIE_EXT.EP.EP_SYN_CTL.EP_CLKREQ.reserved.1670 = 8958128 8 31
PCIE_EXT.PAL.PAL_CLKREQ = 8958132 0 31
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES = 8958136 0 31
PCIE_EXT.PAL.PAL_WAKE = 8958140 0 31
PCIE_EXT.PAL.PAL_CLKREQ.l1_clkreq_en = 8958132 0 0
PCIE_EXT.PAL.PAL_CLKREQ.sw_auxclk_sel_en = 8958132 1 1
PCIE_EXT.PAL.PAL_CLKREQ.clkreq_snps_en = 8958132 2 2
PCIE_EXT.PAL.PAL_CLKREQ.clkreq_deassertion_delay_l1 = 8958132 3 6
PCIE_EXT.PAL.PAL_CLKREQ.clkreq_deassertion_delay_l23 = 8958132 7 10
PCIE_EXT.PAL.PAL_CLKREQ.ep_auxclk_sel_en = 8958132 11 11
PCIE_EXT.PAL.PAL_CLKREQ.reserved.1671 = 8958132 12 31
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.msi_cap_enable_shadow2 = 8958136 0 0
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.msi_cap_enable_shadow3 = 8958136 1 1
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.msi_cap_enable_shadow4 = 8958136 2 2
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.slot_cap_enable_shadow2 = 8958136 3 3
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.slot_cap_enable_shadow3 = 8958136 4 4
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.slot_cap_enable_shadow4 = 8958136 5 5
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.aer_cap_enable_0 = 8958136 6 6
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.aer_cap_enable_1 = 8958136 7 7
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.aer_cap_enable_2 = 8958136 8 8
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.aer_cap_enable_ep = 8958136 9 9
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.aer_cap_enable_shadow2 = 8958136 10 10
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.aer_cap_enable_shadow3 = 8958136 11 11
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.aer_cap_enable_shadow4 = 8958136 12 12
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.ltr_cap_enable_0 = 8958136 13 13
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.ltr_cap_enable_1 = 8958136 14 14
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.ltr_cap_enable_2 = 8958136 15 15
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.ltr_cap_enable_ep = 8958136 16 16
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.ltr_cap_enable_shadow2 = 8958136 17 17
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.ltr_cap_enable_shadow3 = 8958136 18 18
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.ltr_cap_enable_shadow4 = 8958136 19 19
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.l1sub_cap_enable_0 = 8958136 20 20
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.l1sub_cap_enable_1 = 8958136 21 21
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.l1sub_cap_enable_2 = 8958136 22 22
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.l1sub_cap_enable_ep = 8958136 23 23
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.l1sub_cap_enable_shadow2 = 8958136 24 24
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.l1sub_cap_enable_shadow3 = 8958136 25 25
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.l1sub_cap_enable_shadow4 = 8958136 26 26
PCIE_EXT.PAL.CORE_CONFIG_CAPABILITIES.reserved.1672 = 8958136 27 31
PCIE_EXT.PAL.PAL_WAKE.wake_topology = 8958140 0 2
PCIE_EXT.PAL.PAL_WAKE.reserved.1673 = 8958140 3 31
PCIE_EXT.EXT.PCIE_EXT_PCIE_EXT_EP_DEBUG_0 = 8958144 0 31
PCIE_EXT.EXT.PCIE_EXT_PCIE_EXT_EXT_1 = 8958148 0 31
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_CTL = 8958152 0 31
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_STATUS = 8958156 0 31
PCIE_EXT.EXT.PCIE_EXT_EXT_PCIE_CLK_0_DBG = 8958160 0 31
PCIE_EXT.EXT.PCIE_EXT_EXT_PCIE_CLK_1_DBG = 8958164 0 31
PCIE_EXT.EXT.PCIE_EXT_EXT_AUX_CLK_SEL_DBG = 8958168 0 31
PCIE_EXT.EXT.PCIE_EXT_PCIE_EXT_EP_DEBUG_0.ep_link_speed = 8958144 0 1
PCIE_EXT.EXT.PCIE_EXT_PCIE_EXT_EP_DEBUG_0.ep_l1sub_state = 8958144 2 5
PCIE_EXT.EXT.PCIE_EXT_PCIE_EXT_EP_DEBUG_0.ep_pm_status = 8958144 6 6
PCIE_EXT.EXT.PCIE_EXT_PCIE_EXT_EP_DEBUG_0.ep_pm_linkst_in_l1sub = 8958144 7 7
PCIE_EXT.EXT.PCIE_EXT_PCIE_EXT_EP_DEBUG_0.ep_pm_linkst_in_l1 = 8958144 8 8
PCIE_EXT.EXT.PCIE_EXT_PCIE_EXT_EP_DEBUG_0.ep_pm_linkst_in_l0s = 8958144 9 9
PCIE_EXT.EXT.PCIE_EXT_PCIE_EXT_EP_DEBUG_0.ep_pm_linkst_in_l2 = 8958144 10 10
PCIE_EXT.EXT.PCIE_EXT_PCIE_EXT_EP_DEBUG_0.reserved.1674 = 8958144 11 31
PCIE_EXT.EXT.PCIE_EXT_PCIE_EXT_EXT_1.rev_id_lsb_xor_default = 8958148 0 0
PCIE_EXT.EXT.PCIE_EXT_PCIE_EXT_EXT_1.cfg_sw_ltssm_disable_exit_fix_cb = 8958148 1 1
PCIE_EXT.EXT.PCIE_EXT_PCIE_EXT_EXT_1.cfg_ep_appear_in_icr = 8958148 2 2
PCIE_EXT.EXT.PCIE_EXT_PCIE_EXT_EXT_1.reserved.1675 = 8958148 3 31
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_CTL.l1_clkreq_1_en = 8958152 0 0
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_CTL.pal_phy_clk_req_1_mux = 8958152 1 1
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_CTL.clkreq_1_snps_en = 8958152 2 2
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_CTL.clkreq_1_deassertion_delay_l1 = 8958152 3 6
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_CTL.clkreq_1_deassertion_delay_l23 = 8958152 7 10
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_CTL.pal_pcs_clkreq_1_assert = 8958152 11 11
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_CTL.pal_pcs_clkreq_1_deassert = 8958152 12 12
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_CTL.pal_clk_req_1_assert = 8958152 13 13
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_CTL.pal_clk_req_1_deassert = 8958152 14 14
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_CTL.clkreq_0_only_active = 8958152 15 15
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_CTL.clkreq_wired_or_and_select = 8958152 16 16
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_CTL.clkreq_0_ovrd_en = 8958152 17 17
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_CTL.clkreq_0_ovrd_value = 8958152 18 18
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_CTL.clkreq_1_ovrd_en = 8958152 19 19
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_CTL.clkreq_1_ovrd_value = 8958152 20 20
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_CTL.shared_clkreq_internal_delay = 8958152 21 25
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_CTL.reserved.1676 = 8958152 26 31
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_STATUS.port0_l1sub_state = 8958156 0 3
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_STATUS.port1_l1sub_state = 8958156 4 7
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_STATUS.pcie_clkreq_n = 8958156 8 8
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_STATUS.pcie_clkreq_0_n = 8958156 9 9
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_STATUS.pcie_clkreq_1_n = 8958156 10 10
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_STATUS.clkreq_in_n = 8958156 11 11
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_STATUS.clkreq_in_1_n = 8958156 12 12
PCIE_EXT.EXT.PCIE_EXT_EXT_CLKREQ_STATUS.reserved.1677 = 8958156 13 31
PCIE_EXT.EXT.PCIE_EXT_EXT_PCIE_CLK_0_DBG.debug_bus_car_pcie_clk_0 = 8958160 0 31
PCIE_EXT.EXT.PCIE_EXT_EXT_PCIE_CLK_1_DBG.debug_bus_car_pcie_clk_1 = 8958164 0 31
PCIE_EXT.EXT.PCIE_EXT_EXT_AUX_CLK_SEL_DBG.debug_bus_aux_clk_sel = 8958168 0 31
PHY_RX = 8925184 0 32223
PHY_RX.PHY_RX_CLOCKS_RESETS = 8925184 0 127
PHY_RX.PHY_RX_MANAGE = 8925200 0 1151
PHY_RX.PHY_FDE_TXEVM_SHIFT = 8925344 0 511
PHY_RX.PHY_PLCP_HEADER = 8925408 0 191
PHY_RX.PHY_DECIMATOR_COEFF = 8925432 0 415
PHY_RX.PHY_INA_PARAMETERS = 8925484 0 2143
PHY_RX.AGC_TABLE = 8925752 0 2047
PHY_RX.PHY_FREQ_COEFFS = 8926008 0 735
PHY_RX.FIR_COEFFS = 8926100 0 3967
PHY_RX.PHY_RX_CALIB = 8926596 0 127
PHY_RX.PHY_RX_RECORDING = 8926612 0 287
PHY_RX.PHY_INFO_CNTRL = 8926648 0 31
PHY_RX.PHY_INFO_SET0 = 8926652 0 639
PHY_RX.PHY_INFO_SET1 = 8926732 0 639
PHY_RX.PHY_INFO_SET2 = 8926812 0 639
PHY_RX.PHY_ICR = 8926892 0 223
PHY_RX.PHY_RX_OBSERVE = 8926920 0 3615
PHY_RX.PHY_RX_TRIGGERS = 8927372 0 255
PHY_RX.PHY_RX_STATISTICS = 8927404 0 2847
PHY_RX.PHY_RX_MAC_BER = 8927760 0 351
PHY_RX.OFDM_TRACK = 8927804 0 287
PHY_RX.RXSS_CFG = 8927840 0 63
PHY_RX.PHY_RX_APU = 8927848 0 223
PHY_RX.PHY_RX_INDICATORS = 8927876 0 1023
PHY_RX.PHY_RX_SPARES = 8928004 0 191
PHY_RX.PHY_RX_BRP = 8928028 0 799
PHY_RX.PHY_RX_CSTEP = 8928128 0 127
PHY_RX.PHY_RX_HEADER_MATCH = 8928144 0 127
PHY_RX.PHY_RX_BRP_INDICATORS = 8928160 0 479
PHY_RX.PHY_RX_CSTEP_INDICATORS = 8928220 0 191
PHY_RX.PHY_RX_DC_ONLINE_CAL = 8928244 0 351
PHY_RX.PHY_RX_READ_AGC_TABLE = 8928288 0 2047
PHY_RX.PHY_RX_FLT_POSDET_DELAY = 8928544 0 63
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL = 8928552 0 447
PHY_RX.PHY_RX_POWER_OPT = 8928608 0 31
PHY_RX.PHY_RX_PREDET_FIR_SET = 8928612 0 127
PHY_RX.PHY_RX_LDPC_OPT = 8928628 0 1791
PHY_RX.PHY_RX_FFT_CONFIG = 8928852 0 255
PHY_RX.PHY_RX_RAM_CONFIG = 8928884 0 127
PHY_RX.PHY_FLATNESS_FILTER = 8928900 0 1503
PHY_RX.POWER_DEBUG = 8929088 0 671
PHY_RX.PHY_RX_ENERGY_CALC = 8929172 0 319
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_AFE_ADC_SYNC_RESET = 8925184 0 31
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_AFE_DAC_SYNC_RESET = 8925188 0 31
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_RX_CLOCK_FORCE = 8925192 0 31
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_RX_AFE_CLK_RST_EN = 8925196 0 31
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_AFE_ADC_SYNC_RESET.afe_adc_sync_reset = 8925184 0 0
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_AFE_ADC_SYNC_RESET.afe_adc_phy_master = 8925184 1 1
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_AFE_ADC_SYNC_RESET.afe_car_reset = 8925184 2 2
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_AFE_ADC_SYNC_RESET.afe_car_master = 8925184 3 3
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_AFE_ADC_SYNC_RESET.reserved.1678 = 8925184 4 31
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_AFE_DAC_SYNC_RESET.afe_dac_sync_reset = 8925188 0 0
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_AFE_DAC_SYNC_RESET.afe_dac_phy_master = 8925188 1 1
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_AFE_DAC_SYNC_RESET.reserved.1679 = 8925188 2 31
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_RX_CLOCK_FORCE.fe_clk_force = 8925192 0 0
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_RX_CLOCK_FORCE.ina_clk_force = 8925192 1 1
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_RX_CLOCK_FORCE.rx_td_clk_force = 8925192 2 2
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_RX_CLOCK_FORCE.rx_fd_clk_force = 8925192 3 3
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_RX_CLOCK_FORCE.fft_clk_force = 8925192 4 4
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_RX_CLOCK_FORCE.ldpc_clk_force = 8925192 5 5
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_RX_CLOCK_FORCE.reserved.1680 = 8925192 6 31
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_RX_AFE_CLK_RST_EN.afe_clk_rst_en = 8925196 0 0
PHY_RX.PHY_RX_CLOCKS_RESETS.PHY_RX_AFE_CLK_RST_EN.reserved.1681 = 8925196 1 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_EN = 8925200 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_SILENCE_DURATION = 8925204 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_PREAMBLE_SYMBOLS = 8925208 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_PHASOR_CTL = 8925212 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_FREQ_RATIO = 8925216 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_TIME_DRIFT_POLARITY = 8925220 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_COEFFS_INIT_SET = 8925224 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_CP_ALPHA = 8925228 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_CP_ALPHA_FIRST = 8925232 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_CP_LLR_FACTOR = 8925236 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_OUTPUT_MANIP = 8925240 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_FDE_CNTRL = 8925244 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_MAXITER = 8925248 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_NORM_CNTRL = 8925252 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_AGC_FORCE = 8925256 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_DESCRAMBLER = 8925260 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_BUFFER = 8925264 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_CAL_MODE = 8925268 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_PHY_RX_PHY_RX_MANAGE_17 = 8925272 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_ON_AIR_OFFSET = 8925276 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_RAKE_NUM_TAPS_DP = 8925280 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_RAKE_NUM_TAPS_CP = 8925284 0 31
PHY_RX.PHY_RX_MANAGE.RX_RESERVED_0 = 8925288 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_GAIN_CALC_OFFSET = 8925292 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_SILENCE_NOISE_DURATION = 8925296 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_RSSI_FDBK_OFFSET = 8925300 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_RIFS_EN = 8925304 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_RIFS_END_DURATION = 8925308 0 31
PHY_RX.PHY_RX_MANAGE.RX_RESERVED_1 = 8925312 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_BRP_SUPPORT = 8925316 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_RSSI_FDBK_FORCE = 8925320 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_COUNT = 8925324 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_MCS1_2_3_4 = 8925328 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_MCS6_7_8_10 = 8925332 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_MCS11_12_18_19 = 8925336 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_MCS20 = 8925340 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_EN.rx_en = 8925200 0 0
PHY_RX.PHY_RX_MANAGE.PHY_RX_EN.rx_lpbk_afe_if_en = 8925200 1 1
PHY_RX.PHY_RX_MANAGE.PHY_RX_EN.rx_phy_self = 8925200 2 2
PHY_RX.PHY_RX_MANAGE.PHY_RX_EN.rx_cal_active = 8925200 3 3
PHY_RX.PHY_RX_MANAGE.PHY_RX_EN.rx_lpbk_dig_en = 8925200 4 4
PHY_RX.PHY_RX_MANAGE.PHY_RX_EN.adc_dac_lpbk_en = 8925200 5 5
PHY_RX.PHY_RX_MANAGE.PHY_RX_EN.reserved.1682 = 8925200 6 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_SILENCE_DURATION.silence_duration = 8925204 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_PREAMBLE_SYMBOLS.preamble_symbols_dp = 8925208 0 15
PHY_RX.PHY_RX_MANAGE.PHY_RX_PREAMBLE_SYMBOLS.preamble_symbols_cp = 8925208 16 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_PHASOR_CTL.rx_pi_bypass = 8925212 0 0
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_PHASOR_CTL.rx_track_timedrift_bypass = 8925212 1 1
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_PHASOR_CTL.rx_phasor_eof_reset = 8925212 2 2
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_PHASOR_CTL.rx_track_phasedrift_bypass = 8925212 3 3
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_PHASOR_CTL.rx_phasor_bypass = 8925212 4 4
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_PHASOR_CTL.rx_fract_select_bypass = 8925212 5 5
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_PHASOR_CTL.reserved.1683 = 8925212 6 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_FREQ_RATIO.rx_freq_ratio = 8925216 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_TIME_DRIFT_POLARITY.time_drift_polarity_sc_cp = 8925220 0 0
PHY_RX.PHY_RX_MANAGE.PHY_RX_TIME_DRIFT_POLARITY.time_drift_polarity_ofdm = 8925220 1 1
PHY_RX.PHY_RX_MANAGE.PHY_RX_TIME_DRIFT_POLARITY.reserved.1684 = 8925220 2 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_COEFFS_INIT_SET.fir_coeffs_set_init0 = 8925224 0 4
PHY_RX.PHY_RX_MANAGE.PHY_RX_COEFFS_INIT_SET.fir_coeffs_set_init1 = 8925224 5 9
PHY_RX.PHY_RX_MANAGE.PHY_RX_COEFFS_INIT_SET.fir_coeffs_set_init2 = 8925224 10 14
PHY_RX.PHY_RX_MANAGE.PHY_RX_COEFFS_INIT_SET.rx_fir_coeffs_set_eof_reset = 8925224 15 15
PHY_RX.PHY_RX_MANAGE.PHY_RX_COEFFS_INIT_SET.reserved.1685 = 8925224 16 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_CP_ALPHA.cp_alpha_filter = 8925228 0 4
PHY_RX.PHY_RX_MANAGE.PHY_RX_CP_ALPHA.cp_alpha_phasor = 8925228 5 9
PHY_RX.PHY_RX_MANAGE.PHY_RX_CP_ALPHA.reserved.1686 = 8925228 10 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_CP_ALPHA_FIRST.cp_alpha_filter_first = 8925232 0 4
PHY_RX.PHY_RX_MANAGE.PHY_RX_CP_ALPHA_FIRST.cp_alpha_phasor_first = 8925232 5 9
PHY_RX.PHY_RX_MANAGE.PHY_RX_CP_ALPHA_FIRST.reserved.1687 = 8925232 10 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_CP_LLR_FACTOR.cp_llr_factor = 8925236 0 4
PHY_RX.PHY_RX_MANAGE.PHY_RX_CP_LLR_FACTOR.reserved.1688 = 8925236 5 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_OUTPUT_MANIP.rx_2chains_i = 8925240 0 0
PHY_RX.PHY_RX_MANAGE.PHY_RX_OUTPUT_MANIP.rx_2chains_q = 8925240 1 1
PHY_RX.PHY_RX_MANAGE.PHY_RX_OUTPUT_MANIP.rx_sign_inv = 8925240 2 2
PHY_RX.PHY_RX_MANAGE.PHY_RX_OUTPUT_MANIP.reserved.1689 = 8925240 3 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_FDE_CNTRL.fde_ofdm_evm = 8925244 0 2
PHY_RX.PHY_RX_MANAGE.PHY_RX_FDE_CNTRL.reserved.1690 = 8925244 3 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_MAXITER.rx_ldpc_data_max_iter = 8925248 0 7
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_MAXITER.rx_ldpc_header_max_iter = 8925248 8 15
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_MAXITER.rx_cp_max_iter = 8925248 16 23
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_MAXITER.reserved.1691 = 8925248 24 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_NORM_CNTRL.norm_corr_factor = 8925252 0 4
PHY_RX.PHY_RX_MANAGE.PHY_RX_NORM_CNTRL.norm_corr_factor_hdr = 8925252 5 9
PHY_RX.PHY_RX_MANAGE.PHY_RX_NORM_CNTRL.filt_coeff_alp = 8925252 10 12
PHY_RX.PHY_RX_MANAGE.PHY_RX_NORM_CNTRL.filt_coeff_sig = 8925252 13 15
PHY_RX.PHY_RX_MANAGE.PHY_RX_NORM_CNTRL.reserved.1692 = 8925252 16 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_AGC_FORCE.rx_agc_out_index_force = 8925256 0 14
PHY_RX.PHY_RX_MANAGE.PHY_RX_AGC_FORCE.rx_agc_out_index_force_en = 8925256 15 15
PHY_RX.PHY_RX_MANAGE.PHY_RX_AGC_FORCE.reserved.1693 = 8925256 16 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_DESCRAMBLER.descrambler_bypass = 8925260 0 0
PHY_RX.PHY_RX_MANAGE.PHY_RX_DESCRAMBLER.descrambler_seed = 8925260 1 7
PHY_RX.PHY_RX_MANAGE.PHY_RX_DESCRAMBLER.reserved.1694 = 8925260 8 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_BUFFER.fir_buffer_shift_set = 8925264 0 0
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_BUFFER.fir_buffer_shift_wrap = 8925264 1 1
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_BUFFER.fir_const_set = 8925264 2 2
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_BUFFER.reserved.1695 = 8925264 3 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_CAL_MODE.cal_mode_integ = 8925268 0 0
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_CAL_MODE.cal_mode_corr = 8925268 1 1
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_CAL_MODE.cal_corr_freq = 8925268 2 17
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_CAL_MODE.reserved.1696 = 8925268 18 27
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_CAL_MODE.cal_adc_data_sel = 8925268 28 28
PHY_RX.PHY_RX_MANAGE.PHY_RX_FIR_CAL_MODE.reserved.1697 = 8925268 29 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_PHY_RX_PHY_RX_MANAGE_17.cal_corr_length = 8925272 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_ON_AIR_OFFSET.on_air_offset = 8925276 0 9
PHY_RX.PHY_RX_MANAGE.PHY_RX_ON_AIR_OFFSET.on_air_offset_ofdm = 8925276 10 19
PHY_RX.PHY_RX_MANAGE.PHY_RX_ON_AIR_OFFSET.on_air_offset_cp = 8925276 20 29
PHY_RX.PHY_RX_MANAGE.PHY_RX_ON_AIR_OFFSET.reserved.1698 = 8925276 30 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_RAKE_NUM_TAPS_DP.rake_num_taps_dp = 8925280 0 3
PHY_RX.PHY_RX_MANAGE.PHY_RX_RAKE_NUM_TAPS_DP.reserved.1699 = 8925280 4 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_RAKE_NUM_TAPS_CP.rake_num_taps_cp = 8925284 0 3
PHY_RX.PHY_RX_MANAGE.PHY_RX_RAKE_NUM_TAPS_CP.reserved.1700 = 8925284 4 31
PHY_RX.PHY_RX_MANAGE.RX_RESERVED_0.reserved.1701 = 8925288 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_GAIN_CALC_OFFSET.gain_calc_offset = 8925292 0 5
PHY_RX.PHY_RX_MANAGE.PHY_RX_GAIN_CALC_OFFSET.reserved.1702 = 8925292 6 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_SILENCE_NOISE_DURATION.silence_noise_postframe_duration = 8925296 0 15
PHY_RX.PHY_RX_MANAGE.PHY_RX_SILENCE_NOISE_DURATION.reserved.1703 = 8925296 16 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_RSSI_FDBK_OFFSET.rssi_fdbk_calc_offset = 8925300 0 5
PHY_RX.PHY_RX_MANAGE.PHY_RX_RSSI_FDBK_OFFSET.reserved.1704 = 8925300 6 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_RIFS_EN.rifs_support = 8925304 0 0
PHY_RX.PHY_RX_MANAGE.PHY_RX_RIFS_EN.reserved.1705 = 8925304 1 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_RIFS_END_DURATION.rifs_end_duration = 8925308 0 31
PHY_RX.PHY_RX_MANAGE.RX_RESERVED_1.reserved.1706 = 8925312 0 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_BRP_SUPPORT.brp_support = 8925316 0 0
PHY_RX.PHY_RX_MANAGE.PHY_RX_BRP_SUPPORT.reserved.1707 = 8925316 1 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_RSSI_FDBK_FORCE.rssi_fdbk_force_value = 8925320 0 3
PHY_RX.PHY_RX_MANAGE.PHY_RX_RSSI_FDBK_FORCE.rssi_fdbk_force = 8925320 4 4
PHY_RX.PHY_RX_MANAGE.PHY_RX_RSSI_FDBK_FORCE.reserved.1708 = 8925320 5 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_COUNT.ldpc_last_cw_count = 8925324 0 7
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_COUNT.reserved.1709 = 8925324 8 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_MCS1_2_3_4.ldpc_max_iter_last_mcs1 = 8925328 0 7
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_MCS1_2_3_4.ldpc_max_iter_last_mcs2 = 8925328 8 15
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_MCS1_2_3_4.ldpc_max_iter_last_mcs3 = 8925328 16 23
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_MCS1_2_3_4.ldpc_max_iter_last_mcs4 = 8925328 24 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_MCS6_7_8_10.ldpc_max_iter_last_mcs6 = 8925332 0 7
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_MCS6_7_8_10.ldpc_max_iter_last_mcs7 = 8925332 8 15
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_MCS6_7_8_10.ldpc_max_iter_last_mcs8 = 8925332 16 23
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_MCS6_7_8_10.ldpc_max_iter_last_mcs10 = 8925332 24 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_MCS11_12_18_19.ldpc_max_iter_last_mcs11 = 8925336 0 7
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_MCS11_12_18_19.ldpc_max_iter_last_mcs12 = 8925336 8 15
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_MCS11_12_18_19.ldpc_max_iter_last_mcs18 = 8925336 16 23
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_MCS11_12_18_19.ldpc_max_iter_last_mcs19 = 8925336 24 31
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_MCS20.ldpc_max_iter_last_mcs20 = 8925340 0 7
PHY_RX.PHY_RX_MANAGE.PHY_RX_LDPC_ITER_LAST_MCS20.reserved.1710 = 8925340 8 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_0 = 8925344 0 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_1 = 8925348 0 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_2 = 8925352 0 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_3 = 8925356 0 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_4 = 8925360 0 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_5 = 8925364 0 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_6 = 8925368 0 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_7 = 8925372 0 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_8 = 8925376 0 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_9 = 8925380 0 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_10 = 8925384 0 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_11 = 8925388 0 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_12 = 8925392 0 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_13 = 8925396 0 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_14 = 8925400 0 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_15 = 8925404 0 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_0.fde_txevm_shift_0 = 8925344 0 2
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_0.reserved.1711 = 8925344 3 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_1.fde_txevm_shift_1 = 8925348 0 2
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_1.reserved.1712 = 8925348 3 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_2.fde_txevm_shift_2 = 8925352 0 2
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_2.reserved.1713 = 8925352 3 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_3.fde_txevm_shift_3 = 8925356 0 2
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_3.reserved.1714 = 8925356 3 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_4.fde_txevm_shift_4 = 8925360 0 2
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_4.reserved.1715 = 8925360 3 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_5.fde_txevm_shift_5 = 8925364 0 2
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_5.reserved.1716 = 8925364 3 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_6.fde_txevm_shift_6 = 8925368 0 2
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_6.reserved.1717 = 8925368 3 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_7.fde_txevm_shift_7 = 8925372 0 2
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_7.reserved.1718 = 8925372 3 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_8.fde_txevm_shift_8 = 8925376 0 2
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_8.reserved.1719 = 8925376 3 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_9.fde_txevm_shift_9 = 8925380 0 2
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_9.reserved.1720 = 8925380 3 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_10.fde_txevm_shift_10 = 8925384 0 2
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_10.reserved.1721 = 8925384 3 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_11.fde_txevm_shift_11 = 8925388 0 2
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_11.reserved.1722 = 8925388 3 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_12.fde_txevm_shift_12 = 8925392 0 2
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_12.reserved.1723 = 8925392 3 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_13.fde_txevm_shift_13 = 8925396 0 2
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_13.reserved.1724 = 8925396 3 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_14.fde_txevm_shift_14 = 8925400 0 2
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_14.reserved.1725 = 8925400 3 31
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_15.fde_txevm_shift_15 = 8925404 0 2
PHY_RX.PHY_FDE_TXEVM_SHIFT.PHY_RX_PHY_FDE_TXEVM_SHIFT_15.reserved.1726 = 8925404 3 31
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_EN = 8925408 0 31
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_0 = 8925412 0 31
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_1 = 8925416 0 31
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_OUT_0 = 8925420 0 31
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_OUT_1 = 8925424 0 31
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_CRC_OK = 8925428 0 31
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_EN.plcp_header_en = 8925408 0 0
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_EN.reserved.1727 = 8925408 1 31
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_0.plcp_mcs = 8925412 0 4
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_0.plcp_length = 8925412 5 22
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_0.plcp_train_length = 8925412 23 27
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_0.plcp_packet_type = 8925412 28 28
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_0.plcp_add_ppdu = 8925412 29 29
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_0.plcp_aggregation = 8925412 30 30
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_0.reserved.1728 = 8925412 31 31
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_1.plcp_beam_tr_req = 8925416 0 0
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_1.plcp_reserved = 8925416 1 9
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_1.reserved.1729 = 8925416 10 31
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_OUT_0.plcp_mcs_out = 8925420 0 4
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_OUT_0.plcp_length_out = 8925420 5 22
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_OUT_0.plcp_train_length_out = 8925420 23 27
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_OUT_0.plcp_packet_type_out = 8925420 28 28
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_OUT_0.plcp_add_ppdu_out = 8925420 29 29
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_OUT_0.plcp_aggregation_out = 8925420 30 30
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_OUT_0.reserved.1730 = 8925420 31 31
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_OUT_1.plcp_beam_tr_req_out = 8925424 0 0
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_OUT_1.plcp_reserved_out = 8925424 1 9
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_HEADER_OUT_1.reserved.1731 = 8925424 10 31
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_CRC_OK.plcp_crc_ok = 8925428 0 0
PHY_RX.PHY_PLCP_HEADER.PHY_RX_PLCP_CRC_OK.reserved.1732 = 8925428 1 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIM_MODE = 8925432 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_1 = 8925436 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_2 = 8925440 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_3 = 8925444 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_4 = 8925448 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_5 = 8925452 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_6 = 8925456 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_7 = 8925460 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_8 = 8925464 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_9 = 8925468 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_10 = 8925472 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_11 = 8925476 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_12 = 8925480 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIM_MODE.low_bw_decimation_mode = 8925432 0 2
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIM_MODE.reserved.1733 = 8925432 3 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_1.decim2_coeff_vec_low = 8925436 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_2.decim2_coeff_vec_hi = 8925440 0 23
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_2.reserved.1734 = 8925440 24 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_3.decim3_coeff_vec_low = 8925444 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_4.decim3_coeff_vec_hi = 8925448 0 23
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_4.reserved.1735 = 8925448 24 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_5.decim4_coeff_vec_low = 8925452 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_6.decim4_coeff_vec_hi = 8925456 0 23
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_6.reserved.1736 = 8925456 24 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_7.decim8_coeff_vec_low = 8925460 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_8.decim8_coeff_vec_hi = 8925464 0 23
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_8.reserved.1737 = 8925464 24 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_9.decim16_coeff_vec_low = 8925468 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_10.decim16_coeff_vec_hi = 8925472 0 23
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_10.reserved.1738 = 8925472 24 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_11.decim48_coeff_vec_low = 8925476 0 31
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_12.decim48_coeff_vec_hi = 8925480 0 23
PHY_RX.PHY_DECIMATOR_COEFF.PHY_RX_DECIMATOR_COEFF_12.reserved.1739 = 8925480 24 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_START = 8925484 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_ADC_TRANSITION_TIME = 8925488 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_ADC_INA_TRANSITION_TIME = 8925492 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_MAX = 8925496 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SHORT_RSSI_DIFF_TH = 8925500 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SHORT_RSSI_DIFF_LAG = 8925504 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DP_DET_TH = 8925508 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CP_DET_TH = 8925512 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AD_DET_TH = 8925516 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DET_EN = 8925520 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_BYPASS = 8925524 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_AD_MODE_STRICT = 8925528 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DP_DET_MIN_RSSI_TH = 8925532 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CP_DET_MIN_RSSI_TH = 8925536 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_XCOR_SFD_SC_UV = 8925540 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_FAST_ACQ_XCOR_SFD_TH = 8925544 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_FAST_ACQ_XCOR_SFD_TH_OFDM = 8925548 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_START_DP = 8925552 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_START_CP = 8925556 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_START_FAST = 8925560 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_MA_LENGTH_DP = 8925564 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_MA_LENGTH_CP = 8925568 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_PRECURSOR_DP = 8925572 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_PRECURSOR_CP = 8925576 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CHEST_RMS_TH_FACT_HSNR = 8925580 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CHEST_RMS_TH_FACT_LSNR = 8925584 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CHEST_RMS_USE_TH = 8925588 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CHEST_RMS_CLOCK = 8925592 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CHEST_SC_UVUV = 8925596 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_TARGET_RSSI = 8925600 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DGC_TARGET_RSSI = 8925604 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DP_DET_TH_HIGH_SNR = 8925608 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CP_DET_TH_HIGH_SNR = 8925612 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AD_DET_TH_HIGH_SNR = 8925616 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_XCOR_SFD_TH_DP_SC = 8925620 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_XCOR_SFD_TH_DP_OFDM = 8925624 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_XCOR_SFD_TH_CP = 8925628 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_TH_HIGH = 8925632 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_TH_VERY_HIGH = 8925636 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_TH_LOW = 8925640 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_GAIN_ARRAY = 8925644 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_NEXT_STATE_UP = 8925648 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_NEXT_STATE_DOWN = 8925652 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_RSSI_VALID_TIME_DOWN = 8925656 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_FINAL_AGC_BYPASS = 8925660 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_RSSI_UP_AVG_DUR_LOG = 8925664 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_RSSI_DOWN_AVG_DUR_LOG = 8925668 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_RSSI_FINAL_AVG_DUR_LOG = 8925672 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_FA_TIMEOUT = 8925676 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_FA_RSSI_TH = 8925680 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SFD_RANGE_BW_DP = 8925684 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SFD_RANGE_BW_CP = 8925688 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SFD_RANGE_FW_DP = 8925692 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SFD_RANGE_FW_CP = 8925696 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_COARSE_FE_DEL_HIGH_SNR = 8925700 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_COARSE_FE_DEL_DP = 8925704 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_COARSE_FE_DEL_CP = 8925708 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_NOISE_CORR = 8925712 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_HIGH_SNR_DGC = 8925716 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CW_REJECT = 8925720 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CW_TH = 8925724 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CW_TH_HIGH_SNR = 8925728 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CW_INP_SEL = 8925732 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CW_AVG = 8925736 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_PRECURSOR = 8925740 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SFD_BUFFER_RESET = 8925744 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DGC_FORCE = 8925748 0 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_START.ina_agc_start = 8925484 0 5
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_START.reserved.1740 = 8925484 6 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_ADC_TRANSITION_TIME.ina_agc_adc_transition_time = 8925488 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_ADC_TRANSITION_TIME.reserved.1741 = 8925488 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_ADC_INA_TRANSITION_TIME.ina_adc_ina_transition_time = 8925492 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_ADC_INA_TRANSITION_TIME.reserved.1742 = 8925492 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_MAX.ina_agc_max = 8925496 0 5
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_MAX.reserved.1743 = 8925496 6 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SHORT_RSSI_DIFF_TH.ina_short_rssi_diff_th = 8925500 0 5
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SHORT_RSSI_DIFF_TH.reserved.1744 = 8925500 6 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SHORT_RSSI_DIFF_LAG.ina_short_rssi_diff_lag = 8925504 0 2
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SHORT_RSSI_DIFF_LAG.reserved.1745 = 8925504 3 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DP_DET_TH.ina_dp_det_th = 8925508 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DP_DET_TH.reserved.1746 = 8925508 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CP_DET_TH.ina_cp_det_th = 8925512 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CP_DET_TH.reserved.1747 = 8925512 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AD_DET_TH.ina_ad_det_th = 8925516 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AD_DET_TH.reserved.1748 = 8925516 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DET_EN.ina_det_en = 8925520 0 1
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DET_EN.reserved.1749 = 8925520 2 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_BYPASS.ina_frac_extrap = 8925524 0 0
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_BYPASS.ina_freqest_bypass = 8925524 1 1
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_BYPASS.reserved.1750 = 8925524 2 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_AD_MODE_STRICT.ina_ad_mode_strict = 8925528 0 0
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_AD_MODE_STRICT.reserved.1751 = 8925528 1 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DP_DET_MIN_RSSI_TH.ina_dp_det_min_rssi_th = 8925532 0 5
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DP_DET_MIN_RSSI_TH.reserved.1752 = 8925532 6 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CP_DET_MIN_RSSI_TH.ina_cp_det_min_rssi_th = 8925536 0 5
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CP_DET_MIN_RSSI_TH.reserved.1753 = 8925536 6 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_XCOR_SFD_SC_UV.ina_xcor_sfd_sc_uv = 8925540 0 1
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_XCOR_SFD_SC_UV.reserved.1754 = 8925540 2 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_FAST_ACQ_XCOR_SFD_TH.ina_fast_acq_xcor_sfd_th = 8925544 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_FAST_ACQ_XCOR_SFD_TH.reserved.1755 = 8925544 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_FAST_ACQ_XCOR_SFD_TH_OFDM.ina_fast_acq_xcor_sfd_th_ofdm = 8925548 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_FAST_ACQ_XCOR_SFD_TH_OFDM.reserved.1756 = 8925548 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_START_DP.ina_timesync_start_dp = 8925552 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_START_DP.reserved.1757 = 8925552 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_START_CP.ina_timesync_start_cp = 8925556 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_START_CP.reserved.1758 = 8925556 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_START_FAST.ina_timesync_start_fast = 8925560 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_START_FAST.reserved.1759 = 8925560 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_MA_LENGTH_DP.ina_timesync_ma_length_dp = 8925564 0 5
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_MA_LENGTH_DP.reserved.1760 = 8925564 6 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_MA_LENGTH_CP.ina_timesync_ma_length_cp = 8925568 0 5
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_MA_LENGTH_CP.reserved.1761 = 8925568 6 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_PRECURSOR_DP.ina_timesync_precursor_dp = 8925572 0 5
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_PRECURSOR_DP.reserved.1762 = 8925572 6 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_PRECURSOR_CP.ina_timesync_precursor_cp = 8925576 0 5
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_PRECURSOR_CP.reserved.1763 = 8925576 6 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CHEST_RMS_TH_FACT_HSNR.ina_ch_est_rms_th_factor_high_snr = 8925580 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CHEST_RMS_TH_FACT_HSNR.reserved.1764 = 8925580 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CHEST_RMS_TH_FACT_LSNR.ina_ch_est_rms_th_factor_low_snr = 8925584 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CHEST_RMS_TH_FACT_LSNR.reserved.1765 = 8925584 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CHEST_RMS_USE_TH.ina_ch_est_rms_use_th = 8925588 0 0
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CHEST_RMS_USE_TH.reserved.1766 = 8925588 1 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CHEST_RMS_CLOCK.ina_ch_est_rms_clock_sc = 8925592 0 2
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CHEST_RMS_CLOCK.ina_ch_est_rms_clock_ofdm = 8925592 3 6
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CHEST_RMS_CLOCK.reserved.1767 = 8925592 7 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CHEST_SC_UVUV.ina_ch_est_sc_uvuv = 8925596 0 1
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CHEST_SC_UVUV.reserved.1768 = 8925596 2 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_TARGET_RSSI.ina_agc_target_rssi = 8925600 0 5
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_TARGET_RSSI.reserved.1769 = 8925600 6 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DGC_TARGET_RSSI.ina_dgc_target_rssi = 8925604 0 5
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DGC_TARGET_RSSI.reserved.1770 = 8925604 6 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DP_DET_TH_HIGH_SNR.ina_dp_det_th_high_snr = 8925608 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DP_DET_TH_HIGH_SNR.reserved.1771 = 8925608 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CP_DET_TH_HIGH_SNR.ina_cp_det_th_high_snr = 8925612 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CP_DET_TH_HIGH_SNR.reserved.1772 = 8925612 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AD_DET_TH_HIGH_SNR.ina_ad_det_th_high_snr = 8925616 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AD_DET_TH_HIGH_SNR.reserved.1773 = 8925616 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_XCOR_SFD_TH_DP_SC.ina_xcor_sfd_th_dp_sc = 8925620 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_XCOR_SFD_TH_DP_SC.reserved.1774 = 8925620 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_XCOR_SFD_TH_DP_OFDM.ina_xcor_sfd_th_dp_ofdm = 8925624 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_XCOR_SFD_TH_DP_OFDM.reserved.1775 = 8925624 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_XCOR_SFD_TH_CP.ina_xcor_sfd_th_cp = 8925628 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_XCOR_SFD_TH_CP.reserved.1776 = 8925628 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_TH_HIGH.ina_agc_th_high0 = 8925632 0 5
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_TH_HIGH.ina_agc_th_high1 = 8925632 6 11
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_TH_HIGH.ina_agc_th_high2 = 8925632 12 17
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_TH_HIGH.ina_agc_th_high3 = 8925632 18 23
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_TH_HIGH.reserved.1777 = 8925632 24 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_TH_VERY_HIGH.ina_agc_th_very_high0 = 8925636 0 5
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_TH_VERY_HIGH.ina_agc_th_very_high1 = 8925636 6 11
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_TH_VERY_HIGH.ina_agc_th_very_high2 = 8925636 12 17
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_TH_VERY_HIGH.ina_agc_th_very_high3 = 8925636 18 23
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_TH_VERY_HIGH.reserved.1778 = 8925636 24 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_TH_LOW.ina_agc_th_low = 8925640 0 23
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_TH_LOW.reserved.1779 = 8925640 24 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_GAIN_ARRAY.ina_agc_gain_array = 8925644 0 23
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_GAIN_ARRAY.reserved.1780 = 8925644 24 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_NEXT_STATE_UP.ina_agc_next_state_up = 8925648 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_NEXT_STATE_UP.reserved.1781 = 8925648 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_NEXT_STATE_DOWN.ina_agc_next_state_down = 8925652 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_NEXT_STATE_DOWN.reserved.1782 = 8925652 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_RSSI_VALID_TIME_DOWN.ina_agc_rssi_valid_time_down = 8925656 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_RSSI_VALID_TIME_DOWN.reserved.1783 = 8925656 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_FINAL_AGC_BYPASS.ina_agc_final_agc_bypass = 8925660 0 1
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_AGC_FINAL_AGC_BYPASS.reserved.1784 = 8925660 2 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_RSSI_UP_AVG_DUR_LOG.ina_rssi_up_avg_dur_log = 8925664 0 2
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_RSSI_UP_AVG_DUR_LOG.reserved.1785 = 8925664 3 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_RSSI_DOWN_AVG_DUR_LOG.ina_rssi_down_avg_dur_log = 8925668 0 2
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_RSSI_DOWN_AVG_DUR_LOG.reserved.1786 = 8925668 3 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_RSSI_FINAL_AVG_DUR_LOG.ina_rssi_final_avg_dur_log = 8925672 0 2
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_RSSI_FINAL_AVG_DUR_LOG.reserved.1787 = 8925672 3 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_FA_TIMEOUT.ina_fa_timeout = 8925676 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_FA_TIMEOUT.reserved.1788 = 8925676 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_FA_RSSI_TH.ina_fa_rssi_th = 8925680 0 5
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_FA_RSSI_TH.reserved.1789 = 8925680 6 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SFD_RANGE_BW_DP.ina_sfd_range_bw_dp = 8925684 0 4
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SFD_RANGE_BW_DP.reserved.1790 = 8925684 5 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SFD_RANGE_BW_CP.ina_sfd_range_bw_cp = 8925688 0 4
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SFD_RANGE_BW_CP.reserved.1791 = 8925688 5 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SFD_RANGE_FW_DP.ina_sfd_range_fw_dp = 8925692 0 4
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SFD_RANGE_FW_DP.reserved.1792 = 8925692 5 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SFD_RANGE_FW_CP.ina_sfd_range_fw_cp = 8925696 0 4
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SFD_RANGE_FW_CP.reserved.1793 = 8925696 5 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_COARSE_FE_DEL_HIGH_SNR.ina_coarse_freq_est_delay_high_snr = 8925700 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_COARSE_FE_DEL_HIGH_SNR.reserved.1794 = 8925700 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_COARSE_FE_DEL_DP.ina_coarse_freq_est_delay_dp = 8925704 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_COARSE_FE_DEL_DP.reserved.1795 = 8925704 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_COARSE_FE_DEL_CP.ina_coarse_freq_est_delay_cp = 8925708 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_COARSE_FE_DEL_CP.reserved.1796 = 8925708 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_NOISE_CORR.ina_noise_var_correction_factor_sc = 8925712 0 5
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_NOISE_CORR.ina_noise_var_correction_factor_ofdm = 8925712 6 11
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_NOISE_CORR.reserved.1797 = 8925712 12 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_HIGH_SNR_DGC.ina_high_snr_ina_dgc = 8925716 0 0
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_HIGH_SNR_DGC.ina_high_snr_ina_dgc_rssi_th_very_low = 8925716 1 6
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_HIGH_SNR_DGC.ina_high_snr_ina_dgc_rssi_th_low = 8925716 7 12
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_HIGH_SNR_DGC.ina_high_snr_ina_dgc_rssi_th_high = 8925716 13 18
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_HIGH_SNR_DGC.reserved.1798 = 8925716 19 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CW_REJECT.ina_cw_reject_en = 8925720 0 0
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CW_REJECT.reserved.1799 = 8925720 1 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CW_TH.ina_cw_det_th = 8925724 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CW_TH.reserved.1800 = 8925724 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CW_TH_HIGH_SNR.ina_cw_det_th_high_snr = 8925728 0 7
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CW_TH_HIGH_SNR.reserved.1801 = 8925728 8 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CW_INP_SEL.ina_cw_input_sel = 8925732 0 1
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CW_INP_SEL.reserved.1802 = 8925732 2 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CW_AVG.ina_cw_avg = 8925736 0 1
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CW_AVG.ina_cw_avg_high_snr = 8925736 2 3
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_CW_AVG.reserved.1803 = 8925736 4 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_PRECURSOR.ina_timesync_precursor_ofdm_delta = 8925740 0 2
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_TIMESYNC_PRECURSOR.reserved.1804 = 8925740 3 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SFD_BUFFER_RESET.ina_sfd_buffer_reset_cp = 8925744 0 0
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SFD_BUFFER_RESET.ina_sfd_buffer_reset_dp = 8925744 1 1
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_SFD_BUFFER_RESET.reserved.1805 = 8925744 2 31
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DGC_FORCE.ina_dgc_bypass = 8925748 0 0
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DGC_FORCE.ina_dgc_force = 8925748 1 1
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DGC_FORCE.ina_dgc_force_val_db = 8925748 2 8
PHY_RX.PHY_INA_PARAMETERS.PHY_RX_INA_DGC_FORCE.reserved.1806 = 8925748 9 31
PHY_RX.AGC_TABLE.<0> = 8925752 0 31
PHY_RX.AGC_TABLE.<1> = 8925756 0 31
PHY_RX.AGC_TABLE.<2> = 8925760 0 31
PHY_RX.AGC_TABLE.<3> = 8925764 0 31
PHY_RX.AGC_TABLE.<4> = 8925768 0 31
PHY_RX.AGC_TABLE.<5> = 8925772 0 31
PHY_RX.AGC_TABLE.<6> = 8925776 0 31
PHY_RX.AGC_TABLE.<7> = 8925780 0 31
PHY_RX.AGC_TABLE.<8> = 8925784 0 31
PHY_RX.AGC_TABLE.<9> = 8925788 0 31
PHY_RX.AGC_TABLE.<10> = 8925792 0 31
PHY_RX.AGC_TABLE.<11> = 8925796 0 31
PHY_RX.AGC_TABLE.<12> = 8925800 0 31
PHY_RX.AGC_TABLE.<13> = 8925804 0 31
PHY_RX.AGC_TABLE.<14> = 8925808 0 31
PHY_RX.AGC_TABLE.<15> = 8925812 0 31
PHY_RX.AGC_TABLE.<16> = 8925816 0 31
PHY_RX.AGC_TABLE.<17> = 8925820 0 31
PHY_RX.AGC_TABLE.<18> = 8925824 0 31
PHY_RX.AGC_TABLE.<19> = 8925828 0 31
PHY_RX.AGC_TABLE.<20> = 8925832 0 31
PHY_RX.AGC_TABLE.<21> = 8925836 0 31
PHY_RX.AGC_TABLE.<22> = 8925840 0 31
PHY_RX.AGC_TABLE.<23> = 8925844 0 31
PHY_RX.AGC_TABLE.<24> = 8925848 0 31
PHY_RX.AGC_TABLE.<25> = 8925852 0 31
PHY_RX.AGC_TABLE.<26> = 8925856 0 31
PHY_RX.AGC_TABLE.<27> = 8925860 0 31
PHY_RX.AGC_TABLE.<28> = 8925864 0 31
PHY_RX.AGC_TABLE.<29> = 8925868 0 31
PHY_RX.AGC_TABLE.<30> = 8925872 0 31
PHY_RX.AGC_TABLE.<31> = 8925876 0 31
PHY_RX.AGC_TABLE.<32> = 8925880 0 31
PHY_RX.AGC_TABLE.<33> = 8925884 0 31
PHY_RX.AGC_TABLE.<34> = 8925888 0 31
PHY_RX.AGC_TABLE.<35> = 8925892 0 31
PHY_RX.AGC_TABLE.<36> = 8925896 0 31
PHY_RX.AGC_TABLE.<37> = 8925900 0 31
PHY_RX.AGC_TABLE.<38> = 8925904 0 31
PHY_RX.AGC_TABLE.<39> = 8925908 0 31
PHY_RX.AGC_TABLE.<40> = 8925912 0 31
PHY_RX.AGC_TABLE.<41> = 8925916 0 31
PHY_RX.AGC_TABLE.<42> = 8925920 0 31
PHY_RX.AGC_TABLE.<43> = 8925924 0 31
PHY_RX.AGC_TABLE.<44> = 8925928 0 31
PHY_RX.AGC_TABLE.<45> = 8925932 0 31
PHY_RX.AGC_TABLE.<46> = 8925936 0 31
PHY_RX.AGC_TABLE.<47> = 8925940 0 31
PHY_RX.AGC_TABLE.<48> = 8925944 0 31
PHY_RX.AGC_TABLE.<49> = 8925948 0 31
PHY_RX.AGC_TABLE.<50> = 8925952 0 31
PHY_RX.AGC_TABLE.<51> = 8925956 0 31
PHY_RX.AGC_TABLE.<52> = 8925960 0 31
PHY_RX.AGC_TABLE.<53> = 8925964 0 31
PHY_RX.AGC_TABLE.<54> = 8925968 0 31
PHY_RX.AGC_TABLE.<55> = 8925972 0 31
PHY_RX.AGC_TABLE.<56> = 8925976 0 31
PHY_RX.AGC_TABLE.<57> = 8925980 0 31
PHY_RX.AGC_TABLE.<58> = 8925984 0 31
PHY_RX.AGC_TABLE.<59> = 8925988 0 31
PHY_RX.AGC_TABLE.<60> = 8925992 0 31
PHY_RX.AGC_TABLE.<61> = 8925996 0 31
PHY_RX.AGC_TABLE.<62> = 8926000 0 31
PHY_RX.AGC_TABLE.<63> = 8926004 0 31
PHY_RX.AGC_TABLE.<0>.DC = 8925752 0 31
PHY_RX.AGC_TABLE.<0>.DC.dc = 8925752 0 7
PHY_RX.AGC_TABLE.<0>.DC.reserved.1807 = 8925752 8 31
PHY_RX.AGC_TABLE.<1>.DC = 8925756 0 31
PHY_RX.AGC_TABLE.<1>.DC.dc = 8925756 0 7
PHY_RX.AGC_TABLE.<1>.DC.reserved.1807 = 8925756 8 31
PHY_RX.AGC_TABLE.<2>.DC = 8925760 0 31
PHY_RX.AGC_TABLE.<2>.DC.dc = 8925760 0 7
PHY_RX.AGC_TABLE.<2>.DC.reserved.1807 = 8925760 8 31
PHY_RX.AGC_TABLE.<3>.DC = 8925764 0 31
PHY_RX.AGC_TABLE.<3>.DC.dc = 8925764 0 7
PHY_RX.AGC_TABLE.<3>.DC.reserved.1807 = 8925764 8 31
PHY_RX.AGC_TABLE.<4>.DC = 8925768 0 31
PHY_RX.AGC_TABLE.<4>.DC.dc = 8925768 0 7
PHY_RX.AGC_TABLE.<4>.DC.reserved.1807 = 8925768 8 31
PHY_RX.AGC_TABLE.<5>.DC = 8925772 0 31
PHY_RX.AGC_TABLE.<5>.DC.dc = 8925772 0 7
PHY_RX.AGC_TABLE.<5>.DC.reserved.1807 = 8925772 8 31
PHY_RX.AGC_TABLE.<6>.DC = 8925776 0 31
PHY_RX.AGC_TABLE.<6>.DC.dc = 8925776 0 7
PHY_RX.AGC_TABLE.<6>.DC.reserved.1807 = 8925776 8 31
PHY_RX.AGC_TABLE.<7>.DC = 8925780 0 31
PHY_RX.AGC_TABLE.<7>.DC.dc = 8925780 0 7
PHY_RX.AGC_TABLE.<7>.DC.reserved.1807 = 8925780 8 31
PHY_RX.AGC_TABLE.<8>.DC = 8925784 0 31
PHY_RX.AGC_TABLE.<8>.DC.dc = 8925784 0 7
PHY_RX.AGC_TABLE.<8>.DC.reserved.1807 = 8925784 8 31
PHY_RX.AGC_TABLE.<9>.DC = 8925788 0 31
PHY_RX.AGC_TABLE.<9>.DC.dc = 8925788 0 7
PHY_RX.AGC_TABLE.<9>.DC.reserved.1807 = 8925788 8 31
PHY_RX.AGC_TABLE.<10>.DC = 8925792 0 31
PHY_RX.AGC_TABLE.<10>.DC.dc = 8925792 0 7
PHY_RX.AGC_TABLE.<10>.DC.reserved.1807 = 8925792 8 31
PHY_RX.AGC_TABLE.<11>.DC = 8925796 0 31
PHY_RX.AGC_TABLE.<11>.DC.dc = 8925796 0 7
PHY_RX.AGC_TABLE.<11>.DC.reserved.1807 = 8925796 8 31
PHY_RX.AGC_TABLE.<12>.DC = 8925800 0 31
PHY_RX.AGC_TABLE.<12>.DC.dc = 8925800 0 7
PHY_RX.AGC_TABLE.<12>.DC.reserved.1807 = 8925800 8 31
PHY_RX.AGC_TABLE.<13>.DC = 8925804 0 31
PHY_RX.AGC_TABLE.<13>.DC.dc = 8925804 0 7
PHY_RX.AGC_TABLE.<13>.DC.reserved.1807 = 8925804 8 31
PHY_RX.AGC_TABLE.<14>.DC = 8925808 0 31
PHY_RX.AGC_TABLE.<14>.DC.dc = 8925808 0 7
PHY_RX.AGC_TABLE.<14>.DC.reserved.1807 = 8925808 8 31
PHY_RX.AGC_TABLE.<15>.DC = 8925812 0 31
PHY_RX.AGC_TABLE.<15>.DC.dc = 8925812 0 7
PHY_RX.AGC_TABLE.<15>.DC.reserved.1807 = 8925812 8 31
PHY_RX.AGC_TABLE.<16>.DC = 8925816 0 31
PHY_RX.AGC_TABLE.<16>.DC.dc = 8925816 0 7
PHY_RX.AGC_TABLE.<16>.DC.reserved.1807 = 8925816 8 31
PHY_RX.AGC_TABLE.<17>.DC = 8925820 0 31
PHY_RX.AGC_TABLE.<17>.DC.dc = 8925820 0 7
PHY_RX.AGC_TABLE.<17>.DC.reserved.1807 = 8925820 8 31
PHY_RX.AGC_TABLE.<18>.DC = 8925824 0 31
PHY_RX.AGC_TABLE.<18>.DC.dc = 8925824 0 7
PHY_RX.AGC_TABLE.<18>.DC.reserved.1807 = 8925824 8 31
PHY_RX.AGC_TABLE.<19>.DC = 8925828 0 31
PHY_RX.AGC_TABLE.<19>.DC.dc = 8925828 0 7
PHY_RX.AGC_TABLE.<19>.DC.reserved.1807 = 8925828 8 31
PHY_RX.AGC_TABLE.<20>.DC = 8925832 0 31
PHY_RX.AGC_TABLE.<20>.DC.dc = 8925832 0 7
PHY_RX.AGC_TABLE.<20>.DC.reserved.1807 = 8925832 8 31
PHY_RX.AGC_TABLE.<21>.DC = 8925836 0 31
PHY_RX.AGC_TABLE.<21>.DC.dc = 8925836 0 7
PHY_RX.AGC_TABLE.<21>.DC.reserved.1807 = 8925836 8 31
PHY_RX.AGC_TABLE.<22>.DC = 8925840 0 31
PHY_RX.AGC_TABLE.<22>.DC.dc = 8925840 0 7
PHY_RX.AGC_TABLE.<22>.DC.reserved.1807 = 8925840 8 31
PHY_RX.AGC_TABLE.<23>.DC = 8925844 0 31
PHY_RX.AGC_TABLE.<23>.DC.dc = 8925844 0 7
PHY_RX.AGC_TABLE.<23>.DC.reserved.1807 = 8925844 8 31
PHY_RX.AGC_TABLE.<24>.DC = 8925848 0 31
PHY_RX.AGC_TABLE.<24>.DC.dc = 8925848 0 7
PHY_RX.AGC_TABLE.<24>.DC.reserved.1807 = 8925848 8 31
PHY_RX.AGC_TABLE.<25>.DC = 8925852 0 31
PHY_RX.AGC_TABLE.<25>.DC.dc = 8925852 0 7
PHY_RX.AGC_TABLE.<25>.DC.reserved.1807 = 8925852 8 31
PHY_RX.AGC_TABLE.<26>.DC = 8925856 0 31
PHY_RX.AGC_TABLE.<26>.DC.dc = 8925856 0 7
PHY_RX.AGC_TABLE.<26>.DC.reserved.1807 = 8925856 8 31
PHY_RX.AGC_TABLE.<27>.DC = 8925860 0 31
PHY_RX.AGC_TABLE.<27>.DC.dc = 8925860 0 7
PHY_RX.AGC_TABLE.<27>.DC.reserved.1807 = 8925860 8 31
PHY_RX.AGC_TABLE.<28>.DC = 8925864 0 31
PHY_RX.AGC_TABLE.<28>.DC.dc = 8925864 0 7
PHY_RX.AGC_TABLE.<28>.DC.reserved.1807 = 8925864 8 31
PHY_RX.AGC_TABLE.<29>.DC = 8925868 0 31
PHY_RX.AGC_TABLE.<29>.DC.dc = 8925868 0 7
PHY_RX.AGC_TABLE.<29>.DC.reserved.1807 = 8925868 8 31
PHY_RX.AGC_TABLE.<30>.DC = 8925872 0 31
PHY_RX.AGC_TABLE.<30>.DC.dc = 8925872 0 7
PHY_RX.AGC_TABLE.<30>.DC.reserved.1807 = 8925872 8 31
PHY_RX.AGC_TABLE.<31>.DC = 8925876 0 31
PHY_RX.AGC_TABLE.<31>.DC.dc = 8925876 0 7
PHY_RX.AGC_TABLE.<31>.DC.reserved.1807 = 8925876 8 31
PHY_RX.AGC_TABLE.<32>.DC = 8925880 0 31
PHY_RX.AGC_TABLE.<32>.DC.dc = 8925880 0 7
PHY_RX.AGC_TABLE.<32>.DC.reserved.1807 = 8925880 8 31
PHY_RX.AGC_TABLE.<33>.DC = 8925884 0 31
PHY_RX.AGC_TABLE.<33>.DC.dc = 8925884 0 7
PHY_RX.AGC_TABLE.<33>.DC.reserved.1807 = 8925884 8 31
PHY_RX.AGC_TABLE.<34>.DC = 8925888 0 31
PHY_RX.AGC_TABLE.<34>.DC.dc = 8925888 0 7
PHY_RX.AGC_TABLE.<34>.DC.reserved.1807 = 8925888 8 31
PHY_RX.AGC_TABLE.<35>.DC = 8925892 0 31
PHY_RX.AGC_TABLE.<35>.DC.dc = 8925892 0 7
PHY_RX.AGC_TABLE.<35>.DC.reserved.1807 = 8925892 8 31
PHY_RX.AGC_TABLE.<36>.DC = 8925896 0 31
PHY_RX.AGC_TABLE.<36>.DC.dc = 8925896 0 7
PHY_RX.AGC_TABLE.<36>.DC.reserved.1807 = 8925896 8 31
PHY_RX.AGC_TABLE.<37>.DC = 8925900 0 31
PHY_RX.AGC_TABLE.<37>.DC.dc = 8925900 0 7
PHY_RX.AGC_TABLE.<37>.DC.reserved.1807 = 8925900 8 31
PHY_RX.AGC_TABLE.<38>.DC = 8925904 0 31
PHY_RX.AGC_TABLE.<38>.DC.dc = 8925904 0 7
PHY_RX.AGC_TABLE.<38>.DC.reserved.1807 = 8925904 8 31
PHY_RX.AGC_TABLE.<39>.DC = 8925908 0 31
PHY_RX.AGC_TABLE.<39>.DC.dc = 8925908 0 7
PHY_RX.AGC_TABLE.<39>.DC.reserved.1807 = 8925908 8 31
PHY_RX.AGC_TABLE.<40>.DC = 8925912 0 31
PHY_RX.AGC_TABLE.<40>.DC.dc = 8925912 0 7
PHY_RX.AGC_TABLE.<40>.DC.reserved.1807 = 8925912 8 31
PHY_RX.AGC_TABLE.<41>.DC = 8925916 0 31
PHY_RX.AGC_TABLE.<41>.DC.dc = 8925916 0 7
PHY_RX.AGC_TABLE.<41>.DC.reserved.1807 = 8925916 8 31
PHY_RX.AGC_TABLE.<42>.DC = 8925920 0 31
PHY_RX.AGC_TABLE.<42>.DC.dc = 8925920 0 7
PHY_RX.AGC_TABLE.<42>.DC.reserved.1807 = 8925920 8 31
PHY_RX.AGC_TABLE.<43>.DC = 8925924 0 31
PHY_RX.AGC_TABLE.<43>.DC.dc = 8925924 0 7
PHY_RX.AGC_TABLE.<43>.DC.reserved.1807 = 8925924 8 31
PHY_RX.AGC_TABLE.<44>.DC = 8925928 0 31
PHY_RX.AGC_TABLE.<44>.DC.dc = 8925928 0 7
PHY_RX.AGC_TABLE.<44>.DC.reserved.1807 = 8925928 8 31
PHY_RX.AGC_TABLE.<45>.DC = 8925932 0 31
PHY_RX.AGC_TABLE.<45>.DC.dc = 8925932 0 7
PHY_RX.AGC_TABLE.<45>.DC.reserved.1807 = 8925932 8 31
PHY_RX.AGC_TABLE.<46>.DC = 8925936 0 31
PHY_RX.AGC_TABLE.<46>.DC.dc = 8925936 0 7
PHY_RX.AGC_TABLE.<46>.DC.reserved.1807 = 8925936 8 31
PHY_RX.AGC_TABLE.<47>.DC = 8925940 0 31
PHY_RX.AGC_TABLE.<47>.DC.dc = 8925940 0 7
PHY_RX.AGC_TABLE.<47>.DC.reserved.1807 = 8925940 8 31
PHY_RX.AGC_TABLE.<48>.DC = 8925944 0 31
PHY_RX.AGC_TABLE.<48>.DC.dc = 8925944 0 7
PHY_RX.AGC_TABLE.<48>.DC.reserved.1807 = 8925944 8 31
PHY_RX.AGC_TABLE.<49>.DC = 8925948 0 31
PHY_RX.AGC_TABLE.<49>.DC.dc = 8925948 0 7
PHY_RX.AGC_TABLE.<49>.DC.reserved.1807 = 8925948 8 31
PHY_RX.AGC_TABLE.<50>.DC = 8925952 0 31
PHY_RX.AGC_TABLE.<50>.DC.dc = 8925952 0 7
PHY_RX.AGC_TABLE.<50>.DC.reserved.1807 = 8925952 8 31
PHY_RX.AGC_TABLE.<51>.DC = 8925956 0 31
PHY_RX.AGC_TABLE.<51>.DC.dc = 8925956 0 7
PHY_RX.AGC_TABLE.<51>.DC.reserved.1807 = 8925956 8 31
PHY_RX.AGC_TABLE.<52>.DC = 8925960 0 31
PHY_RX.AGC_TABLE.<52>.DC.dc = 8925960 0 7
PHY_RX.AGC_TABLE.<52>.DC.reserved.1807 = 8925960 8 31
PHY_RX.AGC_TABLE.<53>.DC = 8925964 0 31
PHY_RX.AGC_TABLE.<53>.DC.dc = 8925964 0 7
PHY_RX.AGC_TABLE.<53>.DC.reserved.1807 = 8925964 8 31
PHY_RX.AGC_TABLE.<54>.DC = 8925968 0 31
PHY_RX.AGC_TABLE.<54>.DC.dc = 8925968 0 7
PHY_RX.AGC_TABLE.<54>.DC.reserved.1807 = 8925968 8 31
PHY_RX.AGC_TABLE.<55>.DC = 8925972 0 31
PHY_RX.AGC_TABLE.<55>.DC.dc = 8925972 0 7
PHY_RX.AGC_TABLE.<55>.DC.reserved.1807 = 8925972 8 31
PHY_RX.AGC_TABLE.<56>.DC = 8925976 0 31
PHY_RX.AGC_TABLE.<56>.DC.dc = 8925976 0 7
PHY_RX.AGC_TABLE.<56>.DC.reserved.1807 = 8925976 8 31
PHY_RX.AGC_TABLE.<57>.DC = 8925980 0 31
PHY_RX.AGC_TABLE.<57>.DC.dc = 8925980 0 7
PHY_RX.AGC_TABLE.<57>.DC.reserved.1807 = 8925980 8 31
PHY_RX.AGC_TABLE.<58>.DC = 8925984 0 31
PHY_RX.AGC_TABLE.<58>.DC.dc = 8925984 0 7
PHY_RX.AGC_TABLE.<58>.DC.reserved.1807 = 8925984 8 31
PHY_RX.AGC_TABLE.<59>.DC = 8925988 0 31
PHY_RX.AGC_TABLE.<59>.DC.dc = 8925988 0 7
PHY_RX.AGC_TABLE.<59>.DC.reserved.1807 = 8925988 8 31
PHY_RX.AGC_TABLE.<60>.DC = 8925992 0 31
PHY_RX.AGC_TABLE.<60>.DC.dc = 8925992 0 7
PHY_RX.AGC_TABLE.<60>.DC.reserved.1807 = 8925992 8 31
PHY_RX.AGC_TABLE.<61>.DC = 8925996 0 31
PHY_RX.AGC_TABLE.<61>.DC.dc = 8925996 0 7
PHY_RX.AGC_TABLE.<61>.DC.reserved.1807 = 8925996 8 31
PHY_RX.AGC_TABLE.<62>.DC = 8926000 0 31
PHY_RX.AGC_TABLE.<62>.DC.dc = 8926000 0 7
PHY_RX.AGC_TABLE.<62>.DC.reserved.1807 = 8926000 8 31
PHY_RX.AGC_TABLE.<63>.DC = 8926004 0 31
PHY_RX.AGC_TABLE.<63>.DC.dc = 8926004 0 7
PHY_RX.AGC_TABLE.<63>.DC.reserved.1807 = 8926004 8 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_0 = 8926008 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_1 = 8926012 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_2 = 8926016 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_3 = 8926020 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_4 = 8926024 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_5 = 8926028 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_6 = 8926032 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_7 = 8926036 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_8 = 8926040 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_9 = 8926044 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_10 = 8926048 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_11 = 8926052 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_12 = 8926056 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_13 = 8926060 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_14 = 8926064 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_15 = 8926068 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_16 = 8926072 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_17 = 8926076 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_18 = 8926080 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_19 = 8926084 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_20 = 8926088 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_21 = 8926092 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_TRACK_FILT_LEN = 8926096 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_0.interp_freq_coeff2 = 8926008 0 15
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_0.reserved.1808 = 8926008 16 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_1.interp_freq_coeff3 = 8926012 0 23
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_1.reserved.1809 = 8926012 24 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_2.interp_freq_coeff4 = 8926016 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_3.interp_freq_coeff5_low = 8926020 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_4.interp_freq_coeff5_hi = 8926024 0 7
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_4.reserved.1810 = 8926024 8 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_5.interp_freq_coeff6_low = 8926028 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_6.interp_freq_coeff6_hi = 8926032 0 15
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_6.reserved.1811 = 8926032 16 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_7.interp_freq_coeff7_low = 8926036 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_8.interp_freq_coeff7_hi = 8926040 0 23
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_8.reserved.1812 = 8926040 24 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_9.interp_freq_coeff8_low = 8926044 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_10.interp_freq_coeff8_hi = 8926048 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_11.interp_angl_coeff2 = 8926052 0 15
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_11.reserved.1813 = 8926052 16 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_12.interp_angl_coeff3 = 8926056 0 23
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_12.reserved.1814 = 8926056 24 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_13.interp_angl_coeff4 = 8926060 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_14.interp_angl_coeff5_low = 8926064 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_15.interp_angl_coeff5_hi = 8926068 0 7
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_15.reserved.1815 = 8926068 8 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_16.interp_angl_coeff6_low = 8926072 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_17.interp_angl_coeff6_hi = 8926076 0 15
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_17.reserved.1816 = 8926076 16 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_18.interp_angl_coeff7_low = 8926080 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_19.interp_angl_coeff7_hi = 8926084 0 23
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_19.reserved.1817 = 8926084 24 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_20.interp_angl_coeff8_low = 8926088 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_FREQ_COEFFS_21.interp_angl_coeff8_hi = 8926092 0 31
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_TRACK_FILT_LEN.sc_track_filt_length = 8926096 0 3
PHY_RX.PHY_FREQ_COEFFS.PHY_RX_TRACK_FILT_LEN.reserved.1818 = 8926096 4 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_0_PHY_RX_FIR_COEFFS_MEM_0 = 8926100 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_0_PHY_RX_FIR_COEFFS_MEM_1 = 8926104 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_0_PHY_RX_FIR_COEFFS_MEM_2 = 8926108 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_0_PHY_RX_FIR_COEFFS_MEM_3 = 8926112 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_1_PHY_RX_FIR_COEFFS_MEM_0 = 8926116 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_1_PHY_RX_FIR_COEFFS_MEM_1 = 8926120 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_1_PHY_RX_FIR_COEFFS_MEM_2 = 8926124 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_1_PHY_RX_FIR_COEFFS_MEM_3 = 8926128 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_2_PHY_RX_FIR_COEFFS_MEM_0 = 8926132 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_2_PHY_RX_FIR_COEFFS_MEM_1 = 8926136 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_2_PHY_RX_FIR_COEFFS_MEM_2 = 8926140 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_2_PHY_RX_FIR_COEFFS_MEM_3 = 8926144 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_3_PHY_RX_FIR_COEFFS_MEM_0 = 8926148 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_3_PHY_RX_FIR_COEFFS_MEM_1 = 8926152 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_3_PHY_RX_FIR_COEFFS_MEM_2 = 8926156 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_3_PHY_RX_FIR_COEFFS_MEM_3 = 8926160 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_4_PHY_RX_FIR_COEFFS_MEM_0 = 8926164 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_4_PHY_RX_FIR_COEFFS_MEM_1 = 8926168 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_4_PHY_RX_FIR_COEFFS_MEM_2 = 8926172 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_4_PHY_RX_FIR_COEFFS_MEM_3 = 8926176 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_5_PHY_RX_FIR_COEFFS_MEM_0 = 8926180 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_5_PHY_RX_FIR_COEFFS_MEM_1 = 8926184 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_5_PHY_RX_FIR_COEFFS_MEM_2 = 8926188 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_5_PHY_RX_FIR_COEFFS_MEM_3 = 8926192 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_6_PHY_RX_FIR_COEFFS_MEM_0 = 8926196 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_6_PHY_RX_FIR_COEFFS_MEM_1 = 8926200 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_6_PHY_RX_FIR_COEFFS_MEM_2 = 8926204 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_6_PHY_RX_FIR_COEFFS_MEM_3 = 8926208 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_7_PHY_RX_FIR_COEFFS_MEM_0 = 8926212 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_7_PHY_RX_FIR_COEFFS_MEM_1 = 8926216 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_7_PHY_RX_FIR_COEFFS_MEM_2 = 8926220 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_7_PHY_RX_FIR_COEFFS_MEM_3 = 8926224 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_8_PHY_RX_FIR_COEFFS_MEM_0 = 8926228 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_8_PHY_RX_FIR_COEFFS_MEM_1 = 8926232 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_8_PHY_RX_FIR_COEFFS_MEM_2 = 8926236 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_8_PHY_RX_FIR_COEFFS_MEM_3 = 8926240 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_9_PHY_RX_FIR_COEFFS_MEM_0 = 8926244 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_9_PHY_RX_FIR_COEFFS_MEM_1 = 8926248 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_9_PHY_RX_FIR_COEFFS_MEM_2 = 8926252 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_9_PHY_RX_FIR_COEFFS_MEM_3 = 8926256 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_10_PHY_RX_FIR_COEFFS_MEM_0 = 8926260 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_10_PHY_RX_FIR_COEFFS_MEM_1 = 8926264 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_10_PHY_RX_FIR_COEFFS_MEM_2 = 8926268 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_10_PHY_RX_FIR_COEFFS_MEM_3 = 8926272 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_11_PHY_RX_FIR_COEFFS_MEM_0 = 8926276 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_11_PHY_RX_FIR_COEFFS_MEM_1 = 8926280 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_11_PHY_RX_FIR_COEFFS_MEM_2 = 8926284 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_11_PHY_RX_FIR_COEFFS_MEM_3 = 8926288 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_12_PHY_RX_FIR_COEFFS_MEM_0 = 8926292 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_12_PHY_RX_FIR_COEFFS_MEM_1 = 8926296 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_12_PHY_RX_FIR_COEFFS_MEM_2 = 8926300 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_12_PHY_RX_FIR_COEFFS_MEM_3 = 8926304 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_13_PHY_RX_FIR_COEFFS_MEM_0 = 8926308 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_13_PHY_RX_FIR_COEFFS_MEM_1 = 8926312 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_13_PHY_RX_FIR_COEFFS_MEM_2 = 8926316 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_13_PHY_RX_FIR_COEFFS_MEM_3 = 8926320 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_14_PHY_RX_FIR_COEFFS_MEM_0 = 8926324 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_14_PHY_RX_FIR_COEFFS_MEM_1 = 8926328 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_14_PHY_RX_FIR_COEFFS_MEM_2 = 8926332 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_14_PHY_RX_FIR_COEFFS_MEM_3 = 8926336 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_15_PHY_RX_FIR_COEFFS_MEM_0 = 8926340 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_15_PHY_RX_FIR_COEFFS_MEM_1 = 8926344 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_15_PHY_RX_FIR_COEFFS_MEM_2 = 8926348 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_15_PHY_RX_FIR_COEFFS_MEM_3 = 8926352 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_16_PHY_RX_FIR_COEFFS_MEM_0 = 8926356 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_16_PHY_RX_FIR_COEFFS_MEM_1 = 8926360 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_16_PHY_RX_FIR_COEFFS_MEM_2 = 8926364 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_16_PHY_RX_FIR_COEFFS_MEM_3 = 8926368 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_17_PHY_RX_FIR_COEFFS_MEM_0 = 8926372 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_17_PHY_RX_FIR_COEFFS_MEM_1 = 8926376 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_17_PHY_RX_FIR_COEFFS_MEM_2 = 8926380 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_17_PHY_RX_FIR_COEFFS_MEM_3 = 8926384 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_18_PHY_RX_FIR_COEFFS_MEM_0 = 8926388 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_18_PHY_RX_FIR_COEFFS_MEM_1 = 8926392 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_18_PHY_RX_FIR_COEFFS_MEM_2 = 8926396 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_18_PHY_RX_FIR_COEFFS_MEM_3 = 8926400 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_19_PHY_RX_FIR_COEFFS_MEM_0 = 8926404 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_19_PHY_RX_FIR_COEFFS_MEM_1 = 8926408 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_19_PHY_RX_FIR_COEFFS_MEM_2 = 8926412 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_19_PHY_RX_FIR_COEFFS_MEM_3 = 8926416 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_20_PHY_RX_FIR_COEFFS_MEM_0 = 8926420 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_20_PHY_RX_FIR_COEFFS_MEM_1 = 8926424 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_20_PHY_RX_FIR_COEFFS_MEM_2 = 8926428 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_20_PHY_RX_FIR_COEFFS_MEM_3 = 8926432 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_21_PHY_RX_FIR_COEFFS_MEM_0 = 8926436 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_21_PHY_RX_FIR_COEFFS_MEM_1 = 8926440 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_21_PHY_RX_FIR_COEFFS_MEM_2 = 8926444 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_21_PHY_RX_FIR_COEFFS_MEM_3 = 8926448 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_22_PHY_RX_FIR_COEFFS_MEM_0 = 8926452 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_22_PHY_RX_FIR_COEFFS_MEM_1 = 8926456 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_22_PHY_RX_FIR_COEFFS_MEM_2 = 8926460 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_22_PHY_RX_FIR_COEFFS_MEM_3 = 8926464 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_23_PHY_RX_FIR_COEFFS_MEM_0 = 8926468 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_23_PHY_RX_FIR_COEFFS_MEM_1 = 8926472 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_23_PHY_RX_FIR_COEFFS_MEM_2 = 8926476 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_23_PHY_RX_FIR_COEFFS_MEM_3 = 8926480 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_24_PHY_RX_FIR_COEFFS_MEM_0 = 8926484 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_24_PHY_RX_FIR_COEFFS_MEM_1 = 8926488 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_24_PHY_RX_FIR_COEFFS_MEM_2 = 8926492 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_24_PHY_RX_FIR_COEFFS_MEM_3 = 8926496 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_25_PHY_RX_FIR_COEFFS_MEM_0 = 8926500 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_25_PHY_RX_FIR_COEFFS_MEM_1 = 8926504 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_25_PHY_RX_FIR_COEFFS_MEM_2 = 8926508 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_25_PHY_RX_FIR_COEFFS_MEM_3 = 8926512 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_26_PHY_RX_FIR_COEFFS_MEM_0 = 8926516 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_26_PHY_RX_FIR_COEFFS_MEM_1 = 8926520 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_26_PHY_RX_FIR_COEFFS_MEM_2 = 8926524 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_26_PHY_RX_FIR_COEFFS_MEM_3 = 8926528 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_27_PHY_RX_FIR_COEFFS_MEM_0 = 8926532 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_27_PHY_RX_FIR_COEFFS_MEM_1 = 8926536 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_27_PHY_RX_FIR_COEFFS_MEM_2 = 8926540 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_27_PHY_RX_FIR_COEFFS_MEM_3 = 8926544 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_28_PHY_RX_FIR_COEFFS_MEM_0 = 8926548 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_28_PHY_RX_FIR_COEFFS_MEM_1 = 8926552 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_28_PHY_RX_FIR_COEFFS_MEM_2 = 8926556 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_28_PHY_RX_FIR_COEFFS_MEM_3 = 8926560 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_29_PHY_RX_FIR_COEFFS_MEM_0 = 8926564 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_29_PHY_RX_FIR_COEFFS_MEM_1 = 8926568 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_29_PHY_RX_FIR_COEFFS_MEM_2 = 8926572 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_29_PHY_RX_FIR_COEFFS_MEM_3 = 8926576 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_30_PHY_RX_FIR_COEFFS_MEM_0 = 8926580 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_30_PHY_RX_FIR_COEFFS_MEM_1 = 8926584 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_30_PHY_RX_FIR_COEFFS_MEM_2 = 8926588 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_30_PHY_RX_FIR_COEFFS_MEM_3 = 8926592 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_0_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs0_fir_coeffs_mem_0 = 8926100 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_0_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs0_fir_coeffs_mem_1 = 8926104 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_0_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs0_fir_coeffs_mem_2 = 8926108 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_0_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs0_fir_coeffs_mem_3 = 8926112 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_0_PHY_RX_FIR_COEFFS_MEM_3.reserved.1819 = 8926112 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_1_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs1_fir_coeffs_mem_0 = 8926116 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_1_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs1_fir_coeffs_mem_1 = 8926120 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_1_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs1_fir_coeffs_mem_2 = 8926124 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_1_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs1_fir_coeffs_mem_3 = 8926128 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_1_PHY_RX_FIR_COEFFS_MEM_3.reserved.1820 = 8926128 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_2_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs2_fir_coeffs_mem_0 = 8926132 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_2_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs2_fir_coeffs_mem_1 = 8926136 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_2_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs2_fir_coeffs_mem_2 = 8926140 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_2_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs2_fir_coeffs_mem_3 = 8926144 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_2_PHY_RX_FIR_COEFFS_MEM_3.reserved.1821 = 8926144 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_3_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs3_fir_coeffs_mem_0 = 8926148 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_3_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs3_fir_coeffs_mem_1 = 8926152 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_3_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs3_fir_coeffs_mem_2 = 8926156 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_3_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs3_fir_coeffs_mem_3 = 8926160 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_3_PHY_RX_FIR_COEFFS_MEM_3.reserved.1822 = 8926160 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_4_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs4_fir_coeffs_mem_0 = 8926164 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_4_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs4_fir_coeffs_mem_1 = 8926168 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_4_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs4_fir_coeffs_mem_2 = 8926172 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_4_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs4_fir_coeffs_mem_3 = 8926176 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_4_PHY_RX_FIR_COEFFS_MEM_3.reserved.1823 = 8926176 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_5_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs5_fir_coeffs_mem_0 = 8926180 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_5_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs5_fir_coeffs_mem_1 = 8926184 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_5_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs5_fir_coeffs_mem_2 = 8926188 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_5_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs5_fir_coeffs_mem_3 = 8926192 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_5_PHY_RX_FIR_COEFFS_MEM_3.reserved.1824 = 8926192 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_6_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs6_fir_coeffs_mem_0 = 8926196 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_6_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs6_fir_coeffs_mem_1 = 8926200 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_6_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs6_fir_coeffs_mem_2 = 8926204 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_6_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs6_fir_coeffs_mem_3 = 8926208 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_6_PHY_RX_FIR_COEFFS_MEM_3.reserved.1825 = 8926208 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_7_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs7_fir_coeffs_mem_0 = 8926212 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_7_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs7_fir_coeffs_mem_1 = 8926216 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_7_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs7_fir_coeffs_mem_2 = 8926220 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_7_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs7_fir_coeffs_mem_3 = 8926224 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_7_PHY_RX_FIR_COEFFS_MEM_3.reserved.1826 = 8926224 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_8_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs8_fir_coeffs_mem_0 = 8926228 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_8_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs8_fir_coeffs_mem_1 = 8926232 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_8_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs8_fir_coeffs_mem_2 = 8926236 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_8_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs8_fir_coeffs_mem_3 = 8926240 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_8_PHY_RX_FIR_COEFFS_MEM_3.reserved.1827 = 8926240 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_9_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs9_fir_coeffs_mem_0 = 8926244 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_9_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs9_fir_coeffs_mem_1 = 8926248 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_9_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs9_fir_coeffs_mem_2 = 8926252 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_9_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs9_fir_coeffs_mem_3 = 8926256 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_9_PHY_RX_FIR_COEFFS_MEM_3.reserved.1828 = 8926256 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_10_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs10_fir_coeffs_mem_0 = 8926260 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_10_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs10_fir_coeffs_mem_1 = 8926264 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_10_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs10_fir_coeffs_mem_2 = 8926268 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_10_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs10_fir_coeffs_mem_3 = 8926272 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_10_PHY_RX_FIR_COEFFS_MEM_3.reserved.1829 = 8926272 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_11_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs11_fir_coeffs_mem_0 = 8926276 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_11_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs11_fir_coeffs_mem_1 = 8926280 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_11_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs11_fir_coeffs_mem_2 = 8926284 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_11_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs11_fir_coeffs_mem_3 = 8926288 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_11_PHY_RX_FIR_COEFFS_MEM_3.reserved.1830 = 8926288 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_12_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs12_fir_coeffs_mem_0 = 8926292 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_12_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs12_fir_coeffs_mem_1 = 8926296 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_12_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs12_fir_coeffs_mem_2 = 8926300 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_12_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs12_fir_coeffs_mem_3 = 8926304 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_12_PHY_RX_FIR_COEFFS_MEM_3.reserved.1831 = 8926304 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_13_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs13_fir_coeffs_mem_0 = 8926308 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_13_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs13_fir_coeffs_mem_1 = 8926312 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_13_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs13_fir_coeffs_mem_2 = 8926316 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_13_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs13_fir_coeffs_mem_3 = 8926320 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_13_PHY_RX_FIR_COEFFS_MEM_3.reserved.1832 = 8926320 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_14_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs14_fir_coeffs_mem_0 = 8926324 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_14_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs14_fir_coeffs_mem_1 = 8926328 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_14_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs14_fir_coeffs_mem_2 = 8926332 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_14_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs14_fir_coeffs_mem_3 = 8926336 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_14_PHY_RX_FIR_COEFFS_MEM_3.reserved.1833 = 8926336 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_15_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs15_fir_coeffs_mem_0 = 8926340 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_15_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs15_fir_coeffs_mem_1 = 8926344 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_15_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs15_fir_coeffs_mem_2 = 8926348 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_15_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs15_fir_coeffs_mem_3 = 8926352 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_15_PHY_RX_FIR_COEFFS_MEM_3.reserved.1834 = 8926352 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_16_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs16_fir_coeffs_mem_0 = 8926356 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_16_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs16_fir_coeffs_mem_1 = 8926360 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_16_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs16_fir_coeffs_mem_2 = 8926364 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_16_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs16_fir_coeffs_mem_3 = 8926368 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_16_PHY_RX_FIR_COEFFS_MEM_3.reserved.1835 = 8926368 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_17_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs17_fir_coeffs_mem_0 = 8926372 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_17_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs17_fir_coeffs_mem_1 = 8926376 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_17_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs17_fir_coeffs_mem_2 = 8926380 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_17_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs17_fir_coeffs_mem_3 = 8926384 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_17_PHY_RX_FIR_COEFFS_MEM_3.reserved.1836 = 8926384 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_18_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs18_fir_coeffs_mem_0 = 8926388 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_18_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs18_fir_coeffs_mem_1 = 8926392 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_18_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs18_fir_coeffs_mem_2 = 8926396 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_18_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs18_fir_coeffs_mem_3 = 8926400 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_18_PHY_RX_FIR_COEFFS_MEM_3.reserved.1837 = 8926400 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_19_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs19_fir_coeffs_mem_0 = 8926404 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_19_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs19_fir_coeffs_mem_1 = 8926408 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_19_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs19_fir_coeffs_mem_2 = 8926412 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_19_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs19_fir_coeffs_mem_3 = 8926416 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_19_PHY_RX_FIR_COEFFS_MEM_3.reserved.1838 = 8926416 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_20_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs20_fir_coeffs_mem_0 = 8926420 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_20_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs20_fir_coeffs_mem_1 = 8926424 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_20_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs20_fir_coeffs_mem_2 = 8926428 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_20_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs20_fir_coeffs_mem_3 = 8926432 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_20_PHY_RX_FIR_COEFFS_MEM_3.reserved.1839 = 8926432 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_21_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs21_fir_coeffs_mem_0 = 8926436 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_21_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs21_fir_coeffs_mem_1 = 8926440 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_21_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs21_fir_coeffs_mem_2 = 8926444 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_21_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs21_fir_coeffs_mem_3 = 8926448 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_21_PHY_RX_FIR_COEFFS_MEM_3.reserved.1840 = 8926448 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_22_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs22_fir_coeffs_mem_0 = 8926452 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_22_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs22_fir_coeffs_mem_1 = 8926456 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_22_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs22_fir_coeffs_mem_2 = 8926460 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_22_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs22_fir_coeffs_mem_3 = 8926464 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_22_PHY_RX_FIR_COEFFS_MEM_3.reserved.1841 = 8926464 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_23_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs23_fir_coeffs_mem_0 = 8926468 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_23_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs23_fir_coeffs_mem_1 = 8926472 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_23_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs23_fir_coeffs_mem_2 = 8926476 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_23_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs23_fir_coeffs_mem_3 = 8926480 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_23_PHY_RX_FIR_COEFFS_MEM_3.reserved.1842 = 8926480 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_24_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs24_fir_coeffs_mem_0 = 8926484 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_24_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs24_fir_coeffs_mem_1 = 8926488 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_24_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs24_fir_coeffs_mem_2 = 8926492 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_24_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs24_fir_coeffs_mem_3 = 8926496 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_24_PHY_RX_FIR_COEFFS_MEM_3.reserved.1843 = 8926496 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_25_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs25_fir_coeffs_mem_0 = 8926500 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_25_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs25_fir_coeffs_mem_1 = 8926504 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_25_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs25_fir_coeffs_mem_2 = 8926508 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_25_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs25_fir_coeffs_mem_3 = 8926512 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_25_PHY_RX_FIR_COEFFS_MEM_3.reserved.1844 = 8926512 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_26_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs26_fir_coeffs_mem_0 = 8926516 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_26_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs26_fir_coeffs_mem_1 = 8926520 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_26_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs26_fir_coeffs_mem_2 = 8926524 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_26_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs26_fir_coeffs_mem_3 = 8926528 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_26_PHY_RX_FIR_COEFFS_MEM_3.reserved.1845 = 8926528 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_27_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs27_fir_coeffs_mem_0 = 8926532 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_27_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs27_fir_coeffs_mem_1 = 8926536 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_27_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs27_fir_coeffs_mem_2 = 8926540 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_27_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs27_fir_coeffs_mem_3 = 8926544 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_27_PHY_RX_FIR_COEFFS_MEM_3.reserved.1846 = 8926544 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_28_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs28_fir_coeffs_mem_0 = 8926548 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_28_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs28_fir_coeffs_mem_1 = 8926552 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_28_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs28_fir_coeffs_mem_2 = 8926556 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_28_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs28_fir_coeffs_mem_3 = 8926560 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_28_PHY_RX_FIR_COEFFS_MEM_3.reserved.1847 = 8926560 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_29_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs29_fir_coeffs_mem_0 = 8926564 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_29_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs29_fir_coeffs_mem_1 = 8926568 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_29_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs29_fir_coeffs_mem_2 = 8926572 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_29_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs29_fir_coeffs_mem_3 = 8926576 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_29_PHY_RX_FIR_COEFFS_MEM_3.reserved.1848 = 8926576 8 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_30_PHY_RX_FIR_COEFFS_MEM_0.fir_coeffs30_fir_coeffs_mem_0 = 8926580 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_30_PHY_RX_FIR_COEFFS_MEM_1.fir_coeffs30_fir_coeffs_mem_1 = 8926584 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_30_PHY_RX_FIR_COEFFS_MEM_2.fir_coeffs30_fir_coeffs_mem_2 = 8926588 0 31
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_30_PHY_RX_FIR_COEFFS_MEM_3.fir_coeffs30_fir_coeffs_mem_3 = 8926592 0 7
PHY_RX.FIR_COEFFS.PHY_RX_FIR_COEFFS_30_PHY_RX_FIR_COEFFS_MEM_3.reserved.1849 = 8926592 8 31
PHY_RX.PHY_RX_CALIB.PHY_RX_DC = 8926596 0 31
PHY_RX.PHY_RX_CALIB.PHY_RX_IQ_W1 = 8926600 0 31
PHY_RX.PHY_RX_CALIB.PHY_RX_IQ_W2 = 8926604 0 31
PHY_RX.PHY_RX_CALIB.PHY_RX_IQ_CNTRL = 8926608 0 31
PHY_RX.PHY_RX_CALIB.PHY_RX_DC.rx_agc_out_dc_force = 8926596 0 7
PHY_RX.PHY_RX_CALIB.PHY_RX_DC.rx_agc_out_dc_force_en = 8926596 8 8
PHY_RX.PHY_RX_CALIB.PHY_RX_DC.rx_dc_bypass = 8926596 9 9
PHY_RX.PHY_RX_CALIB.PHY_RX_DC.reserved.1850 = 8926596 10 31
PHY_RX.PHY_RX_CALIB.PHY_RX_IQ_W1.iq_w1 = 8926600 0 31
PHY_RX.PHY_RX_CALIB.PHY_RX_IQ_W2.iq_w2 = 8926604 0 31
PHY_RX.PHY_RX_CALIB.PHY_RX_IQ_CNTRL.half_freq_shift_en = 8926608 0 0
PHY_RX.PHY_RX_CALIB.PHY_RX_IQ_CNTRL.half_freq_shift_sign = 8926608 1 1
PHY_RX.PHY_RX_CALIB.PHY_RX_IQ_CNTRL.iq_cal_bypass = 8926608 2 2
PHY_RX.PHY_RX_CALIB.PHY_RX_IQ_CNTRL.reserved.1851 = 8926608 3 31
PHY_RX.PHY_RX_RECORDING.PHY_RX_REC_DATA_MODE = 8926612 0 31
PHY_RX.PHY_RX_RECORDING.PHY_RX_REC_TRIG_MODE = 8926616 0 31
PHY_RX.PHY_RX_RECORDING.PHY_RX_REC_TRIG_DURATION = 8926620 0 31
PHY_RX.PHY_RX_RECORDING.PHY_RX_RGF_TIMELINE = 8926624 0 31
PHY_RX.PHY_RX_RECORDING.PHY_RX_REC_LAST_ADDR = 8926628 0 31
PHY_RX.PHY_RX_RECORDING.PHY_RX_PHY_RX_RECORDING_5 = 8926632 0 31
PHY_RX.PHY_RX_RECORDING.PHY_RX_RGF_REC_LOG_MASK = 8926636 0 31
PHY_RX.PHY_RX_RECORDING.PHY_RX_STAT_REC_TRIGGER = 8926640 0 31
PHY_RX.PHY_RX_RECORDING.PHY_RX_REC_STATUS = 8926644 0 31
PHY_RX.PHY_RX_RECORDING.PHY_RX_REC_DATA_MODE.rec_data_mode = 8926612 0 15
PHY_RX.PHY_RX_RECORDING.PHY_RX_REC_DATA_MODE.reserved.1852 = 8926612 16 31
PHY_RX.PHY_RX_RECORDING.PHY_RX_REC_TRIG_MODE.rec_trigger_mode = 8926616 0 15
PHY_RX.PHY_RX_RECORDING.PHY_RX_REC_TRIG_MODE.reserved.1853 = 8926616 16 31
PHY_RX.PHY_RX_RECORDING.PHY_RX_REC_TRIG_DURATION.post_trigger_duration = 8926620 0 15
PHY_RX.PHY_RX_RECORDING.PHY_RX_REC_TRIG_DURATION.reserved.1854 = 8926620 16 31
PHY_RX.PHY_RX_RECORDING.PHY_RX_RGF_TIMELINE.rx_input_en_timeline = 8926624 0 31
PHY_RX.PHY_RX_RECORDING.PHY_RX_REC_LAST_ADDR.phy_rec_ram_last_address = 8926628 0 12
PHY_RX.PHY_RX_RECORDING.PHY_RX_REC_LAST_ADDR.reserved.1855 = 8926628 13 31
PHY_RX.PHY_RX_RECORDING.PHY_RX_PHY_RX_RECORDING_5.rec_mem_ext3 = 8926632 0 0
PHY_RX.PHY_RX_RECORDING.PHY_RX_PHY_RX_RECORDING_5.reserved.1856 = 8926632 1 31
PHY_RX.PHY_RX_RECORDING.PHY_RX_RGF_REC_LOG_MASK.rec_log_mask = 8926636 0 31
PHY_RX.PHY_RX_RECORDING.PHY_RX_STAT_REC_TRIGGER.phy_rx_stat_rec_trig = 8926640 0 0
PHY_RX.PHY_RX_RECORDING.PHY_RX_STAT_REC_TRIGGER.reserved.1857 = 8926640 1 31
PHY_RX.PHY_RX_RECORDING.PHY_RX_REC_STATUS.phy_rx_recording_status = 8926644 0 7
PHY_RX.PHY_RX_RECORDING.PHY_RX_REC_STATUS.reserved.1858 = 8926644 8 31
PHY_RX.PHY_INFO_CNTRL.PHY_INFO_CNTRL = 8926648 0 31
PHY_RX.PHY_INFO_CNTRL.PHY_INFO_CNTRL.info_length = 8926648 0 7
PHY_RX.PHY_INFO_CNTRL.PHY_INFO_CNTRL.info_ch_length = 8926648 8 15
PHY_RX.PHY_INFO_CNTRL.PHY_INFO_CNTRL.info_channel = 8926648 16 16
PHY_RX.PHY_INFO_CNTRL.PHY_INFO_CNTRL.info_type = 8926648 17 18
PHY_RX.PHY_INFO_CNTRL.PHY_INFO_CNTRL.reserved.1859 = 8926648 19 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_0 = 8926652 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_1 = 8926656 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_2 = 8926660 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_3 = 8926664 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_4 = 8926668 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_5 = 8926672 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_6 = 8926676 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_7 = 8926680 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_8 = 8926684 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_9 = 8926688 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_10 = 8926692 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_11 = 8926696 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_12 = 8926700 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_13 = 8926704 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_14 = 8926708 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_15 = 8926712 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_16 = 8926716 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_17 = 8926720 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_18 = 8926724 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_19 = 8926728 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_0.addr0 = 8926652 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_1.addr1 = 8926656 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_2.addr2 = 8926660 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_3.addr3 = 8926664 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_4.addr4 = 8926668 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_5.addr5 = 8926672 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_6.addr6 = 8926676 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_7.addr7 = 8926680 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_8.addr8 = 8926684 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_9.addr9 = 8926688 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_10.addr10 = 8926692 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_11.addr11 = 8926696 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_12.addr12 = 8926700 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_13.addr13 = 8926704 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_14.addr14 = 8926708 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_15.addr15 = 8926712 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_16.addr16 = 8926716 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_17.addr17 = 8926720 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_18.addr18 = 8926724 0 31
PHY_RX.PHY_INFO_SET0.PHY_RX_PHY_INFO_SET0_19.addr19 = 8926728 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_0 = 8926732 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_1 = 8926736 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_2 = 8926740 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_3 = 8926744 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_4 = 8926748 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_5 = 8926752 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_6 = 8926756 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_7 = 8926760 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_8 = 8926764 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_9 = 8926768 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_10 = 8926772 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_11 = 8926776 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_12 = 8926780 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_13 = 8926784 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_14 = 8926788 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_15 = 8926792 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_16 = 8926796 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_17 = 8926800 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_18 = 8926804 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_19 = 8926808 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_0.addr1_0 = 8926732 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_1.addr1_1 = 8926736 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_2.addr1_2 = 8926740 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_3.addr1_3 = 8926744 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_4.addr1_4 = 8926748 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_5.addr1_5 = 8926752 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_6.addr1_6 = 8926756 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_7.addr1_7 = 8926760 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_8.addr1_8 = 8926764 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_9.addr1_9 = 8926768 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_10.addr1_10 = 8926772 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_11.addr1_11 = 8926776 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_12.addr1_12 = 8926780 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_13.addr1_13 = 8926784 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_14.addr1_14 = 8926788 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_15.addr1_15 = 8926792 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_16.addr1_16 = 8926796 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_17.addr1_17 = 8926800 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_18.addr1_18 = 8926804 0 31
PHY_RX.PHY_INFO_SET1.PHY_RX_PHY_INFO_SET1_19.addr1_19 = 8926808 0 31
PHY_RX.PHY_INFO_SET2.<0> = 8926812 0 31
PHY_RX.PHY_INFO_SET2.<1> = 8926816 0 31
PHY_RX.PHY_INFO_SET2.<2> = 8926820 0 31
PHY_RX.PHY_INFO_SET2.<3> = 8926824 0 31
PHY_RX.PHY_INFO_SET2.<4> = 8926828 0 31
PHY_RX.PHY_INFO_SET2.<5> = 8926832 0 31
PHY_RX.PHY_INFO_SET2.<6> = 8926836 0 31
PHY_RX.PHY_INFO_SET2.<7> = 8926840 0 31
PHY_RX.PHY_INFO_SET2.<8> = 8926844 0 31
PHY_RX.PHY_INFO_SET2.<9> = 8926848 0 31
PHY_RX.PHY_INFO_SET2.<10> = 8926852 0 31
PHY_RX.PHY_INFO_SET2.<11> = 8926856 0 31
PHY_RX.PHY_INFO_SET2.<12> = 8926860 0 31
PHY_RX.PHY_INFO_SET2.<13> = 8926864 0 31
PHY_RX.PHY_INFO_SET2.<14> = 8926868 0 31
PHY_RX.PHY_INFO_SET2.<15> = 8926872 0 31
PHY_RX.PHY_INFO_SET2.<16> = 8926876 0 31
PHY_RX.PHY_INFO_SET2.<17> = 8926880 0 31
PHY_RX.PHY_INFO_SET2.<18> = 8926884 0 31
PHY_RX.PHY_INFO_SET2.<19> = 8926888 0 31
PHY_RX.PHY_INFO_SET2.<0>.PHY_INFO_SET2 = 8926812 0 31
PHY_RX.PHY_INFO_SET2.<0>.PHY_INFO_SET2.addr = 8926812 0 31
PHY_RX.PHY_INFO_SET2.<1>.PHY_INFO_SET2 = 8926816 0 31
PHY_RX.PHY_INFO_SET2.<1>.PHY_INFO_SET2.addr = 8926816 0 31
PHY_RX.PHY_INFO_SET2.<2>.PHY_INFO_SET2 = 8926820 0 31
PHY_RX.PHY_INFO_SET2.<2>.PHY_INFO_SET2.addr = 8926820 0 31
PHY_RX.PHY_INFO_SET2.<3>.PHY_INFO_SET2 = 8926824 0 31
PHY_RX.PHY_INFO_SET2.<3>.PHY_INFO_SET2.addr = 8926824 0 31
PHY_RX.PHY_INFO_SET2.<4>.PHY_INFO_SET2 = 8926828 0 31
PHY_RX.PHY_INFO_SET2.<4>.PHY_INFO_SET2.addr = 8926828 0 31
PHY_RX.PHY_INFO_SET2.<5>.PHY_INFO_SET2 = 8926832 0 31
PHY_RX.PHY_INFO_SET2.<5>.PHY_INFO_SET2.addr = 8926832 0 31
PHY_RX.PHY_INFO_SET2.<6>.PHY_INFO_SET2 = 8926836 0 31
PHY_RX.PHY_INFO_SET2.<6>.PHY_INFO_SET2.addr = 8926836 0 31
PHY_RX.PHY_INFO_SET2.<7>.PHY_INFO_SET2 = 8926840 0 31
PHY_RX.PHY_INFO_SET2.<7>.PHY_INFO_SET2.addr = 8926840 0 31
PHY_RX.PHY_INFO_SET2.<8>.PHY_INFO_SET2 = 8926844 0 31
PHY_RX.PHY_INFO_SET2.<8>.PHY_INFO_SET2.addr = 8926844 0 31
PHY_RX.PHY_INFO_SET2.<9>.PHY_INFO_SET2 = 8926848 0 31
PHY_RX.PHY_INFO_SET2.<9>.PHY_INFO_SET2.addr = 8926848 0 31
PHY_RX.PHY_INFO_SET2.<10>.PHY_INFO_SET2 = 8926852 0 31
PHY_RX.PHY_INFO_SET2.<10>.PHY_INFO_SET2.addr = 8926852 0 31
PHY_RX.PHY_INFO_SET2.<11>.PHY_INFO_SET2 = 8926856 0 31
PHY_RX.PHY_INFO_SET2.<11>.PHY_INFO_SET2.addr = 8926856 0 31
PHY_RX.PHY_INFO_SET2.<12>.PHY_INFO_SET2 = 8926860 0 31
PHY_RX.PHY_INFO_SET2.<12>.PHY_INFO_SET2.addr = 8926860 0 31
PHY_RX.PHY_INFO_SET2.<13>.PHY_INFO_SET2 = 8926864 0 31
PHY_RX.PHY_INFO_SET2.<13>.PHY_INFO_SET2.addr = 8926864 0 31
PHY_RX.PHY_INFO_SET2.<14>.PHY_INFO_SET2 = 8926868 0 31
PHY_RX.PHY_INFO_SET2.<14>.PHY_INFO_SET2.addr = 8926868 0 31
PHY_RX.PHY_INFO_SET2.<15>.PHY_INFO_SET2 = 8926872 0 31
PHY_RX.PHY_INFO_SET2.<15>.PHY_INFO_SET2.addr = 8926872 0 31
PHY_RX.PHY_INFO_SET2.<16>.PHY_INFO_SET2 = 8926876 0 31
PHY_RX.PHY_INFO_SET2.<16>.PHY_INFO_SET2.addr = 8926876 0 31
PHY_RX.PHY_INFO_SET2.<17>.PHY_INFO_SET2 = 8926880 0 31
PHY_RX.PHY_INFO_SET2.<17>.PHY_INFO_SET2.addr = 8926880 0 31
PHY_RX.PHY_INFO_SET2.<18>.PHY_INFO_SET2 = 8926884 0 31
PHY_RX.PHY_INFO_SET2.<18>.PHY_INFO_SET2.addr = 8926884 0 31
PHY_RX.PHY_INFO_SET2.<19>.PHY_INFO_SET2 = 8926888 0 31
PHY_RX.PHY_INFO_SET2.<19>.PHY_INFO_SET2.addr = 8926888 0 31
PHY_RX.PHY_ICR.ICC = 8926892 0 31
PHY_RX.PHY_ICR.ICR = 8926896 0 31
PHY_RX.PHY_ICR.ICM = 8926900 0 31
PHY_RX.PHY_ICR.ICS = 8926904 0 31
PHY_RX.PHY_ICR.IMV = 8926908 0 31
PHY_RX.PHY_ICR.IMS = 8926912 0 31
PHY_RX.PHY_ICR.IMC = 8926916 0 31
PHY_RX.PHY_ICR.ICC.int_mode0 = 8926892 0 0
PHY_RX.PHY_ICR.ICC.int_mode1 = 8926892 1 1
PHY_RX.PHY_ICR.ICC.int_mode2 = 8926892 2 2
PHY_RX.PHY_ICR.ICC.int_mode3 = 8926892 3 3
PHY_RX.PHY_ICR.ICC.int_mode4 = 8926892 4 4
PHY_RX.PHY_ICR.ICC.int_mode5 = 8926892 5 5
PHY_RX.PHY_ICR.ICC.int_mode6 = 8926892 6 6
PHY_RX.PHY_ICR.ICC.int_mode7 = 8926892 7 7
PHY_RX.PHY_ICR.ICC.int_mode8 = 8926892 8 8
PHY_RX.PHY_ICR.ICC.int_mode9 = 8926892 9 9
PHY_RX.PHY_ICR.ICC.int_mode10 = 8926892 10 10
PHY_RX.PHY_ICR.ICC.int_mode11 = 8926892 11 11
PHY_RX.PHY_ICR.ICC.int_mode12 = 8926892 12 12
PHY_RX.PHY_ICR.ICC.int_mode13 = 8926892 13 13
PHY_RX.PHY_ICR.ICC.int_mode14 = 8926892 14 14
PHY_RX.PHY_ICR.ICC.int_mode15 = 8926892 15 15
PHY_RX.PHY_ICR.ICC.int_mode16 = 8926892 16 16
PHY_RX.PHY_ICR.ICC.int_mode17 = 8926892 17 17
PHY_RX.PHY_ICR.ICC.int_mode18 = 8926892 18 18
PHY_RX.PHY_ICR.ICC.int_mode19 = 8926892 19 19
PHY_RX.PHY_ICR.ICC.int_mode20 = 8926892 20 20
PHY_RX.PHY_ICR.ICC.int_mode21 = 8926892 21 21
PHY_RX.PHY_ICR.ICC.int_mode22 = 8926892 22 22
PHY_RX.PHY_ICR.ICC.int_mode23 = 8926892 23 23
PHY_RX.PHY_ICR.ICC.int_mode24 = 8926892 24 24
PHY_RX.PHY_ICR.ICC.int_mode25 = 8926892 25 25
PHY_RX.PHY_ICR.ICC.int_mode26 = 8926892 26 26
PHY_RX.PHY_ICR.ICC.int_mode27 = 8926892 27 27
PHY_RX.PHY_ICR.ICC.int_mode28 = 8926892 28 28
PHY_RX.PHY_ICR.ICC.int_mode29 = 8926892 29 29
PHY_RX.PHY_ICR.ICC.int_mode30 = 8926892 30 30
PHY_RX.PHY_ICR.ICC.int_mode31 = 8926892 31 31
PHY_RX.PHY_ICR.ICR.int1 = 8926896 0 0
PHY_RX.PHY_ICR.ICR.int2 = 8926896 1 1
PHY_RX.PHY_ICR.ICR.int3 = 8926896 2 2
PHY_RX.PHY_ICR.ICR.int4 = 8926896 3 3
PHY_RX.PHY_ICR.ICR.int5 = 8926896 4 4
PHY_RX.PHY_ICR.ICR.int6 = 8926896 5 5
PHY_RX.PHY_ICR.ICR.int7 = 8926896 6 6
PHY_RX.PHY_ICR.ICR.int8 = 8926896 7 7
PHY_RX.PHY_ICR.ICR.int9 = 8926896 8 8
PHY_RX.PHY_ICR.ICR.int10 = 8926896 9 9
PHY_RX.PHY_ICR.ICR.int11 = 8926896 10 10
PHY_RX.PHY_ICR.ICR.int12 = 8926896 11 11
PHY_RX.PHY_ICR.ICR.int13 = 8926896 12 12
PHY_RX.PHY_ICR.ICR.int14 = 8926896 13 13
PHY_RX.PHY_ICR.ICR.int15 = 8926896 14 14
PHY_RX.PHY_ICR.ICR.int16 = 8926896 15 15
PHY_RX.PHY_ICR.ICR.int17 = 8926896 16 16
PHY_RX.PHY_ICR.ICR.int18 = 8926896 17 17
PHY_RX.PHY_ICR.ICR.int19 = 8926896 18 18
PHY_RX.PHY_ICR.ICR.int20 = 8926896 19 19
PHY_RX.PHY_ICR.ICR.int21 = 8926896 20 20
PHY_RX.PHY_ICR.ICR.int22 = 8926896 21 21
PHY_RX.PHY_ICR.ICR.int23 = 8926896 22 22
PHY_RX.PHY_ICR.ICR.int24 = 8926896 23 23
PHY_RX.PHY_ICR.ICR.int25 = 8926896 24 24
PHY_RX.PHY_ICR.ICR.int26 = 8926896 25 25
PHY_RX.PHY_ICR.ICR.int27 = 8926896 26 26
PHY_RX.PHY_ICR.ICR.int28 = 8926896 27 27
PHY_RX.PHY_ICR.ICR.int29 = 8926896 28 28
PHY_RX.PHY_ICR.ICR.int30 = 8926896 29 29
PHY_RX.PHY_ICR.ICR.int31 = 8926896 30 30
PHY_RX.PHY_ICR.ICR.int32 = 8926896 31 31
PHY_RX.PHY_ICR.ICM.int_masked0 = 8926900 0 0
PHY_RX.PHY_ICR.ICM.int_masked1 = 8926900 1 1
PHY_RX.PHY_ICR.ICM.int_masked2 = 8926900 2 2
PHY_RX.PHY_ICR.ICM.int_masked3 = 8926900 3 3
PHY_RX.PHY_ICR.ICM.int_masked4 = 8926900 4 4
PHY_RX.PHY_ICR.ICM.int_masked5 = 8926900 5 5
PHY_RX.PHY_ICR.ICM.int_masked6 = 8926900 6 6
PHY_RX.PHY_ICR.ICM.int_masked7 = 8926900 7 7
PHY_RX.PHY_ICR.ICM.int_masked8 = 8926900 8 8
PHY_RX.PHY_ICR.ICM.int_masked9 = 8926900 9 9
PHY_RX.PHY_ICR.ICM.int_masked10 = 8926900 10 10
PHY_RX.PHY_ICR.ICM.int_masked11 = 8926900 11 11
PHY_RX.PHY_ICR.ICM.int_masked12 = 8926900 12 12
PHY_RX.PHY_ICR.ICM.int_masked13 = 8926900 13 13
PHY_RX.PHY_ICR.ICM.int_masked14 = 8926900 14 14
PHY_RX.PHY_ICR.ICM.int_masked15 = 8926900 15 15
PHY_RX.PHY_ICR.ICM.int_masked16 = 8926900 16 16
PHY_RX.PHY_ICR.ICM.int_masked17 = 8926900 17 17
PHY_RX.PHY_ICR.ICM.int_masked18 = 8926900 18 18
PHY_RX.PHY_ICR.ICM.int_masked19 = 8926900 19 19
PHY_RX.PHY_ICR.ICM.int_masked20 = 8926900 20 20
PHY_RX.PHY_ICR.ICM.int_masked21 = 8926900 21 21
PHY_RX.PHY_ICR.ICM.int_masked22 = 8926900 22 22
PHY_RX.PHY_ICR.ICM.int_masked23 = 8926900 23 23
PHY_RX.PHY_ICR.ICM.int_masked24 = 8926900 24 24
PHY_RX.PHY_ICR.ICM.int_masked25 = 8926900 25 25
PHY_RX.PHY_ICR.ICM.int_masked26 = 8926900 26 26
PHY_RX.PHY_ICR.ICM.int_masked27 = 8926900 27 27
PHY_RX.PHY_ICR.ICM.int_masked28 = 8926900 28 28
PHY_RX.PHY_ICR.ICM.int_masked29 = 8926900 29 29
PHY_RX.PHY_ICR.ICM.int_masked30 = 8926900 30 30
PHY_RX.PHY_ICR.ICM.int_masked31 = 8926900 31 31
PHY_RX.PHY_ICR.ICS.int_set0 = 8926904 0 0
PHY_RX.PHY_ICR.ICS.int_set1 = 8926904 1 1
PHY_RX.PHY_ICR.ICS.int_set2 = 8926904 2 2
PHY_RX.PHY_ICR.ICS.int_set3 = 8926904 3 3
PHY_RX.PHY_ICR.ICS.int_set4 = 8926904 4 4
PHY_RX.PHY_ICR.ICS.int_set5 = 8926904 5 5
PHY_RX.PHY_ICR.ICS.int_set6 = 8926904 6 6
PHY_RX.PHY_ICR.ICS.int_set7 = 8926904 7 7
PHY_RX.PHY_ICR.ICS.int_set8 = 8926904 8 8
PHY_RX.PHY_ICR.ICS.int_set9 = 8926904 9 9
PHY_RX.PHY_ICR.ICS.int_set10 = 8926904 10 10
PHY_RX.PHY_ICR.ICS.int_set11 = 8926904 11 11
PHY_RX.PHY_ICR.ICS.int_set12 = 8926904 12 12
PHY_RX.PHY_ICR.ICS.int_set13 = 8926904 13 13
PHY_RX.PHY_ICR.ICS.int_set14 = 8926904 14 14
PHY_RX.PHY_ICR.ICS.int_set15 = 8926904 15 15
PHY_RX.PHY_ICR.ICS.int_set16 = 8926904 16 16
PHY_RX.PHY_ICR.ICS.int_set17 = 8926904 17 17
PHY_RX.PHY_ICR.ICS.int_set18 = 8926904 18 18
PHY_RX.PHY_ICR.ICS.int_set19 = 8926904 19 19
PHY_RX.PHY_ICR.ICS.int_set20 = 8926904 20 20
PHY_RX.PHY_ICR.ICS.int_set21 = 8926904 21 21
PHY_RX.PHY_ICR.ICS.int_set22 = 8926904 22 22
PHY_RX.PHY_ICR.ICS.int_set23 = 8926904 23 23
PHY_RX.PHY_ICR.ICS.int_set24 = 8926904 24 24
PHY_RX.PHY_ICR.ICS.int_set25 = 8926904 25 25
PHY_RX.PHY_ICR.ICS.int_set26 = 8926904 26 26
PHY_RX.PHY_ICR.ICS.int_set27 = 8926904 27 27
PHY_RX.PHY_ICR.ICS.int_set28 = 8926904 28 28
PHY_RX.PHY_ICR.ICS.int_set29 = 8926904 29 29
PHY_RX.PHY_ICR.ICS.int_set30 = 8926904 30 30
PHY_RX.PHY_ICR.ICS.int_set31 = 8926904 31 31
PHY_RX.PHY_ICR.IMV.mask0 = 8926908 0 0
PHY_RX.PHY_ICR.IMV.mask1 = 8926908 1 1
PHY_RX.PHY_ICR.IMV.mask2 = 8926908 2 2
PHY_RX.PHY_ICR.IMV.mask3 = 8926908 3 3
PHY_RX.PHY_ICR.IMV.mask4 = 8926908 4 4
PHY_RX.PHY_ICR.IMV.mask5 = 8926908 5 5
PHY_RX.PHY_ICR.IMV.mask6 = 8926908 6 6
PHY_RX.PHY_ICR.IMV.mask7 = 8926908 7 7
PHY_RX.PHY_ICR.IMV.mask8 = 8926908 8 8
PHY_RX.PHY_ICR.IMV.mask9 = 8926908 9 9
PHY_RX.PHY_ICR.IMV.mask10 = 8926908 10 10
PHY_RX.PHY_ICR.IMV.mask11 = 8926908 11 11
PHY_RX.PHY_ICR.IMV.mask12 = 8926908 12 12
PHY_RX.PHY_ICR.IMV.mask13 = 8926908 13 13
PHY_RX.PHY_ICR.IMV.mask14 = 8926908 14 14
PHY_RX.PHY_ICR.IMV.mask15 = 8926908 15 15
PHY_RX.PHY_ICR.IMV.mask16 = 8926908 16 16
PHY_RX.PHY_ICR.IMV.mask17 = 8926908 17 17
PHY_RX.PHY_ICR.IMV.mask18 = 8926908 18 18
PHY_RX.PHY_ICR.IMV.mask19 = 8926908 19 19
PHY_RX.PHY_ICR.IMV.mask20 = 8926908 20 20
PHY_RX.PHY_ICR.IMV.mask21 = 8926908 21 21
PHY_RX.PHY_ICR.IMV.mask22 = 8926908 22 22
PHY_RX.PHY_ICR.IMV.mask23 = 8926908 23 23
PHY_RX.PHY_ICR.IMV.mask24 = 8926908 24 24
PHY_RX.PHY_ICR.IMV.mask25 = 8926908 25 25
PHY_RX.PHY_ICR.IMV.mask26 = 8926908 26 26
PHY_RX.PHY_ICR.IMV.mask27 = 8926908 27 27
PHY_RX.PHY_ICR.IMV.mask28 = 8926908 28 28
PHY_RX.PHY_ICR.IMV.mask29 = 8926908 29 29
PHY_RX.PHY_ICR.IMV.mask30 = 8926908 30 30
PHY_RX.PHY_ICR.IMV.mask31 = 8926908 31 31
PHY_RX.PHY_ICR.IMS.mask_set0 = 8926912 0 0
PHY_RX.PHY_ICR.IMS.mask_set1 = 8926912 1 1
PHY_RX.PHY_ICR.IMS.mask_set2 = 8926912 2 2
PHY_RX.PHY_ICR.IMS.mask_set3 = 8926912 3 3
PHY_RX.PHY_ICR.IMS.mask_set4 = 8926912 4 4
PHY_RX.PHY_ICR.IMS.mask_set5 = 8926912 5 5
PHY_RX.PHY_ICR.IMS.mask_set6 = 8926912 6 6
PHY_RX.PHY_ICR.IMS.mask_set7 = 8926912 7 7
PHY_RX.PHY_ICR.IMS.mask_set8 = 8926912 8 8
PHY_RX.PHY_ICR.IMS.mask_set9 = 8926912 9 9
PHY_RX.PHY_ICR.IMS.mask_set10 = 8926912 10 10
PHY_RX.PHY_ICR.IMS.mask_set11 = 8926912 11 11
PHY_RX.PHY_ICR.IMS.mask_set12 = 8926912 12 12
PHY_RX.PHY_ICR.IMS.mask_set13 = 8926912 13 13
PHY_RX.PHY_ICR.IMS.mask_set14 = 8926912 14 14
PHY_RX.PHY_ICR.IMS.mask_set15 = 8926912 15 15
PHY_RX.PHY_ICR.IMS.mask_set16 = 8926912 16 16
PHY_RX.PHY_ICR.IMS.mask_set17 = 8926912 17 17
PHY_RX.PHY_ICR.IMS.mask_set18 = 8926912 18 18
PHY_RX.PHY_ICR.IMS.mask_set19 = 8926912 19 19
PHY_RX.PHY_ICR.IMS.mask_set20 = 8926912 20 20
PHY_RX.PHY_ICR.IMS.mask_set21 = 8926912 21 21
PHY_RX.PHY_ICR.IMS.mask_set22 = 8926912 22 22
PHY_RX.PHY_ICR.IMS.mask_set23 = 8926912 23 23
PHY_RX.PHY_ICR.IMS.mask_set24 = 8926912 24 24
PHY_RX.PHY_ICR.IMS.mask_set25 = 8926912 25 25
PHY_RX.PHY_ICR.IMS.mask_set26 = 8926912 26 26
PHY_RX.PHY_ICR.IMS.mask_set27 = 8926912 27 27
PHY_RX.PHY_ICR.IMS.mask_set28 = 8926912 28 28
PHY_RX.PHY_ICR.IMS.mask_set29 = 8926912 29 29
PHY_RX.PHY_ICR.IMS.mask_set30 = 8926912 30 30
PHY_RX.PHY_ICR.IMS.mask_set31 = 8926912 31 31
PHY_RX.PHY_ICR.IMC.mask_clr0 = 8926916 0 0
PHY_RX.PHY_ICR.IMC.mask_clr1 = 8926916 1 1
PHY_RX.PHY_ICR.IMC.mask_clr2 = 8926916 2 2
PHY_RX.PHY_ICR.IMC.mask_clr3 = 8926916 3 3
PHY_RX.PHY_ICR.IMC.mask_clr4 = 8926916 4 4
PHY_RX.PHY_ICR.IMC.mask_clr5 = 8926916 5 5
PHY_RX.PHY_ICR.IMC.mask_clr6 = 8926916 6 6
PHY_RX.PHY_ICR.IMC.mask_clr7 = 8926916 7 7
PHY_RX.PHY_ICR.IMC.mask_clr8 = 8926916 8 8
PHY_RX.PHY_ICR.IMC.mask_clr9 = 8926916 9 9
PHY_RX.PHY_ICR.IMC.mask_clr10 = 8926916 10 10
PHY_RX.PHY_ICR.IMC.mask_clr11 = 8926916 11 11
PHY_RX.PHY_ICR.IMC.mask_clr12 = 8926916 12 12
PHY_RX.PHY_ICR.IMC.mask_clr13 = 8926916 13 13
PHY_RX.PHY_ICR.IMC.mask_clr14 = 8926916 14 14
PHY_RX.PHY_ICR.IMC.mask_clr15 = 8926916 15 15
PHY_RX.PHY_ICR.IMC.mask_clr16 = 8926916 16 16
PHY_RX.PHY_ICR.IMC.mask_clr17 = 8926916 17 17
PHY_RX.PHY_ICR.IMC.mask_clr18 = 8926916 18 18
PHY_RX.PHY_ICR.IMC.mask_clr19 = 8926916 19 19
PHY_RX.PHY_ICR.IMC.mask_clr20 = 8926916 20 20
PHY_RX.PHY_ICR.IMC.mask_clr21 = 8926916 21 21
PHY_RX.PHY_ICR.IMC.mask_clr22 = 8926916 22 22
PHY_RX.PHY_ICR.IMC.mask_clr23 = 8926916 23 23
PHY_RX.PHY_ICR.IMC.mask_clr24 = 8926916 24 24
PHY_RX.PHY_ICR.IMC.mask_clr25 = 8926916 25 25
PHY_RX.PHY_ICR.IMC.mask_clr26 = 8926916 26 26
PHY_RX.PHY_ICR.IMC.mask_clr27 = 8926916 27 27
PHY_RX.PHY_ICR.IMC.mask_clr28 = 8926916 28 28
PHY_RX.PHY_ICR.IMC.mask_clr29 = 8926916 29 29
PHY_RX.PHY_ICR.IMC.mask_clr30 = 8926916 30 30
PHY_RX.PHY_ICR.IMC.mask_clr31 = 8926916 31 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_SNR_RATIO = 8926920 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_REC_NUM_LDPC_BLOCK_TOTAL = 8926924 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_REC_NUM_LDPC_BLOCK_UNCOR = 8926928 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_BER_COUNT_ACCUM = 8926932 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_MAC_BER_COUNT_ACCUM = 8926936 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_MAC_BER_COUNT_LAST = 8926940 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_BER_COUNT_LAST = 8926944 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_CORRELATOR_RESULT_I = 8926948 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_CORRELATOR_RESULT_Q = 8926952 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_CORRELATOR_DONE = 8926956 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_STATE = 8926960 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_STATE = 8926964 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_FREQ_INA_EXT_LOW = 8926968 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_FREQ_INA_EXT_HIGH = 8926972 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_RSSI_ADC_DB = 8926976 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_RSSI_PHASOR_DB = 8926980 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_RSSI_ADC_DB_SFD_LOCKED = 8926984 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_RSSI_PHASOR_DB_SFD_LOCKED = 8926988 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_0_RSSI_UP_DIFF = 8926992 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_0_RSSI_UP = 8926996 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_0_RSSI_DOWN = 8927000 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_0_RSSI_FINAL = 8927004 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_0_AGC_OUT_DB = 8927008 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_1_RSSI_UP_DIFF = 8927012 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_1_RSSI_UP = 8927016 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_1_RSSI_DOWN = 8927020 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_1_RSSI_FINAL = 8927024 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_1_AGC_OUT_DB = 8927028 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_2_RSSI_UP_DIFF = 8927032 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_2_RSSI_UP = 8927036 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_2_RSSI_DOWN = 8927040 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_2_RSSI_FINAL = 8927044 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_2_AGC_OUT_DB = 8927048 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_3_RSSI_UP_DIFF = 8927052 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_3_RSSI_UP = 8927056 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_3_RSSI_DOWN = 8927060 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_3_RSSI_FINAL = 8927064 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_3_AGC_OUT_DB = 8927068 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_4_RSSI_UP_DIFF = 8927072 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_4_RSSI_UP = 8927076 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_4_RSSI_DOWN = 8927080 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_4_RSSI_FINAL = 8927084 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_4_AGC_OUT_DB = 8927088 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_5_RSSI_UP_DIFF = 8927092 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_5_RSSI_UP = 8927096 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_5_RSSI_DOWN = 8927100 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_5_RSSI_FINAL = 8927104 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_5_AGC_OUT_DB = 8927108 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_6_RSSI_UP_DIFF = 8927112 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_6_RSSI_UP = 8927116 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_6_RSSI_DOWN = 8927120 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_6_RSSI_FINAL = 8927124 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_6_AGC_OUT_DB = 8927128 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_7_RSSI_UP_DIFF = 8927132 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_7_RSSI_UP = 8927136 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_7_RSSI_DOWN = 8927140 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_7_RSSI_FINAL = 8927144 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_7_AGC_OUT_DB = 8927148 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_DETECTION_IND = 8927152 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AUTOCORR_DP_LOCKED = 8927156 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AUTOCORR_CP_LOCKED = 8927160 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_ENERGY_SHORT_LOCKED = 8927164 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_GOLAY_OUT_A_ABS_MAX_8_LOCKED = 8927168 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_GOLAY_OUT_B_ABS_MAX_8_LOCKED = 8927172 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FREQ_COARSE_EST_IN_I = 8927176 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FREQ_COARSE_EST_IN_Q = 8927180 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FREQ_FINE_EST_IN_I = 8927184 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FREQ_FINE_EST_IN_Q = 8927188 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FREQ_COARSE_EST = 8927192 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FREQ_FINE_EST = 8927196 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FRACT_0_RSSI_LOCKED = 8927200 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FRACT_1_RSSI_LOCKED = 8927204 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FRACT_2_RSSI_LOCKED = 8927208 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_NOISE_VARIANCE_EST_LOCKED = 8927212 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FRAC_SEL_LOCKED = 8927216 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_DGC_GAIN_LOCKED = 8927220 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_INTRA_SLOT_TIMESYNC_LOCKED = 8927224 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_TIMESYNC_MAX_VAL_LOCKED = 8927228 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_NOISE_VARIANCE_INV_DB_LOCKED = 8927232 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_SFD_MASK_LOCKED = 8927236 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FINA_COUNTER = 8927240 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_MA16_0_OUT_LOCKED0 = 8927244 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_MA16_0_OUT_LOCKED1 = 8927248 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_MA16_0_OUT_LOCKED2 = 8927252 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_MA16_0_OUT_LOCKED3 = 8927256 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_MA16_0_OUT_LOCKED4 = 8927260 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_MA16_0_OUT_LOCKED5 = 8927264 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_MA16_0_OUT_LOCKED6 = 8927268 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_MA16_0_OUT_LOCKED7 = 8927272 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_FIR_SHIFT_FIFO_OFFSET_LOCKED = 8927276 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_SIGNAL_GAIN1 = 8927280 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_SIGNAL_GAIN2 = 8927284 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_RSSI_LOCKED = 8927288 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_BF_METRIC_OBSERVE = 8927292 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_SILENCE_NOISE_RSSI = 8927296 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS0 = 8927300 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS1 = 8927304 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS2 = 8927308 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS3 = 8927312 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS4 = 8927316 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS5 = 8927320 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS6 = 8927324 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS7 = 8927328 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS8 = 8927332 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS9 = 8927336 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS10 = 8927340 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS11 = 8927344 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS12 = 8927348 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS13 = 8927352 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS14 = 8927356 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS15 = 8927360 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RSSI_FDBK = 8927364 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_AGC_DB = 8927368 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_SNR_RATIO.bf_metric_snr_ratio_out = 8926920 0 21
PHY_RX.PHY_RX_OBSERVE.PHY_RX_SNR_RATIO.reserved.1860 = 8926920 22 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_REC_NUM_LDPC_BLOCK_TOTAL.rec_num_ldpc_block_total = 8926924 0 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_REC_NUM_LDPC_BLOCK_TOTAL.reserved.1861 = 8926924 16 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_REC_NUM_LDPC_BLOCK_UNCOR.rec_num_ldpc_block_uncor = 8926928 0 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_REC_NUM_LDPC_BLOCK_UNCOR.reserved.1862 = 8926928 16 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_BER_COUNT_ACCUM.rx_ber_counter_accum = 8926932 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_MAC_BER_COUNT_ACCUM.rx_mac_ber_counter_accum = 8926936 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_MAC_BER_COUNT_LAST.rx_mac_ber_counter_last = 8926940 0 20
PHY_RX.PHY_RX_OBSERVE.PHY_RX_MAC_BER_COUNT_LAST.reserved.1863 = 8926940 21 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_BER_COUNT_LAST.rx_ber_counter_last = 8926944 0 20
PHY_RX.PHY_RX_OBSERVE.PHY_RX_BER_COUNT_LAST.reserved.1864 = 8926944 21 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_CORRELATOR_RESULT_I.rx_correlator_result_rgf_i = 8926948 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_CORRELATOR_RESULT_Q.rx_correlator_result_rgf_q = 8926952 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_CORRELATOR_DONE.rx_correlator_done_rgf = 8926956 0 0
PHY_RX.PHY_RX_OBSERVE.PHY_RX_CORRELATOR_DONE.reserved.1865 = 8926956 1 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_STATE.rx_state = 8926960 0 3
PHY_RX.PHY_RX_OBSERVE.PHY_RX_STATE.reserved.1866 = 8926960 4 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_STATE.ina_state = 8926964 0 3
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_STATE.reserved.1867 = 8926964 4 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_FREQ_INA_EXT_LOW.freq_ina_ext_low = 8926968 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_FREQ_INA_EXT_HIGH.freq_ina_ext_high = 8926972 0 1
PHY_RX.PHY_RX_OBSERVE.PHY_RX_FREQ_INA_EXT_HIGH.reserved.1868 = 8926972 2 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_RSSI_ADC_DB.ina_rssi_adc_db = 8926976 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_RSSI_ADC_DB.reserved.1869 = 8926976 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_RSSI_PHASOR_DB.ina_rssi_phasor_db = 8926980 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_RSSI_PHASOR_DB.reserved.1870 = 8926980 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_RSSI_ADC_DB_SFD_LOCKED.ina_rssi_adc_db_sfd_locked = 8926984 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_RSSI_ADC_DB_SFD_LOCKED.reserved.1871 = 8926984 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_RSSI_PHASOR_DB_SFD_LOCKED.ina_rssi_phasor_db_sfd_locked = 8926988 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_RSSI_PHASOR_DB_SFD_LOCKED.reserved.1872 = 8926988 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_0_RSSI_UP_DIFF.ina_agc_debug_0_rssi_up_diff = 8926992 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_0_RSSI_UP_DIFF.reserved.1873 = 8926992 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_0_RSSI_UP.ina_agc_debug_0_rssi_up = 8926996 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_0_RSSI_UP.reserved.1874 = 8926996 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_0_RSSI_DOWN.ina_agc_debug_0_rssi_down = 8927000 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_0_RSSI_DOWN.reserved.1875 = 8927000 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_0_RSSI_FINAL.ina_agc_debug_0_rssi_final = 8927004 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_0_RSSI_FINAL.reserved.1876 = 8927004 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_0_AGC_OUT_DB.ina_agc_debug_0_agc_out_db = 8927008 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_0_AGC_OUT_DB.reserved.1877 = 8927008 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_1_RSSI_UP_DIFF.ina_agc_debug_1_rssi_up_diff = 8927012 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_1_RSSI_UP_DIFF.reserved.1878 = 8927012 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_1_RSSI_UP.ina_agc_debug_1_rssi_up = 8927016 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_1_RSSI_UP.reserved.1879 = 8927016 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_1_RSSI_DOWN.ina_agc_debug_1_rssi_down = 8927020 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_1_RSSI_DOWN.reserved.1880 = 8927020 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_1_RSSI_FINAL.ina_agc_debug_1_rssi_final = 8927024 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_1_RSSI_FINAL.reserved.1881 = 8927024 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_1_AGC_OUT_DB.ina_agc_debug_1_agc_out_db = 8927028 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_1_AGC_OUT_DB.reserved.1882 = 8927028 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_2_RSSI_UP_DIFF.ina_agc_debug_2_rssi_up_diff = 8927032 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_2_RSSI_UP_DIFF.reserved.1883 = 8927032 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_2_RSSI_UP.ina_agc_debug_2_rssi_up = 8927036 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_2_RSSI_UP.reserved.1884 = 8927036 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_2_RSSI_DOWN.ina_agc_debug_2_rssi_down = 8927040 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_2_RSSI_DOWN.reserved.1885 = 8927040 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_2_RSSI_FINAL.ina_agc_debug_2_rssi_final = 8927044 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_2_RSSI_FINAL.reserved.1886 = 8927044 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_2_AGC_OUT_DB.ina_agc_debug_2_agc_out_db = 8927048 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_2_AGC_OUT_DB.reserved.1887 = 8927048 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_3_RSSI_UP_DIFF.ina_agc_debug_3_rssi_up_diff = 8927052 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_3_RSSI_UP_DIFF.reserved.1888 = 8927052 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_3_RSSI_UP.ina_agc_debug_3_rssi_up = 8927056 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_3_RSSI_UP.reserved.1889 = 8927056 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_3_RSSI_DOWN.ina_agc_debug_3_rssi_down = 8927060 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_3_RSSI_DOWN.reserved.1890 = 8927060 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_3_RSSI_FINAL.ina_agc_debug_3_rssi_final = 8927064 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_3_RSSI_FINAL.reserved.1891 = 8927064 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_3_AGC_OUT_DB.ina_agc_debug_3_agc_out_db = 8927068 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_3_AGC_OUT_DB.reserved.1892 = 8927068 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_4_RSSI_UP_DIFF.ina_agc_debug_4_rssi_up_diff = 8927072 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_4_RSSI_UP_DIFF.reserved.1893 = 8927072 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_4_RSSI_UP.ina_agc_debug_4_rssi_up = 8927076 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_4_RSSI_UP.reserved.1894 = 8927076 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_4_RSSI_DOWN.ina_agc_debug_4_rssi_down = 8927080 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_4_RSSI_DOWN.reserved.1895 = 8927080 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_4_RSSI_FINAL.ina_agc_debug_4_rssi_final = 8927084 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_4_RSSI_FINAL.reserved.1896 = 8927084 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_4_AGC_OUT_DB.ina_agc_debug_4_agc_out_db = 8927088 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_4_AGC_OUT_DB.reserved.1897 = 8927088 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_5_RSSI_UP_DIFF.ina_agc_debug_5_rssi_up_diff = 8927092 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_5_RSSI_UP_DIFF.reserved.1898 = 8927092 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_5_RSSI_UP.ina_agc_debug_5_rssi_up = 8927096 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_5_RSSI_UP.reserved.1899 = 8927096 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_5_RSSI_DOWN.ina_agc_debug_5_rssi_down = 8927100 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_5_RSSI_DOWN.reserved.1900 = 8927100 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_5_RSSI_FINAL.ina_agc_debug_5_rssi_final = 8927104 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_5_RSSI_FINAL.reserved.1901 = 8927104 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_5_AGC_OUT_DB.ina_agc_debug_5_agc_out_db = 8927108 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_5_AGC_OUT_DB.reserved.1902 = 8927108 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_6_RSSI_UP_DIFF.ina_agc_debug_6_rssi_up_diff = 8927112 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_6_RSSI_UP_DIFF.reserved.1903 = 8927112 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_6_RSSI_UP.ina_agc_debug_6_rssi_up = 8927116 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_6_RSSI_UP.reserved.1904 = 8927116 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_6_RSSI_DOWN.ina_agc_debug_6_rssi_down = 8927120 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_6_RSSI_DOWN.reserved.1905 = 8927120 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_6_RSSI_FINAL.ina_agc_debug_6_rssi_final = 8927124 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_6_RSSI_FINAL.reserved.1906 = 8927124 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_6_AGC_OUT_DB.ina_agc_debug_6_agc_out_db = 8927128 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_6_AGC_OUT_DB.reserved.1907 = 8927128 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_7_RSSI_UP_DIFF.ina_agc_debug_7_rssi_up_diff = 8927132 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_7_RSSI_UP_DIFF.reserved.1908 = 8927132 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_7_RSSI_UP.ina_agc_debug_7_rssi_up = 8927136 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_7_RSSI_UP.reserved.1909 = 8927136 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_7_RSSI_DOWN.ina_agc_debug_7_rssi_down = 8927140 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_7_RSSI_DOWN.reserved.1910 = 8927140 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_7_RSSI_FINAL.ina_agc_debug_7_rssi_final = 8927144 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_7_RSSI_FINAL.reserved.1911 = 8927144 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_7_AGC_OUT_DB.ina_agc_debug_7_agc_out_db = 8927148 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AGC_DEBUG_7_AGC_OUT_DB.reserved.1912 = 8927148 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_DETECTION_IND.ina_dp_detected = 8927152 0 0
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_DETECTION_IND.ina_cp_detected = 8927152 1 1
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_DETECTION_IND.reserved.1913 = 8927152 2 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AUTOCORR_DP_LOCKED.ina_autocorr_dp_locked = 8927156 0 11
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AUTOCORR_DP_LOCKED.reserved.1914 = 8927156 12 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AUTOCORR_CP_LOCKED.ina_autocorr_cp_locked = 8927160 0 11
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_AUTOCORR_CP_LOCKED.reserved.1915 = 8927160 12 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_ENERGY_SHORT_LOCKED.ina_energy_short_locked = 8927164 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_ENERGY_SHORT_LOCKED.reserved.1916 = 8927164 8 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_GOLAY_OUT_A_ABS_MAX_8_LOCKED.ina_golay_out_a_abs_max_8_locked = 8927168 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_GOLAY_OUT_A_ABS_MAX_8_LOCKED.reserved.1917 = 8927168 8 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_GOLAY_OUT_B_ABS_MAX_8_LOCKED.ina_golay_out_b_abs_max_8_locked = 8927172 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_GOLAY_OUT_B_ABS_MAX_8_LOCKED.reserved.1918 = 8927172 8 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FREQ_COARSE_EST_IN_I.ina_freq_coarse_est_in_i = 8927176 0 13
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FREQ_COARSE_EST_IN_I.reserved.1919 = 8927176 14 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FREQ_COARSE_EST_IN_Q.ina_freq_coarse_est_in_q = 8927180 0 13
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FREQ_COARSE_EST_IN_Q.reserved.1920 = 8927180 14 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FREQ_FINE_EST_IN_I.ina_freq_fine_est_in_i = 8927184 0 13
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FREQ_FINE_EST_IN_I.reserved.1921 = 8927184 14 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FREQ_FINE_EST_IN_Q.ina_freq_fine_est_in_q = 8927188 0 13
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FREQ_FINE_EST_IN_Q.reserved.1922 = 8927188 14 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FREQ_COARSE_EST.ina_freq_coarse_est = 8927192 0 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FREQ_COARSE_EST.reserved.1923 = 8927192 16 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FREQ_FINE_EST.ina_freq_fine_est = 8927196 0 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FREQ_FINE_EST.reserved.1924 = 8927196 16 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FRACT_0_RSSI_LOCKED.ina_fract_0_rssi_locked = 8927200 0 10
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FRACT_0_RSSI_LOCKED.reserved.1925 = 8927200 11 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FRACT_1_RSSI_LOCKED.ina_fract_1_rssi_locked = 8927204 0 10
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FRACT_1_RSSI_LOCKED.reserved.1926 = 8927204 11 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FRACT_2_RSSI_LOCKED.ina_fract_2_rssi_locked = 8927208 0 10
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FRACT_2_RSSI_LOCKED.reserved.1927 = 8927208 11 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_NOISE_VARIANCE_EST_LOCKED.ina_noise_variance_est_locked = 8927212 0 10
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_NOISE_VARIANCE_EST_LOCKED.reserved.1928 = 8927212 11 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FRAC_SEL_LOCKED.ina_frac_sel_locked = 8927216 0 4
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FRAC_SEL_LOCKED.reserved.1929 = 8927216 5 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_DGC_GAIN_LOCKED.ina_dgc_gain_locked = 8927220 0 6
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_DGC_GAIN_LOCKED.reserved.1930 = 8927220 7 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_INTRA_SLOT_TIMESYNC_LOCKED.ina_intra_slot_timesync_locked = 8927224 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_INTRA_SLOT_TIMESYNC_LOCKED.reserved.1931 = 8927224 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_TIMESYNC_MAX_VAL_LOCKED.ina_timesync_max_val_locked = 8927228 0 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_TIMESYNC_MAX_VAL_LOCKED.reserved.1932 = 8927228 16 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_NOISE_VARIANCE_INV_DB_LOCKED.ina_noise_variance_inv_db_locked = 8927232 0 4
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_NOISE_VARIANCE_INV_DB_LOCKED.reserved.1933 = 8927232 5 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_SFD_MASK_LOCKED.ina_sfd_mask_locked = 8927236 0 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_SFD_MASK_LOCKED.reserved.1934 = 8927236 16 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FINA_COUNTER.rx_ina_fina_counter = 8927240 0 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_FINA_COUNTER.reserved.1935 = 8927240 16 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_MA16_0_OUT_LOCKED0.ina_ma16_0_out_locked0 = 8927244 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_MA16_0_OUT_LOCKED1.ina_ma16_0_out_locked1 = 8927248 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_MA16_0_OUT_LOCKED2.ina_ma16_0_out_locked2 = 8927252 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_MA16_0_OUT_LOCKED3.ina_ma16_0_out_locked3 = 8927256 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_MA16_0_OUT_LOCKED4.ina_ma16_0_out_locked4 = 8927260 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_MA16_0_OUT_LOCKED5.ina_ma16_0_out_locked5 = 8927264 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_MA16_0_OUT_LOCKED6.ina_ma16_0_out_locked6 = 8927268 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_MA16_0_OUT_LOCKED7.ina_ma16_0_out_locked7 = 8927272 0 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_FIR_SHIFT_FIFO_OFFSET_LOCKED.fir_shift_fifo_offset_locked = 8927276 0 8
PHY_RX.PHY_RX_OBSERVE.PHY_RX_FIR_SHIFT_FIFO_OFFSET_LOCKED.reserved.1936 = 8927276 9 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_SIGNAL_GAIN1.phy_rx_signal_gain_adc_db = 8927280 0 6
PHY_RX.PHY_RX_OBSERVE.PHY_RX_SIGNAL_GAIN1.phy_rx_signal_gain_phasor_db = 8927280 7 13
PHY_RX.PHY_RX_OBSERVE.PHY_RX_SIGNAL_GAIN1.phy_rx_signal_gain_adc_db_sfd_locked = 8927280 14 20
PHY_RX.PHY_RX_OBSERVE.PHY_RX_SIGNAL_GAIN1.phy_rx_signal_gain_phasor_db_sfd_locked = 8927280 21 27
PHY_RX.PHY_RX_OBSERVE.PHY_RX_SIGNAL_GAIN1.reserved.1937 = 8927280 28 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_SIGNAL_GAIN2.phy_rx_signal_gain_adc_db_ce_locked = 8927284 0 6
PHY_RX.PHY_RX_OBSERVE.PHY_RX_SIGNAL_GAIN2.phy_rx_signal_gain_phasor_db_ce_locked = 8927284 7 13
PHY_RX.PHY_RX_OBSERVE.PHY_RX_SIGNAL_GAIN2.reserved.1938 = 8927284 14 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_RSSI_LOCKED.phy_ina_rssi_adc_db_ce_locked = 8927288 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_RSSI_LOCKED.phy_ina_rssi_phasor_db_ce_locked = 8927288 6 11
PHY_RX.PHY_RX_OBSERVE.PHY_RX_INA_RSSI_LOCKED.reserved.1939 = 8927288 12 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_BF_METRIC_OBSERVE.phy_rx_bf_metric_saturated = 8927292 0 0
PHY_RX.PHY_RX_OBSERVE.PHY_RX_BF_METRIC_OBSERVE.bf_metric_snr_ratio_out_db_sc_comp = 8927292 1 9
PHY_RX.PHY_RX_OBSERVE.PHY_RX_BF_METRIC_OBSERVE.reserved.1940 = 8927292 10 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_SILENCE_NOISE_RSSI.phy_rx_silence_noise_rssi_adc_db = 8927296 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_SILENCE_NOISE_RSSI.reserved.1941 = 8927296 6 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS0.rake_taps_i_0 = 8927300 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS0.rake_taps_q_0 = 8927300 8 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS0.rake_taps_idx_0 = 8927300 16 22
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS0.reserved.1942 = 8927300 23 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS1.rake_taps_i_1 = 8927304 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS1.rake_taps_q_1 = 8927304 8 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS1.rake_taps_idx_1 = 8927304 16 22
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS1.reserved.1943 = 8927304 23 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS2.rake_taps_i_2 = 8927308 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS2.rake_taps_q_2 = 8927308 8 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS2.rake_taps_idx_2 = 8927308 16 22
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS2.reserved.1944 = 8927308 23 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS3.rake_taps_i_3 = 8927312 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS3.rake_taps_q_3 = 8927312 8 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS3.rake_taps_idx_3 = 8927312 16 22
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS3.reserved.1945 = 8927312 23 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS4.rake_taps_i_4 = 8927316 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS4.rake_taps_q_4 = 8927316 8 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS4.rake_taps_idx_4 = 8927316 16 22
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS4.reserved.1946 = 8927316 23 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS5.rake_taps_i_5 = 8927320 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS5.rake_taps_q_5 = 8927320 8 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS5.rake_taps_idx_5 = 8927320 16 22
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS5.reserved.1947 = 8927320 23 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS6.rake_taps_i_6 = 8927324 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS6.rake_taps_q_6 = 8927324 8 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS6.rake_taps_idx_6 = 8927324 16 22
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS6.reserved.1948 = 8927324 23 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS7.rake_taps_i_7 = 8927328 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS7.rake_taps_q_7 = 8927328 8 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS7.rake_taps_idx_7 = 8927328 16 22
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS7.reserved.1949 = 8927328 23 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS8.rake_taps_i_8 = 8927332 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS8.rake_taps_q_8 = 8927332 8 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS8.rake_taps_idx_8 = 8927332 16 22
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS8.reserved.1950 = 8927332 23 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS9.rake_taps_i_9 = 8927336 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS9.rake_taps_q_9 = 8927336 8 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS9.rake_taps_idx_9 = 8927336 16 22
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS9.reserved.1951 = 8927336 23 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS10.rake_taps_i_10 = 8927340 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS10.rake_taps_q_10 = 8927340 8 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS10.rake_taps_idx_10 = 8927340 16 22
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS10.reserved.1952 = 8927340 23 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS11.rake_taps_i_11 = 8927344 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS11.rake_taps_q_11 = 8927344 8 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS11.rake_taps_idx_11 = 8927344 16 22
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS11.reserved.1953 = 8927344 23 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS12.rake_taps_i_12 = 8927348 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS12.rake_taps_q_12 = 8927348 8 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS12.rake_taps_idx_12 = 8927348 16 22
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS12.reserved.1954 = 8927348 23 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS13.rake_taps_i_13 = 8927352 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS13.rake_taps_q_13 = 8927352 8 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS13.rake_taps_idx_13 = 8927352 16 22
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS13.reserved.1955 = 8927352 23 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS14.rake_taps_i_14 = 8927356 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS14.rake_taps_q_14 = 8927356 8 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS14.rake_taps_idx_14 = 8927356 16 22
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS14.reserved.1956 = 8927356 23 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS15.rake_taps_i_15 = 8927360 0 7
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS15.rake_taps_q_15 = 8927360 8 15
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS15.rake_taps_idx_15 = 8927360 16 22
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RAKE_TAPS15.reserved.1957 = 8927360 23 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RSSI_FDBK.phy_rx_rssi_fdbk_measured = 8927364 0 3
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RSSI_FDBK.phy_rx_rssi_fdbk_db_snr = 8927364 4 9
PHY_RX.PHY_RX_OBSERVE.PHY_RX_RSSI_FDBK.reserved.1958 = 8927364 10 31
PHY_RX.PHY_RX_OBSERVE.PHY_RX_AGC_DB.phy_agc_db = 8927368 0 5
PHY_RX.PHY_RX_OBSERVE.PHY_RX_AGC_DB.reserved.1959 = 8927368 6 31
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_INFO_TRIGGER_LOW = 8927372 0 31
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_INFO_TRIGGER_HIGH = 8927376 0 31
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_INFO_TRIGGER_IN = 8927380 0 31
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_INFO_TRIGGER_ADDR = 8927384 0 31
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_REC_TRIGG_TH_MODE = 8927388 0 31
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_REC_TRIGG_TH = 8927392 0 31
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_REC_EXT_ENABLE = 8927396 0 31
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_REC_MEM_CONTROL = 8927400 0 31
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_INFO_TRIGGER_LOW.info_trigger_low = 8927372 0 31
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_INFO_TRIGGER_HIGH.info_trigger_high = 8927376 0 31
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_INFO_TRIGGER_IN.info_trigger_in = 8927380 0 0
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_INFO_TRIGGER_IN.reserved.1960 = 8927380 1 31
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_INFO_TRIGGER_ADDR.info_trigger_addr = 8927384 0 31
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_REC_TRIGG_TH_MODE.rec_trigg_th_mode = 8927388 0 1
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_REC_TRIGG_TH_MODE.reserved.1961 = 8927388 2 31
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_REC_TRIGG_TH.rec_trigg_th = 8927392 0 31
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_REC_EXT_ENABLE.rec_external_enable = 8927396 0 0
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_REC_EXT_ENABLE.reserved.1962 = 8927396 1 31
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_REC_MEM_CONTROL.rec_mem_control = 8927400 0 2
PHY_RX.PHY_RX_TRIGGERS.PHY_RX_REC_MEM_CONTROL.reserved.1963 = 8927400 3 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_INA_SYNC_COUNTER_DP_TH = 8927404 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_SFD_SYNC_COUNTER_SC_TH = 8927408 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_HEADER_CRC_OK_COUNTER_SC_TH = 8927412 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_BER_LAST_ZERO_COUNTER_SC_TH = 8927416 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_SFD_TIMEOUT_COUNTER_DP_TH = 8927420 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_HEADER_CRC_ERROR_COUNTER_SC_TH = 8927424 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_BER_LAST_NON_ZERO_COUNTER_SC_TH = 8927428 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BIT_COUNTER_SC_THL = 8927432 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BIT_COUNTER_SC_THH = 8927436 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BIT_COUNTER_SC_THL = 8927440 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BIT_COUNTER_SC_THH = 8927444 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BLOCK_COUNTER_SC_THL = 8927448 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BLOCK_COUNTER_SC_THH = 8927452 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BLOCK_COUNTER_SC_THL = 8927456 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BLOCK_COUNTER_SC_THH = 8927460 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_INA_SYNC_COUNTER_CP_TH = 8927464 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_SFD_SYNC_COUNTER_CP_TH = 8927468 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_HEADER_CRC_OK_COUNTER_CP_TH = 8927472 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_BER_LAST_ZERO_COUNTER_CP_TH = 8927476 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_SFD_TIMEOUT_COUNTER_CP_TH = 8927480 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_HEADER_CRC_ERROR_COUNTER_CP_TH = 8927484 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_BER_LAST_NON_ZERO_COUNTER_CP_TH = 8927488 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BIT_COUNTER_CP_THL = 8927492 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BIT_COUNTER_CP_THH = 8927496 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BIT_COUNTER_CP_THL = 8927500 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BIT_COUNTER_CP_THH = 8927504 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BLOCK_COUNTER_CP_THL = 8927508 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BLOCK_COUNTER_CP_THH = 8927512 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BLOCK_COUNTER_CP_THL = 8927516 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BLOCK_COUNTER_CP_THH = 8927520 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_SFD_SYNC_COUNTER_OFDM_TH = 8927524 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_HEADER_CRC_OK_COUNTER_OFDM_TH = 8927528 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_BER_LAST_ZERO_COUNTER_OFDM_TH = 8927532 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_HEADER_CRC_ERROR_COUNTER_OFDM_TH = 8927536 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_BER_LAST_NON_ZERO_COUNTER_OFDM_TH = 8927540 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BIT_COUNTER_OFDM_THL = 8927544 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BIT_COUNTER_OFDM_THH = 8927548 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BIT_COUNTER_OFDM_THL = 8927552 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BIT_COUNTER_OFDM_THH = 8927556 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BLOCK_COUNTER_OFDM_THL = 8927560 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BLOCK_COUNTER_OFDM_THH = 8927564 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BLOCK_COUNTER_OFDM_THL = 8927568 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BLOCK_COUNTER_OFDM_THH = 8927572 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STATISTICS_LOCK_MODE = 8927576 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STATISTICS_LOCK = 8927580 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STATISTICS_CLEAR = 8927584 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_INA_SYNC_COUNTER_DP = 8927588 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_SFD_SYNC_COUNTER_SC = 8927592 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_HEADER_CRC_OK_COUNTER_SC = 8927596 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_BER_LAST_ZERO_COUNTER_SC = 8927600 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_SFD_TIMEOUT_COUNTER_DP = 8927604 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_HEADER_CRC_ERROR_COUNTER_SC = 8927608 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_BER_LAST_NON_ZERO_COUNTER_SC = 8927612 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BIT_COUNTER_SCL = 8927616 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BIT_COUNTER_SCH = 8927620 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BIT_COUNTER_SCL = 8927624 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BIT_COUNTER_SCH = 8927628 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BLOCK_COUNTER_SCL = 8927632 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BLOCK_COUNTER_SCH = 8927636 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BLOCK_COUNTER_SCL = 8927640 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BLOCK_COUNTER_SCH = 8927644 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_INA_SYNC_COUNTER_CP = 8927648 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_SFD_SYNC_COUNTER_CP = 8927652 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_HEADER_CRC_OK_COUNTER_CP = 8927656 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_BER_LAST_ZERO_COUNTER_CP = 8927660 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_SFD_TIMEOUT_COUNTER_CP = 8927664 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_HEADER_CRC_ERROR_COUNTER_CP = 8927668 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_BER_LAST_NON_ZERO_COUNTER_CP = 8927672 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BIT_COUNTER_CPL = 8927676 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BIT_COUNTER_CPH = 8927680 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BIT_COUNTER_CPL = 8927684 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BIT_COUNTER_CPH = 8927688 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BLOCK_COUNTER_CPL = 8927692 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BLOCK_COUNTER_CPH = 8927696 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BLOCK_COUNTER_CPL = 8927700 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BLOCK_COUNTER_CPH = 8927704 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_SFD_SYNC_COUNTER_OFDM = 8927708 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_HEADER_CRC_OK_COUNTER_OFDM = 8927712 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_BER_LAST_ZERO_COUNTER_OFDM = 8927716 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_HEADER_CRC_ERROR_COUNTER_OFDM = 8927720 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_BER_LAST_NON_ZERO_COUNTER_OFDM = 8927724 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BIT_COUNTER_OFDML = 8927728 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BIT_COUNTER_OFDMH = 8927732 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BIT_COUNTER_OFDML = 8927736 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BIT_COUNTER_OFDMH = 8927740 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BLOCK_COUNTER_OFDML = 8927744 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BLOCK_COUNTER_OFDMH = 8927748 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BLOCK_COUNTER_OFDML = 8927752 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BLOCK_COUNTER_OFDMH = 8927756 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_INA_SYNC_COUNTER_DP_TH.stat_ina_sync_counter_dp_th = 8927404 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_SFD_SYNC_COUNTER_SC_TH.stat_sfd_sync_counter_sc_th = 8927408 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_HEADER_CRC_OK_COUNTER_SC_TH.stat_header_crc_ok_counter_sc_th = 8927412 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_BER_LAST_ZERO_COUNTER_SC_TH.stat_ber_last_zero_counter_sc_th = 8927416 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_SFD_TIMEOUT_COUNTER_DP_TH.stat_sfd_timeout_counter_dp_th = 8927420 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_HEADER_CRC_ERROR_COUNTER_SC_TH.stat_header_crc_error_counter_sc_th = 8927424 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_BER_LAST_NON_ZERO_COUNTER_SC_TH.stat_ber_last_non_zero_counter_sc_th = 8927428 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BIT_COUNTER_SC_THL.stat_total_bit_counter_sc_th_low = 8927432 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BIT_COUNTER_SC_THH.stat_total_bit_counter_sc_th_high = 8927436 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BIT_COUNTER_SC_THL.stat_error_bit_counter_sc_th_low = 8927440 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BIT_COUNTER_SC_THH.stat_error_bit_counter_sc_th_high = 8927444 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BLOCK_COUNTER_SC_THL.stat_total_block_counter_sc_th_low = 8927448 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BLOCK_COUNTER_SC_THH.stat_total_block_counter_sc_th_high = 8927452 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BLOCK_COUNTER_SC_THL.stat_error_block_counter_sc_th_low = 8927456 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BLOCK_COUNTER_SC_THH.stat_error_block_counter_sc_th_high = 8927460 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_INA_SYNC_COUNTER_CP_TH.stat_ina_sync_counter_cp_th = 8927464 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_SFD_SYNC_COUNTER_CP_TH.stat_sfd_sync_counter_cp_th = 8927468 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_HEADER_CRC_OK_COUNTER_CP_TH.stat_header_crc_ok_counter_cp_th = 8927472 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_BER_LAST_ZERO_COUNTER_CP_TH.stat_ber_last_zero_counter_cp_th = 8927476 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_SFD_TIMEOUT_COUNTER_CP_TH.stat_sfd_timeout_counter_cp_th = 8927480 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_HEADER_CRC_ERROR_COUNTER_CP_TH.stat_header_crc_error_counter_cp_th = 8927484 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_BER_LAST_NON_ZERO_COUNTER_CP_TH.stat_ber_last_non_zero_counter_cp_th = 8927488 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BIT_COUNTER_CP_THL.stat_total_bit_counter_cp_th_low = 8927492 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BIT_COUNTER_CP_THH.stat_total_bit_counter_cp_th_high = 8927496 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BIT_COUNTER_CP_THL.stat_error_bit_counter_cp_th_low = 8927500 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BIT_COUNTER_CP_THH.stat_error_bit_counter_cp_th_high = 8927504 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BLOCK_COUNTER_CP_THL.stat_total_block_counter_cp_th_low = 8927508 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BLOCK_COUNTER_CP_THH.stat_total_block_counter_cp_th_high = 8927512 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BLOCK_COUNTER_CP_THL.stat_error_block_counter_cp_th_low = 8927516 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BLOCK_COUNTER_CP_THH.stat_error_block_counter_cp_th_high = 8927520 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_SFD_SYNC_COUNTER_OFDM_TH.stat_sfd_sync_counter_ofdm_th = 8927524 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_HEADER_CRC_OK_COUNTER_OFDM_TH.stat_header_crc_ok_counter_ofdm_th = 8927528 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_BER_LAST_ZERO_COUNTER_OFDM_TH.stat_ber_last_zero_counter_ofdm_th = 8927532 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_HEADER_CRC_ERROR_COUNTER_OFDM_TH.stat_header_crc_error_counter_ofdm_th = 8927536 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_BER_LAST_NON_ZERO_COUNTER_OFDM_TH.stat_ber_last_non_zero_counter_ofdm_th = 8927540 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BIT_COUNTER_OFDM_THL.stat_total_bit_counter_ofdm_th_low = 8927544 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BIT_COUNTER_OFDM_THH.stat_total_bit_counter_ofdm_th_high = 8927548 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BIT_COUNTER_OFDM_THL.stat_error_bit_counter_ofdm_th_low = 8927552 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BIT_COUNTER_OFDM_THH.stat_error_bit_counter_ofdm_th_high = 8927556 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BLOCK_COUNTER_OFDM_THL.stat_total_block_counter_ofdm_th_low = 8927560 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_TOTAL_BLOCK_COUNTER_OFDM_THH.stat_total_block_counter_ofdm_th_high = 8927564 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BLOCK_COUNTER_OFDM_THL.stat_error_block_counter_ofdm_th_low = 8927568 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STAT_ERROR_BLOCK_COUNTER_OFDM_THH.stat_error_block_counter_ofdm_th_high = 8927572 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STATISTICS_LOCK_MODE.statistics_lock_mode = 8927576 0 0
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STATISTICS_LOCK_MODE.reserved.1964 = 8927576 1 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STATISTICS_LOCK.statistics_lock = 8927580 0 0
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STATISTICS_LOCK.reserved.1965 = 8927580 1 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STATISTICS_CLEAR.statistics_clear = 8927584 0 0
PHY_RX.PHY_RX_STATISTICS.PHY_RX_RGF_STATISTICS_CLEAR.reserved.1966 = 8927584 1 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_INA_SYNC_COUNTER_DP.rx_stat_ina_sync_counter_dp = 8927588 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_SFD_SYNC_COUNTER_SC.rx_stat_sfd_sync_counter_sc = 8927592 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_HEADER_CRC_OK_COUNTER_SC.rx_stat_header_crc_ok_counter_sc = 8927596 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_BER_LAST_ZERO_COUNTER_SC.rx_stat_ber_last_zero_counter_sc = 8927600 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_SFD_TIMEOUT_COUNTER_DP.rx_stat_sfd_timeout_counter_dp = 8927604 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_HEADER_CRC_ERROR_COUNTER_SC.rx_stat_header_crc_error_counter_sc = 8927608 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_BER_LAST_NON_ZERO_COUNTER_SC.rx_stat_ber_last_non_zero_counter_sc = 8927612 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BIT_COUNTER_SCL.rx_stat_total_bit_counter_sc_low = 8927616 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BIT_COUNTER_SCH.rx_stat_total_bit_counter_sc_high = 8927620 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BIT_COUNTER_SCL.rx_stat_error_bit_counter_sc_low = 8927624 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BIT_COUNTER_SCH.rx_stat_error_bit_counter_sc_high = 8927628 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BLOCK_COUNTER_SCL.rx_stat_total_block_counter_sc_low = 8927632 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BLOCK_COUNTER_SCH.rx_stat_total_block_counter_sc_high = 8927636 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BLOCK_COUNTER_SCL.rx_stat_error_block_counter_sc_low = 8927640 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BLOCK_COUNTER_SCH.rx_stat_error_block_counter_sc_high = 8927644 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_INA_SYNC_COUNTER_CP.rx_stat_ina_sync_counter_cp = 8927648 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_SFD_SYNC_COUNTER_CP.rx_stat_sfd_sync_counter_cp = 8927652 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_HEADER_CRC_OK_COUNTER_CP.rx_stat_header_crc_ok_counter_cp = 8927656 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_BER_LAST_ZERO_COUNTER_CP.rx_stat_ber_last_zero_counter_cp = 8927660 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_SFD_TIMEOUT_COUNTER_CP.rx_stat_sfd_timeout_counter_cp = 8927664 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_HEADER_CRC_ERROR_COUNTER_CP.rx_stat_header_crc_error_counter_cp = 8927668 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_BER_LAST_NON_ZERO_COUNTER_CP.rx_stat_ber_last_non_zero_counter_cp = 8927672 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BIT_COUNTER_CPL.rx_stat_total_bit_counter_cp_low = 8927676 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BIT_COUNTER_CPH.rx_stat_total_bit_counter_cp_high = 8927680 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BIT_COUNTER_CPL.rx_stat_error_bit_counter_cp_low = 8927684 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BIT_COUNTER_CPH.rx_stat_error_bit_counter_cp_high = 8927688 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BLOCK_COUNTER_CPL.rx_stat_total_block_counter_cp_low = 8927692 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BLOCK_COUNTER_CPH.rx_stat_total_block_counter_cp_high = 8927696 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BLOCK_COUNTER_CPL.rx_stat_error_block_counter_cp_low = 8927700 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BLOCK_COUNTER_CPH.rx_stat_error_block_counter_cp_high = 8927704 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_SFD_SYNC_COUNTER_OFDM.rx_stat_sfd_sync_counter_ofdm = 8927708 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_HEADER_CRC_OK_COUNTER_OFDM.rx_stat_header_crc_ok_counter_ofdm = 8927712 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_BER_LAST_ZERO_COUNTER_OFDM.rx_stat_ber_last_zero_counter_ofdm = 8927716 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_HEADER_CRC_ERROR_COUNTER_OFDM.rx_stat_header_crc_error_counter_ofdm = 8927720 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_BER_LAST_NON_ZERO_COUNTER_OFDM.rx_stat_ber_last_non_zero_counter_ofdm = 8927724 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BIT_COUNTER_OFDML.rx_stat_total_bit_counter_ofdm_low = 8927728 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BIT_COUNTER_OFDMH.rx_stat_total_bit_counter_ofdm_high = 8927732 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BIT_COUNTER_OFDML.rx_stat_error_bit_counter_ofdm_low = 8927736 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BIT_COUNTER_OFDMH.rx_stat_error_bit_counter_ofdm_high = 8927740 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BLOCK_COUNTER_OFDML.rx_stat_total_block_counter_ofdm_low = 8927744 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_TOTAL_BLOCK_COUNTER_OFDMH.rx_stat_total_block_counter_ofdm_high = 8927748 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BLOCK_COUNTER_OFDML.rx_stat_error_block_counter_ofdm_low = 8927752 0 31
PHY_RX.PHY_RX_STATISTICS.PHY_RX_STAT_ERROR_BLOCK_COUNTER_OFDMH.rx_stat_error_block_counter_ofdm_high = 8927756 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_DEBUG_FRAMES_MAC_DATA = 8927760 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_DEBUG_FRAMES_MAC_CRC = 8927764 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_DEBUG_FRAMES_MAC_HEADER_DWORDS = 8927768 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_PHY_RX_PHY_RX_MAC_BER_3 = 8927772 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_PHY_RX_PHY_RX_MAC_BER_4 = 8927776 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_PHY_RX_PHY_RX_MAC_BER_5 = 8927780 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_PHY_RX_PHY_RX_MAC_BER_6 = 8927784 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_PHY_RX_PHY_RX_MAC_BER_7 = 8927788 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_PHY_RX_PHY_RX_MAC_BER_8 = 8927792 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_PHY_RX_PHY_RX_MAC_BER_9 = 8927796 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_PHY_RX_PHY_RX_MAC_BER_10 = 8927800 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_DEBUG_FRAMES_MAC_DATA.debug_frames_data = 8927760 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_DEBUG_FRAMES_MAC_CRC.debug_frames_mac_crc = 8927764 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_DEBUG_FRAMES_MAC_HEADER_DWORDS.debug_frames_mac_header_dwords = 8927768 0 3
PHY_RX.PHY_RX_MAC_BER.PHY_RX_DEBUG_FRAMES_MAC_HEADER_DWORDS.reserved.1967 = 8927768 4 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_PHY_RX_PHY_RX_MAC_BER_3.debug_frames_mac_header1 = 8927772 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_PHY_RX_PHY_RX_MAC_BER_4.debug_frames_mac_header2 = 8927776 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_PHY_RX_PHY_RX_MAC_BER_5.debug_frames_mac_header3 = 8927780 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_PHY_RX_PHY_RX_MAC_BER_6.debug_frames_mac_header4 = 8927784 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_PHY_RX_PHY_RX_MAC_BER_7.debug_frames_mac_header5 = 8927788 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_PHY_RX_PHY_RX_MAC_BER_8.debug_frames_mac_header6 = 8927792 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_PHY_RX_PHY_RX_MAC_BER_9.debug_frames_mac_header7 = 8927796 0 31
PHY_RX.PHY_RX_MAC_BER.PHY_RX_PHY_RX_PHY_RX_MAC_BER_10.debug_frames_mac_header8 = 8927800 0 31
PHY_RX.OFDM_TRACK.OFDM_TRACK_EN = 8927804 0 31
PHY_RX.OFDM_TRACK.OFDM_TRACK_CFG = 8927808 0 31
PHY_RX.OFDM_TRACK.OFDM_TRACK_WEIGHTED_CFG = 8927812 0 31
PHY_RX.OFDM_TRACK.OFDM_TRACK_FREQ_RATIO = 8927816 0 31
PHY_RX.OFDM_TRACK.OFDM_TRACK_JUMP_TH = 8927820 0 31
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET1 = 8927824 0 31
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET2 = 8927828 0 31
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET3 = 8927832 0 31
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SWITCH = 8927836 0 31
PHY_RX.OFDM_TRACK.OFDM_TRACK_EN.ofdm_track_bypass = 8927804 0 0
PHY_RX.OFDM_TRACK.OFDM_TRACK_EN.reserved.1968 = 8927804 1 31
PHY_RX.OFDM_TRACK.OFDM_TRACK_CFG.ofdm_track_init_a = 8927808 0 0
PHY_RX.OFDM_TRACK.OFDM_TRACK_CFG.ofdm_track_pilot_erase = 8927808 1 1
PHY_RX.OFDM_TRACK.OFDM_TRACK_CFG.reserved.1969 = 8927808 2 31
PHY_RX.OFDM_TRACK.OFDM_TRACK_WEIGHTED_CFG.ofdm_track_weighted_min_val = 8927812 0 2
PHY_RX.OFDM_TRACK.OFDM_TRACK_WEIGHTED_CFG.ofdm_track_weighted_max_val = 8927812 3 5
PHY_RX.OFDM_TRACK.OFDM_TRACK_WEIGHTED_CFG.reserved.1970 = 8927812 6 31
PHY_RX.OFDM_TRACK.OFDM_TRACK_FREQ_RATIO.ofdm_track_freq_ratio = 8927816 0 19
PHY_RX.OFDM_TRACK.OFDM_TRACK_FREQ_RATIO.reserved.1971 = 8927816 20 31
PHY_RX.OFDM_TRACK.OFDM_TRACK_JUMP_TH.ofdm_track_jump_threshold = 8927820 0 21
PHY_RX.OFDM_TRACK.OFDM_TRACK_JUMP_TH.reserved.1972 = 8927820 22 31
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET1.ofdm_track_filt_a_factor1_1 = 8927824 0 2
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET1.ofdm_track_filt_a_factor2_1 = 8927824 3 5
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET1.ofdm_track_filt_a_factor3_1 = 8927824 6 8
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET1.ofdm_track_filt_a_factor4_1 = 8927824 9 11
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET1.ofdm_track_filt_b_factor1_1 = 8927824 12 14
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET1.ofdm_track_filt_b_factor2_1 = 8927824 15 17
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET1.ofdm_track_filt_b_factor3_1 = 8927824 18 20
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET1.ofdm_track_filt_b_factor4_1 = 8927824 21 23
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET1.reserved.1973 = 8927824 24 31
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET2.ofdm_track_filt_a_factor1_2 = 8927828 0 2
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET2.ofdm_track_filt_a_factor2_2 = 8927828 3 5
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET2.ofdm_track_filt_a_factor3_2 = 8927828 6 8
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET2.ofdm_track_filt_a_factor4_2 = 8927828 9 11
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET2.ofdm_track_filt_b_factor1_2 = 8927828 12 14
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET2.ofdm_track_filt_b_factor2_2 = 8927828 15 17
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET2.ofdm_track_filt_b_factor3_2 = 8927828 18 20
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET2.ofdm_track_filt_b_factor4_2 = 8927828 21 23
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET2.reserved.1974 = 8927828 24 31
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET3.ofdm_track_filt_a_factor1_3 = 8927832 0 2
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET3.ofdm_track_filt_a_factor2_3 = 8927832 3 5
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET3.ofdm_track_filt_a_factor3_3 = 8927832 6 8
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET3.ofdm_track_filt_a_factor4_3 = 8927832 9 11
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET3.ofdm_track_filt_b_factor1_3 = 8927832 12 14
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET3.ofdm_track_filt_b_factor2_3 = 8927832 15 17
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET3.ofdm_track_filt_b_factor3_3 = 8927832 18 20
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET3.ofdm_track_filt_b_factor4_3 = 8927832 21 23
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SET3.reserved.1975 = 8927832 24 31
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SWITCH.ofdm_track_filt_switch_symbol1 = 8927836 0 15
PHY_RX.OFDM_TRACK.OFDM_TRACK_LF_SWITCH.ofdm_track_filt_switch_symbol2 = 8927836 16 31
PHY_RX.RXSS_CFG.RXSS_UV_SYMBOLS = 8927840 0 31
PHY_RX.RXSS_CFG.RXSS_RSSI_LIM = 8927844 0 31
PHY_RX.RXSS_CFG.RXSS_UV_SYMBOLS.rxss_uv_symbols = 8927840 0 15
PHY_RX.RXSS_CFG.RXSS_UV_SYMBOLS.reserved.1976 = 8927840 16 31
PHY_RX.RXSS_CFG.RXSS_RSSI_LIM.rxss_rssi_limit = 8927844 0 5
PHY_RX.RXSS_CFG.RXSS_RSSI_LIM.reserved.1977 = 8927844 6 31
PHY_RX.PHY_RX_APU.PHY_RX_APU_IQ1 = 8927848 0 31
PHY_RX.PHY_RX_APU.PHY_RX_APU_IQ2 = 8927852 0 31
PHY_RX.PHY_RX_APU.PHY_RX_APU_PHASE = 8927856 0 31
PHY_RX.PHY_RX_APU.PHY_RX_APU_OPCODE = 8927860 0 31
PHY_RX.PHY_RX_APU.PHY_RX_APU_IQ_RESULT = 8927864 0 31
PHY_RX.PHY_RX_APU.PHY_RX_APU_DIV_MAN_RESULT = 8927868 0 31
PHY_RX.PHY_RX_APU.PHY_RX_APU_DIV_EXP_RESULT = 8927872 0 31
PHY_RX.PHY_RX_APU.PHY_RX_APU_IQ1.apu_in_i1 = 8927848 0 15
PHY_RX.PHY_RX_APU.PHY_RX_APU_IQ1.apu_in_q1 = 8927848 16 31
PHY_RX.PHY_RX_APU.PHY_RX_APU_IQ2.apu_in_i2 = 8927852 0 15
PHY_RX.PHY_RX_APU.PHY_RX_APU_IQ2.apu_in_q2 = 8927852 16 31
PHY_RX.PHY_RX_APU.PHY_RX_APU_PHASE.apu_in_phase = 8927856 0 9
PHY_RX.PHY_RX_APU.PHY_RX_APU_PHASE.reserved.1978 = 8927856 10 31
PHY_RX.PHY_RX_APU.PHY_RX_APU_OPCODE.apu_in_opcode = 8927860 0 3
PHY_RX.PHY_RX_APU.PHY_RX_APU_OPCODE.reserved.1979 = 8927860 4 31
PHY_RX.PHY_RX_APU.PHY_RX_APU_IQ_RESULT.apu_out_i = 8927864 0 15
PHY_RX.PHY_RX_APU.PHY_RX_APU_IQ_RESULT.apu_out_q = 8927864 16 31
PHY_RX.PHY_RX_APU.PHY_RX_APU_DIV_MAN_RESULT.apu_div_out_man = 8927868 0 31
PHY_RX.PHY_RX_APU.PHY_RX_APU_DIV_EXP_RESULT.apu_div_out_exp = 8927872 0 3
PHY_RX.PHY_RX_APU.PHY_RX_APU_DIV_EXP_RESULT.reserved.1980 = 8927872 4 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_LDPC_ITER = 8927876 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_LDPC_ITER_EOF = 8927880 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_SFD_TO = 8927884 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_SILENCE_NOISE = 8927888 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG1 = 8927892 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG2 = 8927896 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG3 = 8927900 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG4 = 8927904 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_OUT_FINAL = 8927908 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_DET = 8927912 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_AUTOCORR = 8927916 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_GOLAY_A_B = 8927920 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_FREQ_COARSE1 = 8927924 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_FREQ_COARSE2 = 8927928 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_FREQ_FINE1 = 8927932 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_FREQ_FINE2 = 8927936 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_NOISE_VAR = 8927940 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_FRAC = 8927944 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_DGC = 8927948 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_TIMESYNC_MAX = 8927952 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_FINA_COUNT = 8927956 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_RSSI_LOCK = 8927960 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_SIGNAL_GAIN = 8927964 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_BF_NORM_SIG = 8927968 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_BF_NORM_NOI = 8927972 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_BF_NORM_SNR_RATIO = 8927976 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_BF_METRIC = 8927980 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_CRC_ERR_LOCKED = 8927984 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_HDR_INFO_LOCKED1 = 8927988 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_HDR_INFO_LOCKED2 = 8927992 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_BER_LAST = 8927996 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_BER_ACCUM = 8928000 0 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_LDPC_ITER.ldpc_iter_header = 8927876 0 7
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_LDPC_ITER.ldpc_iter_data_total = 8927876 8 29
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_LDPC_ITER.reserved.1981 = 8927876 30 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_LDPC_ITER_EOF.ldpc_iter_header_eof_locked = 8927880 0 7
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_LDPC_ITER_EOF.ldpc_iter_data_total_eof_locked = 8927880 8 29
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_LDPC_ITER_EOF.reserved.1982 = 8927880 30 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_SFD_TO.ptam_rx_sfd_timeout_eoe_locked = 8927884 0 0
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_SFD_TO.reserved.1983 = 8927884 1 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_SILENCE_NOISE.phy_rx_silence_noise_rssi_adc_db_eoe_locked = 8927888 0 5
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_SILENCE_NOISE.reserved.1984 = 8927888 6 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG1.ina_agc_debug_1_rssi_up_diff_eoe_locked = 8927892 0 5
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG1.ina_agc_debug_1_rssi_up_eoe_locked = 8927892 6 11
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG1.ina_agc_debug_1_rssi_down_eoe_locked = 8927892 12 17
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG1.ina_agc_debug_1_rssi_final_eoe_locked = 8927892 18 23
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG1.ina_agc_debug_1_agc_out_db_eoe_locked = 8927892 24 29
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG1.reserved.1985 = 8927892 30 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG2.ina_agc_debug_2_rssi_up_diff_eoe_locked = 8927896 0 5
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG2.ina_agc_debug_2_rssi_up_eoe_locked = 8927896 6 11
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG2.ina_agc_debug_2_rssi_down_eoe_locked = 8927896 12 17
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG2.ina_agc_debug_2_rssi_final_eoe_locked = 8927896 18 23
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG2.ina_agc_debug_2_agc_out_db_eoe_locked = 8927896 24 29
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG2.reserved.1986 = 8927896 30 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG3.ina_agc_debug_3_rssi_up_diff_eoe_locked = 8927900 0 5
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG3.ina_agc_debug_3_rssi_up_eoe_locked = 8927900 6 11
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG3.ina_agc_debug_3_rssi_down_eoe_locked = 8927900 12 17
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG3.ina_agc_debug_3_rssi_final_eoe_locked = 8927900 18 23
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG3.ina_agc_debug_3_agc_out_db_eoe_locked = 8927900 24 29
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG3.reserved.1987 = 8927900 30 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG4.ina_agc_debug_4_agc_out_db_eoe_locked = 8927904 0 5
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_DBG4.reserved.1988 = 8927904 6 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_OUT_FINAL.ina_final_agc_out_db = 8927908 0 5
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_OUT_FINAL.ina_final_agc_out_db_eoe_locked = 8927908 6 11
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_AGC_OUT_FINAL.reserved.1989 = 8927908 12 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_DET.ina_dp_detected_eoe_locked = 8927912 0 0
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_DET.ina_cp_detected_eoe_locked = 8927912 1 1
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_DET.reserved.1990 = 8927912 2 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_AUTOCORR.ina_autocorr_dp_eoe_locked = 8927916 0 11
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_AUTOCORR.ina_autocorr_cp_eoe_locked = 8927916 12 23
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_AUTOCORR.reserved.1991 = 8927916 24 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_GOLAY_A_B.ina_energy_short_eoe_locked = 8927920 0 7
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_GOLAY_A_B.ina_golay_out_a_abs_max_8_eoe_locked = 8927920 8 15
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_GOLAY_A_B.ina_golay_out_b_abs_max_8_eoe_locked = 8927920 16 23
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_GOLAY_A_B.reserved.1992 = 8927920 24 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_FREQ_COARSE1.ina_freq_coarse_est_in_i_eoe_locked = 8927924 0 13
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_FREQ_COARSE1.ina_freq_coarse_est_in_q_eoe_locked = 8927924 14 27
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_FREQ_COARSE1.reserved.1993 = 8927924 28 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_FREQ_COARSE2.ina_freq_coarse_est_eoe_locked = 8927928 0 15
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_FREQ_COARSE2.reserved.1994 = 8927928 16 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_FREQ_FINE1.ina_freq_fine_est_in_i_eoe_locked = 8927932 0 13
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_FREQ_FINE1.ina_freq_fine_est_in_q_eoe_locked = 8927932 14 27
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_FREQ_FINE1.reserved.1995 = 8927932 28 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_FREQ_FINE2.ina_freq_fine_est_eoe_locked = 8927936 0 15
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_FREQ_FINE2.reserved.1996 = 8927936 16 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_NOISE_VAR.ina_noise_variance_inv_db_eoe_locked = 8927940 0 4
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_NOISE_VAR.ina_noise_variance_est_eoe_locked = 8927940 5 15
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_NOISE_VAR.reserved.1997 = 8927940 16 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_FRAC.ina_frac_sel_eoe_locked = 8927944 0 4
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_FRAC.reserved.1998 = 8927944 5 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_DGC.ina_dgc_gain_eoe_locked = 8927948 0 6
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_DGC.reserved.1999 = 8927948 7 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_TIMESYNC_MAX.ina_timesync_max_val_eoe_locked = 8927952 0 15
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_TIMESYNC_MAX.reserved.2000 = 8927952 16 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_FINA_COUNT.rx_ina_fina_counter_eoe_locked = 8927956 0 15
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_FINA_COUNT.reserved.2001 = 8927956 16 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_RSSI_LOCK.ina_rssi_adc_db_sfd_eoe_locked = 8927960 0 5
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_RSSI_LOCK.ina_rssi_phasor_db_sfd_eoe_locked = 8927960 6 11
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_RSSI_LOCK.phy_ina_rssi_adc_db_ce_eoe_locked = 8927960 12 17
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_RSSI_LOCK.phy_ina_rssi_phasor_db_ce_eoe_locked = 8927960 18 23
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_INA_RSSI_LOCK.reserved.2002 = 8927960 24 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_SIGNAL_GAIN.phy_rx_signal_gain_adc_db_sfd_eoe_locked = 8927964 0 6
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_SIGNAL_GAIN.phy_rx_signal_gain_phasor_db_sfd_eoe_locked = 8927964 7 13
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_SIGNAL_GAIN.phy_rx_signal_gain_adc_db_ce_eoe_locked = 8927964 14 20
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_SIGNAL_GAIN.phy_rx_signal_gain_phasor_db_ce_eoe_locked = 8927964 21 27
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_SIGNAL_GAIN.reserved.2003 = 8927964 28 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_BF_NORM_SIG.bf_norm_sig_sum_eoe_locked = 8927968 0 17
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_BF_NORM_SIG.reserved.2004 = 8927968 18 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_BF_NORM_NOI.bf_norm_noi_sum_eoe_locked = 8927972 0 17
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_BF_NORM_NOI.reserved.2005 = 8927972 18 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_BF_NORM_SNR_RATIO.bf_metric_snr_ratio_out_eoe_locked = 8927976 0 21
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_BF_NORM_SNR_RATIO.reserved.2006 = 8927976 22 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_BF_METRIC.bf_metric_snr_ratio_out_db_eoe_locked = 8927980 0 8
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_BF_METRIC.bf_metric_snr_ratio_out_db_sc_comp_eoe_locked = 8927980 9 17
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_BF_METRIC.reserved.2007 = 8927980 18 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_CRC_ERR_LOCKED.ptam_rx_crc_error_eof_locked = 8927984 0 0
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_CRC_ERR_LOCKED.reserved.2008 = 8927984 1 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_HDR_INFO_LOCKED1.phy_rx_plcp_mcs_eof_locked = 8927988 0 4
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_HDR_INFO_LOCKED1.phy_rx_plcp_length_eof_locked = 8927988 5 22
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_HDR_INFO_LOCKED1.phy_rx_plcp_add_ppdu_eof_locked = 8927988 23 23
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_HDR_INFO_LOCKED1.phy_rx_plcp_packet_type_eof_locked = 8927988 24 24
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_HDR_INFO_LOCKED1.phy_rx_plcp_trn_length_eof_locked = 8927988 25 29
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_HDR_INFO_LOCKED1.phy_rx_plcp_aggregation_eof_locked = 8927988 30 30
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_HDR_INFO_LOCKED1.phy_rx_plcp_beam_tracking_req_eof_locked = 8927988 31 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_HDR_INFO_LOCKED2.phy_rx_plcp_reserved_eof_locked = 8927992 0 3
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_HDR_INFO_LOCKED2.phy_rx_plcp_sifs_resp_eof_locked = 8927992 4 4
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_HDR_INFO_LOCKED2.phy_rx_plcp_rssi_fdbk_eof_locked = 8927992 5 8
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_HDR_INFO_LOCKED2.reserved.2009 = 8927992 9 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_BER_LAST.rx_ber_counter_last_eof_locked = 8927996 0 20
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_BER_LAST.reserved.2010 = 8927996 21 31
PHY_RX.PHY_RX_INDICATORS.PHY_RX_INDICATOR_BER_ACCUM.rx_ber_counter_accum_eof_locked = 8928000 0 31
PHY_RX.PHY_RX_SPARES.PHY_RX_SPARE1_INP = 8928004 0 31
PHY_RX.PHY_RX_SPARES.PHY_RX_SPARE2_INP = 8928008 0 31
PHY_RX.PHY_RX_SPARES.PHY_RX_SPARE3_INP = 8928012 0 31
PHY_RX.PHY_RX_SPARES.PHY_RX_SPARE1_OUT = 8928016 0 31
PHY_RX.PHY_RX_SPARES.PHY_RX_SPARE2_OUT = 8928020 0 31
PHY_RX.PHY_RX_SPARES.PHY_RX_SPARE3_OUT = 8928024 0 31
PHY_RX.PHY_RX_SPARES.PHY_RX_SPARE1_INP.phy_rx_spare1_input = 8928004 0 31
PHY_RX.PHY_RX_SPARES.PHY_RX_SPARE2_INP.phy_rx_spare2_input = 8928008 0 31
PHY_RX.PHY_RX_SPARES.PHY_RX_SPARE3_INP.phy_rx_spare3_input = 8928012 0 31
PHY_RX.PHY_RX_SPARES.PHY_RX_SPARE1_OUT.spare1_output = 8928016 0 31
PHY_RX.PHY_RX_SPARES.PHY_RX_SPARE2_OUT.spare2_output = 8928020 0 31
PHY_RX.PHY_RX_SPARES.PHY_RX_SPARE3_OUT.spare3_output = 8928024 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_SC_MODE = 8928028 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TDOMAIN_DELAY = 8928032 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_SPEC_DURATIONS = 8928036 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_END_DURATION = 8928040 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_AGC_FORCE_TIMING = 8928044 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_AGC_FORCE_VALUES = 8928048 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_AGC_MIN_MAX = 8928052 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TIMELINE_OFFSETS = 8928056 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TIMELINE_OFFSETS_RF = 8928060 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_MODE = 8928064 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_0 = 8928068 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_1 = 8928072 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_2 = 8928076 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_3 = 8928080 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_4 = 8928084 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_5 = 8928088 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_NRG_SAMPLING = 8928092 0 31
PHY_RX.PHY_RX_BRP.PHY_INA_BRP_DELAYS = 8928096 0 31
PHY_RX.PHY_RX_BRP.PHY_INA_BRP_PRECURSORS = 8928100 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TRACK_CONFIC = 8928104 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TRACK_MULT_FACTORS = 8928108 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_SHIFTER_ANGLE_0_1 = 8928112 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_SHIFTER_ANGLE_2_3 = 8928116 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_REPORT_PATTERN = 8928120 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_INFO_CONFIG = 8928124 0 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_SC_MODE.brp_sc_mode = 8928028 0 0
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_SC_MODE.reserved.2011 = 8928028 1 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TDOMAIN_DELAY.brp_tdomain_delay_sc = 8928032 0 15
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TDOMAIN_DELAY.brp_tdomain_delay_cp = 8928032 16 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_SPEC_DURATIONS.brp_agc_duration = 8928036 0 7
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_SPEC_DURATIONS.brp_ces_duration = 8928036 8 15
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_SPEC_DURATIONS.brp_gr_duration = 8928036 16 23
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_SPEC_DURATIONS.brp_tr4_duration = 8928036 24 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_END_DURATION.brp_end_duration = 8928040 0 15
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_END_DURATION.reserved.2012 = 8928040 16 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_AGC_FORCE_TIMING.brp_agc_force_possible = 8928044 0 0
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_AGC_FORCE_TIMING.brp_agc_force_time_agc_seqnum = 8928044 1 8
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_AGC_FORCE_TIMING.brp_agc_force_time_clock_counter = 8928044 9 16
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_AGC_FORCE_TIMING.reserved.2013 = 8928044 17 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_AGC_FORCE_VALUES.brp_agc_db_offset_sc = 8928048 0 6
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_AGC_FORCE_VALUES.brp_agc_db_offset_cp = 8928048 7 13
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_AGC_FORCE_VALUES.brp_agc_force_set_mode = 8928048 14 14
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_AGC_FORCE_VALUES.brp_agc_db_set_sc = 8928048 15 20
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_AGC_FORCE_VALUES.brp_agc_db_set_cp = 8928048 21 26
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_AGC_FORCE_VALUES.reserved.2014 = 8928048 27 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_AGC_MIN_MAX.brp_agc_min = 8928052 0 5
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_AGC_MIN_MAX.brp_agc_max = 8928052 6 11
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_AGC_MIN_MAX.reserved.2015 = 8928052 12 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TIMELINE_OFFSETS.brp_agc_offset_sc_seqnum = 8928056 0 7
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TIMELINE_OFFSETS.brp_agc_offset_sc_clock = 8928056 8 15
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TIMELINE_OFFSETS.brp_agc_offset_cp_seqnum = 8928056 16 23
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TIMELINE_OFFSETS.brp_agc_offset_cp_clock = 8928056 24 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TIMELINE_OFFSETS_RF.brp_agc_offset_sc_seqnum_rf = 8928060 0 7
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TIMELINE_OFFSETS_RF.brp_agc_offset_sc_clock_rf = 8928060 8 15
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TIMELINE_OFFSETS_RF.brp_agc_offset_cp_seqnum_rf = 8928060 16 23
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TIMELINE_OFFSETS_RF.brp_agc_offset_cp_clock_rf = 8928060 24 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_MODE.brp_rfc_toggle_mode = 8928064 0 1
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_MODE.reserved.2016 = 8928064 2 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_0.brp_rfc_toggle_time_0_clock = 8928068 0 7
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_0.brp_rfc_toggle_time_0_sector = 8928068 8 15
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_0.brp_rfc_toggle_time_0_section = 8928068 16 21
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_0.reserved.2017 = 8928068 22 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_1.brp_rfc_toggle_time_1_clock = 8928072 0 7
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_1.brp_rfc_toggle_time_1_section = 8928072 8 13
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_1.reserved.2018 = 8928072 14 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_2.brp_rfc_toggle_time_2_clock = 8928076 0 7
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_2.brp_rfc_toggle_time_2_section = 8928076 8 13
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_2.reserved.2019 = 8928076 14 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_3.brp_rfc_toggle_time_3_clock = 8928080 0 7
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_3.brp_rfc_toggle_time_3_section = 8928080 8 13
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_3.reserved.2020 = 8928080 14 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_4.brp_rfc_toggle_time_4_clock = 8928084 0 7
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_4.brp_rfc_toggle_time_4_section = 8928084 8 13
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_4.reserved.2021 = 8928084 14 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_5.brp_rfc_toggle_time_5_clock = 8928088 0 7
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_5.brp_rfc_toggle_time_5_section = 8928088 8 13
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_RFC_TOGGLE_TIME_5.reserved.2022 = 8928088 14 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_NRG_SAMPLING.brp_sat_sampling_time = 8928092 0 7
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_NRG_SAMPLING.brp_nrg_sampling_time = 8928092 8 15
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_NRG_SAMPLING.brp_td_nrg_delay = 8928092 16 23
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_NRG_SAMPLING.reserved.2023 = 8928092 24 31
PHY_RX.PHY_RX_BRP.PHY_INA_BRP_DELAYS.ina_brp_ces_stage_delay_cp = 8928096 0 7
PHY_RX.PHY_RX_BRP.PHY_INA_BRP_DELAYS.ina_brp_ces_stage_delay_dp = 8928096 8 15
PHY_RX.PHY_RX_BRP.PHY_INA_BRP_DELAYS.ina_brp_tr4_stage_delay_cp = 8928096 16 23
PHY_RX.PHY_RX_BRP.PHY_INA_BRP_DELAYS.ina_brp_tr4_stage_delay_dp = 8928096 24 31
PHY_RX.PHY_RX_BRP.PHY_INA_BRP_PRECURSORS.ina_brp_precursor_cp = 8928100 0 7
PHY_RX.PHY_RX_BRP.PHY_INA_BRP_PRECURSORS.ina_brp_precursor_dp = 8928100 8 15
PHY_RX.PHY_RX_BRP.PHY_INA_BRP_PRECURSORS.reserved.2024 = 8928100 16 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TRACK_CONFIC.brp_track_bypass = 8928104 0 0
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TRACK_CONFIC.brp_track_corr_polarity = 8928104 1 1
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TRACK_CONFIC.brp_track_psh_polarity = 8928104 2 2
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TRACK_CONFIC.brp_track_pilot_index = 8928104 3 5
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TRACK_CONFIC.reserved.2025 = 8928104 6 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TRACK_MULT_FACTORS.brp_track_mult1 = 8928108 0 7
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TRACK_MULT_FACTORS.brp_track_mult2 = 8928108 8 15
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TRACK_MULT_FACTORS.brp_track_mult3 = 8928108 16 23
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_TRACK_MULT_FACTORS.brp_track_mult4 = 8928108 24 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_SHIFTER_ANGLE_0_1.brp_track_psh0 = 8928112 0 9
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_SHIFTER_ANGLE_0_1.brp_track_psh1 = 8928112 10 19
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_SHIFTER_ANGLE_0_1.reserved.2026 = 8928112 20 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_SHIFTER_ANGLE_2_3.brp_track_psh2 = 8928116 0 9
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_SHIFTER_ANGLE_2_3.brp_track_psh3 = 8928116 10 19
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_SHIFTER_ANGLE_2_3.reserved.2027 = 8928116 20 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_REPORT_PATTERN.brp_report_pattern_rx = 8928120 0 3
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_REPORT_PATTERN.brp_report_pattern_tx = 8928120 4 7
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_REPORT_PATTERN.brp_report_gap_clocks = 8928120 8 15
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_REPORT_PATTERN.reserved.2028 = 8928120 16 23
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_REPORT_PATTERN.brp_report_mode = 8928120 24 25
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_REPORT_PATTERN.reserved.2029 = 8928120 26 31
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_INFO_CONFIG.brp_info_length = 8928124 0 7
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_INFO_CONFIG.brp_info_ch_length = 8928124 8 15
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_INFO_CONFIG.brp_info_channel = 8928124 16 16
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_INFO_CONFIG.brp_info_type = 8928124 17 18
PHY_RX.PHY_RX_BRP.PHY_RX_BRP_INFO_CONFIG.reserved.2030 = 8928124 19 31
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_0 = 8928128 0 31
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_EOF_DURATION = 8928132 0 31
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_SFD_MIN_TH_CP_SC = 8928136 0 31
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_SFD_MIN_TH_OFDM = 8928140 0 31
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_0.rx_dc_bypass_postdet = 8928128 0 0
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_0.low_bw_decimator_clk_force = 8928128 1 1
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_0.ina_dp_det_min_rssi_th_high_snr = 8928128 2 7
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_0.ina_cp_det_min_rssi_th_high_snr = 8928128 8 13
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_0.ina_data_clock_gate_en = 8928128 14 14
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_0.fir_1_2_power_opt = 8928128 15 15
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_0.ofdm_det_dis_cp = 8928128 16 16
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_0.ofdm_det_en = 8928128 17 17
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_0.ina_golay_uv_predet_pwdn = 8928128 18 18
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_0.ina_golay_264_predet_pwdn = 8928128 19 19
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_0.ina_rssi_calc_at_idle = 8928128 20 20
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_0.mac_ifc_fifo_reset_at_header = 8928128 21 21
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_0.mac_ifc_fifo_brp_sup = 8928128 22 22
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_0.bf_metric_report_gain_mode = 8928128 23 23
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_0.silence_noise_ldpc_protect = 8928128 24 24
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_0.crc_ldpc_protect = 8928128 25 25
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_0.reserved.2031 = 8928128 26 31
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_EOF_DURATION.ptam_eof_duration = 8928132 0 15
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_EOF_DURATION.reserved.2032 = 8928132 16 31
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_SFD_MIN_TH_CP_SC.sfd_xcorr_min_th_sc = 8928136 0 15
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_SFD_MIN_TH_CP_SC.sfd_xcorr_min_th_cp = 8928136 16 31
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_SFD_MIN_TH_OFDM.sfd_xcorr_min_th_ofdm = 8928140 0 15
PHY_RX.PHY_RX_CSTEP.PHY_RX_CSTEP_SFD_MIN_TH_OFDM.reserved.2033 = 8928140 16 31
PHY_RX.PHY_RX_HEADER_MATCH.PHY_RX_PHY_RX_PHY_RX_HEADER_MATCH_0 = 8928144 0 31
PHY_RX.PHY_RX_HEADER_MATCH.PHY_RX_PHY_RX_PHY_RX_HEADER_MATCH_1 = 8928148 0 31
PHY_RX.PHY_RX_HEADER_MATCH.PHY_RX_PHY_RX_PHY_RX_HEADER_MATCH_2 = 8928152 0 31
PHY_RX.PHY_RX_HEADER_MATCH.PHY_RX_PHY_RX_PHY_RX_HEADER_MATCH_3 = 8928156 0 31
PHY_RX.PHY_RX_HEADER_MATCH.PHY_RX_PHY_RX_PHY_RX_HEADER_MATCH_0.mcs_bitvector_disable = 8928144 0 20
PHY_RX.PHY_RX_HEADER_MATCH.PHY_RX_PHY_RX_PHY_RX_HEADER_MATCH_0.reserved.2034 = 8928144 21 31
PHY_RX.PHY_RX_HEADER_MATCH.PHY_RX_PHY_RX_PHY_RX_HEADER_MATCH_1.min_data_length = 8928148 0 17
PHY_RX.PHY_RX_HEADER_MATCH.PHY_RX_PHY_RX_PHY_RX_HEADER_MATCH_1.reserved.2035 = 8928148 18 31
PHY_RX.PHY_RX_HEADER_MATCH.PHY_RX_PHY_RX_PHY_RX_HEADER_MATCH_2.max_data_length = 8928152 0 17
PHY_RX.PHY_RX_HEADER_MATCH.PHY_RX_PHY_RX_PHY_RX_HEADER_MATCH_2.reserved.2036 = 8928152 18 31
PHY_RX.PHY_RX_HEADER_MATCH.PHY_RX_PHY_RX_PHY_RX_HEADER_MATCH_3.min_trn_tx_length = 8928156 0 4
PHY_RX.PHY_RX_HEADER_MATCH.PHY_RX_PHY_RX_PHY_RX_HEADER_MATCH_3.min_trn_rx_length = 8928156 5 9
PHY_RX.PHY_RX_HEADER_MATCH.PHY_RX_PHY_RX_PHY_RX_HEADER_MATCH_3.reserved.2037 = 8928156 10 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_CES_RAKE_TAP_0 = 8928160 0 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_CES_RAKE_TAP_1 = 8928164 0 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_CES_RAKE_TAP_2 = 8928168 0 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R1_RAKE_TAP_0 = 8928172 0 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R1_RAKE_TAP_1 = 8928176 0 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R1_RAKE_TAP_2 = 8928180 0 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R2_RAKE_TAP_0 = 8928184 0 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R2_RAKE_TAP_1 = 8928188 0 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R2_RAKE_TAP_2 = 8928192 0 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R3_RAKE_TAP_0 = 8928196 0 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R3_RAKE_TAP_1 = 8928200 0 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R3_RAKE_TAP_2 = 8928204 0 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R4_RAKE_TAP_0 = 8928208 0 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R4_RAKE_TAP_1 = 8928212 0 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R4_RAKE_TAP_2 = 8928216 0 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_CES_RAKE_TAP_0.rx_brp_rep_ces_rake_taps_i_0 = 8928160 0 7
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_CES_RAKE_TAP_0.rx_brp_rep_ces_rake_taps_q_0 = 8928160 8 15
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_CES_RAKE_TAP_0.rx_brp_rep_ces_rake_taps_idx_0 = 8928160 16 22
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_CES_RAKE_TAP_0.reserved.2038 = 8928160 23 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_CES_RAKE_TAP_1.rx_brp_rep_ces_rake_taps_i_1 = 8928164 0 7
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_CES_RAKE_TAP_1.rx_brp_rep_ces_rake_taps_q_1 = 8928164 8 15
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_CES_RAKE_TAP_1.rx_brp_rep_ces_rake_taps_idx_1 = 8928164 16 22
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_CES_RAKE_TAP_1.reserved.2039 = 8928164 23 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_CES_RAKE_TAP_2.rx_brp_rep_ces_rake_taps_i_2 = 8928168 0 7
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_CES_RAKE_TAP_2.rx_brp_rep_ces_rake_taps_q_2 = 8928168 8 15
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_CES_RAKE_TAP_2.rx_brp_rep_ces_rake_taps_idx_2 = 8928168 16 22
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_CES_RAKE_TAP_2.reserved.2040 = 8928168 23 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R1_RAKE_TAP_0.rx_brp_rep_r1_rake_taps_i_0 = 8928172 0 7
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R1_RAKE_TAP_0.rx_brp_rep_r1_rake_taps_q_0 = 8928172 8 15
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R1_RAKE_TAP_0.rx_brp_rep_r1_rake_taps_idx_0 = 8928172 16 22
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R1_RAKE_TAP_0.reserved.2041 = 8928172 23 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R1_RAKE_TAP_1.rx_brp_rep_r1_rake_taps_i_1 = 8928176 0 7
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R1_RAKE_TAP_1.rx_brp_rep_r1_rake_taps_q_1 = 8928176 8 15
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R1_RAKE_TAP_1.rx_brp_rep_r1_rake_taps_idx_1 = 8928176 16 22
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R1_RAKE_TAP_1.reserved.2042 = 8928176 23 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R1_RAKE_TAP_2.rx_brp_rep_r1_rake_taps_i_2 = 8928180 0 7
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R1_RAKE_TAP_2.rx_brp_rep_r1_rake_taps_q_2 = 8928180 8 15
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R1_RAKE_TAP_2.rx_brp_rep_r1_rake_taps_idx_2 = 8928180 16 22
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R1_RAKE_TAP_2.reserved.2043 = 8928180 23 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R2_RAKE_TAP_0.rx_brp_rep_r2_rake_taps_i_0 = 8928184 0 7
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R2_RAKE_TAP_0.rx_brp_rep_r2_rake_taps_q_0 = 8928184 8 15
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R2_RAKE_TAP_0.rx_brp_rep_r2_rake_taps_idx_0 = 8928184 16 22
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R2_RAKE_TAP_0.reserved.2044 = 8928184 23 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R2_RAKE_TAP_1.rx_brp_rep_r2_rake_taps_i_1 = 8928188 0 7
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R2_RAKE_TAP_1.rx_brp_rep_r2_rake_taps_q_1 = 8928188 8 15
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R2_RAKE_TAP_1.rx_brp_rep_r2_rake_taps_idx_1 = 8928188 16 22
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R2_RAKE_TAP_1.reserved.2045 = 8928188 23 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R2_RAKE_TAP_2.rx_brp_rep_r2_rake_taps_i_2 = 8928192 0 7
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R2_RAKE_TAP_2.rx_brp_rep_r2_rake_taps_q_2 = 8928192 8 15
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R2_RAKE_TAP_2.rx_brp_rep_r2_rake_taps_idx_2 = 8928192 16 22
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R2_RAKE_TAP_2.reserved.2046 = 8928192 23 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R3_RAKE_TAP_0.rx_brp_rep_r3_rake_taps_i_0 = 8928196 0 7
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R3_RAKE_TAP_0.rx_brp_rep_r3_rake_taps_q_0 = 8928196 8 15
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R3_RAKE_TAP_0.rx_brp_rep_r3_rake_taps_idx_0 = 8928196 16 22
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R3_RAKE_TAP_0.reserved.2047 = 8928196 23 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R3_RAKE_TAP_1.rx_brp_rep_r3_rake_taps_i_1 = 8928200 0 7
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R3_RAKE_TAP_1.rx_brp_rep_r3_rake_taps_q_1 = 8928200 8 15
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R3_RAKE_TAP_1.rx_brp_rep_r3_rake_taps_idx_1 = 8928200 16 22
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R3_RAKE_TAP_1.reserved.2048 = 8928200 23 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R3_RAKE_TAP_2.rx_brp_rep_r3_rake_taps_i_2 = 8928204 0 7
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R3_RAKE_TAP_2.rx_brp_rep_r3_rake_taps_q_2 = 8928204 8 15
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R3_RAKE_TAP_2.rx_brp_rep_r3_rake_taps_idx_2 = 8928204 16 22
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R3_RAKE_TAP_2.reserved.2049 = 8928204 23 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R4_RAKE_TAP_0.rx_brp_rep_r4_rake_taps_i_0 = 8928208 0 7
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R4_RAKE_TAP_0.rx_brp_rep_r4_rake_taps_q_0 = 8928208 8 15
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R4_RAKE_TAP_0.rx_brp_rep_r4_rake_taps_idx_0 = 8928208 16 22
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R4_RAKE_TAP_0.reserved.2050 = 8928208 23 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R4_RAKE_TAP_1.rx_brp_rep_r4_rake_taps_i_1 = 8928212 0 7
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R4_RAKE_TAP_1.rx_brp_rep_r4_rake_taps_q_1 = 8928212 8 15
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R4_RAKE_TAP_1.rx_brp_rep_r4_rake_taps_idx_1 = 8928212 16 22
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R4_RAKE_TAP_1.reserved.2051 = 8928212 23 31
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R4_RAKE_TAP_2.rx_brp_rep_r4_rake_taps_i_2 = 8928216 0 7
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R4_RAKE_TAP_2.rx_brp_rep_r4_rake_taps_q_2 = 8928216 8 15
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R4_RAKE_TAP_2.rx_brp_rep_r4_rake_taps_idx_2 = 8928216 16 22
PHY_RX.PHY_RX_BRP_INDICATORS.PHY_RX_BRP_REP_R4_RAKE_TAP_2.reserved.2052 = 8928216 23 31
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_INA_SC_OFDM_DETECTED = 8928220 0 31
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SC_TRACK_FREQ_CORR_ACCUM = 8928224 0 31
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SIGMAL_GAIN_EST_LONG = 8928228 0 31
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SIGNAL_GAIN_EST_LONG_BFMV_LOCKED = 8928232 0 31
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SIGNAL_GAIN_EST_LONG_EOF_LOCKED = 8928236 0 31
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SIGNAL_GAIN_EST_LONG_BRP_LOCKED = 8928240 0 31
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_INA_SC_OFDM_DETECTED.ina_sc_detected = 8928220 0 0
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_INA_SC_OFDM_DETECTED.ina_ofdm_detected = 8928220 1 1
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_INA_SC_OFDM_DETECTED.rx_header_ldpc_converged = 8928220 2 2
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_INA_SC_OFDM_DETECTED.reserved.2053 = 8928220 3 31
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SC_TRACK_FREQ_CORR_ACCUM.sc_track_freq_corr_accum = 8928224 0 31
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SIGMAL_GAIN_EST_LONG.phy_rx_rssi_estl_out_db = 8928228 0 9
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SIGMAL_GAIN_EST_LONG.phy_rx_signal_gain_estl_out_db = 8928228 10 20
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SIGMAL_GAIN_EST_LONG.phy_rx_rake_taps_abs_0 = 8928228 21 28
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SIGMAL_GAIN_EST_LONG.reserved.2054 = 8928228 29 31
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SIGNAL_GAIN_EST_LONG_BFMV_LOCKED.phy_rx_rssi_estl_out_db_bfmv_locked = 8928232 0 9
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SIGNAL_GAIN_EST_LONG_BFMV_LOCKED.phy_rx_signal_gain_estl_out_db_bfmv_locked = 8928232 10 20
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SIGNAL_GAIN_EST_LONG_BFMV_LOCKED.reserved.2055 = 8928232 21 31
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SIGNAL_GAIN_EST_LONG_EOF_LOCKED.phy_rx_rssi_estl_out_db_eof_locked = 8928236 0 9
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SIGNAL_GAIN_EST_LONG_EOF_LOCKED.phy_rx_signal_gain_estl_out_db_eof_locked = 8928236 10 20
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SIGNAL_GAIN_EST_LONG_EOF_LOCKED.reserved.2056 = 8928236 21 31
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SIGNAL_GAIN_EST_LONG_BRP_LOCKED.phy_rx_rssi_estl_out_db_brp_locked = 8928240 0 9
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SIGNAL_GAIN_EST_LONG_BRP_LOCKED.phy_rx_signal_gain_estl_out_db_brp_locked = 8928240 10 20
PHY_RX.PHY_RX_CSTEP_INDICATORS.PHY_RX_SIGNAL_GAIN_EST_LONG_BRP_LOCKED.reserved.2057 = 8928240 21 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_ONLINE_UPDATE_MODE = 8928244 0 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_ONLINE_UPDATE_TIMING_CP = 8928248 0 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_ONLINE_UPDATE_TIMING_SC = 8928252 0 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_ONLINE_UPDATE_TIMING_OFDM = 8928256 0 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_TABLE_LOAD = 8928260 0 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_EST_MAX_TH = 8928264 0 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_EST_VECTOR_CLEAR = 8928268 0 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_EST_OUT_LOCKED = 8928272 0 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_UPDATE_VECTOR_LSB = 8928276 0 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_UPDATE_VECTOR_MSB = 8928280 0 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_UPDATE_ABOVE_TH = 8928284 0 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_ONLINE_UPDATE_MODE.dc_online_update_mode = 8928244 0 1
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_ONLINE_UPDATE_MODE.reserved.2058 = 8928244 2 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_ONLINE_UPDATE_TIMING_CP.dc_online_update_timing_cp = 8928248 0 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_ONLINE_UPDATE_TIMING_SC.dc_online_update_timing_sc = 8928252 0 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_ONLINE_UPDATE_TIMING_OFDM.dc_online_update_timing_ofdm = 8928256 0 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_TABLE_LOAD.dc_table_load = 8928260 0 0
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_TABLE_LOAD.reserved.2059 = 8928260 1 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_EST_MAX_TH.dc_est_max_th = 8928264 0 5
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_EST_MAX_TH.reserved.2060 = 8928264 6 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_EST_VECTOR_CLEAR.dc_est_vector_clear = 8928268 0 0
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_EST_VECTOR_CLEAR.reserved.2061 = 8928268 1 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_EST_OUT_LOCKED.phy_rx_dc_est_locked_i = 8928272 0 5
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_EST_OUT_LOCKED.phy_rx_dc_est_locked_q = 8928272 6 11
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_EST_OUT_LOCKED.reserved.2062 = 8928272 12 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_UPDATE_VECTOR_LSB.phy_rx_dc_update_vector_lsb = 8928276 0 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_UPDATE_VECTOR_MSB.phy_rx_dc_update_vector_msb = 8928280 0 31
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_UPDATE_ABOVE_TH.phy_rx_dc_update_above_th = 8928284 0 0
PHY_RX.PHY_RX_DC_ONLINE_CAL.PHY_RX_DC_UPDATE_ABOVE_TH.reserved.2063 = 8928284 1 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<0> = 8928288 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<1> = 8928292 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<2> = 8928296 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<3> = 8928300 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<4> = 8928304 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<5> = 8928308 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<6> = 8928312 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<7> = 8928316 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<8> = 8928320 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<9> = 8928324 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<10> = 8928328 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<11> = 8928332 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<12> = 8928336 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<13> = 8928340 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<14> = 8928344 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<15> = 8928348 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<16> = 8928352 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<17> = 8928356 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<18> = 8928360 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<19> = 8928364 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<20> = 8928368 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<21> = 8928372 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<22> = 8928376 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<23> = 8928380 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<24> = 8928384 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<25> = 8928388 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<26> = 8928392 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<27> = 8928396 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<28> = 8928400 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<29> = 8928404 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<30> = 8928408 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<31> = 8928412 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<32> = 8928416 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<33> = 8928420 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<34> = 8928424 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<35> = 8928428 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<36> = 8928432 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<37> = 8928436 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<38> = 8928440 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<39> = 8928444 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<40> = 8928448 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<41> = 8928452 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<42> = 8928456 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<43> = 8928460 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<44> = 8928464 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<45> = 8928468 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<46> = 8928472 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<47> = 8928476 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<48> = 8928480 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<49> = 8928484 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<50> = 8928488 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<51> = 8928492 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<52> = 8928496 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<53> = 8928500 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<54> = 8928504 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<55> = 8928508 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<56> = 8928512 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<57> = 8928516 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<58> = 8928520 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<59> = 8928524 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<60> = 8928528 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<61> = 8928532 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<62> = 8928536 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<63> = 8928540 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<0>.DC = 8928288 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<0>.DC.dc = 8928288 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<0>.DC.reserved.2064 = 8928288 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<1>.DC = 8928292 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<1>.DC.dc = 8928292 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<1>.DC.reserved.2064 = 8928292 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<2>.DC = 8928296 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<2>.DC.dc = 8928296 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<2>.DC.reserved.2064 = 8928296 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<3>.DC = 8928300 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<3>.DC.dc = 8928300 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<3>.DC.reserved.2064 = 8928300 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<4>.DC = 8928304 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<4>.DC.dc = 8928304 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<4>.DC.reserved.2064 = 8928304 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<5>.DC = 8928308 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<5>.DC.dc = 8928308 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<5>.DC.reserved.2064 = 8928308 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<6>.DC = 8928312 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<6>.DC.dc = 8928312 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<6>.DC.reserved.2064 = 8928312 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<7>.DC = 8928316 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<7>.DC.dc = 8928316 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<7>.DC.reserved.2064 = 8928316 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<8>.DC = 8928320 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<8>.DC.dc = 8928320 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<8>.DC.reserved.2064 = 8928320 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<9>.DC = 8928324 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<9>.DC.dc = 8928324 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<9>.DC.reserved.2064 = 8928324 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<10>.DC = 8928328 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<10>.DC.dc = 8928328 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<10>.DC.reserved.2064 = 8928328 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<11>.DC = 8928332 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<11>.DC.dc = 8928332 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<11>.DC.reserved.2064 = 8928332 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<12>.DC = 8928336 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<12>.DC.dc = 8928336 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<12>.DC.reserved.2064 = 8928336 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<13>.DC = 8928340 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<13>.DC.dc = 8928340 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<13>.DC.reserved.2064 = 8928340 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<14>.DC = 8928344 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<14>.DC.dc = 8928344 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<14>.DC.reserved.2064 = 8928344 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<15>.DC = 8928348 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<15>.DC.dc = 8928348 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<15>.DC.reserved.2064 = 8928348 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<16>.DC = 8928352 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<16>.DC.dc = 8928352 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<16>.DC.reserved.2064 = 8928352 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<17>.DC = 8928356 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<17>.DC.dc = 8928356 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<17>.DC.reserved.2064 = 8928356 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<18>.DC = 8928360 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<18>.DC.dc = 8928360 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<18>.DC.reserved.2064 = 8928360 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<19>.DC = 8928364 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<19>.DC.dc = 8928364 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<19>.DC.reserved.2064 = 8928364 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<20>.DC = 8928368 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<20>.DC.dc = 8928368 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<20>.DC.reserved.2064 = 8928368 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<21>.DC = 8928372 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<21>.DC.dc = 8928372 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<21>.DC.reserved.2064 = 8928372 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<22>.DC = 8928376 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<22>.DC.dc = 8928376 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<22>.DC.reserved.2064 = 8928376 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<23>.DC = 8928380 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<23>.DC.dc = 8928380 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<23>.DC.reserved.2064 = 8928380 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<24>.DC = 8928384 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<24>.DC.dc = 8928384 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<24>.DC.reserved.2064 = 8928384 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<25>.DC = 8928388 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<25>.DC.dc = 8928388 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<25>.DC.reserved.2064 = 8928388 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<26>.DC = 8928392 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<26>.DC.dc = 8928392 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<26>.DC.reserved.2064 = 8928392 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<27>.DC = 8928396 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<27>.DC.dc = 8928396 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<27>.DC.reserved.2064 = 8928396 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<28>.DC = 8928400 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<28>.DC.dc = 8928400 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<28>.DC.reserved.2064 = 8928400 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<29>.DC = 8928404 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<29>.DC.dc = 8928404 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<29>.DC.reserved.2064 = 8928404 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<30>.DC = 8928408 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<30>.DC.dc = 8928408 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<30>.DC.reserved.2064 = 8928408 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<31>.DC = 8928412 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<31>.DC.dc = 8928412 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<31>.DC.reserved.2064 = 8928412 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<32>.DC = 8928416 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<32>.DC.dc = 8928416 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<32>.DC.reserved.2064 = 8928416 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<33>.DC = 8928420 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<33>.DC.dc = 8928420 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<33>.DC.reserved.2064 = 8928420 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<34>.DC = 8928424 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<34>.DC.dc = 8928424 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<34>.DC.reserved.2064 = 8928424 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<35>.DC = 8928428 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<35>.DC.dc = 8928428 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<35>.DC.reserved.2064 = 8928428 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<36>.DC = 8928432 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<36>.DC.dc = 8928432 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<36>.DC.reserved.2064 = 8928432 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<37>.DC = 8928436 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<37>.DC.dc = 8928436 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<37>.DC.reserved.2064 = 8928436 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<38>.DC = 8928440 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<38>.DC.dc = 8928440 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<38>.DC.reserved.2064 = 8928440 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<39>.DC = 8928444 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<39>.DC.dc = 8928444 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<39>.DC.reserved.2064 = 8928444 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<40>.DC = 8928448 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<40>.DC.dc = 8928448 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<40>.DC.reserved.2064 = 8928448 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<41>.DC = 8928452 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<41>.DC.dc = 8928452 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<41>.DC.reserved.2064 = 8928452 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<42>.DC = 8928456 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<42>.DC.dc = 8928456 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<42>.DC.reserved.2064 = 8928456 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<43>.DC = 8928460 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<43>.DC.dc = 8928460 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<43>.DC.reserved.2064 = 8928460 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<44>.DC = 8928464 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<44>.DC.dc = 8928464 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<44>.DC.reserved.2064 = 8928464 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<45>.DC = 8928468 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<45>.DC.dc = 8928468 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<45>.DC.reserved.2064 = 8928468 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<46>.DC = 8928472 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<46>.DC.dc = 8928472 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<46>.DC.reserved.2064 = 8928472 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<47>.DC = 8928476 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<47>.DC.dc = 8928476 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<47>.DC.reserved.2064 = 8928476 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<48>.DC = 8928480 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<48>.DC.dc = 8928480 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<48>.DC.reserved.2064 = 8928480 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<49>.DC = 8928484 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<49>.DC.dc = 8928484 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<49>.DC.reserved.2064 = 8928484 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<50>.DC = 8928488 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<50>.DC.dc = 8928488 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<50>.DC.reserved.2064 = 8928488 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<51>.DC = 8928492 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<51>.DC.dc = 8928492 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<51>.DC.reserved.2064 = 8928492 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<52>.DC = 8928496 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<52>.DC.dc = 8928496 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<52>.DC.reserved.2064 = 8928496 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<53>.DC = 8928500 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<53>.DC.dc = 8928500 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<53>.DC.reserved.2064 = 8928500 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<54>.DC = 8928504 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<54>.DC.dc = 8928504 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<54>.DC.reserved.2064 = 8928504 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<55>.DC = 8928508 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<55>.DC.dc = 8928508 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<55>.DC.reserved.2064 = 8928508 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<56>.DC = 8928512 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<56>.DC.dc = 8928512 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<56>.DC.reserved.2064 = 8928512 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<57>.DC = 8928516 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<57>.DC.dc = 8928516 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<57>.DC.reserved.2064 = 8928516 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<58>.DC = 8928520 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<58>.DC.dc = 8928520 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<58>.DC.reserved.2064 = 8928520 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<59>.DC = 8928524 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<59>.DC.dc = 8928524 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<59>.DC.reserved.2064 = 8928524 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<60>.DC = 8928528 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<60>.DC.dc = 8928528 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<60>.DC.reserved.2064 = 8928528 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<61>.DC = 8928532 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<61>.DC.dc = 8928532 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<61>.DC.reserved.2064 = 8928532 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<62>.DC = 8928536 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<62>.DC.dc = 8928536 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<62>.DC.reserved.2064 = 8928536 12 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<63>.DC = 8928540 0 31
PHY_RX.PHY_RX_READ_AGC_TABLE.<63>.DC.dc = 8928540 0 11
PHY_RX.PHY_RX_READ_AGC_TABLE.<63>.DC.reserved.2064 = 8928540 12 31
PHY_RX.PHY_RX_FLT_POSDET_DELAY.PHY_RX_FLT_POSTDET_DELAY_CP = 8928544 0 31
PHY_RX.PHY_RX_FLT_POSDET_DELAY.PHY_RX_FLT_POSTDET_DELAY_DP = 8928548 0 31
PHY_RX.PHY_RX_FLT_POSDET_DELAY.PHY_RX_FLT_POSTDET_DELAY_CP.postdet_delay_cp = 8928544 0 15
PHY_RX.PHY_RX_FLT_POSDET_DELAY.PHY_RX_FLT_POSTDET_DELAY_CP.postdet_delay_cp_high_snr = 8928544 16 31
PHY_RX.PHY_RX_FLT_POSDET_DELAY.PHY_RX_FLT_POSTDET_DELAY_DP.postdet_delay_dp = 8928548 0 15
PHY_RX.PHY_RX_FLT_POSDET_DELAY.PHY_RX_FLT_POSTDET_DELAY_DP.postdet_delay_dp_high_snr = 8928548 16 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_START_ONLINE_CAL_CONTROL = 8928552 0 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_NOISE_RSSI_TARGET = 8928556 0 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_NOISE_RSSI_AVERAGING = 8928560 0 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET0 = 8928564 0 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET1 = 8928568 0 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET2 = 8928572 0 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET3 = 8928576 0 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_CALC_GAINS = 8928580 0 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET0 = 8928584 0 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET1 = 8928588 0 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET2 = 8928592 0 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET3 = 8928596 0 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_WORKING_GAINS = 8928600 0 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_SILENCE_NOISE_RSSI_AVRG = 8928604 0 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_START_ONLINE_CAL_CONTROL.agc_start_load = 8928552 0 0
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_START_ONLINE_CAL_CONTROL.agc_set_index = 8928552 1 2
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_START_ONLINE_CAL_CONTROL.agc_online_update_mode = 8928552 3 4
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_START_ONLINE_CAL_CONTROL.reserved.2065 = 8928552 5 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_NOISE_RSSI_TARGET.noise_rssi_target = 8928556 0 5
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_NOISE_RSSI_TARGET.noise_rssi_diff_min = 8928556 6 10
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_NOISE_RSSI_TARGET.noise_rssi_diff_max = 8928556 11 15
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_NOISE_RSSI_TARGET.ina_agc_min = 8928556 16 21
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_NOISE_RSSI_TARGET.reserved.2066 = 8928556 22 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_NOISE_RSSI_AVERAGING.noise_rssi_avrg_fir_reset = 8928560 0 0
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_NOISE_RSSI_AVERAGING.noise_rssi_avrg_factor_log = 8928560 1 3
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_NOISE_RSSI_AVERAGING.reserved.2067 = 8928560 4 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET0.agc_start_set0 = 8928564 0 5
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET0.agc_gain_array_set0_s0 = 8928564 6 11
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET0.agc_gain_array_set0_s1 = 8928564 12 17
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET0.agc_gain_array_set0_s2 = 8928564 18 23
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET0.agc_gain_array_set0_s3 = 8928564 24 29
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET0.reserved.2068 = 8928564 30 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET1.agc_start_set1 = 8928568 0 5
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET1.agc_gain_array_set1_s0 = 8928568 6 11
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET1.agc_gain_array_set1_s1 = 8928568 12 17
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET1.agc_gain_array_set1_s2 = 8928568 18 23
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET1.agc_gain_array_set1_s3 = 8928568 24 29
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET1.reserved.2069 = 8928568 30 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET2.agc_start_set2 = 8928572 0 5
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET2.agc_gain_array_set2_s0 = 8928572 6 11
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET2.agc_gain_array_set2_s1 = 8928572 12 17
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET2.agc_gain_array_set2_s2 = 8928572 18 23
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET2.agc_gain_array_set2_s3 = 8928572 24 29
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET2.reserved.2070 = 8928572 30 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET3.agc_start_set3 = 8928576 0 5
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET3.agc_gain_array_set3_s0 = 8928576 6 11
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET3.agc_gain_array_set3_s1 = 8928576 12 17
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET3.agc_gain_array_set3_s2 = 8928576 18 23
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET3.agc_gain_array_set3_s3 = 8928576 24 29
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_AGC_GAINS_SET3.reserved.2071 = 8928576 30 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_CALC_GAINS.ina_agc_calc_start = 8928580 0 5
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_CALC_GAINS.ina_agc_calc_gain_array_s0 = 8928580 6 11
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_CALC_GAINS.ina_agc_calc_gain_array_s1 = 8928580 12 17
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_CALC_GAINS.ina_agc_calc_gain_array_s2 = 8928580 18 23
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_CALC_GAINS.ina_agc_calc_gain_array_s3 = 8928580 24 29
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_CALC_GAINS.reserved.2072 = 8928580 30 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET0.agc_start_set0_rd = 8928584 0 5
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET0.agc_gain_array_set0_s0_rd = 8928584 6 11
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET0.agc_gain_array_set0_s1_rd = 8928584 12 17
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET0.agc_gain_array_set0_s2_rd = 8928584 18 23
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET0.agc_gain_array_set0_s3_rd = 8928584 24 29
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET0.reserved.2073 = 8928584 30 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET1.agc_start_set1_rd = 8928588 0 5
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET1.agc_gain_array_set1_s0_rd = 8928588 6 11
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET1.agc_gain_array_set1_s1_rd = 8928588 12 17
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET1.agc_gain_array_set1_s2_rd = 8928588 18 23
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET1.agc_gain_array_set1_s3_rd = 8928588 24 29
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET1.reserved.2074 = 8928588 30 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET2.agc_start_set2_rd = 8928592 0 5
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET2.agc_gain_array_set2_s0_rd = 8928592 6 11
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET2.agc_gain_array_set2_s1_rd = 8928592 12 17
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET2.agc_gain_array_set2_s2_rd = 8928592 18 23
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET2.agc_gain_array_set2_s3_rd = 8928592 24 29
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET2.reserved.2075 = 8928592 30 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET3.agc_start_set3_rd = 8928596 0 5
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET3.agc_gain_array_set3_s0_rd = 8928596 6 11
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET3.agc_gain_array_set3_s1_rd = 8928596 12 17
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET3.agc_gain_array_set3_s2_rd = 8928596 18 23
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET3.agc_gain_array_set3_s3_rd = 8928596 24 29
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_GAINS_SET3.reserved.2076 = 8928596 30 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_WORKING_GAINS.ina_agc_start_onl_sup = 8928600 0 5
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_WORKING_GAINS.ina_agc_gain_array_onl_sup_s0 = 8928600 6 11
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_WORKING_GAINS.ina_agc_gain_array_onl_sup_s1 = 8928600 12 17
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_WORKING_GAINS.ina_agc_gain_array_onl_sup_s2 = 8928600 18 23
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_WORKING_GAINS.ina_agc_gain_array_onl_sup_s3 = 8928600 24 29
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_READ_AGC_WORKING_GAINS.reserved.2077 = 8928600 30 31
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_SILENCE_NOISE_RSSI_AVRG.phy_rx_silence_noise_rssi_adc_db_avrg = 8928604 0 5
PHY_RX.PHY_RX_AGC_START_ONLINE_CAL.PHY_RX_SILENCE_NOISE_RSSI_AVRG.reserved.2078 = 8928604 6 31
PHY_RX.PHY_RX_POWER_OPT.PHY_RX_POWER_OPT_CONTROL = 8928608 0 31
PHY_RX.PHY_RX_POWER_OPT.PHY_RX_POWER_OPT_CONTROL.dbg_clk_dg_en = 8928608 0 0
PHY_RX.PHY_RX_POWER_OPT.PHY_RX_POWER_OPT_CONTROL.dbg_clk_rst_en = 8928608 1 1
PHY_RX.PHY_RX_POWER_OPT.PHY_RX_POWER_OPT_CONTROL.reserved.2079 = 8928608 2 31
PHY_RX.PHY_RX_PREDET_FIR_SET.PHY_RX_FIR_COEFFS_10_PREDET_0 = 8928612 0 31
PHY_RX.PHY_RX_PREDET_FIR_SET.PHY_RX_FIR_COEFFS_10_PREDET_1 = 8928616 0 31
PHY_RX.PHY_RX_PREDET_FIR_SET.PHY_RX_FIR_COEFFS_10_PREDET_2 = 8928620 0 31
PHY_RX.PHY_RX_PREDET_FIR_SET.PHY_RX_FIR_COEFFS_10_PREDET_3 = 8928624 0 31
PHY_RX.PHY_RX_PREDET_FIR_SET.PHY_RX_FIR_COEFFS_10_PREDET_0.fir_coeffs10_predet_0 = 8928612 0 31
PHY_RX.PHY_RX_PREDET_FIR_SET.PHY_RX_FIR_COEFFS_10_PREDET_1.fir_coeffs10_predet_1 = 8928616 0 31
PHY_RX.PHY_RX_PREDET_FIR_SET.PHY_RX_FIR_COEFFS_10_PREDET_2.fir_coeffs10_predet_2 = 8928620 0 31
PHY_RX.PHY_RX_PREDET_FIR_SET.PHY_RX_FIR_COEFFS_10_PREDET_3.fir_coeffs10_predet_3 = 8928624 0 7
PHY_RX.PHY_RX_PREDET_FIR_SET.PHY_RX_FIR_COEFFS_10_PREDET_3.dc_notch_fir_11_predet_en = 8928624 8 8
PHY_RX.PHY_RX_PREDET_FIR_SET.PHY_RX_FIR_COEFFS_10_PREDET_3.reserved.2080 = 8928624 9 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_CP_0 = 8928628 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_CP_1 = 8928632 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_CP_2 = 8928636 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_CP_3 = 8928640 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_HDR_0 = 8928644 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_HDR_1 = 8928648 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_HDR_2 = 8928652 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_HDR_3 = 8928656 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_1_0 = 8928660 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_1_1 = 8928664 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_1_2 = 8928668 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_1_3 = 8928672 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_2_0 = 8928676 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_2_1 = 8928680 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_2_2 = 8928684 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_2_3 = 8928688 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_3_0 = 8928692 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_3_1 = 8928696 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_3_2 = 8928700 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_3_3 = 8928704 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_4_0 = 8928708 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_4_1 = 8928712 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_4_2 = 8928716 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_4_3 = 8928720 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_6_0 = 8928724 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_6_1 = 8928728 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_6_2 = 8928732 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_6_3 = 8928736 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_7_0 = 8928740 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_7_1 = 8928744 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_7_2 = 8928748 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_7_3 = 8928752 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_8_0 = 8928756 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_8_1 = 8928760 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_8_2 = 8928764 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_8_3 = 8928768 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_10_0 = 8928772 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_10_1 = 8928776 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_10_2 = 8928780 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_10_3 = 8928784 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_11_0 = 8928788 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_11_1 = 8928792 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_11_2 = 8928796 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_11_3 = 8928800 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_12_0 = 8928804 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_12_1 = 8928808 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_12_2 = 8928812 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_12_3 = 8928816 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_0 = 8928820 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_1 = 8928824 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_SAMP_BYPASS = 8928828 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_RESTART_ITER_0 = 8928832 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_RESTART_ITER_1 = 8928836 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_RESTART_ITER_2 = 8928840 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_CONFIG_0 = 8928844 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_CONFIG_1 = 8928848 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_CP_0.ldpc_layer_schedule_cp_0 = 8928628 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_CP_1.ldpc_layer_schedule_cp_1 = 8928632 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_CP_2.ldpc_layer_schedule_cp_2 = 8928636 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_CP_3.ldpc_layer_schedule_cp_3 = 8928640 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_HDR_0.ldpc_layer_schedule_hdr_0 = 8928644 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_HDR_1.ldpc_layer_schedule_hdr_1 = 8928648 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_HDR_2.ldpc_layer_schedule_hdr_2 = 8928652 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_HDR_3.ldpc_layer_schedule_hdr_3 = 8928656 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_1_0.ldpc_layer_schedule_1_0 = 8928660 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_1_1.ldpc_layer_schedule_1_1 = 8928664 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_1_2.ldpc_layer_schedule_1_2 = 8928668 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_1_3.ldpc_layer_schedule_1_3 = 8928672 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_2_0.ldpc_layer_schedule_2_0 = 8928676 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_2_1.ldpc_layer_schedule_2_1 = 8928680 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_2_2.ldpc_layer_schedule_2_2 = 8928684 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_2_3.ldpc_layer_schedule_2_3 = 8928688 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_3_0.ldpc_layer_schedule_3_0 = 8928692 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_3_1.ldpc_layer_schedule_3_1 = 8928696 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_3_2.ldpc_layer_schedule_3_2 = 8928700 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_3_3.ldpc_layer_schedule_3_3 = 8928704 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_4_0.ldpc_layer_schedule_4_0 = 8928708 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_4_1.ldpc_layer_schedule_4_1 = 8928712 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_4_2.ldpc_layer_schedule_4_2 = 8928716 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_4_3.ldpc_layer_schedule_4_3 = 8928720 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_6_0.ldpc_layer_schedule_6_0 = 8928724 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_6_1.ldpc_layer_schedule_6_1 = 8928728 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_6_2.ldpc_layer_schedule_6_2 = 8928732 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_6_3.ldpc_layer_schedule_6_3 = 8928736 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_7_0.ldpc_layer_schedule_7_0 = 8928740 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_7_1.ldpc_layer_schedule_7_1 = 8928744 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_7_2.ldpc_layer_schedule_7_2 = 8928748 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_7_3.ldpc_layer_schedule_7_3 = 8928752 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_8_0.ldpc_layer_schedule_8_0 = 8928756 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_8_1.ldpc_layer_schedule_8_1 = 8928760 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_8_2.ldpc_layer_schedule_8_2 = 8928764 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_8_3.ldpc_layer_schedule_8_3 = 8928768 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_10_0.ldpc_layer_schedule_10_0 = 8928772 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_10_1.ldpc_layer_schedule_10_1 = 8928776 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_10_2.ldpc_layer_schedule_10_2 = 8928780 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_10_3.ldpc_layer_schedule_10_3 = 8928784 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_11_0.ldpc_layer_schedule_11_0 = 8928788 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_11_1.ldpc_layer_schedule_11_1 = 8928792 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_11_2.ldpc_layer_schedule_11_2 = 8928796 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_11_3.ldpc_layer_schedule_11_3 = 8928800 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_12_0.ldpc_layer_schedule_12_0 = 8928804 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_12_1.ldpc_layer_schedule_12_1 = 8928808 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_12_2.ldpc_layer_schedule_12_2 = 8928812 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_LAYER_SCH_12_3.ldpc_layer_schedule_12_3 = 8928816 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_0.ldpc_minsum_corr_cp = 8928820 0 2
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_0.reserved.2081 = 8928820 3 3
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_0.ldpc_minsum_corr_hdr = 8928820 4 6
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_0.reserved.2082 = 8928820 7 7
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_0.ldpc_minsum_corr_1 = 8928820 8 10
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_0.reserved.2083 = 8928820 11 11
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_0.ldpc_minsum_corr_2 = 8928820 12 14
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_0.reserved.2084 = 8928820 15 15
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_0.ldpc_minsum_corr_3 = 8928820 16 18
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_0.reserved.2085 = 8928820 19 19
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_0.ldpc_minsum_corr_4 = 8928820 20 22
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_0.reserved.2086 = 8928820 23 23
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_0.ldpc_minsum_corr_6 = 8928820 24 26
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_0.reserved.2087 = 8928820 27 27
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_0.ldpc_minsum_corr_7 = 8928820 28 30
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_0.reserved.2088 = 8928820 31 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_1.ldpc_minsum_corr_8 = 8928824 0 2
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_1.reserved.2089 = 8928824 3 3
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_1.ldpc_minsum_corr_10 = 8928824 4 6
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_1.reserved.2090 = 8928824 7 7
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_1.ldpc_minsum_corr_11 = 8928824 8 10
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_1.reserved.2091 = 8928824 11 11
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_1.ldpc_minsum_corr_12 = 8928824 12 14
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_MINSUM_CORR_1.reserved.2092 = 8928824 15 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_SAMP_BYPASS.ldpc_samp_bypass_cp = 8928828 0 0
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_SAMP_BYPASS.ldpc_samp_bypass_hdr = 8928828 1 1
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_SAMP_BYPASS.ldpc_samp_bypass_1 = 8928828 2 2
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_SAMP_BYPASS.ldpc_samp_bypass_2 = 8928828 3 3
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_SAMP_BYPASS.ldpc_samp_bypass_3 = 8928828 4 4
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_SAMP_BYPASS.ldpc_samp_bypass_4 = 8928828 5 5
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_SAMP_BYPASS.ldpc_samp_bypass_6 = 8928828 6 6
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_SAMP_BYPASS.ldpc_samp_bypass_7 = 8928828 7 7
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_SAMP_BYPASS.ldpc_samp_bypass_8 = 8928828 8 8
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_SAMP_BYPASS.ldpc_samp_bypass_10 = 8928828 9 9
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_SAMP_BYPASS.ldpc_samp_bypass_11 = 8928828 10 10
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_SAMP_BYPASS.ldpc_samp_bypass_12 = 8928828 11 11
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_SAMP_BYPASS.reserved.2093 = 8928828 12 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_RESTART_ITER_0.ldpc_restart_iter_cp = 8928832 0 7
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_RESTART_ITER_0.ldpc_restart_iter_hdr = 8928832 8 15
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_RESTART_ITER_0.ldpc_restart_iter_1 = 8928832 16 23
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_RESTART_ITER_0.ldpc_restart_iter_2 = 8928832 24 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_RESTART_ITER_1.ldpc_restart_iter_3 = 8928836 0 7
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_RESTART_ITER_1.ldpc_restart_iter_4 = 8928836 8 15
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_RESTART_ITER_1.ldpc_restart_iter_6 = 8928836 16 23
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_RESTART_ITER_1.ldpc_restart_iter_7 = 8928836 24 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_RESTART_ITER_2.ldpc_restart_iter_8 = 8928840 0 7
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_RESTART_ITER_2.ldpc_restart_iter_10 = 8928840 8 15
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_RESTART_ITER_2.ldpc_restart_iter_11 = 8928840 16 23
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_RESTART_ITER_2.ldpc_restart_iter_12 = 8928840 24 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_CONFIG_0.ldpc_config_0 = 8928844 0 31
PHY_RX.PHY_RX_LDPC_OPT.PHY_RX_LDPC_CONFIG_1.ldpc_config_1 = 8928848 0 31
PHY_RX.PHY_RX_FFT_CONFIG.PHY_RX_FFT_CONFIG_0 = 8928852 0 31
PHY_RX.PHY_RX_FFT_CONFIG.PHY_RX_FFT_CONFIG_1 = 8928856 0 31
PHY_RX.PHY_RX_FFT_CONFIG.PHY_RX_FFT_NOISE_LEVEL_0 = 8928860 0 31
PHY_RX.PHY_RX_FFT_CONFIG.PHY_RX_FFT_NOISE_LEVEL_1 = 8928864 0 31
PHY_RX.PHY_RX_FFT_CONFIG.PHY_RX_FFT_NOISE_LEVEL_2 = 8928868 0 31
PHY_RX.PHY_RX_FFT_CONFIG.PHY_RX_FFT_NOISE_LEVEL_3 = 8928872 0 31
PHY_RX.PHY_RX_FFT_CONFIG.PHY_RX_FFT_NOISE_LEVEL_4 = 8928876 0 31
PHY_RX.PHY_RX_FFT_CONFIG.PHY_RX_FFT_NOISE_LEVEL_5 = 8928880 0 31
PHY_RX.PHY_RX_FFT_CONFIG.PHY_RX_FFT_CONFIG_0.fft_config_0 = 8928852 0 31
PHY_RX.PHY_RX_FFT_CONFIG.PHY_RX_FFT_CONFIG_1.fft_config_1 = 8928856 0 31
PHY_RX.PHY_RX_FFT_CONFIG.PHY_RX_FFT_NOISE_LEVEL_0.fft_noise_level_0 = 8928860 0 31
PHY_RX.PHY_RX_FFT_CONFIG.PHY_RX_FFT_NOISE_LEVEL_1.fft_noise_level_1 = 8928864 0 31
PHY_RX.PHY_RX_FFT_CONFIG.PHY_RX_FFT_NOISE_LEVEL_2.fft_noise_level_2 = 8928868 0 31
PHY_RX.PHY_RX_FFT_CONFIG.PHY_RX_FFT_NOISE_LEVEL_3.fft_noise_level_3 = 8928872 0 31
PHY_RX.PHY_RX_FFT_CONFIG.PHY_RX_FFT_NOISE_LEVEL_4.fft_noise_level_4 = 8928876 0 31
PHY_RX.PHY_RX_FFT_CONFIG.PHY_RX_FFT_NOISE_LEVEL_5.fft_noise_level_5 = 8928880 0 11
PHY_RX.PHY_RX_FFT_CONFIG.PHY_RX_FFT_NOISE_LEVEL_5.reserved.2094 = 8928880 12 31
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_CONFIG_0 = 8928884 0 31
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_CONFIG_1 = 8928888 0 31
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_CONFIG_2 = 8928892 0 31
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP = 8928896 0 31
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_CONFIG_0.adc_fifo_ram_config = 8928884 0 7
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_CONFIG_0.dac_fifo_ram_config = 8928884 8 15
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_CONFIG_0.ina_mem0_ram_config = 8928884 16 23
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_CONFIG_0.ina_mem1_ram_config = 8928884 24 31
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_CONFIG_1.ina_mem2_ram_config = 8928888 0 7
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_CONFIG_1.ina_mem3_ram_config = 8928888 8 15
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_CONFIG_1.ina_mem4_ram_config = 8928888 16 23
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_CONFIG_1.pn_scbuf_ram_config = 8928888 24 31
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_CONFIG_2.cp_track_mem_ram_config = 8928892 0 7
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_CONFIG_2.headec_mem_ram_config = 8928892 8 15
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_CONFIG_2.brp_ram0_ram_config = 8928892 16 19
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_CONFIG_2.brp_ram1_ram_config = 8928892 20 23
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_CONFIG_2.brp_ram2_ram_config = 8928892 24 27
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_CONFIG_2.brp_ram3_ram_config = 8928892 28 31
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.adc_fifo_light_sleep = 8928896 0 0
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.dac_fifo_light_sleep = 8928896 1 1
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.ina_mem0_light_sleep = 8928896 2 2
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.ina_mem1_light_sleep = 8928896 3 3
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.ina_mem2_light_sleep = 8928896 4 4
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.ina_mem3_light_sleep = 8928896 5 5
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.ina_mem4_light_sleep = 8928896 6 6
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.pn_scbuf_light_sleep = 8928896 7 7
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.cp_track_mem_light_sleep = 8928896 8 8
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.headec_mem_light_sleep = 8928896 9 9
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.brp_ram0_light_sleep = 8928896 10 10
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.brp_ram1_light_sleep = 8928896 11 11
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.brp_ram2_light_sleep = 8928896 12 12
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.brp_ram3_light_sleep = 8928896 13 13
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.brp_ram0_deep_sleep = 8928896 14 14
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.brp_ram1_deep_sleep = 8928896 15 15
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.brp_ram2_deep_sleep = 8928896 16 16
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.brp_ram3_deep_sleep = 8928896 17 17
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.brp_ram0_shut_down = 8928896 18 18
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.brp_ram1_shut_down = 8928896 19 19
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.brp_ram2_shut_down = 8928896 20 20
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.brp_ram3_shut_down = 8928896 21 21
PHY_RX.PHY_RX_RAM_CONFIG.PHY_RX_RAM_LIGHT_SLEEP.reserved.2095 = 8928896 22 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_FILTER_CONFIG = 8928900 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_FILTER_CLOCK_GATING = 8928904 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_0 = 8928908 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_1 = 8928912 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_2 = 8928916 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_3 = 8928920 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_4 = 8928924 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_0 = 8928928 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_1 = 8928932 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_2 = 8928936 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_3 = 8928940 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_4 = 8928944 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_0 = 8928948 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_1 = 8928952 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_2 = 8928956 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_3 = 8928960 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_4 = 8928964 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_0 = 8928968 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_1 = 8928972 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_2 = 8928976 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_3 = 8928980 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_4 = 8928984 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_0 = 8928988 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_1 = 8928992 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_2 = 8928996 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_3 = 8929000 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_4 = 8929004 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_0 = 8929008 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_1 = 8929012 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_2 = 8929016 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_3 = 8929020 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_4 = 8929024 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_0 = 8929028 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_1 = 8929032 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_2 = 8929036 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_3 = 8929040 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_4 = 8929044 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_0 = 8929048 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_1 = 8929052 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_2 = 8929056 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_3 = 8929060 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_4 = 8929064 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_0 = 8929068 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_1 = 8929072 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_2 = 8929076 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_3 = 8929080 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_4 = 8929084 0 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_FILTER_CONFIG.tx_flt_bypass = 8928900 0 0
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_FILTER_CONFIG.rx_flt_bypass = 8928900 1 1
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_FILTER_CONFIG.det_flt_coeff_switch_disable = 8928900 2 2
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_FILTER_CONFIG.det_flt_coeff_switch_force = 8928900 3 3
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_FILTER_CONFIG.flat_fil_tx_sw_th = 8928900 4 11
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_FILTER_CONFIG.flat_fil_rx_sw_th = 8928900 12 19
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_FILTER_CONFIG.reserved.2096 = 8928900 20 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_FILTER_CLOCK_GATING.flat_fil_tx_cg_off_th = 8928904 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_FILTER_CLOCK_GATING.flat_fil_tx_cg_on_th = 8928904 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_FILTER_CLOCK_GATING.flat_fil_rx_cg_off_th = 8928904 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_FILTER_CLOCK_GATING.flat_fil_rx_cg_on_th = 8928904 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_0.tx_flt_coeff_ii_0 = 8928908 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_0.tx_flt_coeff_ii_1 = 8928908 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_0.tx_flt_coeff_ii_2 = 8928908 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_0.tx_flt_coeff_ii_3 = 8928908 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_1.tx_flt_coeff_ii_4 = 8928912 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_1.tx_flt_coeff_ii_5 = 8928912 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_1.tx_flt_coeff_ii_6 = 8928912 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_1.tx_flt_coeff_ii_7 = 8928912 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_2.tx_flt_coeff_ii_8 = 8928916 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_2.tx_flt_coeff_ii_9 = 8928916 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_2.tx_flt_coeff_ii_10 = 8928916 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_2.tx_flt_coeff_ii_11 = 8928916 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_3.tx_flt_coeff_ii_12 = 8928920 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_3.tx_flt_coeff_ii_13 = 8928920 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_3.tx_flt_coeff_ii_14 = 8928920 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_3.tx_flt_coeff_ii_15 = 8928920 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_4.tx_flt_coeff_ii_16 = 8928924 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_II_4.reserved.2097 = 8928924 8 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_0.tx_flt_coeff_iq_0 = 8928928 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_0.tx_flt_coeff_iq_1 = 8928928 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_0.tx_flt_coeff_iq_2 = 8928928 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_0.tx_flt_coeff_iq_3 = 8928928 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_1.tx_flt_coeff_iq_4 = 8928932 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_1.tx_flt_coeff_iq_5 = 8928932 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_1.tx_flt_coeff_iq_6 = 8928932 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_1.tx_flt_coeff_iq_7 = 8928932 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_2.tx_flt_coeff_iq_8 = 8928936 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_2.tx_flt_coeff_iq_9 = 8928936 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_2.tx_flt_coeff_iq_10 = 8928936 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_2.tx_flt_coeff_iq_11 = 8928936 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_3.tx_flt_coeff_iq_12 = 8928940 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_3.tx_flt_coeff_iq_13 = 8928940 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_3.tx_flt_coeff_iq_14 = 8928940 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_3.tx_flt_coeff_iq_15 = 8928940 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_4.tx_flt_coeff_iq_16 = 8928944 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_IQ_4.reserved.2098 = 8928944 8 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_0.tx_flt_coeff_qi_0 = 8928948 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_0.tx_flt_coeff_qi_1 = 8928948 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_0.tx_flt_coeff_qi_2 = 8928948 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_0.tx_flt_coeff_qi_3 = 8928948 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_1.tx_flt_coeff_qi_4 = 8928952 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_1.tx_flt_coeff_qi_5 = 8928952 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_1.tx_flt_coeff_qi_6 = 8928952 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_1.tx_flt_coeff_qi_7 = 8928952 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_2.tx_flt_coeff_qi_8 = 8928956 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_2.tx_flt_coeff_qi_9 = 8928956 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_2.tx_flt_coeff_qi_10 = 8928956 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_2.tx_flt_coeff_qi_11 = 8928956 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_3.tx_flt_coeff_qi_12 = 8928960 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_3.tx_flt_coeff_qi_13 = 8928960 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_3.tx_flt_coeff_qi_14 = 8928960 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_3.tx_flt_coeff_qi_15 = 8928960 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_4.tx_flt_coeff_qi_16 = 8928964 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QI_4.reserved.2099 = 8928964 8 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_0.tx_flt_coeff_qq_0 = 8928968 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_0.tx_flt_coeff_qq_1 = 8928968 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_0.tx_flt_coeff_qq_2 = 8928968 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_0.tx_flt_coeff_qq_3 = 8928968 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_1.tx_flt_coeff_qq_4 = 8928972 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_1.tx_flt_coeff_qq_5 = 8928972 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_1.tx_flt_coeff_qq_6 = 8928972 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_1.tx_flt_coeff_qq_7 = 8928972 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_2.tx_flt_coeff_qq_8 = 8928976 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_2.tx_flt_coeff_qq_9 = 8928976 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_2.tx_flt_coeff_qq_10 = 8928976 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_2.tx_flt_coeff_qq_11 = 8928976 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_3.tx_flt_coeff_qq_12 = 8928980 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_3.tx_flt_coeff_qq_13 = 8928980 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_3.tx_flt_coeff_qq_14 = 8928980 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_3.tx_flt_coeff_qq_15 = 8928980 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_4.tx_flt_coeff_qq_16 = 8928984 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_TX_FILTER_COEFFS_QQ_4.reserved.2100 = 8928984 8 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_0.rx_flt_coeff_ii_0 = 8928988 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_0.rx_flt_coeff_ii_1 = 8928988 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_0.rx_flt_coeff_ii_2 = 8928988 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_0.rx_flt_coeff_ii_3 = 8928988 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_1.rx_flt_coeff_ii_4 = 8928992 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_1.rx_flt_coeff_ii_5 = 8928992 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_1.rx_flt_coeff_ii_6 = 8928992 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_1.rx_flt_coeff_ii_7 = 8928992 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_2.rx_flt_coeff_ii_8 = 8928996 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_2.rx_flt_coeff_ii_9 = 8928996 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_2.rx_flt_coeff_ii_10 = 8928996 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_2.rx_flt_coeff_ii_11 = 8928996 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_3.rx_flt_coeff_ii_12 = 8929000 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_3.rx_flt_coeff_ii_13 = 8929000 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_3.rx_flt_coeff_ii_14 = 8929000 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_3.rx_flt_coeff_ii_15 = 8929000 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_4.rx_flt_coeff_ii_16 = 8929004 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_II_4.reserved.2101 = 8929004 8 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_0.rx_flt_coeff_iq_0 = 8929008 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_0.rx_flt_coeff_iq_1 = 8929008 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_0.rx_flt_coeff_iq_2 = 8929008 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_0.rx_flt_coeff_iq_3 = 8929008 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_1.rx_flt_coeff_iq_4 = 8929012 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_1.rx_flt_coeff_iq_5 = 8929012 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_1.rx_flt_coeff_iq_6 = 8929012 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_1.rx_flt_coeff_iq_7 = 8929012 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_2.rx_flt_coeff_iq_8 = 8929016 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_2.rx_flt_coeff_iq_9 = 8929016 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_2.rx_flt_coeff_iq_10 = 8929016 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_2.rx_flt_coeff_iq_11 = 8929016 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_3.rx_flt_coeff_iq_12 = 8929020 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_3.rx_flt_coeff_iq_13 = 8929020 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_3.rx_flt_coeff_iq_14 = 8929020 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_3.rx_flt_coeff_iq_15 = 8929020 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_4.rx_flt_coeff_iq_16 = 8929024 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_IQ_4.reserved.2102 = 8929024 8 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_0.rx_flt_coeff_qi_0 = 8929028 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_0.rx_flt_coeff_qi_1 = 8929028 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_0.rx_flt_coeff_qi_2 = 8929028 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_0.rx_flt_coeff_qi_3 = 8929028 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_1.rx_flt_coeff_qi_4 = 8929032 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_1.rx_flt_coeff_qi_5 = 8929032 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_1.rx_flt_coeff_qi_6 = 8929032 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_1.rx_flt_coeff_qi_7 = 8929032 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_2.rx_flt_coeff_qi_8 = 8929036 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_2.rx_flt_coeff_qi_9 = 8929036 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_2.rx_flt_coeff_qi_10 = 8929036 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_2.rx_flt_coeff_qi_11 = 8929036 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_3.rx_flt_coeff_qi_12 = 8929040 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_3.rx_flt_coeff_qi_13 = 8929040 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_3.rx_flt_coeff_qi_14 = 8929040 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_3.rx_flt_coeff_qi_15 = 8929040 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_4.rx_flt_coeff_qi_16 = 8929044 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QI_4.reserved.2103 = 8929044 8 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_0.rx_flt_coeff_qq_0 = 8929048 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_0.rx_flt_coeff_qq_1 = 8929048 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_0.rx_flt_coeff_qq_2 = 8929048 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_0.rx_flt_coeff_qq_3 = 8929048 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_1.rx_flt_coeff_qq_4 = 8929052 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_1.rx_flt_coeff_qq_5 = 8929052 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_1.rx_flt_coeff_qq_6 = 8929052 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_1.rx_flt_coeff_qq_7 = 8929052 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_2.rx_flt_coeff_qq_8 = 8929056 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_2.rx_flt_coeff_qq_9 = 8929056 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_2.rx_flt_coeff_qq_10 = 8929056 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_2.rx_flt_coeff_qq_11 = 8929056 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_3.rx_flt_coeff_qq_12 = 8929060 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_3.rx_flt_coeff_qq_13 = 8929060 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_3.rx_flt_coeff_qq_14 = 8929060 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_3.rx_flt_coeff_qq_15 = 8929060 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_4.rx_flt_coeff_qq_16 = 8929064 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_RX_FILTER_COEFFS_QQ_4.reserved.2104 = 8929064 8 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_0.det_flt_coeff_0 = 8929068 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_0.det_flt_coeff_1 = 8929068 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_0.det_flt_coeff_2 = 8929068 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_0.det_flt_coeff_3 = 8929068 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_1.det_flt_coeff_4 = 8929072 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_1.det_flt_coeff_5 = 8929072 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_1.det_flt_coeff_6 = 8929072 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_1.det_flt_coeff_7 = 8929072 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_2.det_flt_coeff_8 = 8929076 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_2.det_flt_coeff_9 = 8929076 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_2.det_flt_coeff_10 = 8929076 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_2.det_flt_coeff_11 = 8929076 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_3.det_flt_coeff_12 = 8929080 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_3.det_flt_coeff_13 = 8929080 8 15
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_3.det_flt_coeff_14 = 8929080 16 23
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_3.det_flt_coeff_15 = 8929080 24 31
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_4.det_flt_coeff_16 = 8929084 0 7
PHY_RX.PHY_FLATNESS_FILTER.PHY_FLATNESS_DET_FILTER_COEFFS_4.reserved.2105 = 8929084 8 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_CFG = 8929088 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DIN0 = 8929092 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DIN1 = 8929096 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DIN2 = 8929100 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DIN3 = 8929104 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DIN4 = 8929108 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DIN5 = 8929112 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DIN6 = 8929116 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DIN7 = 8929120 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DOUT0 = 8929124 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DOUT1 = 8929128 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DOUT2 = 8929132 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DOUT3 = 8929136 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DOUT4 = 8929140 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DOUT5 = 8929144 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DOUT6 = 8929148 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DOUT7 = 8929152 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_ADDRESS = 8929156 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_COUNTERS = 8929160 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_RD_ADDRESS = 8929164 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_LDPC_PARAMS = 8929168 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_CFG.power_dbg_en = 8929088 0 0
PHY_RX.POWER_DEBUG.POWER_DEBUG_CFG.power_dbg_mode = 8929088 1 1
PHY_RX.POWER_DEBUG.POWER_DEBUG_CFG.power_dbg_ram_wr = 8929088 2 2
PHY_RX.POWER_DEBUG.POWER_DEBUG_CFG.reserved.2106 = 8929088 3 7
PHY_RX.POWER_DEBUG.POWER_DEBUG_CFG.pwr_dbg_pre_data_wait_num = 8929088 8 15
PHY_RX.POWER_DEBUG.POWER_DEBUG_CFG.reserved.2107 = 8929088 16 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DIN0.power_dbg_din0 = 8929092 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DIN1.power_dbg_din1 = 8929096 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DIN2.power_dbg_din2 = 8929100 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DIN3.power_dbg_din3 = 8929104 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DIN4.power_dbg_din4 = 8929108 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DIN5.power_dbg_din5 = 8929112 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DIN6.power_dbg_din6 = 8929116 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DIN7.power_dbg_din7 = 8929120 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DOUT0.power_dbg_dout0 = 8929124 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DOUT1.power_dbg_dout1 = 8929128 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DOUT2.power_dbg_dout2 = 8929132 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DOUT3.power_dbg_dout3 = 8929136 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DOUT4.power_dbg_dout4 = 8929140 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DOUT5.power_dbg_dout5 = 8929144 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DOUT6.power_dbg_dout6 = 8929148 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_DOUT7.power_dbg_dout7 = 8929152 0 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_ADDRESS.power_dbg_addr = 8929156 0 7
PHY_RX.POWER_DEBUG.POWER_DEBUG_ADDRESS.power_dbg_rdwr_go = 8929156 8 8
PHY_RX.POWER_DEBUG.POWER_DEBUG_ADDRESS.reserved.2108 = 8929156 9 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_COUNTERS.packets_num_to_fft = 8929160 0 15
PHY_RX.POWER_DEBUG.POWER_DEBUG_COUNTERS.packets_num_after_fft = 8929160 16 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_RD_ADDRESS.data_start_address = 8929164 0 5
PHY_RX.POWER_DEBUG.POWER_DEBUG_RD_ADDRESS.data_start_ram_pointer = 8929164 6 7
PHY_RX.POWER_DEBUG.POWER_DEBUG_RD_ADDRESS.data_last_address = 8929164 8 13
PHY_RX.POWER_DEBUG.POWER_DEBUG_RD_ADDRESS.data_last_ram_pointer = 8929164 14 15
PHY_RX.POWER_DEBUG.POWER_DEBUG_RD_ADDRESS.reserved.2109 = 8929164 16 31
PHY_RX.POWER_DEBUG.POWER_DEBUG_LDPC_PARAMS.ldpc_pwr_dbg_dem_norm = 8929168 0 7
PHY_RX.POWER_DEBUG.POWER_DEBUG_LDPC_PARAMS.ldpc_pwr_dbg_max_iter = 8929168 8 15
PHY_RX.POWER_DEBUG.POWER_DEBUG_LDPC_PARAMS.ldpc_pwr_dbg_rate = 8929168 16 17
PHY_RX.POWER_DEBUG.POWER_DEBUG_LDPC_PARAMS.ldpc_pwr_dbg_modus_operandi = 8929168 18 19
PHY_RX.POWER_DEBUG.POWER_DEBUG_LDPC_PARAMS.ldpc_pwr_dbg_modulation = 8929168 20 21
PHY_RX.POWER_DEBUG.POWER_DEBUG_LDPC_PARAMS.ldpc_pwr_dbg_mcs = 8929168 22 26
PHY_RX.POWER_DEBUG.POWER_DEBUG_LDPC_PARAMS.fft_pwr_dbg_ce_snr = 8929168 27 31
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_CALC_CONTROL = 8929172 0 31
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_CCA1_TH = 8929176 0 31
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_VAL = 8929180 0 31
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_VAL_Q = 8929184 0 31
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_VAL_FAST = 8929188 0 31
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_AGC_ADJUST_LINE_SET = 8929192 0 31
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_AGC_ADJUST_LINE_GET = 8929196 0 31
PHY_RX.PHY_RX_ENERGY_CALC.REPORT_FREEZE_TIMEOUT = 8929200 0 31
PHY_RX.PHY_RX_ENERGY_CALC.AGC_COMPENSATION = 8929204 0 31
PHY_RX.PHY_RX_ENERGY_CALC.MIN_RSSI_TH_BY_ENERGY_CALC = 8929208 0 31
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_CALC_CONTROL.energy_calc_alpha = 8929172 0 3
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_CALC_CONTROL.gear_alpha_1 = 8929172 4 7
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_CALC_CONTROL.gear_len_1 = 8929172 8 15
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_CALC_CONTROL.gear_alpha_2 = 8929172 16 19
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_CALC_CONTROL.gear_len_2 = 8929172 20 27
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_CALC_CONTROL.energy_for_cca1 = 8929172 28 28
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_CALC_CONTROL.clear_energy_calc_at_eop = 8929172 29 29
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_CALC_CONTROL.clear_energy_calc = 8929172 30 30
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_CALC_CONTROL.energy_calc_en = 8929172 31 31
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_CCA1_TH.energy_cca1_th = 8929176 0 11
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_CCA1_TH.energy_cca1_diff_th_1 = 8929176 12 21
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_CCA1_TH.energy_cca1_diff_th_2 = 8929176 22 31
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_VAL.energy_val = 8929180 0 11
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_VAL.energy_val_db = 8929180 12 22
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_VAL.reserved.2110 = 8929180 23 31
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_VAL_Q.energy_val_q = 8929184 0 11
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_VAL_Q.energy_val_q_db = 8929184 12 22
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_VAL_Q.reserved.2111 = 8929184 23 31
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_VAL_FAST.energy_val_fast = 8929188 0 11
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_VAL_FAST.energy_val_fast_abs_diff = 8929188 12 23
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_VAL_FAST.fast_energy_calc_alpha = 8929188 24 27
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_VAL_FAST.reserved.2112 = 8929188 28 31
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_AGC_ADJUST_LINE_SET.energy_agc_adjust_line_set = 8929192 0 6
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_AGC_ADJUST_LINE_SET.reserved.2113 = 8929192 7 7
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_AGC_ADJUST_LINE_SET.agc_line_to_set = 8929192 8 13
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_AGC_ADJUST_LINE_SET.reserved.2114 = 8929192 14 14
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_AGC_ADJUST_LINE_SET.energy_agc_adjust_line_set_en = 8929192 15 15
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_AGC_ADJUST_LINE_SET.reserved.2115 = 8929192 16 31
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_AGC_ADJUST_LINE_GET.energy_agc_adjust_line_get = 8929196 0 6
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_AGC_ADJUST_LINE_GET.reserved.2116 = 8929196 7 7
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_AGC_ADJUST_LINE_GET.agc_line_to_get = 8929196 8 13
PHY_RX.PHY_RX_ENERGY_CALC.ENERGY_AGC_ADJUST_LINE_GET.reserved.2117 = 8929196 14 31
PHY_RX.PHY_RX_ENERGY_CALC.REPORT_FREEZE_TIMEOUT.energy_report_freeze_timeout = 8929200 0 9
PHY_RX.PHY_RX_ENERGY_CALC.REPORT_FREEZE_TIMEOUT.reserved.2118 = 8929200 10 31
PHY_RX.PHY_RX_ENERGY_CALC.AGC_COMPENSATION.energy_rf_compensation_val = 8929204 0 10
PHY_RX.PHY_RX_ENERGY_CALC.AGC_COMPENSATION.reserved.2119 = 8929204 11 30
PHY_RX.PHY_RX_ENERGY_CALC.AGC_COMPENSATION.energy_compensate_en = 8929204 31 31
PHY_RX.PHY_RX_ENERGY_CALC.MIN_RSSI_TH_BY_ENERGY_CALC.min_rssi_th_by_energy_val_dp = 8929208 0 11
PHY_RX.PHY_RX_ENERGY_CALC.MIN_RSSI_TH_BY_ENERGY_CALC.min_rssi_th_by_energy_val_cp = 8929208 12 23
PHY_RX.PHY_RX_ENERGY_CALC.MIN_RSSI_TH_BY_ENERGY_CALC.reserved.2120 = 8929208 24 30
PHY_RX.PHY_RX_ENERGY_CALC.MIN_RSSI_TH_BY_ENERGY_CALC.min_rssi_by_th_energy_en = 8929208 31 31
PHY_RX_EXT = 8933376 0 3519
PHY_RX_EXT.PHY_RX_SAR_CAL = 8933376 0 2687
PHY_RX_EXT.PHY_TIMELINE_COUNTERS = 8933712 0 319
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL = 8933752 0 223
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR = 8933780 0 95
PHY_RX_EXT.PHY_RX_DC_REM_SAR = 8933792 0 159
PHY_RX_EXT.PHY_RX_AGC_TRANSITION_2_VALUES = 8933812 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_CAL_CONFIG = 8933376 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_ALARM = 8933380 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_CAL_LENGTH_LO = 8933384 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_CAL_LENGTH_HI = 8933388 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL0_INTEG_OUT_I_LO = 8933392 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL0_INTEG_OUT_I_HI = 8933396 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL1_INTEG_OUT_I_LO = 8933400 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL1_INTEG_OUT_I_HI = 8933404 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL2_INTEG_OUT_I_LO = 8933408 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL2_INTEG_OUT_I_HI = 8933412 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL3_INTEG_OUT_I_LO = 8933416 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL3_INTEG_OUT_I_HI = 8933420 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL4_INTEG_OUT_I_LO = 8933424 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL4_INTEG_OUT_I_HI = 8933428 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL5_INTEG_OUT_I_LO = 8933432 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL5_INTEG_OUT_I_HI = 8933436 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL6_INTEG_OUT_I_LO = 8933440 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL6_INTEG_OUT_I_HI = 8933444 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL7_INTEG_OUT_I_LO = 8933448 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL7_INTEG_OUT_I_HI = 8933452 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL0_INTEG_OUT_Q_LO = 8933456 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL0_INTEG_OUT_Q_HI = 8933460 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL1_INTEG_OUT_Q_LO = 8933464 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL1_INTEG_OUT_Q_HI = 8933468 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL2_INTEG_OUT_Q_LO = 8933472 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL2_INTEG_OUT_Q_HI = 8933476 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL3_INTEG_OUT_Q_LO = 8933480 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL3_INTEG_OUT_Q_HI = 8933484 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL4_INTEG_OUT_Q_LO = 8933488 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL4_INTEG_OUT_Q_HI = 8933492 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL5_INTEG_OUT_Q_LO = 8933496 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL5_INTEG_OUT_Q_HI = 8933500 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL6_INTEG_OUT_Q_LO = 8933504 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL6_INTEG_OUT_Q_HI = 8933508 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL7_INTEG_OUT_Q_LO = 8933512 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL7_INTEG_OUT_Q_HI = 8933516 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL0_INTEG_OUT_I_LO = 8933520 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL0_INTEG_OUT_I_HI = 8933524 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL1_INTEG_OUT_I_LO = 8933528 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL1_INTEG_OUT_I_HI = 8933532 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL2_INTEG_OUT_I_LO = 8933536 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DRSSI_CAL2_INTEG_OUT_I_HI = 8933540 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL3_INTEG_OUT_I_LO = 8933544 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL3_INTEG_OUT_I_HI = 8933548 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL4_INTEG_OUT_I_LO = 8933552 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL4_INTEG_OUT_I_HI = 8933556 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL5_INTEG_OUT_I_LO = 8933560 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL5_INTEG_OUT_I_HI = 8933564 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL6_INTEG_OUT_I_LO = 8933568 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL6_INTEG_OUT_I_HI = 8933572 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL7_INTEG_OUT_I_LO = 8933576 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL7_INTEG_OUT_I_HI = 8933580 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL0_INTEG_OUT_Q_LO = 8933584 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL0_INTEG_OUT_Q_HI = 8933588 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL1_INTEG_OUT_Q_LO = 8933592 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL1_INTEG_OUT_Q_HI = 8933596 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL2_INTEG_OUT_Q_LO = 8933600 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL2_INTEG_OUT_Q_HI = 8933604 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL3_INTEG_OUT_Q_LO = 8933608 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL3_INTEG_OUT_Q_HI = 8933612 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL4_INTEG_OUT_Q_LO = 8933616 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL4_INTEG_OUT_Q_HI = 8933620 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL5_INTEG_OUT_Q_LO = 8933624 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL5_INTEG_OUT_Q_HI = 8933628 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL6_INTEG_OUT_Q_LO = 8933632 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL6_INTEG_OUT_Q_HI = 8933636 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL7_INTEG_OUT_Q_LO = 8933640 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL7_INTEG_OUT_Q_HI = 8933644 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE0 = 8933648 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE1 = 8933652 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE2 = 8933656 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE3 = 8933660 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE4 = 8933664 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE5 = 8933668 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE6 = 8933672 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE7 = 8933676 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB0 = 8933680 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB1 = 8933684 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB2 = 8933688 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB3 = 8933692 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB4 = 8933696 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB5 = 8933700 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB6 = 8933704 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB7 = 8933708 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_CAL_CONFIG.sar_cal_en = 8933376 0 0
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_CAL_CONFIG.sar_cal_en_sel = 8933376 1 3
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_CAL_CONFIG.sar_cal_phasor_bypass = 8933376 4 4
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_CAL_CONFIG.sar_cal_in_sel = 8933376 5 5
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_CAL_CONFIG.sar_cal_start = 8933376 6 6
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_CAL_CONFIG.sar_cal_one_shot = 8933376 7 7
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_CAL_CONFIG.sar_cal_dc_th = 8933376 8 18
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_CAL_CONFIG.reserved.2121 = 8933376 19 19
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_CAL_CONFIG.sar_cal_gain_th = 8933376 20 30
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_CAL_CONFIG.reserved.2122 = 8933376 31 31
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_ALARM.sar_dc_alarm = 8933380 0 0
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_ALARM.reserved.2123 = 8933380 1 3
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_ALARM.sar_gain_alarm_iq = 8933380 4 4
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_ALARM.sar_gain_alarm_i = 8933380 5 5
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_ALARM.sar_gain_alarm_q = 8933380 6 6
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_ALARM.sar_gain_alarm_cpx_set = 8933380 7 7
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_ALARM.sar_cal_stop_by_alarm = 8933380 8 8
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_ALARM.reserved.2124 = 8933380 9 11
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_ALARM.sar_cal_free_run_valid = 8933380 12 12
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_ALARM.sar_cal_one_shot_end = 8933380 13 13
PHY_RX_EXT.PHY_RX_SAR_CAL.PHY_RX_SAR_ALARM.reserved.2125 = 8933380 14 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_CAL_LENGTH_LO.sar_cal_length_lo = 8933384 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_CAL_LENGTH_HI.sar_cal_length_hi = 8933388 0 7
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_CAL_LENGTH_HI.reserved.2126 = 8933388 8 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL0_INTEG_OUT_I_LO.phy_rx_sar_dc_cal0_integ_out_i_lo = 8933392 0 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL0_INTEG_OUT_I_LO.reserved.2127 = 8933392 16 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL0_INTEG_OUT_I_HI.phy_rx_sar_dc_cal0_integ_out_i_hi = 8933396 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL1_INTEG_OUT_I_LO.phy_rx_sar_dc_cal1_integ_out_i_lo = 8933400 0 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL1_INTEG_OUT_I_LO.reserved.2128 = 8933400 16 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL1_INTEG_OUT_I_HI.phy_rx_sar_dc_cal1_integ_out_i_hi = 8933404 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL2_INTEG_OUT_I_LO.phy_rx_sar_dc_cal2_integ_out_i_lo = 8933408 0 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL2_INTEG_OUT_I_LO.reserved.2129 = 8933408 16 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL2_INTEG_OUT_I_HI.phy_rx_sar_dc_cal2_integ_out_i_hi = 8933412 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL3_INTEG_OUT_I_LO.phy_rx_sar_dc_cal3_integ_out_i_lo = 8933416 0 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL3_INTEG_OUT_I_LO.reserved.2130 = 8933416 16 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL3_INTEG_OUT_I_HI.phy_rx_sar_dc_cal3_integ_out_i_hi = 8933420 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL4_INTEG_OUT_I_LO.phy_rx_sar_dc_cal4_integ_out_i_lo = 8933424 0 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL4_INTEG_OUT_I_LO.reserved.2131 = 8933424 16 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL4_INTEG_OUT_I_HI.phy_rx_sar_dc_cal4_integ_out_i_hi = 8933428 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL5_INTEG_OUT_I_LO.phy_rx_sar_dc_cal5_integ_out_i_lo = 8933432 0 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL5_INTEG_OUT_I_LO.reserved.2132 = 8933432 16 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL5_INTEG_OUT_I_HI.phy_rx_sar_dc_cal5_integ_out_i_hi = 8933436 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL6_INTEG_OUT_I_LO.phy_rx_sar_dc_cal6_integ_out_i_lo = 8933440 0 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL6_INTEG_OUT_I_LO.reserved.2133 = 8933440 16 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL6_INTEG_OUT_I_HI.phy_rx_sar_dc_cal6_integ_out_i_hi = 8933444 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL7_INTEG_OUT_I_LO.phy_rx_sar_dc_cal7_integ_out_i_lo = 8933448 0 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL7_INTEG_OUT_I_LO.reserved.2134 = 8933448 16 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL7_INTEG_OUT_I_HI.phy_rx_sar_dc_cal7_integ_out_i_hi = 8933452 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL0_INTEG_OUT_Q_LO.phy_rx_sar_dc_cal0_integ_out_q_lo = 8933456 0 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL0_INTEG_OUT_Q_LO.reserved.2135 = 8933456 16 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL0_INTEG_OUT_Q_HI.phy_rx_sar_dc_cal0_integ_out_q_hi = 8933460 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL1_INTEG_OUT_Q_LO.phy_rx_sar_dc_cal1_integ_out_q_lo = 8933464 0 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL1_INTEG_OUT_Q_LO.reserved.2136 = 8933464 16 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL1_INTEG_OUT_Q_HI.phy_rx_sar_dc_cal1_integ_out_q_hi = 8933468 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL2_INTEG_OUT_Q_LO.phy_rx_sar_dc_cal2_integ_out_q_lo = 8933472 0 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL2_INTEG_OUT_Q_LO.reserved.2137 = 8933472 16 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL2_INTEG_OUT_Q_HI.phy_rx_sar_dc_cal2_integ_out_q_hi = 8933476 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL3_INTEG_OUT_Q_LO.phy_rx_sar_dc_cal3_integ_out_q_lo = 8933480 0 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL3_INTEG_OUT_Q_LO.reserved.2138 = 8933480 16 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL3_INTEG_OUT_Q_HI.phy_rx_sar_dc_cal3_integ_out_q_hi = 8933484 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL4_INTEG_OUT_Q_LO.phy_rx_sar_dc_cal4_integ_out_q_lo = 8933488 0 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL4_INTEG_OUT_Q_LO.reserved.2139 = 8933488 16 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL4_INTEG_OUT_Q_HI.phy_rx_sar_dc_cal4_integ_out_q_hi = 8933492 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL5_INTEG_OUT_Q_LO.phy_rx_sar_dc_cal5_integ_out_q_lo = 8933496 0 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL5_INTEG_OUT_Q_LO.reserved.2140 = 8933496 16 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL5_INTEG_OUT_Q_HI.phy_rx_sar_dc_cal5_integ_out_q_hi = 8933500 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL6_INTEG_OUT_Q_LO.phy_rx_sar_dc_cal6_integ_out_q_lo = 8933504 0 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL6_INTEG_OUT_Q_LO.reserved.2141 = 8933504 16 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL6_INTEG_OUT_Q_HI.phy_rx_sar_dc_cal6_integ_out_q_hi = 8933508 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL7_INTEG_OUT_Q_LO.phy_rx_sar_dc_cal7_integ_out_q_lo = 8933512 0 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL7_INTEG_OUT_Q_LO.reserved.2142 = 8933512 16 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_CAL7_INTEG_OUT_Q_HI.phy_rx_sar_dc_cal7_integ_out_q_hi = 8933516 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL0_INTEG_OUT_I_LO.phy_rx_sar_rssi_cal0_integ_out_i_lo = 8933520 0 23
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL0_INTEG_OUT_I_LO.reserved.2143 = 8933520 24 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL0_INTEG_OUT_I_HI.phy_rx_sar_rssi_cal0_integ_out_i_hi = 8933524 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL1_INTEG_OUT_I_LO.phy_rx_sar_rssi_cal1_integ_out_i_lo = 8933528 0 23
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL1_INTEG_OUT_I_LO.reserved.2144 = 8933528 24 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL1_INTEG_OUT_I_HI.phy_rx_sar_rssi_cal1_integ_out_i_hi = 8933532 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL2_INTEG_OUT_I_LO.phy_rx_sar_rssi_cal2_integ_out_i_lo = 8933536 0 23
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL2_INTEG_OUT_I_LO.reserved.2145 = 8933536 24 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DRSSI_CAL2_INTEG_OUT_I_HI.phy_rx_sar_rssi_cal2_integ_out_i_hi = 8933540 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL3_INTEG_OUT_I_LO.phy_rx_sar_rssi_cal3_integ_out_i_lo = 8933544 0 23
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL3_INTEG_OUT_I_LO.reserved.2146 = 8933544 24 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL3_INTEG_OUT_I_HI.phy_rx_sar_rssi_cal3_integ_out_i_hi = 8933548 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL4_INTEG_OUT_I_LO.phy_rx_sar_rssi_cal4_integ_out_i_lo = 8933552 0 23
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL4_INTEG_OUT_I_LO.reserved.2147 = 8933552 24 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL4_INTEG_OUT_I_HI.phy_rx_sar_rssi_cal4_integ_out_i_hi = 8933556 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL5_INTEG_OUT_I_LO.phy_rx_sar_rssi_cal5_integ_out_i_lo = 8933560 0 23
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL5_INTEG_OUT_I_LO.reserved.2148 = 8933560 24 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL5_INTEG_OUT_I_HI.phy_rx_sar_rssi_cal5_integ_out_i_hi = 8933564 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL6_INTEG_OUT_I_LO.phy_rx_sar_rssi_cal6_integ_out_i_lo = 8933568 0 23
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL6_INTEG_OUT_I_LO.reserved.2149 = 8933568 24 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL6_INTEG_OUT_I_HI.phy_rx_sar_rssi_cal6_integ_out_i_hi = 8933572 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL7_INTEG_OUT_I_LO.phy_rx_sar_rssi_cal7_integ_out_i_lo = 8933576 0 23
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL7_INTEG_OUT_I_LO.reserved.2150 = 8933576 24 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL7_INTEG_OUT_I_HI.phy_rx_sar_rssi_cal7_integ_out_i_hi = 8933580 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL0_INTEG_OUT_Q_LO.phy_rx_sar_rssi_cal0_integ_out_q_lo = 8933584 0 23
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL0_INTEG_OUT_Q_LO.reserved.2151 = 8933584 24 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL0_INTEG_OUT_Q_HI.phy_rx_sar_rssi_cal0_integ_out_q_hi = 8933588 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL1_INTEG_OUT_Q_LO.phy_rx_sar_rssi_cal1_integ_out_q_lo = 8933592 0 23
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL1_INTEG_OUT_Q_LO.reserved.2152 = 8933592 24 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL1_INTEG_OUT_Q_HI.phy_rx_sar_rssi_cal1_integ_out_q_hi = 8933596 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL2_INTEG_OUT_Q_LO.phy_rx_sar_rssi_cal2_integ_out_q_lo = 8933600 0 23
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL2_INTEG_OUT_Q_LO.reserved.2153 = 8933600 24 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL2_INTEG_OUT_Q_HI.phy_rx_sar_rssi_cal2_integ_out_q_hi = 8933604 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL3_INTEG_OUT_Q_LO.phy_rx_sar_rssi_cal3_integ_out_q_lo = 8933608 0 23
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL3_INTEG_OUT_Q_LO.reserved.2154 = 8933608 24 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL3_INTEG_OUT_Q_HI.phy_rx_sar_rssi_cal3_integ_out_q_hi = 8933612 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL4_INTEG_OUT_Q_LO.phy_rx_sar_rssi_cal4_integ_out_q_lo = 8933616 0 23
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL4_INTEG_OUT_Q_LO.reserved.2155 = 8933616 24 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL4_INTEG_OUT_Q_HI.phy_rx_sar_rssi_cal4_integ_out_q_hi = 8933620 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL5_INTEG_OUT_Q_LO.phy_rx_sar_rssi_cal5_integ_out_q_lo = 8933624 0 23
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL5_INTEG_OUT_Q_LO.reserved.2156 = 8933624 24 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL5_INTEG_OUT_Q_HI.phy_rx_sar_rssi_cal5_integ_out_q_hi = 8933628 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL6_INTEG_OUT_Q_LO.phy_rx_sar_rssi_cal6_integ_out_q_lo = 8933632 0 23
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL6_INTEG_OUT_Q_LO.reserved.2157 = 8933632 24 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL6_INTEG_OUT_Q_HI.phy_rx_sar_rssi_cal6_integ_out_q_hi = 8933636 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL7_INTEG_OUT_Q_LO.phy_rx_sar_rssi_cal7_integ_out_q_lo = 8933640 0 23
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL7_INTEG_OUT_Q_LO.reserved.2158 = 8933640 24 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_RSSI_CAL7_INTEG_OUT_Q_HI.phy_rx_sar_rssi_cal7_integ_out_q_hi = 8933644 0 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE0.sar_dc_est0_ave_out_q = 8933648 0 10
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE0.reserved.2159 = 8933648 11 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE0.sar_dc_est0_ave_out_i = 8933648 16 26
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE0.reserved.2160 = 8933648 27 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE1.sar_dc_est1_ave_out_q = 8933652 0 10
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE1.reserved.2161 = 8933652 11 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE1.sar_dc_est1_ave_out_i = 8933652 16 26
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE1.reserved.2162 = 8933652 27 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE2.sar_dc_est2_ave_out_q = 8933656 0 10
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE2.reserved.2163 = 8933656 11 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE2.sar_dc_est2_ave_out_i = 8933656 16 26
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE2.reserved.2164 = 8933656 27 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE3.sar_dc_est3_ave_out_q = 8933660 0 10
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE3.reserved.2165 = 8933660 11 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE3.sar_dc_est3_ave_out_i = 8933660 16 26
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE3.reserved.2166 = 8933660 27 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE4.sar_dc_est4_ave_out_q = 8933664 0 10
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE4.reserved.2167 = 8933664 11 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE4.sar_dc_est4_ave_out_i = 8933664 16 26
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE4.reserved.2168 = 8933664 27 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE5.sar_dc_est5_ave_out_q = 8933668 0 10
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE5.reserved.2169 = 8933668 11 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE5.sar_dc_est5_ave_out_i = 8933668 16 26
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE5.reserved.2170 = 8933668 27 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE6.sar_dc_est6_ave_out_q = 8933672 0 10
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE6.reserved.2171 = 8933672 11 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE6.sar_dc_est6_ave_out_i = 8933672 16 26
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE6.reserved.2172 = 8933672 27 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE7.sar_dc_est7_ave_out_q = 8933676 0 10
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE7.reserved.2173 = 8933676 11 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE7.sar_dc_est7_ave_out_i = 8933676 16 26
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_DC_EST_AVE7.reserved.2174 = 8933676 27 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB0.sar_gain_est0_db_out_q = 8933680 0 10
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB0.reserved.2175 = 8933680 11 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB0.sar_gain_est0_db_out_i = 8933680 16 26
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB0.reserved.2176 = 8933680 27 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB1.sar_gain_est1_db_out_q = 8933684 0 10
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB1.reserved.2177 = 8933684 11 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB1.sar_gain_est1_db_out_i = 8933684 16 26
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB1.reserved.2178 = 8933684 27 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB2.sar_gain_est2_db_out_q = 8933688 0 10
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB2.reserved.2179 = 8933688 11 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB2.sar_gain_est2_db_out_i = 8933688 16 26
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB2.reserved.2180 = 8933688 27 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB3.sar_gain_est3_db_out_q = 8933692 0 10
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB3.reserved.2181 = 8933692 11 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB3.sar_gain_est3_db_out_i = 8933692 16 26
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB3.reserved.2182 = 8933692 27 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB4.sar_gain_est4_db_out_q = 8933696 0 10
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB4.reserved.2183 = 8933696 11 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB4.sar_gain_est4_db_out_i = 8933696 16 26
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB4.reserved.2184 = 8933696 27 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB5.sar_gain_est5_db_out_q = 8933700 0 10
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB5.reserved.2185 = 8933700 11 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB5.sar_gain_est5_db_out_i = 8933700 16 26
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB5.reserved.2186 = 8933700 27 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB6.sar_gain_est6_db_out_q = 8933704 0 10
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB6.reserved.2187 = 8933704 11 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB6.sar_gain_est6_db_out_i = 8933704 16 26
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB6.reserved.2188 = 8933704 27 31
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB7.sar_gain_est7_db_out_q = 8933708 0 10
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB7.reserved.2189 = 8933708 11 15
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB7.sar_gain_est7_db_out_i = 8933708 16 26
PHY_RX_EXT.PHY_RX_SAR_CAL.SAR_GAIN_EST_DB7.reserved.2190 = 8933708 27 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_TX_L = 8933712 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_TX_H = 8933716 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_INA_L = 8933720 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_INA_H = 8933724 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_RX_CP_L = 8933728 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_RX_CP_H = 8933732 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_RX_SC_L = 8933736 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_RX_SC_H = 8933740 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_IDLE_L = 8933744 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_IDLE_H = 8933748 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_TX_L.phy_timeline_counter_tx_l = 8933712 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_TX_H.phy_timeline_counter_tx_h = 8933716 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_INA_L.phy_timeline_counter_ina_l = 8933720 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_INA_H.phy_timeline_counter_ina_h = 8933724 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_RX_CP_L.phy_timeline_counter_rx_cp_l = 8933728 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_RX_CP_H.phy_timeline_counter_rx_cp_h = 8933732 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_RX_SC_L.phy_timeline_counter_rx_sc_l = 8933736 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_RX_SC_H.phy_timeline_counter_rx_sc_h = 8933740 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_IDLE_L.phy_timeline_counter_idle_l = 8933744 0 31
PHY_RX_EXT.PHY_TIMELINE_COUNTERS.PHY_TIMELINE_COUNTER_IDLE_H.phy_timeline_counter_idle_h = 8933748 0 31
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MEM_MODE = 8933752 0 31
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MODE_REC_VEC_0 = 8933756 0 31
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MODE_REC_VEC_1 = 8933760 0 31
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MODE_REC_VEC_2 = 8933764 0 31
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MODE_REC_VEC_3 = 8933768 0 31
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MODE_REC_VEC_4 = 8933772 0 31
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MEM_STATUS = 8933776 0 31
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MEM_MODE.brp_mem_mode = 8933752 0 2
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MEM_MODE.reserved.2191 = 8933752 3 31
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MODE_REC_VEC_0.brp_ram_rec_vec_0 = 8933756 0 31
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MODE_REC_VEC_1.brp_ram_rec_vec_1 = 8933760 0 31
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MODE_REC_VEC_2.brp_ram_rec_vec_2 = 8933764 0 31
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MODE_REC_VEC_3.brp_ram_rec_vec_3 = 8933768 0 31
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MODE_REC_VEC_4.brp_ram_rec_vec_4 = 8933772 0 31
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MEM_STATUS.phy_brp_ram_active = 8933776 0 1
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MEM_STATUS.phy_brp_ram_addr_0 = 8933776 2 7
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MEM_STATUS.phy_brp_ram_addr_1 = 8933776 8 13
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MEM_STATUS.phy_brp_ram_addr_2 = 8933776 14 19
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MEM_STATUS.phy_brp_ram_addr_3 = 8933776 20 25
PHY_RX_EXT.PHY_RX_BRP_MEM_CONTROL.PHY_RX_BRP_MEM_STATUS.reserved.2192 = 8933776 26 31
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_BPSK = 8933780 0 31
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_QPSK = 8933784 0 31
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_QAM = 8933788 0 31
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_BPSK.norm_corr_factor_mcs1 = 8933780 0 4
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_BPSK.reserved.2193 = 8933780 5 7
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_BPSK.norm_corr_factor_mcs2 = 8933780 8 12
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_BPSK.reserved.2194 = 8933780 13 15
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_BPSK.norm_corr_factor_mcs3 = 8933780 16 20
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_BPSK.reserved.2195 = 8933780 21 23
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_BPSK.norm_corr_factor_mcs4 = 8933780 24 28
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_BPSK.reserved.2196 = 8933780 29 31
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_QPSK.norm_corr_factor_mcs6 = 8933784 0 4
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_QPSK.reserved.2197 = 8933784 5 7
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_QPSK.norm_corr_factor_mcs7 = 8933784 8 12
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_QPSK.reserved.2198 = 8933784 13 15
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_QPSK.norm_corr_factor_mcs8 = 8933784 16 20
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_QPSK.reserved.2199 = 8933784 21 31
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_QAM.norm_corr_factor_mcs10 = 8933788 0 4
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_QAM.reserved.2200 = 8933788 5 7
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_QAM.norm_corr_factor_mcs11 = 8933788 8 12
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_QAM.reserved.2201 = 8933788 13 15
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_QAM.norm_corr_factor_mcs12 = 8933788 16 20
PHY_RX_EXT.PHY_RX_NORM_CORR_FACTOR.PHY_RX_NORM_CORR_FACTOR_QAM.reserved.2202 = 8933788 21 31
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_MODE = 8933792 0 31
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_I_0 = 8933796 0 31
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_I_1 = 8933800 0 31
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_Q_0 = 8933804 0 31
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_Q_1 = 8933808 0 31
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_MODE.dc_rem_sar_mode = 8933792 0 0
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_MODE.reserved.2203 = 8933792 1 31
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_I_0.dc_rem_sar_i_0 = 8933796 0 5
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_I_0.reserved.2204 = 8933796 6 7
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_I_0.dc_rem_sar_i_1 = 8933796 8 13
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_I_0.reserved.2205 = 8933796 14 15
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_I_0.dc_rem_sar_i_2 = 8933796 16 21
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_I_0.reserved.2206 = 8933796 22 23
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_I_0.dc_rem_sar_i_3 = 8933796 24 29
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_I_0.reserved.2207 = 8933796 30 31
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_I_1.dc_rem_sar_i_4 = 8933800 0 5
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_I_1.reserved.2208 = 8933800 6 7
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_I_1.dc_rem_sar_i_5 = 8933800 8 13
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_I_1.reserved.2209 = 8933800 14 15
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_I_1.dc_rem_sar_i_6 = 8933800 16 21
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_I_1.reserved.2210 = 8933800 22 23
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_I_1.dc_rem_sar_i_7 = 8933800 24 29
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_I_1.reserved.2211 = 8933800 30 31
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_Q_0.dc_rem_sar_q_0 = 8933804 0 5
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_Q_0.reserved.2212 = 8933804 6 7
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_Q_0.dc_rem_sar_q_1 = 8933804 8 13
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_Q_0.reserved.2213 = 8933804 14 15
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_Q_0.dc_rem_sar_q_2 = 8933804 16 21
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_Q_0.reserved.2214 = 8933804 22 23
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_Q_0.dc_rem_sar_q_3 = 8933804 24 29
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_Q_0.reserved.2215 = 8933804 30 31
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_Q_1.dc_rem_sar_q_4 = 8933808 0 5
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_Q_1.reserved.2216 = 8933808 6 7
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_Q_1.dc_rem_sar_q_5 = 8933808 8 13
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_Q_1.reserved.2217 = 8933808 14 15
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_Q_1.dc_rem_sar_q_6 = 8933808 16 21
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_Q_1.reserved.2218 = 8933808 22 23
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_Q_1.dc_rem_sar_q_7 = 8933808 24 29
PHY_RX_EXT.PHY_RX_DC_REM_SAR.PHY_RX_DC_REM_SAR_VALUES_Q_1.reserved.2219 = 8933808 30 31
PHY_RX_EXT.PHY_RX_AGC_TRANSITION_2_VALUES.PHY_RX_AGC_TRANSITION_2_VALUES = 8933812 0 31
PHY_RX_EXT.PHY_RX_AGC_TRANSITION_2_VALUES.PHY_RX_AGC_TRANSITION_2_VALUES.ina_agc_adc_transition_time_steps = 8933812 0 7
PHY_RX_EXT.PHY_RX_AGC_TRANSITION_2_VALUES.PHY_RX_AGC_TRANSITION_2_VALUES.ina_agc_adc_transition_time_final = 8933812 8 15
PHY_RX_EXT.PHY_RX_AGC_TRANSITION_2_VALUES.PHY_RX_AGC_TRANSITION_2_VALUES.reserved.2220 = 8933812 16 31
PHY_TX = 8929280 0 6431
PHY_TX.PHY_TX_CLOCK_RESET = 8929280 0 63
PHY_TX.PHY_TX_MANAGE = 8929288 0 607
PHY_TX.PHY_TX_DEBUG = 8929364 0 127
PHY_TX.PHY_TX_SINGEN = 8929380 0 127
PHY_TX.PHY_TX_PLCP_HEADER = 8929396 0 159
PHY_TX.PHY_TX_INTERPOLATOR_COEFF = 8929416 0 415
PHY_TX.PHY_TX_FILTER_COEFF_SET1 = 8929468 0 127
PHY_TX.PHY_TX_FILTER_COEFF_SET2 = 8929484 0 127
PHY_TX.PHY_TX_FILTER_COEFF_SET3 = 8929500 0 127
PHY_TX.PHY_TX_INFO = 8929516 0 63
PHY_TX.PHY_TX_ATTEN = 8929524 0 607
PHY_TX.PHY_TX_PLAYBACK = 8929600 0 255
PHY_TX.PHY_TX_SPARROW = 8929632 0 95
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK = 8929644 0 671
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P = 8929728 0 671
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1 = 8929812 0 671
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3 = 8929896 0 671
PHY_TX.PHY_TX_FDE_RAM_CONFIG = 8929980 0 31
PHY_TX.PHY_TX_PLCP = 8929984 0 31
PHY_TX.PHY_TX_ANALOG_IFC = 8929988 0 31
PHY_TX.PHY_TX_FFT = 8929992 0 735
PHY_TX.PHY_TX_CLOCK_RESET.PHY_TX_AFE_DAC_SYNC_RESET = 8929280 0 31
PHY_TX.PHY_TX_CLOCK_RESET.TX_CLOCK_FORCE = 8929284 0 31
PHY_TX.PHY_TX_CLOCK_RESET.PHY_TX_AFE_DAC_SYNC_RESET.afe_dac_phy_master.2221 = 8929280 0 0
PHY_TX.PHY_TX_CLOCK_RESET.PHY_TX_AFE_DAC_SYNC_RESET.afe_dac_sync_reset.2222 = 8929280 1 1
PHY_TX.PHY_TX_CLOCK_RESET.PHY_TX_AFE_DAC_SYNC_RESET.reserved.2223 = 8929280 2 31
PHY_TX.PHY_TX_CLOCK_RESET.TX_CLOCK_FORCE.clk_force = 8929284 0 0
PHY_TX.PHY_TX_CLOCK_RESET.TX_CLOCK_FORCE.reserved.2224 = 8929284 1 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_EN = 8929288 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_SILENCE_DURATION = 8929292 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_PREAMBLE_SYMBOLS = 8929296 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_PREAMBLE_OFDM = 8929300 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_DSP_SIGNINV = 8929304 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_SCRAMBLER_BYPASS = 8929308 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_SCRAMBLER_INIT = 8929312 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_IQ_PARAMS = 8929316 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_IQ_SWAP = 8929320 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_CP_DOUBLE_UV = 8929324 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_FIFO_RESPONCE_LATENCY = 8929328 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_MAC_DATA_DELAY = 8929332 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_RXSS_PREAMB_TYPE = 8929336 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_RXSS_PREAMB_LENGTH = 8929340 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_HPS_BYPASS = 8929344 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_16QAM_ROT = 8929348 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_RXSS_SELF = 8929352 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_RXSS_LENGTH = 8929356 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_RXSS_START = 8929360 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_EN.tx_en = 8929288 0 0
PHY_TX.PHY_TX_MANAGE.PHY_TX_EN.reserved.2225 = 8929288 1 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_SILENCE_DURATION.silence_duration = 8929292 0 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_PREAMBLE_SYMBOLS.preamble_symbols_dp = 8929296 0 15
PHY_TX.PHY_TX_MANAGE.PHY_TX_PREAMBLE_SYMBOLS.preamble_symbols_cp = 8929296 16 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_PREAMBLE_OFDM.preamble_symbols_of = 8929300 0 15
PHY_TX.PHY_TX_MANAGE.PHY_TX_PREAMBLE_OFDM.reserved.2226 = 8929300 16 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_DSP_SIGNINV.tx_sign_inv = 8929304 0 0
PHY_TX.PHY_TX_MANAGE.PHY_TX_DSP_SIGNINV.reserved.2227 = 8929304 1 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_SCRAMBLER_BYPASS.tx_scrambler_bypass = 8929308 0 0
PHY_TX.PHY_TX_MANAGE.PHY_TX_SCRAMBLER_BYPASS.reserved.2228 = 8929308 1 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_SCRAMBLER_INIT.tx_scrambler_init = 8929312 0 6
PHY_TX.PHY_TX_MANAGE.PHY_TX_SCRAMBLER_INIT.reserved.2229 = 8929312 7 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_IQ_PARAMS.tx_iq_a_i = 8929316 0 9
PHY_TX.PHY_TX_MANAGE.PHY_TX_IQ_PARAMS.reserved.2230 = 8929316 10 15
PHY_TX.PHY_TX_MANAGE.PHY_TX_IQ_PARAMS.tx_iq_a_q = 8929316 16 25
PHY_TX.PHY_TX_MANAGE.PHY_TX_IQ_PARAMS.reserved.2231 = 8929316 26 27
PHY_TX.PHY_TX_MANAGE.PHY_TX_IQ_PARAMS.tx_iq_cal_bypass = 8929316 28 28
PHY_TX.PHY_TX_MANAGE.PHY_TX_IQ_PARAMS.tx_half_freq_shift_sign = 8929316 29 29
PHY_TX.PHY_TX_MANAGE.PHY_TX_IQ_PARAMS.tx_iq_half_freq_shift_en = 8929316 30 30
PHY_TX.PHY_TX_MANAGE.PHY_TX_IQ_PARAMS.reserved.2232 = 8929316 31 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_IQ_SWAP.tx_2chains_i = 8929320 0 0
PHY_TX.PHY_TX_MANAGE.PHY_TX_IQ_SWAP.tx_2chains_q = 8929320 1 1
PHY_TX.PHY_TX_MANAGE.PHY_TX_IQ_SWAP.reserved.2233 = 8929320 2 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_CP_DOUBLE_UV.cp_double_uv.2234 = 8929324 0 0
PHY_TX.PHY_TX_MANAGE.PHY_TX_CP_DOUBLE_UV.reserved.2235 = 8929324 1 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_FIFO_RESPONCE_LATENCY.mac_fifo_responce_latency = 8929328 0 5
PHY_TX.PHY_TX_MANAGE.PHY_TX_FIFO_RESPONCE_LATENCY.reserved.2236 = 8929328 6 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_MAC_DATA_DELAY.mac_data_delay = 8929332 0 5
PHY_TX.PHY_TX_MANAGE.PHY_TX_MAC_DATA_DELAY.reserved.2237 = 8929332 6 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_RXSS_PREAMB_TYPE.rxss_preamble_type = 8929336 0 0
PHY_TX.PHY_TX_MANAGE.PHY_TX_RXSS_PREAMB_TYPE.reserved.2238 = 8929336 1 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_RXSS_PREAMB_LENGTH.rxss_preamble_length = 8929340 0 15
PHY_TX.PHY_TX_MANAGE.PHY_TX_RXSS_PREAMB_LENGTH.reserved.2239 = 8929340 16 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_HPS_BYPASS.half_pi_bypass = 8929344 0 0
PHY_TX.PHY_TX_MANAGE.PHY_TX_HPS_BYPASS.reserved.2240 = 8929344 1 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_16QAM_ROT.qam16_pi4rot_mode.2241 = 8929348 0 0
PHY_TX.PHY_TX_MANAGE.PHY_TX_16QAM_ROT.reserved.2242 = 8929348 1 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_RXSS_SELF.rxss_self_mode = 8929352 0 0
PHY_TX.PHY_TX_MANAGE.PHY_TX_RXSS_SELF.reserved.2243 = 8929352 1 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_RXSS_LENGTH.length_rxss = 8929356 0 15
PHY_TX.PHY_TX_MANAGE.PHY_TX_RXSS_LENGTH.reserved.2244 = 8929356 16 31
PHY_TX.PHY_TX_MANAGE.PHY_TX_RXSS_START.frame_start_rxss = 8929360 0 0
PHY_TX.PHY_TX_MANAGE.PHY_TX_RXSS_START.reserved.2245 = 8929360 1 31
PHY_TX.PHY_TX_DEBUG.PHY_TX_DEBUG_FR_NUM = 8929364 0 31
PHY_TX.PHY_TX_DEBUG.PHY_TX_DEBUG_FR_NUMWR = 8929368 0 31
PHY_TX.PHY_TX_DEBUG.PHY_TX_DEBUG_1 = 8929372 0 31
PHY_TX.PHY_TX_DEBUG.PHY_TX_DEBUG_2 = 8929376 0 31
PHY_TX.PHY_TX_DEBUG.PHY_TX_DEBUG_FR_NUM.debug_frame_num = 8929364 0 15
PHY_TX.PHY_TX_DEBUG.PHY_TX_DEBUG_FR_NUM.reserved.2246 = 8929364 16 31
PHY_TX.PHY_TX_DEBUG.PHY_TX_DEBUG_FR_NUMWR.debug_frame_num_wr = 8929368 0 0
PHY_TX.PHY_TX_DEBUG.PHY_TX_DEBUG_FR_NUMWR.reserved.2247 = 8929368 1 31
PHY_TX.PHY_TX_DEBUG.PHY_TX_DEBUG_1.debug_frame_data_lsb = 8929372 0 31
PHY_TX.PHY_TX_DEBUG.PHY_TX_DEBUG_2.debug_frame_data_msb.2248 = 8929376 0 31
PHY_TX.PHY_TX_SINGEN.PHY_TX_SINGEN_START = 8929380 0 31
PHY_TX.PHY_TX_SINGEN.PHY_TX_SINGEN_CONFIG = 8929384 0 31
PHY_TX.PHY_TX_SINGEN.PHY_TX_SINGEN_FREQ = 8929388 0 31
PHY_TX.PHY_TX_SINGEN.PHY_TX_SINGEN_MAX = 8929392 0 31
PHY_TX.PHY_TX_SINGEN.PHY_TX_SINGEN_START.tx_singen_start = 8929380 0 0
PHY_TX.PHY_TX_SINGEN.PHY_TX_SINGEN_START.reserved.2249 = 8929380 1 31
PHY_TX.PHY_TX_SINGEN.PHY_TX_SINGEN_CONFIG.tx_singen_config = 8929384 0 3
PHY_TX.PHY_TX_SINGEN.PHY_TX_SINGEN_CONFIG.reserved.2250 = 8929384 4 31
PHY_TX.PHY_TX_SINGEN.PHY_TX_SINGEN_FREQ.tx_singen_freq_a = 8929388 0 15
PHY_TX.PHY_TX_SINGEN.PHY_TX_SINGEN_FREQ.tx_singen_freq_b = 8929388 16 31
PHY_TX.PHY_TX_SINGEN.PHY_TX_SINGEN_MAX.singen_max_val = 8929392 0 1
PHY_TX.PHY_TX_SINGEN.PHY_TX_SINGEN_MAX.reserved.2251 = 8929392 2 31
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_PLCP_HEADER_0 = 8929396 0 31
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_PLCP_HEADER_1 = 8929400 0 31
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_PLCP_HEADER_2 = 8929404 0 31
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_ADDITIONAL_GI = 8929408 0 31
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_PLCP_FORCE_HEADER = 8929412 0 31
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_PLCP_HEADER_0.plcp_mcs = 8929396 0 4
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_PLCP_HEADER_0.plcp_length = 8929396 5 22
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_PLCP_HEADER_0.plcp_train_length = 8929396 23 27
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_PLCP_HEADER_0.plcp_packet_type = 8929396 28 29
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_PLCP_HEADER_0.plcp_add_ppdu = 8929396 30 30
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_PLCP_HEADER_0.plcp_aggregation = 8929396 31 31
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_PLCP_HEADER_1.plcp_beam_tr_req = 8929400 0 0
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_PLCP_HEADER_1.plcp_reserved = 8929400 1 9
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_PLCP_HEADER_1.reserved.2252 = 8929400 10 31
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_PLCP_HEADER_2.plcp_dtp_indicator = 8929404 0 0
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_PLCP_HEADER_2.plcp_tone_pairing = 8929404 1 1
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_PLCP_HEADER_2.reserved.2253 = 8929404 2 31
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_ADDITIONAL_GI.additional_gi = 8929408 0 0
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_ADDITIONAL_GI.reserved.2254 = 8929408 1 31
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_PLCP_FORCE_HEADER.force_header = 8929412 0 0
PHY_TX.PHY_TX_PLCP_HEADER.PHY_TX_PLCP_FORCE_HEADER.reserved.2255 = 8929412 1 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_DECIM_MOD = 8929416 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_1 = 8929420 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_2 = 8929424 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_3 = 8929428 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_4 = 8929432 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_5 = 8929436 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_6 = 8929440 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_7 = 8929444 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_8 = 8929448 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_9 = 8929452 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_10 = 8929456 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_11 = 8929460 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_12 = 8929464 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_DECIM_MOD.low_bw_decimation_mode = 8929416 0 2
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_DECIM_MOD.reserved.2256 = 8929416 3 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_1.decim2_coeff_vec_low = 8929420 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_2.decim2_coeff_vec_hi = 8929424 0 23
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_2.reserved.2257 = 8929424 24 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_3.decim3_coeff_vec_low = 8929428 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_4.decim3_coeff_vec_hi = 8929432 0 23
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_4.reserved.2258 = 8929432 24 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_5.decim4_coeff_vec_low = 8929436 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_6.decim4_coeff_vec_hi = 8929440 0 23
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_6.reserved.2259 = 8929440 24 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_7.decim8_coeff_vec_low = 8929444 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_8.decim8_coeff_vec_hi = 8929448 0 23
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_8.reserved.2260 = 8929448 24 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_9.decim16_coeff_vec_low = 8929452 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_10.decim16_coeff_vec_hi = 8929456 0 23
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_10.reserved.2261 = 8929456 24 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_11.decim48_coeff_vec_low = 8929460 0 31
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_12.decim48_coeff_vec_hi = 8929464 0 23
PHY_TX.PHY_TX_INTERPOLATOR_COEFF.PHY_TX_INTERPOLATOR_COEFF_12.reserved.2262 = 8929464 24 31
PHY_TX.PHY_TX_FILTER_COEFF_SET1.PHY_TX_FILTER_COEFF_SET1_0 = 8929468 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET1.PHY_TX_FILTER_COEFF_SET1_1 = 8929472 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET1.PHY_TX_FILTER_COEFF_SET1_2 = 8929476 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET1.PHY_TX_FILTER_COEFF_SET1_3 = 8929480 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET1.PHY_TX_FILTER_COEFF_SET1_0.tx_filt_set1_c0.2263 = 8929468 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET1.PHY_TX_FILTER_COEFF_SET1_1.tx_filt_set1_c1.2264 = 8929472 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET1.PHY_TX_FILTER_COEFF_SET1_2.tx_filt_set1_c2.2265 = 8929476 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET1.PHY_TX_FILTER_COEFF_SET1_3.tx_filt_set1_c3.2266 = 8929480 0 23
PHY_TX.PHY_TX_FILTER_COEFF_SET1.PHY_TX_FILTER_COEFF_SET1_3.reserved.2267 = 8929480 24 31
PHY_TX.PHY_TX_FILTER_COEFF_SET2.PHY_TX_FILTER_COEFF_SET2_0 = 8929484 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET2.PHY_TX_FILTER_COEFF_SET2_1 = 8929488 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET2.PHY_TX_FILTER_COEFF_SET2_2 = 8929492 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET2.PHY_TX_FILTER_COEFF_SET2_3 = 8929496 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET2.PHY_TX_FILTER_COEFF_SET2_0.tx_filt_set2_c0.2268 = 8929484 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET2.PHY_TX_FILTER_COEFF_SET2_1.tx_filt_set2_c1.2269 = 8929488 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET2.PHY_TX_FILTER_COEFF_SET2_2.tx_filt_set2_c2.2270 = 8929492 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET2.PHY_TX_FILTER_COEFF_SET2_3.tx_filt_set2_c3.2271 = 8929496 0 23
PHY_TX.PHY_TX_FILTER_COEFF_SET2.PHY_TX_FILTER_COEFF_SET2_3.reserved.2272 = 8929496 24 31
PHY_TX.PHY_TX_FILTER_COEFF_SET3.PHY_TX_FILTER_COEFF_SET3_0 = 8929500 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET3.PHY_TX_FILTER_COEFF_SET3_1 = 8929504 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET3.PHY_TX_FILTER_COEFF_SET3_2 = 8929508 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET3.PHY_TX_FILTER_COEFF_SET3_3 = 8929512 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET3.PHY_TX_FILTER_COEFF_SET3_0.tx_filt_set3_c0.2273 = 8929500 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET3.PHY_TX_FILTER_COEFF_SET3_1.tx_filt_set3_c1.2274 = 8929504 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET3.PHY_TX_FILTER_COEFF_SET3_2.tx_filt_set3_c2.2275 = 8929508 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET3.PHY_TX_FILTER_COEFF_SET3_3.tx_filt_set3_c3.2276 = 8929512 0 23
PHY_TX.PHY_TX_FILTER_COEFF_SET3.PHY_TX_FILTER_COEFF_SET3_3.reserved.2277 = 8929512 24 31
PHY_TX.PHY_TX_INFO.PHY_TX_TX_INFO_0 = 8929516 0 31
PHY_TX.PHY_TX_INFO.PHY_TX_TX_INFO_1 = 8929520 0 31
PHY_TX.PHY_TX_INFO.PHY_TX_TX_INFO_0.phy_tx_status = 8929516 0 21
PHY_TX.PHY_TX_INFO.PHY_TX_TX_INFO_0.reserved.2278 = 8929516 22 31
PHY_TX.PHY_TX_INFO.PHY_TX_TX_INFO_1.phy_tx_debug_frames_num = 8929520 0 15
PHY_TX.PHY_TX_INFO.PHY_TX_TX_INFO_1.reserved.2279 = 8929520 16 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_BYPASS = 8929524 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS0 = 8929528 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS1 = 8929532 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS2 = 8929536 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS3 = 8929540 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS4 = 8929544 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS18 = 8929548 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS6 = 8929552 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS7 = 8929556 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS8 = 8929560 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS19 = 8929564 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS10 = 8929568 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS11 = 8929572 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS12 = 8929576 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS20 = 8929580 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MAN_EN = 8929584 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MANUAL = 8929588 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_DC = 8929592 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_DC_BYPASS = 8929596 0 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_BYPASS.real_atten_bypass = 8929524 0 0
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_BYPASS.reserved.2280 = 8929524 1 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS0.tx_atten_mcs0_i = 8929528 0 7
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS0.tx_atten_mcs0_q = 8929528 8 15
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS0.reserved.2281 = 8929528 16 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS1.tx_atten_mcs1_i = 8929532 0 7
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS1.tx_atten_mcs1_q = 8929532 8 15
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS1.reserved.2282 = 8929532 16 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS2.tx_atten_mcs2_i = 8929536 0 7
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS2.tx_atten_mcs2_q = 8929536 8 15
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS2.reserved.2283 = 8929536 16 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS3.tx_atten_mcs3_i = 8929540 0 7
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS3.tx_atten_mcs3_q = 8929540 8 15
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS3.reserved.2284 = 8929540 16 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS4.tx_atten_mcs4_i = 8929544 0 7
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS4.tx_atten_mcs4_q = 8929544 8 15
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS4.reserved.2285 = 8929544 16 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS18.tx_atten_mcs18_i = 8929548 0 7
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS18.tx_atten_mcs18_q = 8929548 8 15
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS18.reserved.2286 = 8929548 16 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS6.tx_atten_mcs6_i = 8929552 0 7
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS6.tx_atten_mcs6_q = 8929552 8 15
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS6.reserved.2287 = 8929552 16 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS7.tx_atten_mcs7_i = 8929556 0 7
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS7.tx_atten_mcs7_q = 8929556 8 15
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS7.reserved.2288 = 8929556 16 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS8.tx_atten_mcs8_i = 8929560 0 7
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS8.tx_atten_mcs8_q = 8929560 8 15
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS8.reserved.2289 = 8929560 16 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS19.tx_atten_mcs19_i = 8929564 0 7
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS19.tx_atten_mcs19_q = 8929564 8 15
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS19.reserved.2290 = 8929564 16 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS10.tx_atten_mcs10_i = 8929568 0 7
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS10.tx_atten_mcs10_q = 8929568 8 15
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS10.reserved.2291 = 8929568 16 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS11.tx_atten_mcs11_i = 8929572 0 7
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS11.tx_atten_mcs11_q = 8929572 8 15
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS11.reserved.2292 = 8929572 16 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS12.tx_atten_mcs12_i = 8929576 0 7
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS12.tx_atten_mcs12_q = 8929576 8 15
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS12.reserved.2293 = 8929576 16 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS20.tx_atten_mcs20_i = 8929580 0 7
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS20.tx_atten_mcs20_q = 8929580 8 15
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MCS20.reserved.2294 = 8929580 16 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MAN_EN.tx_atten_manual_en = 8929584 0 0
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MAN_EN.reserved.2295 = 8929584 1 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MANUAL.tx_atten_manual_i = 8929588 0 7
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MANUAL.tx_atten_manual_q = 8929588 8 15
PHY_TX.PHY_TX_ATTEN.PHY_TX_ATTEN_MANUAL.reserved.2296 = 8929588 16 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_DC.tx_dc_i = 8929592 0 9
PHY_TX.PHY_TX_ATTEN.PHY_TX_DC.reserved.2297 = 8929592 10 15
PHY_TX.PHY_TX_ATTEN.PHY_TX_DC.tx_dc_q = 8929592 16 25
PHY_TX.PHY_TX_ATTEN.PHY_TX_DC.reserved.2298 = 8929592 26 31
PHY_TX.PHY_TX_ATTEN.PHY_TX_DC_BYPASS.tx_dc_bypass = 8929596 0 0
PHY_TX.PHY_TX_ATTEN.PHY_TX_DC_BYPASS.reserved.2299 = 8929596 1 31
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_RECRAM_MASTER = 8929600 0 31
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_PLB_START = 8929604 0 31
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_PLB_END = 8929608 0 31
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_PLB_MODE = 8929612 0 31
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_PLB_START_ADDR = 8929616 0 31
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_PLB_END_ADDR = 8929620 0 31
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_PLB_NUM_OF_LOOPS = 8929624 0 31
PHY_TX.PHY_TX_PLAYBACK.PHY_PLB_LOOP = 8929628 0 31
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_RECRAM_MASTER.tx_recram_master = 8929600 0 0
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_RECRAM_MASTER.reserved.2300 = 8929600 1 31
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_PLB_START.plb_start = 8929604 0 0
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_PLB_START.reserved.2301 = 8929604 1 31
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_PLB_END.plb_end = 8929608 0 0
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_PLB_END.reserved.2302 = 8929608 1 31
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_PLB_MODE.plb_mode = 8929612 0 0
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_PLB_MODE.reserved.2303 = 8929612 1 31
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_PLB_START_ADDR.plb_start_addr = 8929616 0 12
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_PLB_START_ADDR.reserved.2304 = 8929616 13 31
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_PLB_END_ADDR.plb_end_addr = 8929620 0 12
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_PLB_END_ADDR.reserved.2305 = 8929620 13 31
PHY_TX.PHY_TX_PLAYBACK.PHY_TX_PLB_NUM_OF_LOOPS.plb_num_of_loops = 8929624 0 31
PHY_TX.PHY_TX_PLAYBACK.PHY_PLB_LOOP.phy_tx_plb_loop = 8929628 0 31
PHY_TX.PHY_TX_SPARROW.PHY_TX_BRP_SC_MODE = 8929632 0 31
PHY_TX.PHY_TX_SPARROW.PHY_TX_SPARE_0 = 8929636 0 31
PHY_TX.PHY_TX_SPARROW.PHY_TX_SPARE_1 = 8929640 0 31
PHY_TX.PHY_TX_SPARROW.PHY_TX_BRP_SC_MODE.brp_sc_mode = 8929632 0 0
PHY_TX.PHY_TX_SPARROW.PHY_TX_BRP_SC_MODE.reserved.2306 = 8929632 1 31
PHY_TX.PHY_TX_SPARROW.PHY_TX_SPARE_0.spare_0 = 8929636 0 31
PHY_TX.PHY_TX_SPARROW.PHY_TX_SPARE_1.spare_1 = 8929640 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_0 = 8929644 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_1 = 8929648 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_2 = 8929652 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_3 = 8929656 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_4 = 8929660 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_5 = 8929664 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_6 = 8929668 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_7 = 8929672 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_8 = 8929676 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_9 = 8929680 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_10 = 8929684 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_11 = 8929688 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_12 = 8929692 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_13 = 8929696 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_14 = 8929700 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_15 = 8929704 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_16 = 8929708 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_17 = 8929712 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_18 = 8929716 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_19 = 8929720 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_20 = 8929724 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_0.tx_filt_set_bqpsk_0 = 8929644 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_0.reserved.2307 = 8929644 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_1.tx_filt_set_bqpsk_1 = 8929648 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_1.reserved.2308 = 8929648 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_2.tx_filt_set_bqpsk_2 = 8929652 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_2.reserved.2309 = 8929652 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_3.tx_filt_set_bqpsk_3 = 8929656 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_3.reserved.2310 = 8929656 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_4.tx_filt_set_bqpsk_4 = 8929660 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_4.reserved.2311 = 8929660 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_5.tx_filt_set_bqpsk_5 = 8929664 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_5.reserved.2312 = 8929664 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_6.tx_filt_set_bqpsk_6 = 8929668 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_6.reserved.2313 = 8929668 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_7.tx_filt_set_bqpsk_7 = 8929672 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_7.reserved.2314 = 8929672 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_8.tx_filt_set_bqpsk_8 = 8929676 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_8.reserved.2315 = 8929676 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_9.tx_filt_set_bqpsk_9 = 8929680 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_9.reserved.2316 = 8929680 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_10.tx_filt_set_bqpsk_10 = 8929684 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_10.reserved.2317 = 8929684 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_11.tx_filt_set_bqpsk_11 = 8929688 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_11.reserved.2318 = 8929688 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_12.tx_filt_set_bqpsk_12 = 8929692 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_12.reserved.2319 = 8929692 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_13.tx_filt_set_bqpsk_13 = 8929696 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_13.reserved.2320 = 8929696 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_14.tx_filt_set_bqpsk_14 = 8929700 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_14.reserved.2321 = 8929700 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_15.tx_filt_set_bqpsk_15 = 8929704 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_15.reserved.2322 = 8929704 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_16.tx_filt_set_bqpsk_16 = 8929708 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_16.reserved.2323 = 8929708 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_17.tx_filt_set_bqpsk_17 = 8929712 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_17.reserved.2324 = 8929712 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_18.tx_filt_set_bqpsk_18 = 8929716 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_18.reserved.2325 = 8929716 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_19.tx_filt_set_bqpsk_19 = 8929720 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_19.reserved.2326 = 8929720 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_20.tx_filt_set_bqpsk_20 = 8929724 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_BQPSK.PHY_TX_FILTER_COEFF_SET_BQPSK_20.reserved.2327 = 8929724 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_0 = 8929728 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_1 = 8929732 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_2 = 8929736 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_3 = 8929740 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_4 = 8929744 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_5 = 8929748 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_6 = 8929752 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_7 = 8929756 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_8 = 8929760 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_9 = 8929764 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_10 = 8929768 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_11 = 8929772 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_12 = 8929776 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_13 = 8929780 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_14 = 8929784 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_15 = 8929788 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_16 = 8929792 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_17 = 8929796 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_18 = 8929800 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_19 = 8929804 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_20 = 8929808 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_0.tx_filt_set_qam_p_0 = 8929728 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_0.reserved.2328 = 8929728 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_1.tx_filt_set_qam_p_1 = 8929732 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_1.reserved.2329 = 8929732 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_2.tx_filt_set_qam_p_2 = 8929736 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_2.reserved.2330 = 8929736 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_3.tx_filt_set_qam_p_3 = 8929740 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_3.reserved.2331 = 8929740 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_4.tx_filt_set_qam_p_4 = 8929744 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_4.reserved.2332 = 8929744 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_5.tx_filt_set_qam_p_5 = 8929748 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_5.reserved.2333 = 8929748 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_6.tx_filt_set_qam_p_6 = 8929752 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_6.reserved.2334 = 8929752 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_7.tx_filt_set_qam_p_7 = 8929756 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_7.reserved.2335 = 8929756 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_8.tx_filt_set_qam_p_8 = 8929760 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_8.reserved.2336 = 8929760 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_9.tx_filt_set_qam_p_9 = 8929764 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_9.reserved.2337 = 8929764 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_10.tx_filt_set_qam_p_10 = 8929768 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_10.reserved.2338 = 8929768 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_11.tx_filt_set_qam_p_11 = 8929772 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_11.reserved.2339 = 8929772 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_12.tx_filt_set_qam_p_12 = 8929776 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_12.reserved.2340 = 8929776 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_13.tx_filt_set_qam_p_13 = 8929780 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_13.reserved.2341 = 8929780 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_14.tx_filt_set_qam_p_14 = 8929784 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_14.reserved.2342 = 8929784 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_15.tx_filt_set_qam_p_15 = 8929788 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_15.reserved.2343 = 8929788 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_16.tx_filt_set_qam_p_16 = 8929792 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_16.reserved.2344 = 8929792 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_17.tx_filt_set_qam_p_17 = 8929796 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_17.reserved.2345 = 8929796 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_18.tx_filt_set_qam_p_18 = 8929800 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_18.reserved.2346 = 8929800 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_19.tx_filt_set_qam_p_19 = 8929804 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_19.reserved.2347 = 8929804 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_20.tx_filt_set_qam_p_20 = 8929808 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_P.PHY_TX_FILTER_COEFF_SET_QAM_P_20.reserved.2348 = 8929808 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_0 = 8929812 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_1 = 8929816 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_2 = 8929820 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_3 = 8929824 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_4 = 8929828 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_5 = 8929832 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_6 = 8929836 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_7 = 8929840 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_8 = 8929844 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_9 = 8929848 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_10 = 8929852 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_11 = 8929856 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_12 = 8929860 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_13 = 8929864 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_14 = 8929868 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_15 = 8929872 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_16 = 8929876 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_17 = 8929880 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_18 = 8929884 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_19 = 8929888 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_20 = 8929892 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_0.tx_filt_set_qam_1_0 = 8929812 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_0.reserved.2349 = 8929812 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_1.tx_filt_set_qam_1_1 = 8929816 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_1.reserved.2350 = 8929816 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_2.tx_filt_set_qam_1_2 = 8929820 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_2.reserved.2351 = 8929820 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_3.tx_filt_set_qam_1_3 = 8929824 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_3.reserved.2352 = 8929824 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_4.tx_filt_set_qam_1_4 = 8929828 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_4.reserved.2353 = 8929828 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_5.tx_filt_set_qam_1_5 = 8929832 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_5.reserved.2354 = 8929832 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_6.tx_filt_set_qam_1_6 = 8929836 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_6.reserved.2355 = 8929836 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_7.tx_filt_set_qam_1_7 = 8929840 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_7.reserved.2356 = 8929840 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_8.tx_filt_set_qam_1_8 = 8929844 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_8.reserved.2357 = 8929844 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_9.tx_filt_set_qam_1_9 = 8929848 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_9.reserved.2358 = 8929848 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_10.tx_filt_set_qam_1_10 = 8929852 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_10.reserved.2359 = 8929852 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_11.tx_filt_set_qam_1_11 = 8929856 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_11.reserved.2360 = 8929856 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_12.tx_filt_set_qam_1_12 = 8929860 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_12.reserved.2361 = 8929860 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_13.tx_filt_set_qam_1_13 = 8929864 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_13.reserved.2362 = 8929864 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_14.tx_filt_set_qam_1_14 = 8929868 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_14.reserved.2363 = 8929868 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_15.tx_filt_set_qam_1_15 = 8929872 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_15.reserved.2364 = 8929872 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_16.tx_filt_set_qam_1_16 = 8929876 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_16.reserved.2365 = 8929876 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_17.tx_filt_set_qam_1_17 = 8929880 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_17.reserved.2366 = 8929880 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_18.tx_filt_set_qam_1_18 = 8929884 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_18.reserved.2367 = 8929884 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_19.tx_filt_set_qam_1_19 = 8929888 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_19.reserved.2368 = 8929888 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_20.tx_filt_set_qam_1_20 = 8929892 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_1.PHY_TX_FILTER_COEFF_SET_QAM_1_20.reserved.2369 = 8929892 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_0 = 8929896 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_1 = 8929900 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_2 = 8929904 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_3 = 8929908 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_4 = 8929912 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_5 = 8929916 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_6 = 8929920 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_7 = 8929924 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_8 = 8929928 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_9 = 8929932 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_10 = 8929936 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_11 = 8929940 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_12 = 8929944 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_13 = 8929948 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_14 = 8929952 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_15 = 8929956 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_16 = 8929960 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_17 = 8929964 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_18 = 8929968 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_19 = 8929972 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_20 = 8929976 0 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_0.tx_filt_set_qam_3_0 = 8929896 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_0.reserved.2370 = 8929896 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_1.tx_filt_set_qam_3_1 = 8929900 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_1.reserved.2371 = 8929900 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_2.tx_filt_set_qam_3_2 = 8929904 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_2.reserved.2372 = 8929904 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_3.tx_filt_set_qam_3_3 = 8929908 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_3.reserved.2373 = 8929908 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_4.tx_filt_set_qam_3_4 = 8929912 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_4.reserved.2374 = 8929912 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_5.tx_filt_set_qam_3_5 = 8929916 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_5.reserved.2375 = 8929916 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_6.tx_filt_set_qam_3_6 = 8929920 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_6.reserved.2376 = 8929920 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_7.tx_filt_set_qam_3_7 = 8929924 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_7.reserved.2377 = 8929924 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_8.tx_filt_set_qam_3_8 = 8929928 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_8.reserved.2378 = 8929928 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_9.tx_filt_set_qam_3_9 = 8929932 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_9.reserved.2379 = 8929932 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_10.tx_filt_set_qam_3_10 = 8929936 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_10.reserved.2380 = 8929936 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_11.tx_filt_set_qam_3_11 = 8929940 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_11.reserved.2381 = 8929940 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_12.tx_filt_set_qam_3_12 = 8929944 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_12.reserved.2382 = 8929944 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_13.tx_filt_set_qam_3_13 = 8929948 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_13.reserved.2383 = 8929948 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_14.tx_filt_set_qam_3_14 = 8929952 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_14.reserved.2384 = 8929952 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_15.tx_filt_set_qam_3_15 = 8929956 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_15.reserved.2385 = 8929956 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_16.tx_filt_set_qam_3_16 = 8929960 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_16.reserved.2386 = 8929960 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_17.tx_filt_set_qam_3_17 = 8929964 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_17.reserved.2387 = 8929964 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_18.tx_filt_set_qam_3_18 = 8929968 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_18.reserved.2388 = 8929968 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_19.tx_filt_set_qam_3_19 = 8929972 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_19.reserved.2389 = 8929972 10 31
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_20.tx_filt_set_qam_3_20 = 8929976 0 9
PHY_TX.PHY_TX_FILTER_COEFF_SET_QAM_3.PHY_TX_FILTER_COEFF_SET_QAM_3_20.reserved.2390 = 8929976 10 31
PHY_TX.PHY_TX_FDE_RAM_CONFIG.PHY_TX_FDE_RAM_CONFIG_0 = 8929980 0 31
PHY_TX.PHY_TX_FDE_RAM_CONFIG.PHY_TX_FDE_RAM_CONFIG_0.fde_ram_config = 8929980 0 3
PHY_TX.PHY_TX_FDE_RAM_CONFIG.PHY_TX_FDE_RAM_CONFIG_0.reserved.2391 = 8929980 4 31
PHY_TX.PHY_TX_PLCP.PHY_TX_PLCP_TRANS = 8929984 0 31
PHY_TX.PHY_TX_PLCP.PHY_TX_PLCP_TRANS.phy_tx_mcs = 8929984 0 4
PHY_TX.PHY_TX_PLCP.PHY_TX_PLCP_TRANS.phy_tx_length = 8929984 5 22
PHY_TX.PHY_TX_PLCP.PHY_TX_PLCP_TRANS.phy_tx_trn_length = 8929984 23 27
PHY_TX.PHY_TX_PLCP.PHY_TX_PLCP_TRANS.phy_tx_beam_tracking_req = 8929984 28 28
PHY_TX.PHY_TX_PLCP.PHY_TX_PLCP_TRANS.phy_tx_reserved = 8929984 29 31
PHY_TX.PHY_TX_ANALOG_IFC.PHY_TX_ANALOG_CONTROL = 8929988 0 31
PHY_TX.PHY_TX_ANALOG_IFC.PHY_TX_ANALOG_CONTROL.analog_tx_on_start_clock = 8929988 0 15
PHY_TX.PHY_TX_ANALOG_IFC.PHY_TX_ANALOG_CONTROL.analog_tx_on_end_clock = 8929988 16 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SCALE = 8929992 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_DISABLE = 8929996 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_0 = 8930000 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_1 = 8930004 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_2 = 8930008 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_3 = 8930012 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_4 = 8930016 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_5 = 8930020 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_6 = 8930024 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_7 = 8930028 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_8 = 8930032 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_9 = 8930036 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_10 = 8930040 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_11 = 8930044 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_12 = 8930048 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_13 = 8930052 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_14 = 8930056 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_15 = 8930060 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_0 = 8930064 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_1 = 8930068 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_2 = 8930072 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_TIMING = 8930076 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_TIMING_LOCK = 8930080 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SCALE.scale_vec_sc_fft_stage0 = 8929992 0 2
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SCALE.scale_vec_sc_fft_stage1 = 8929992 3 5
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SCALE.scale_vec_sc_fft_stage2 = 8929992 6 8
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SCALE.scale_vec_sc_ifft_stage0 = 8929992 9 11
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SCALE.scale_vec_sc_ifft_stage1 = 8929992 12 14
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SCALE.scale_vec_sc_ifft_stage2 = 8929992 15 17
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SCALE.reserved.2392 = 8929992 18 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_DISABLE.fft_snr_shape_disable = 8929996 0 0
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_DISABLE.reserved.2393 = 8929996 1 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_0.fft_snr_shape_0 = 8930000 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_1.fft_snr_shape_1 = 8930004 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_2.fft_snr_shape_2 = 8930008 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_3.fft_snr_shape_3 = 8930012 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_4.fft_snr_shape_4 = 8930016 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_5.fft_snr_shape_5 = 8930020 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_6.fft_snr_shape_6 = 8930024 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_7.fft_snr_shape_7 = 8930028 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_8.fft_snr_shape_8 = 8930032 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_9.fft_snr_shape_9 = 8930036 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_10.fft_snr_shape_10 = 8930040 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_11.fft_snr_shape_11 = 8930044 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_12.fft_snr_shape_12 = 8930048 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_13.fft_snr_shape_13 = 8930052 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_14.fft_snr_shape_14 = 8930056 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_SNR_SHAPE_15.fft_snr_shape_15 = 8930060 0 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_0.fft_null_addr_0 = 8930064 0 8
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_0.fft_null_en_0 = 8930064 9 9
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_0.fft_null_addr_1 = 8930064 10 18
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_0.fft_null_en_1 = 8930064 19 19
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_0.fft_null_addr_2 = 8930064 20 28
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_0.fft_null_en_2 = 8930064 29 29
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_0.reserved.2394 = 8930064 30 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_1.fft_null_addr_3 = 8930068 0 8
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_1.fft_null_en_3 = 8930068 9 9
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_1.fft_null_addr_4 = 8930068 10 18
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_1.fft_null_en_4 = 8930068 19 19
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_1.fft_null_addr_5 = 8930068 20 28
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_1.fft_null_en_5 = 8930068 29 29
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_1.reserved.2395 = 8930068 30 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_2.fft_null_addr_6 = 8930072 0 8
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_2.fft_null_en_6 = 8930072 9 9
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_2.fft_null_addr_7 = 8930072 10 18
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_2.fft_null_en_7 = 8930072 19 19
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_2.fft_null_addr_8 = 8930072 20 28
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_2.fft_null_en_8 = 8930072 29 29
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_NULL_2.reserved.2396 = 8930072 30 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_TIMING.fft_timing_out = 8930076 0 11
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_TIMING.reserved.2397 = 8930076 12 15
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_TIMING.reserved.2398 = 8930076 16 31
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_TIMING_LOCK.fft_timing_out_lock = 8930080 0 11
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_TIMING_LOCK.reserved.2399 = 8930080 12 15
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_TIMING_LOCK.fft_timing_rdy_lock = 8930080 16 16
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_TIMING_LOCK.reserved.2400 = 8930080 17 23
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_TIMING_LOCK.fft_timing_unlock = 8930080 24 24
PHY_TX.PHY_TX_FFT.PHY_TX_FFT_TIMING_LOCK.reserved.2401 = 8930080 25 31
MAC_RGF = 8937472 0 98303
MAC_RGF.CTRL = 8937472 0 351
MAC_RGF.KMN = 8937516 0 543
MAC_RGF.MTX = 8937584 0 95
MAC_RGF.PMC = 8937596 0 703
MAC_RGF.SPARE = 8937684 0 31
MAC_RGF.KMN_KEY_VLD = 8937688 0 31
MAC_RGF.DYNIMIC_CG = 8937692 0 31
MAC_RGF.MAC_MEM_TEST_CTRL = 8937696 0 223
MAC_RGF.MAC_MEM_PD_CTRL = 8937724 0 191
MAC_RGF.DIRECT_IF = 8937748 0 127
MAC_RGF.PMC_MEM = 8937764 0 319
MAC_RGF.COMPT_CFG = 8937804 0 31
MAC_RGF.EXT_DIRECT_IF = 8937808 0 63
MAC_RGF.Rsvd1.2522 = 8937816 0 1343
MAC_RGF.PRS = 8937984 0 1279
MAC_RGF.Rsvd1.2560 = 8938144 0 767
MAC_RGF.DEC_WRP = 8938240 0 2047
MAC_RGF.MRP = 8938496 0 671
MAC_RGF.Rsvd2.2597 = 8938580 0 1375
MAC_RGF.BAP = 8938752 0 2047
MAC_RGF.BUF = 8939008 0 4095
MAC_RGF.PRP = 8939520 0 4095
MAC_RGF.PTP = 8940032 0 1471
MAC_RGF.Rsvd2.2837 = 8940216 0 575
MAC_RGF.MTP = 8940288 0 3199
MAC_RGF.Rsvd1.2935 = 8940688 0 895
MAC_RGF.MAC_SXD = 8940800 0 6079
MAC_RGF.Rsvd1.3061 = 8941560 0 63
MAC_RGF.MAC_CNT0 = 8941568 0 32767
MAC_RGF.MAC_CNT1 = 8945664 0 32767
MAC_RGF.CTRL.MAC_MAC_CTRL_0 = 8937472 0 31
MAC_RGF.CTRL.MAC_MAC_CTRL_1 = 8937476 0 31
MAC_RGF.CTRL.MAC_MAC_CTRL_2 = 8937480 0 31
MAC_RGF.CTRL.MAC_MAC_CTRL_3 = 8937484 0 31
MAC_RGF.CTRL.MAC_MAC_RGF_CTRL_4 = 8937488 0 31
MAC_RGF.CTRL.MAC_MAC_RGF_CTRL_5 = 8937492 0 31
MAC_RGF.CTRL.MY_MAC_ADDR = 8937496 0 63
MAC_RGF.CTRL.BSSID_MAC_ADDR = 8937504 0 63
MAC_RGF.CTRL.MAC_MAC_RGF_CTRL_BSSID_MAC_ADDR_2 = 8937512 0 31
MAC_RGF.CTRL.MAC_MAC_CTRL_0.i_am_pcp = 8937472 0 0
MAC_RGF.CTRL.MAC_MAC_CTRL_0.associated = 8937472 1 1
MAC_RGF.CTRL.MAC_MAC_CTRL_0.decrypt_mic_fwd_calc = 8937472 2 2
MAC_RGF.CTRL.MAC_MAC_CTRL_0.encrypt_mic_fwd_calc = 8937472 3 3
MAC_RGF.CTRL.MAC_MAC_CTRL_0.rx_qh_q_size = 8937472 4 6
MAC_RGF.CTRL.MAC_MAC_CTRL_0.reserved.2402 = 8937472 7 7
MAC_RGF.CTRL.MAC_MAC_CTRL_0.aad_qos_mask = 8937472 8 19
MAC_RGF.CTRL.MAC_MAC_CTRL_0.aad_fc_mask = 8937472 20 31
MAC_RGF.CTRL.MAC_MAC_CTRL_1.amsdu_body_max_bytes = 8937476 0 12
MAC_RGF.CTRL.MAC_MAC_CTRL_1.reserved.2403 = 8937476 13 15
MAC_RGF.CTRL.MAC_MAC_CTRL_1.msdu_body_max_bytes = 8937476 16 28
MAC_RGF.CTRL.MAC_MAC_CTRL_1.reserved.2404 = 8937476 29 31
MAC_RGF.CTRL.MAC_MAC_CTRL_2.ampdu_max_bytes = 8937480 0 17
MAC_RGF.CTRL.MAC_MAC_CTRL_2.reserved.2405 = 8937480 18 19
MAC_RGF.CTRL.MAC_MAC_CTRL_2.aad_fc_mng_mask = 8937480 20 31
MAC_RGF.CTRL.MAC_MAC_CTRL_3.type_idx_qos_null = 8937484 0 5
MAC_RGF.CTRL.MAC_MAC_CTRL_3.reserved.2406 = 8937484 6 7
MAC_RGF.CTRL.MAC_MAC_CTRL_3.type_idx_imm_ack = 8937484 8 13
MAC_RGF.CTRL.MAC_MAC_CTRL_3.reserved.2407 = 8937484 14 15
MAC_RGF.CTRL.MAC_MAC_CTRL_3.type_idx_action = 8937484 16 21
MAC_RGF.CTRL.MAC_MAC_CTRL_3.reserved.2408 = 8937484 22 23
MAC_RGF.CTRL.MAC_MAC_CTRL_3.type_idx_action_noack = 8937484 24 29
MAC_RGF.CTRL.MAC_MAC_CTRL_3.reserved.2409 = 8937484 30 31
MAC_RGF.CTRL.MAC_MAC_RGF_CTRL_4.type_idx_probe_res = 8937488 0 5
MAC_RGF.CTRL.MAC_MAC_RGF_CTRL_4.reserved.2410 = 8937488 6 7
MAC_RGF.CTRL.MAC_MAC_RGF_CTRL_4.type_idx_ss_fb = 8937488 8 13
MAC_RGF.CTRL.MAC_MAC_RGF_CTRL_4.reserved.2411 = 8937488 14 15
MAC_RGF.CTRL.MAC_MAC_RGF_CTRL_4.type_idx_ss_ack = 8937488 16 21
MAC_RGF.CTRL.MAC_MAC_RGF_CTRL_4.reserved.2412 = 8937488 22 23
MAC_RGF.CTRL.MAC_MAC_RGF_CTRL_4.type_idx_txss = 8937488 24 29
MAC_RGF.CTRL.MAC_MAC_RGF_CTRL_4.reserved.2413 = 8937488 30 31
MAC_RGF.CTRL.MAC_MAC_RGF_CTRL_5.type_idx_back = 8937492 0 5
MAC_RGF.CTRL.MAC_MAC_RGF_CTRL_5.reserved.2414 = 8937492 6 7
MAC_RGF.CTRL.MAC_MAC_RGF_CTRL_5.type_idx_bar = 8937492 8 13
MAC_RGF.CTRL.MAC_MAC_RGF_CTRL_5.reserved.2415 = 8937492 14 31
MAC_RGF.CTRL.MY_MAC_ADDR.MAC_MAC_CTRL_MY_MAC_ADDR_0 = 8937496 0 31
MAC_RGF.CTRL.MY_MAC_ADDR.MAC_MAC_CTRL_MY_MAC_ADDR_1 = 8937500 0 31
MAC_RGF.CTRL.MY_MAC_ADDR.MAC_MAC_CTRL_MY_MAC_ADDR_0.my_mac_addr0_l = 8937496 0 31
MAC_RGF.CTRL.MY_MAC_ADDR.MAC_MAC_CTRL_MY_MAC_ADDR_1.my_mac_addr0_h = 8937500 0 15
MAC_RGF.CTRL.MY_MAC_ADDR.MAC_MAC_CTRL_MY_MAC_ADDR_1.reserved.2416 = 8937500 16 30
MAC_RGF.CTRL.MY_MAC_ADDR.MAC_MAC_CTRL_MY_MAC_ADDR_1.my_mac_addr0_vld = 8937500 31 31
MAC_RGF.CTRL.BSSID_MAC_ADDR.MAC_MAC_CTRL_BSSID_MAC_ADDR_0 = 8937504 0 31
MAC_RGF.CTRL.BSSID_MAC_ADDR.MAC_MAC_CTRL_BSSID_MAC_ADDR_1 = 8937508 0 31
MAC_RGF.CTRL.BSSID_MAC_ADDR.MAC_MAC_CTRL_BSSID_MAC_ADDR_0.bssid_mac_addr0_l = 8937504 0 31
MAC_RGF.CTRL.BSSID_MAC_ADDR.MAC_MAC_CTRL_BSSID_MAC_ADDR_1.bssid_mac_addr0_h = 8937508 0 15
MAC_RGF.CTRL.BSSID_MAC_ADDR.MAC_MAC_CTRL_BSSID_MAC_ADDR_1.reserved.2417 = 8937508 16 30
MAC_RGF.CTRL.BSSID_MAC_ADDR.MAC_MAC_CTRL_BSSID_MAC_ADDR_1.bssid_mac_addr0_vld = 8937508 31 31
MAC_RGF.CTRL.MAC_MAC_RGF_CTRL_BSSID_MAC_ADDR_2.mac_icr_top_mask = 8937512 0 31
MAC_RGF.KMN.KMN_INDR = 8937516 0 223
MAC_RGF.KMN.KMN_FORCE_KEY = 8937544 0 31
MAC_RGF.KMN.RX_1KEY = 8937548 0 127
MAC_RGF.KMN.TX_1KEY = 8937564 0 127
MAC_RGF.KMN.ENC_DEC_1KEY = 8937580 0 31
MAC_RGF.KMN.KMN_INDR.STAT_CTL = 8937516 0 31
MAC_RGF.KMN.KMN_INDR.OPCODE_LEN = 8937520 0 31
MAC_RGF.KMN.KMN_INDR.ADDRESS = 8937524 0 31
MAC_RGF.KMN.KMN_INDR.INDR_DATA_0 = 8937528 0 31
MAC_RGF.KMN.KMN_INDR.INDR_DATA_1 = 8937532 0 31
MAC_RGF.KMN.KMN_INDR.INDR_DATA_2 = 8937536 0 31
MAC_RGF.KMN.KMN_INDR.INDR_DATA_3 = 8937540 0 31
MAC_RGF.KMN.KMN_INDR.STAT_CTL.status = 8937516 0 7
MAC_RGF.KMN.KMN_INDR.STAT_CTL.reserved.2418 = 8937516 8 28
MAC_RGF.KMN.KMN_INDR.STAT_CTL.busy = 8937516 29 29
MAC_RGF.KMN.KMN_INDR.STAT_CTL.go = 8937516 30 30
MAC_RGF.KMN.KMN_INDR.STAT_CTL.lock = 8937516 31 31
MAC_RGF.KMN.KMN_INDR.OPCODE_LEN.be_length = 8937520 0 15
MAC_RGF.KMN.KMN_INDR.OPCODE_LEN.opcode = 8937520 16 30
MAC_RGF.KMN.KMN_INDR.OPCODE_LEN.wr = 8937520 31 31
MAC_RGF.KMN.KMN_INDR.ADDRESS.address = 8937524 0 31
MAC_RGF.KMN.KMN_INDR.INDR_DATA_0.data_0 = 8937528 0 31
MAC_RGF.KMN.KMN_INDR.INDR_DATA_1.data_1 = 8937532 0 31
MAC_RGF.KMN.KMN_INDR.INDR_DATA_2.data_2 = 8937536 0 31
MAC_RGF.KMN.KMN_INDR.INDR_DATA_3.data_3 = 8937540 0 31
MAC_RGF.KMN.KMN_FORCE_KEY.KMN_KEY_CFG = 8937544 0 31
MAC_RGF.KMN.KMN_FORCE_KEY.KMN_KEY_CFG.kmn_rx_address_offset = 8937544 0 4
MAC_RGF.KMN.KMN_FORCE_KEY.KMN_KEY_CFG.kmn_tx_address_offset = 8937544 5 9
MAC_RGF.KMN.KMN_FORCE_KEY.KMN_KEY_CFG.kmn_rx_force_defualt_key = 8937544 10 10
MAC_RGF.KMN.KMN_FORCE_KEY.KMN_KEY_CFG.kmn_tx_force_defualt_key = 8937544 11 11
MAC_RGF.KMN.KMN_FORCE_KEY.KMN_KEY_CFG.reserved.2419 = 8937544 12 31
MAC_RGF.KMN.RX_1KEY.MAC_MAC_RGF_KMN_RX_1KEY_0 = 8937548 0 31
MAC_RGF.KMN.RX_1KEY.MAC_MAC_RGF_KMN_RX_1KEY_1 = 8937552 0 31
MAC_RGF.KMN.RX_1KEY.MAC_MAC_RGF_KMN_RX_1KEY_2 = 8937556 0 31
MAC_RGF.KMN.RX_1KEY.MAC_MAC_RGF_KMN_RX_1KEY_3 = 8937560 0 31
MAC_RGF.KMN.RX_1KEY.MAC_MAC_RGF_KMN_RX_1KEY_0.rx_1key_data_0 = 8937548 0 31
MAC_RGF.KMN.RX_1KEY.MAC_MAC_RGF_KMN_RX_1KEY_1.rx_1key_data_1 = 8937552 0 31
MAC_RGF.KMN.RX_1KEY.MAC_MAC_RGF_KMN_RX_1KEY_2.rx_1key_data_2 = 8937556 0 31
MAC_RGF.KMN.RX_1KEY.MAC_MAC_RGF_KMN_RX_1KEY_3.rx_1key_data_3 = 8937560 0 31
MAC_RGF.KMN.TX_1KEY.MAC_MAC_RGF_KMN_TX_1KEY_0 = 8937564 0 31
MAC_RGF.KMN.TX_1KEY.MAC_MAC_RGF_KMN_TX_1KEY_1 = 8937568 0 31
MAC_RGF.KMN.TX_1KEY.MAC_MAC_RGF_KMN_TX_1KEY_2 = 8937572 0 31
MAC_RGF.KMN.TX_1KEY.MAC_MAC_RGF_KMN_TX_1KEY_3 = 8937576 0 31
MAC_RGF.KMN.TX_1KEY.MAC_MAC_RGF_KMN_TX_1KEY_0.tx_1key_data_0 = 8937564 0 31
MAC_RGF.KMN.TX_1KEY.MAC_MAC_RGF_KMN_TX_1KEY_1.tx_1key_data_1 = 8937568 0 31
MAC_RGF.KMN.TX_1KEY.MAC_MAC_RGF_KMN_TX_1KEY_2.tx_1key_data_2 = 8937572 0 31
MAC_RGF.KMN.TX_1KEY.MAC_MAC_RGF_KMN_TX_1KEY_3.tx_1key_data_3 = 8937576 0 31
MAC_RGF.KMN.ENC_DEC_1KEY.MAC_MAC_RGF_KMN_ENC_DEC_1KEY_0 = 8937580 0 31
MAC_RGF.KMN.ENC_DEC_1KEY.MAC_MAC_RGF_KMN_ENC_DEC_1KEY_0.rx_1key_mode = 8937580 0 0
MAC_RGF.KMN.ENC_DEC_1KEY.MAC_MAC_RGF_KMN_ENC_DEC_1KEY_0.tx_1key_mode = 8937580 1 1
MAC_RGF.KMN.ENC_DEC_1KEY.MAC_MAC_RGF_KMN_ENC_DEC_1KEY_0.reserved.2420 = 8937580 2 3
MAC_RGF.KMN.ENC_DEC_1KEY.MAC_MAC_RGF_KMN_ENC_DEC_1KEY_0.rx_1key_vld = 8937580 4 4
MAC_RGF.KMN.ENC_DEC_1KEY.MAC_MAC_RGF_KMN_ENC_DEC_1KEY_0.reserved.2421 = 8937580 5 7
MAC_RGF.KMN.ENC_DEC_1KEY.MAC_MAC_RGF_KMN_ENC_DEC_1KEY_0.tx_1key_vld = 8937580 8 8
MAC_RGF.KMN.ENC_DEC_1KEY.MAC_MAC_RGF_KMN_ENC_DEC_1KEY_0.reserved.2422 = 8937580 9 31
MAC_RGF.MTX.ENC_WRP = 8937584 0 31
MAC_RGF.MTX.MTX_FIFO = 8937588 0 31
MAC_RGF.MTX.FSM_ENC_RD = 8937592 0 31
MAC_RGF.MTX.ENC_WRP.ENC_WRP_CFG = 8937584 0 31
MAC_RGF.MTX.ENC_WRP.ENC_WRP_CFG.enc_fifo_clr = 8937584 0 0
MAC_RGF.MTX.ENC_WRP.ENC_WRP_CFG.enc_fifo_thr = 8937584 1 6
MAC_RGF.MTX.ENC_WRP.ENC_WRP_CFG.enc_wrp_global_bypass = 8937584 7 7
MAC_RGF.MTX.ENC_WRP.ENC_WRP_CFG.gcm5_len_iv = 8937584 8 15
MAC_RGF.MTX.ENC_WRP.ENC_WRP_CFG.reserved.2423 = 8937584 16 31
MAC_RGF.MTX.MTX_FIFO.MTX_FIFO_CFG = 8937588 0 31
MAC_RGF.MTX.MTX_FIFO.MTX_FIFO_CFG.mtx_fifo_wm_low = 8937588 0 4
MAC_RGF.MTX.MTX_FIFO.MTX_FIFO_CFG.mtx_fifo_wm_high = 8937588 5 9
MAC_RGF.MTX.MTX_FIFO.MTX_FIFO_CFG.reserved.2424 = 8937588 10 11
MAC_RGF.MTX.MTX_FIFO.MTX_FIFO_CFG.mtx_fifo_clr = 8937588 12 12
MAC_RGF.MTX.MTX_FIFO.MTX_FIFO_CFG.mtx_reset_en = 8937588 13 13
MAC_RGF.MTX.MTX_FIFO.MTX_FIFO_CFG.reserved.2425 = 8937588 14 15
MAC_RGF.MTX.MTX_FIFO.MTX_FIFO_CFG.mtx_underrun_err = 8937588 16 16
MAC_RGF.MTX.MTX_FIFO.MTX_FIFO_CFG.mtx_overrun_err = 8937588 17 17
MAC_RGF.MTX.MTX_FIFO.MTX_FIFO_CFG.reserved.2426 = 8937588 18 19
MAC_RGF.MTX.MTX_FIFO.MTX_FIFO_CFG.mtx_udrun_ovrun_clr = 8937588 20 20
MAC_RGF.MTX.MTX_FIFO.MTX_FIFO_CFG.reserved.2427 = 8937588 21 31
MAC_RGF.MTX.FSM_ENC_RD.MAC_MAC_RGF_MTX_FSM_ENC_RD_0 = 8937592 0 31
MAC_RGF.MTX.FSM_ENC_RD.MAC_MAC_RGF_MTX_FSM_ENC_RD_0.current_state = 8937592 0 2
MAC_RGF.MTX.FSM_ENC_RD.MAC_MAC_RGF_MTX_FSM_ENC_RD_0.reserved.2428 = 8937592 3 7
MAC_RGF.MTX.FSM_ENC_RD.MAC_MAC_RGF_MTX_FSM_ENC_RD_0.next_state_ovrd = 8937592 8 10
MAC_RGF.MTX.FSM_ENC_RD.MAC_MAC_RGF_MTX_FSM_ENC_RD_0.reserved.2429 = 8937592 11 15
MAC_RGF.MTX.FSM_ENC_RD.MAC_MAC_RGF_MTX_FSM_ENC_RD_0.fence_state = 8937592 16 18
MAC_RGF.MTX.FSM_ENC_RD.MAC_MAC_RGF_MTX_FSM_ENC_RD_0.reserved.2430 = 8937592 19 23
MAC_RGF.MTX.FSM_ENC_RD.MAC_MAC_RGF_MTX_FSM_ENC_RD_0.reserved.2431 = 8937592 24 28
MAC_RGF.MTX.FSM_ENC_RD.MAC_MAC_RGF_MTX_FSM_ENC_RD_0.fence_en = 8937592 29 29
MAC_RGF.MTX.FSM_ENC_RD.MAC_MAC_RGF_MTX_FSM_ENC_RD_0.wr_fsm_en = 8937592 30 30
MAC_RGF.MTX.FSM_ENC_RD.MAC_MAC_RGF_MTX_FSM_ENC_RD_0.rd_fsm_en = 8937592 31 31
MAC_RGF.PMC.GENERAL = 8937596 0 127
MAC_RGF.PMC.RX_TX = 8937612 0 415
MAC_RGF.PMC.FW_UDEF = 8937664 0 63
MAC_RGF.PMC.UCODE_UDEF = 8937672 0 63
MAC_RGF.PMC.IDLE_SM = 8937680 0 31
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_0 = 8937596 0 31
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_1 = 8937600 0 31
MAC_RGF.PMC.GENERAL.MAIN_ARB_DBG = 8937604 0 31
MAC_RGF.PMC.GENERAL.PRP_SM_DBG = 8937608 0 31
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_0.delimiter = 8937596 0 15
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_0.rec_en_set = 8937596 16 16
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_0.rec_en_clr = 8937596 17 17
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_0.rec_active = 8937596 18 18
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_0.stop_cause = 8937596 19 21
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_0.reserved.2432 = 8937596 22 23
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_0.rx_en = 8937596 24 24
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_0.tx_en = 8937596 25 25
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_0.fw_udef_en = 8937596 26 26
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_0.ucpu_udef_en = 8937596 27 27
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_0.ucode_event_en = 8937596 28 28
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_0.idle_sm_en = 8937596 29 29
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_0.reserved.2433 = 8937596 30 31
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_1.intf_type = 8937600 0 0
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_1.free_run_en = 8937600 1 1
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_1.dma_if_en = 8937600 2 2
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_1.ucode_event_mode = 8937600 3 3
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_1.reserved.2434 = 8937600 4 15
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_1.pkt_treshhold = 8937600 16 27
MAC_RGF.PMC.GENERAL.MAC_MAC_RGF_PMC_GENERAL_1.reserved.2435 = 8937600 28 31
MAC_RGF.PMC.GENERAL.MAIN_ARB_DBG.MAC_MAC_RGF_PMC_GENERAL_MAIN_ARB_DBG_0 = 8937604 0 31
MAC_RGF.PMC.GENERAL.MAIN_ARB_DBG.MAC_MAC_RGF_PMC_GENERAL_MAIN_ARB_DBG_0.current_state = 8937604 0 2
MAC_RGF.PMC.GENERAL.MAIN_ARB_DBG.MAC_MAC_RGF_PMC_GENERAL_MAIN_ARB_DBG_0.reserved.2436 = 8937604 3 7
MAC_RGF.PMC.GENERAL.MAIN_ARB_DBG.MAC_MAC_RGF_PMC_GENERAL_MAIN_ARB_DBG_0.next_state_ovrd = 8937604 8 10
MAC_RGF.PMC.GENERAL.MAIN_ARB_DBG.MAC_MAC_RGF_PMC_GENERAL_MAIN_ARB_DBG_0.reserved.2437 = 8937604 11 29
MAC_RGF.PMC.GENERAL.MAIN_ARB_DBG.MAC_MAC_RGF_PMC_GENERAL_MAIN_ARB_DBG_0.wr_fsm_en = 8937604 30 30
MAC_RGF.PMC.GENERAL.MAIN_ARB_DBG.MAC_MAC_RGF_PMC_GENERAL_MAIN_ARB_DBG_0.reserved.2438 = 8937604 31 31
MAC_RGF.PMC.GENERAL.PRP_SM_DBG.MAC_MAC_RGF_PMC_GENERAL_MAIN_ARB_DBG_0 = 8937608 0 31
MAC_RGF.PMC.GENERAL.PRP_SM_DBG.MAC_MAC_RGF_PMC_GENERAL_MAIN_ARB_DBG_0.current_state = 8937608 0 1
MAC_RGF.PMC.GENERAL.PRP_SM_DBG.MAC_MAC_RGF_PMC_GENERAL_MAIN_ARB_DBG_0.reserved.2439 = 8937608 2 7
MAC_RGF.PMC.GENERAL.PRP_SM_DBG.MAC_MAC_RGF_PMC_GENERAL_MAIN_ARB_DBG_0.next_state_ovrd = 8937608 8 9
MAC_RGF.PMC.GENERAL.PRP_SM_DBG.MAC_MAC_RGF_PMC_GENERAL_MAIN_ARB_DBG_0.reserved.2440 = 8937608 10 29
MAC_RGF.PMC.GENERAL.PRP_SM_DBG.MAC_MAC_RGF_PMC_GENERAL_MAIN_ARB_DBG_0.wr_fsm_en = 8937608 30 30
MAC_RGF.PMC.GENERAL.PRP_SM_DBG.MAC_MAC_RGF_PMC_GENERAL_MAIN_ARB_DBG_0.reserved.2441 = 8937608 31 31
MAC_RGF.PMC.RX_TX.MAC_MAC_RGF_PMC_RX_TX_0 = 8937612 0 31
MAC_RGF.PMC.RX_TX.RX_TX_LINE_DBG = 8937616 0 31
MAC_RGF.PMC.RX_TX.RX = 8937620 0 191
MAC_RGF.PMC.RX_TX.TX = 8937644 0 159
MAC_RGF.PMC.RX_TX.MAC_MAC_RGF_PMC_RX_TX_0.rx_tx_data_event_size = 8937612 0 7
MAC_RGF.PMC.RX_TX.MAC_MAC_RGF_PMC_RX_TX_0.reserved.2442 = 8937612 8 31
MAC_RGF.PMC.RX_TX.RX_TX_LINE_DBG.MAC_MAC_RGF_PMC_RX_TX_RX_TX_LINE_DBG_0 = 8937616 0 31
MAC_RGF.PMC.RX_TX.RX_TX_LINE_DBG.MAC_MAC_RGF_PMC_RX_TX_RX_TX_LINE_DBG_0.current_state = 8937616 0 1
MAC_RGF.PMC.RX_TX.RX_TX_LINE_DBG.MAC_MAC_RGF_PMC_RX_TX_RX_TX_LINE_DBG_0.reserved.2443 = 8937616 2 7
MAC_RGF.PMC.RX_TX.RX_TX_LINE_DBG.MAC_MAC_RGF_PMC_RX_TX_RX_TX_LINE_DBG_0.next_state_ovrd = 8937616 8 9
MAC_RGF.PMC.RX_TX.RX_TX_LINE_DBG.MAC_MAC_RGF_PMC_RX_TX_RX_TX_LINE_DBG_0.reserved.2444 = 8937616 10 29
MAC_RGF.PMC.RX_TX.RX_TX_LINE_DBG.MAC_MAC_RGF_PMC_RX_TX_RX_TX_LINE_DBG_0.wr_fsm_en = 8937616 30 30
MAC_RGF.PMC.RX_TX.RX_TX_LINE_DBG.MAC_MAC_RGF_PMC_RX_TX_RX_TX_LINE_DBG_0.reserved.2445 = 8937616 31 31
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_0 = 8937620 0 31
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_1 = 8937624 0 31
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_2 = 8937628 0 31
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_3 = 8937632 0 31
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_4 = 8937636 0 31
MAC_RGF.PMC.RX_TX.RX.SM_DBG = 8937640 0 31
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_0.qid_mask = 8937620 0 31
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_1.qos_data_en = 8937624 0 0
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_1.management_en = 8937624 1 1
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_1.control_en = 8937624 2 2
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_1.beacon_en = 8937624 3 3
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_1.error_en = 8937624 4 4
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_1.phy_info_en = 8937624 5 5
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_1.reserved.2446 = 8937624 6 31
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_2.qos_data_max_data = 8937628 0 7
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_2.management_max_data = 8937628 8 15
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_2.control_max_data = 8937628 16 23
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_2.beacon_max_data = 8937628 24 31
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_3.error_max_data = 8937632 0 7
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_3.phy_info_max_data = 8937632 8 15
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_3.reserved.2447 = 8937632 16 31
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_4.ppdu_rep_act = 8937636 0 0
MAC_RGF.PMC.RX_TX.RX.MAC_MAC_RGF_PMC_RX_4.reserved.2448 = 8937636 1 31
MAC_RGF.PMC.RX_TX.RX.SM_DBG.MAC_MAC_RGF_PMC_RX_TX_RX_SM_DBG_0 = 8937640 0 31
MAC_RGF.PMC.RX_TX.RX.SM_DBG.MAC_MAC_RGF_PMC_RX_TX_RX_SM_DBG_0.current_state = 8937640 0 2
MAC_RGF.PMC.RX_TX.RX.SM_DBG.MAC_MAC_RGF_PMC_RX_TX_RX_SM_DBG_0.reserved.2449 = 8937640 3 7
MAC_RGF.PMC.RX_TX.RX.SM_DBG.MAC_MAC_RGF_PMC_RX_TX_RX_SM_DBG_0.next_state_ovrd = 8937640 8 10
MAC_RGF.PMC.RX_TX.RX.SM_DBG.MAC_MAC_RGF_PMC_RX_TX_RX_SM_DBG_0.reserved.2450 = 8937640 11 29
MAC_RGF.PMC.RX_TX.RX.SM_DBG.MAC_MAC_RGF_PMC_RX_TX_RX_SM_DBG_0.wr_fsm_en = 8937640 30 30
MAC_RGF.PMC.RX_TX.RX.SM_DBG.MAC_MAC_RGF_PMC_RX_TX_RX_SM_DBG_0.reserved.2451 = 8937640 31 31
MAC_RGF.PMC.RX_TX.TX.MAC_MAC_RGF_PMC_RX_TX_TX_0 = 8937644 0 31
MAC_RGF.PMC.RX_TX.TX.MAC_MAC_RGF_PMC_RX_TX_TX_1 = 8937648 0 31
MAC_RGF.PMC.RX_TX.TX.MAC_MAC_RGF_PMC_RX_TX_TX_2 = 8937652 0 31
MAC_RGF.PMC.RX_TX.TX.MAC_MAC_RGF_PMC_RX_TX_TX_3 = 8937656 0 31
MAC_RGF.PMC.RX_TX.TX.SM_DBG = 8937660 0 31
MAC_RGF.PMC.RX_TX.TX.MAC_MAC_RGF_PMC_RX_TX_TX_0.qid_mask = 8937644 0 31
MAC_RGF.PMC.RX_TX.TX.MAC_MAC_RGF_PMC_RX_TX_TX_1.qos_data_en = 8937648 0 0
MAC_RGF.PMC.RX_TX.TX.MAC_MAC_RGF_PMC_RX_TX_TX_1.management_en = 8937648 1 1
MAC_RGF.PMC.RX_TX.TX.MAC_MAC_RGF_PMC_RX_TX_TX_1.control_en = 8937648 2 2
MAC_RGF.PMC.RX_TX.TX.MAC_MAC_RGF_PMC_RX_TX_TX_1.beacon_en = 8937648 3 3
MAC_RGF.PMC.RX_TX.TX.MAC_MAC_RGF_PMC_RX_TX_TX_1.direct_pkt_en = 8937648 4 4
MAC_RGF.PMC.RX_TX.TX.MAC_MAC_RGF_PMC_RX_TX_TX_1.reserved.2452 = 8937648 5 31
MAC_RGF.PMC.RX_TX.TX.MAC_MAC_RGF_PMC_RX_TX_TX_2.qos_data_max_data = 8937652 0 7
MAC_RGF.PMC.RX_TX.TX.MAC_MAC_RGF_PMC_RX_TX_TX_2.management_max_data = 8937652 8 15
MAC_RGF.PMC.RX_TX.TX.MAC_MAC_RGF_PMC_RX_TX_TX_2.control_max_data = 8937652 16 23
MAC_RGF.PMC.RX_TX.TX.MAC_MAC_RGF_PMC_RX_TX_TX_2.beacon_max_data = 8937652 24 31
MAC_RGF.PMC.RX_TX.TX.MAC_MAC_RGF_PMC_RX_TX_TX_3.direct_pkt_max_data = 8937656 0 7
MAC_RGF.PMC.RX_TX.TX.MAC_MAC_RGF_PMC_RX_TX_TX_3.reserved.2453 = 8937656 8 31
MAC_RGF.PMC.RX_TX.TX.SM_DBG.MAC_MAC_RGF_PMC_RX_TX_TX_SM_DBG_0 = 8937660 0 31
MAC_RGF.PMC.RX_TX.TX.SM_DBG.MAC_MAC_RGF_PMC_RX_TX_TX_SM_DBG_0.current_state = 8937660 0 2
MAC_RGF.PMC.RX_TX.TX.SM_DBG.MAC_MAC_RGF_PMC_RX_TX_TX_SM_DBG_0.reserved.2454 = 8937660 3 7
MAC_RGF.PMC.RX_TX.TX.SM_DBG.MAC_MAC_RGF_PMC_RX_TX_TX_SM_DBG_0.next_state_ovrd = 8937660 8 10
MAC_RGF.PMC.RX_TX.TX.SM_DBG.MAC_MAC_RGF_PMC_RX_TX_TX_SM_DBG_0.reserved.2455 = 8937660 11 29
MAC_RGF.PMC.RX_TX.TX.SM_DBG.MAC_MAC_RGF_PMC_RX_TX_TX_SM_DBG_0.wr_fsm_en = 8937660 30 30
MAC_RGF.PMC.RX_TX.TX.SM_DBG.MAC_MAC_RGF_PMC_RX_TX_TX_SM_DBG_0.reserved.2456 = 8937660 31 31
MAC_RGF.PMC.FW_UDEF.MAC_MAC_RGF_PMC_FW_UDEF_0 = 8937664 0 31
MAC_RGF.PMC.FW_UDEF.SM_DBG = 8937668 0 31
MAC_RGF.PMC.FW_UDEF.MAC_MAC_RGF_PMC_FW_UDEF_0.wr_ptr = 8937664 0 2
MAC_RGF.PMC.FW_UDEF.MAC_MAC_RGF_PMC_FW_UDEF_0.reserved.2457 = 8937664 3 31
MAC_RGF.PMC.FW_UDEF.SM_DBG.MAC_MAC_RGF_PMC_FW_UDEF_0 = 8937668 0 31
MAC_RGF.PMC.FW_UDEF.SM_DBG.MAC_MAC_RGF_PMC_FW_UDEF_0.current_state = 8937668 0 1
MAC_RGF.PMC.FW_UDEF.SM_DBG.MAC_MAC_RGF_PMC_FW_UDEF_0.reserved.2458 = 8937668 2 7
MAC_RGF.PMC.FW_UDEF.SM_DBG.MAC_MAC_RGF_PMC_FW_UDEF_0.next_state_ovrd = 8937668 8 9
MAC_RGF.PMC.FW_UDEF.SM_DBG.MAC_MAC_RGF_PMC_FW_UDEF_0.reserved.2459 = 8937668 10 29
MAC_RGF.PMC.FW_UDEF.SM_DBG.MAC_MAC_RGF_PMC_FW_UDEF_0.wr_fsm_en = 8937668 30 30
MAC_RGF.PMC.FW_UDEF.SM_DBG.MAC_MAC_RGF_PMC_FW_UDEF_0.reserved.2460 = 8937668 31 31
MAC_RGF.PMC.UCODE_UDEF.MAC_MAC_RGF_PMC_UCODE_UDEF_0 = 8937672 0 31
MAC_RGF.PMC.UCODE_UDEF.SM_DBG = 8937676 0 31
MAC_RGF.PMC.UCODE_UDEF.MAC_MAC_RGF_PMC_UCODE_UDEF_0.wr_ptr = 8937672 0 2
MAC_RGF.PMC.UCODE_UDEF.MAC_MAC_RGF_PMC_UCODE_UDEF_0.reserved.2461 = 8937672 3 31
MAC_RGF.PMC.UCODE_UDEF.SM_DBG.MAC_MAC_RGF_PMC_UCODE_UDEF_SM_DBG_0 = 8937676 0 31
MAC_RGF.PMC.UCODE_UDEF.SM_DBG.MAC_MAC_RGF_PMC_UCODE_UDEF_SM_DBG_0.current_state = 8937676 0 1
MAC_RGF.PMC.UCODE_UDEF.SM_DBG.MAC_MAC_RGF_PMC_UCODE_UDEF_SM_DBG_0.reserved.2462 = 8937676 2 7
MAC_RGF.PMC.UCODE_UDEF.SM_DBG.MAC_MAC_RGF_PMC_UCODE_UDEF_SM_DBG_0.next_state_ovrd = 8937676 8 9
MAC_RGF.PMC.UCODE_UDEF.SM_DBG.MAC_MAC_RGF_PMC_UCODE_UDEF_SM_DBG_0.reserved.2463 = 8937676 10 29
MAC_RGF.PMC.UCODE_UDEF.SM_DBG.MAC_MAC_RGF_PMC_UCODE_UDEF_SM_DBG_0.wr_fsm_en = 8937676 30 30
MAC_RGF.PMC.UCODE_UDEF.SM_DBG.MAC_MAC_RGF_PMC_UCODE_UDEF_SM_DBG_0.reserved.2464 = 8937676 31 31
MAC_RGF.PMC.IDLE_SM.MAC_MAC_RGF_PMC_IDLE_SM_0 = 8937680 0 31
MAC_RGF.PMC.IDLE_SM.MAC_MAC_RGF_PMC_IDLE_SM_0.slot_en = 8937680 0 0
MAC_RGF.PMC.IDLE_SM.MAC_MAC_RGF_PMC_IDLE_SM_0.reserved.2465 = 8937680 1 31
MAC_RGF.SPARE.MAC_MAC_RGF_SPARE_0 = 8937684 0 31
MAC_RGF.SPARE.MAC_MAC_RGF_SPARE_0.dec_mode = 8937684 0 0
MAC_RGF.SPARE.MAC_MAC_RGF_SPARE_0.spare = 8937684 1 7
MAC_RGF.SPARE.MAC_MAC_RGF_SPARE_0.reserved.2466 = 8937684 8 31
MAC_RGF.KMN_KEY_VLD.MAC_MAC_RGF_KMN_KEY_VLD_0 = 8937688 0 31
MAC_RGF.KMN_KEY_VLD.MAC_MAC_RGF_KMN_KEY_VLD_0.kmn_keys_vld = 8937688 0 31
MAC_RGF.DYNIMIC_CG.MAC_MAC_RGF_DYNIMIC_CG_0 = 8937692 0 31
MAC_RGF.DYNIMIC_CG.MAC_MAC_RGF_DYNIMIC_CG_0.prs_bap_ck_en = 8937692 0 0
MAC_RGF.DYNIMIC_CG.MAC_MAC_RGF_DYNIMIC_CG_0.pmc_cg_en = 8937692 1 1
MAC_RGF.DYNIMIC_CG.MAC_MAC_RGF_DYNIMIC_CG_0.cnt_cg_en = 8937692 2 2
MAC_RGF.DYNIMIC_CG.MAC_MAC_RGF_DYNIMIC_CG_0.reserved.2467 = 8937692 3 31
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_0 = 8937696 0 31
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_1 = 8937700 0 31
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_2 = 8937704 0 31
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_3 = 8937708 0 31
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_4 = 8937712 0 31
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_5 = 8937716 0 31
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MAC_RGF_MAC_MEM_TEST_CTRL_6 = 8937720 0 31
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_0.buf_dsc_rx_rm = 8937696 0 3
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_0.buf_dsc_tx_even_rm = 8937696 4 7
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_0.buf_dsc_tx_odd_rm = 8937696 8 11
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_0.buf_pld_big5_0_rm = 8937696 12 15
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_0.buf_pld_big5_3_rm = 8937696 16 19
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_0.buf_pld_big8_1_rm = 8937696 20 23
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_0.buf_pld_big8_2_rm = 8937696 24 27
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_0.buf_pld_sml_rx_rm = 8937696 28 31
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_1.buf_pld_sml_tx_rm = 8937700 0 3
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_1.buf_qh_rx_rm = 8937700 4 7
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_1.buf_qh_tx_rm = 8937700 8 11
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_1.mkmn_rm = 8937700 12 15
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_1.mpmc_a_rm = 8937700 16 19
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_1.mpmc_b_rm = 8937700 20 23
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_1.mpmc_rt_a_rm = 8937700 24 27
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_1.mpmc_rt_b_rm = 8937700 28 31
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_2.mrp_a_rm = 8937704 0 3
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_2.mrp_b_rm = 8937704 4 7
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_2.msxd_dccm0_rm = 8937704 8 11
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_2.msxd_dccm1_rm = 8937704 12 15
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_2.msxd_iccm0_rm = 8937704 16 19
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_2.msxd_iccm1_rm = 8937704 20 23
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_2.msxd_iccm2_rm = 8937704 24 27
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_2.msxd_iccm3_rm = 8937704 28 31
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_3.prp_fw_a_rm = 8937708 0 3
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_3.prp_fw_b_rm = 8937708 4 7
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_3.prp_io_a_rm = 8937708 8 11
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_3.prp_io_b_rm = 8937708 12 15
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_3.prp_sw_a_rm = 8937708 16 19
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_3.prp_sw_b_rm = 8937708 20 23
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_3.prs_buff_a_rm = 8937708 24 27
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_3.prs_buff_b_rm = 8937708 28 31
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_4.prs_core_rm = 8937712 0 3
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_4.prs_type_rm = 8937712 4 7
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_4.bap_rx_mac0_rm = 8937712 8 11
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_4.bap_rx_mac1_rm = 8937712 12 15
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_4.bap_rx_mac2_rm = 8937712 16 19
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_4.bap_tx_qh_rm = 8937712 20 23
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_4.mcnt_rx_dest_rm = 8937712 24 27
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_4.mcnt_rx_q_rm = 8937712 28 31
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_5.mcnt_rx_tot_rm = 8937716 0 3
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_5.mcnt_tx_dest_rm = 8937716 4 7
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_5.mcnt_tx_q_rm = 8937716 8 11
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_5.mcnt_tx_tot_rm = 8937716 12 15
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_5.mdec_a_rm = 8937716 16 19
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_5.mdec_b_rm = 8937716 20 23
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_5.mtx_a_rm = 8937716 24 27
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MEM_TEST_CTRL_5.mtx_b_rm = 8937716 28 31
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MAC_RGF_MAC_MEM_TEST_CTRL_6.menc_a_rm = 8937720 0 3
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MAC_RGF_MAC_MEM_TEST_CTRL_6.menc_b_rm = 8937720 4 7
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MAC_RGF_MAC_MEM_TEST_CTRL_6.msxd_sp_rm = 8937720 8 11
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MAC_RGF_MAC_MEM_TEST_CTRL_6.mtp_a_rm = 8937720 12 15
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MAC_RGF_MAC_MEM_TEST_CTRL_6.mtp_b_rm = 8937720 16 19
MAC_RGF.MAC_MEM_TEST_CTRL.MAC_MAC_RGF_MAC_MEM_TEST_CTRL_6.reserved.2468 = 8937720 20 31
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0 = 8937724 0 31
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1 = 8937728 0 31
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2 = 8937732 0 31
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3 = 8937736 0 31
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4 = 8937740 0 31
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5 = 8937744 0 31
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_dsc_rx_ls = 8937724 0 0
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_dsc_rx_ds = 8937724 1 1
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_dsc_rx_sd = 8937724 2 2
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.reserved.2469 = 8937724 3 3
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_dsc_tx_even_ls = 8937724 4 4
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_dsc_tx_even_ds = 8937724 5 5
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_dsc_tx_even_sd = 8937724 6 6
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.reserved.2470 = 8937724 7 7
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_dsc_tx_odd_ls = 8937724 8 8
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_dsc_tx_odd_ds = 8937724 9 9
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_dsc_tx_odd_sd = 8937724 10 10
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.reserved.2471 = 8937724 11 11
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_pld_big5_0_ls = 8937724 12 12
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_pld_big5_0_ds = 8937724 13 13
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_pld_big5_0_sd = 8937724 14 14
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.reserved.2472 = 8937724 15 15
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_pld_big5_3_ls = 8937724 16 16
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_pld_big5_3_ds = 8937724 17 17
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_pld_big5_3_sd = 8937724 18 18
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.reserved.2473 = 8937724 19 19
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_pld_big8_1_ls = 8937724 20 20
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_pld_big8_1_ds = 8937724 21 21
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_pld_big8_1_sd = 8937724 22 22
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.reserved.2474 = 8937724 23 23
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_pld_big8_2_ls = 8937724 24 24
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_pld_big8_2_ds = 8937724 25 25
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.buf_pld_big8_2_sd = 8937724 26 26
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_0.reserved.2475 = 8937724 27 31
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.buf_pld_sml_rx_ls = 8937728 0 0
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.buf_pld_sml_rx_ds = 8937728 1 1
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.buf_pld_sml_rx_sd = 8937728 2 2
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.reserved.2476 = 8937728 3 3
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.buf_pld_sml_tx_ls = 8937728 4 4
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.buf_pld_sml_tx_ds = 8937728 5 5
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.buf_pld_sml_tx_sd = 8937728 6 6
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.reserved.2477 = 8937728 7 7
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.buf_qh_rx_ls = 8937728 8 8
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.buf_qh_rx_ds = 8937728 9 9
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.buf_qh_rx_sd = 8937728 10 10
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.reserved.2478 = 8937728 11 11
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.buf_qh_tx_ls = 8937728 12 12
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.buf_qh_tx_ds = 8937728 13 13
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.buf_qh_tx_sd = 8937728 14 14
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.reserved.2479 = 8937728 15 15
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.mkmn_ls = 8937728 16 16
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.mkmn_ds = 8937728 17 17
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.mkmn_sd = 8937728 18 18
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.reserved.2480 = 8937728 19 19
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.mpmc_ls = 8937728 20 20
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.mpmc_ds = 8937728 21 21
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.mpmc_sd = 8937728 22 22
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.reserved.2481 = 8937728 23 23
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.mpmc_rt_ls = 8937728 24 24
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.mpmc_rt_ds = 8937728 25 25
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.mpmc_rt_sd = 8937728 26 26
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.reserved.2482 = 8937728 27 27
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.mrp_ls = 8937728 28 28
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.mrp_ds = 8937728 29 29
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.mrp_sd = 8937728 30 30
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_1.reserved.2483 = 8937728 31 31
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.msxd_sp_ls = 8937732 0 0
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.msxd_sp_ds = 8937732 1 1
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.msxd_sp_sd = 8937732 2 2
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.reserved.2484 = 8937732 3 3
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.mtp_ls = 8937732 4 4
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.mtp_ds = 8937732 5 5
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.mtp_sd = 8937732 6 6
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.reserved.2485 = 8937732 7 7
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.prp_fw_ls = 8937732 8 8
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.prp_fw_ds = 8937732 9 9
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.prp_fw_sd = 8937732 10 10
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.reserved.2486 = 8937732 11 11
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.prp_io_ls = 8937732 12 12
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.prp_io_ds = 8937732 13 13
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.prp_io_sd = 8937732 14 14
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.reserved.2487 = 8937732 15 15
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.prp_sw_ls = 8937732 16 16
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.prp_sw_ds = 8937732 17 17
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.prp_sw_sd = 8937732 18 18
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_2.reserved.2488 = 8937732 19 31
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.prs_buff_ls = 8937736 0 0
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.prs_buff_ds = 8937736 1 1
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.prs_buff_sd = 8937736 2 2
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.reserved.2489 = 8937736 3 3
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.prs_core_ls = 8937736 4 4
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.prs_core_ds = 8937736 5 5
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.prs_core_sd = 8937736 6 6
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.reserved.2490 = 8937736 7 7
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.prs_type_ls = 8937736 8 8
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.prs_type_ds = 8937736 9 9
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.prs_type_sd = 8937736 10 10
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.reserved.2491 = 8937736 11 11
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.bap_rx_mac0_ls = 8937736 12 12
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.bap_rx_mac0_ds = 8937736 13 13
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.bap_rx_mac0_sd = 8937736 14 14
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.reserved.2492 = 8937736 15 15
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.bap_rx_mac1_ls = 8937736 16 16
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.bap_rx_mac1_ds = 8937736 17 17
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.bap_rx_mac1_sd = 8937736 18 18
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.reserved.2493 = 8937736 19 19
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.bap_rx_mac2_ls = 8937736 20 20
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.bap_rx_mac2_ds = 8937736 21 21
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.bap_rx_mac2_sd = 8937736 22 22
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.reserved.2494 = 8937736 23 23
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.bap_tx_qh_ls = 8937736 24 24
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.bap_tx_qh_ds = 8937736 25 25
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.bap_tx_qh_sd = 8937736 26 26
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.reserved.2495 = 8937736 27 27
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.mcnt_rx_dest_ls = 8937736 28 28
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.mcnt_rx_dest_ds = 8937736 29 29
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.mcnt_rx_dest_sd = 8937736 30 30
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_3.reserved.2496 = 8937736 31 31
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mcnt_rx_q_ls = 8937740 0 0
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mcnt_rx_q_ds = 8937740 1 1
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mcnt_rx_q_sd = 8937740 2 2
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.reserved.2497 = 8937740 3 3
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mcnt_rx_tot_ls = 8937740 4 4
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mcnt_rx_tot_ds = 8937740 5 5
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mcnt_rx_tot_sd = 8937740 6 6
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.reserved.2498 = 8937740 7 7
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mcnt_tx_dest_ls = 8937740 8 8
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mcnt_tx_dest_ds = 8937740 9 9
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mcnt_tx_dest_sd = 8937740 10 10
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.reserved.2499 = 8937740 11 11
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mcnt_tx_q_ls = 8937740 12 12
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mcnt_tx_q_ds = 8937740 13 13
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mcnt_tx_q_sd = 8937740 14 14
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.reserved.2500 = 8937740 15 15
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mcnt_tx_tot_ls = 8937740 16 16
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mcnt_tx_tot_ds = 8937740 17 17
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mcnt_tx_tot_sd = 8937740 18 18
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.reserved.2501 = 8937740 19 19
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mdec_ls = 8937740 20 20
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mdec_ds = 8937740 21 21
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mdec_sd = 8937740 22 22
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.reserved.2502 = 8937740 23 23
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mtx_ls = 8937740 24 24
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mtx_ds = 8937740 25 25
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.mtx_sd = 8937740 26 26
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.reserved.2503 = 8937740 27 27
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.menc_ls = 8937740 28 28
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.menc_ds = 8937740 29 29
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.menc_sd = 8937740 30 30
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MEM_PD_CTRL_4.reserved.2504 = 8937740 31 31
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.msxd_dccm0_ls = 8937744 0 0
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.msxd_dccm0_ds = 8937744 1 1
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.msxd_dccm0_sd = 8937744 2 2
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.reserved.2505 = 8937744 3 3
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.msxd_dccm1_ls = 8937744 4 4
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.msxd_dccm1_ds = 8937744 5 5
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.msxd_dccm1_sd = 8937744 6 6
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.reserved.2506 = 8937744 7 7
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.msxd_iccm0_ls = 8937744 8 8
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.msxd_iccm0_ds = 8937744 9 9
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.msxd_iccm0_sd = 8937744 10 10
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.reserved.2507 = 8937744 11 11
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.msxd_iccm1_ls = 8937744 12 12
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.msxd_iccm1_ds = 8937744 13 13
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.msxd_iccm1_sd = 8937744 14 14
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.reserved.2508 = 8937744 15 15
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.msxd_iccm2_ls = 8937744 16 16
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.msxd_iccm2_ds = 8937744 17 17
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.msxd_iccm2_sd = 8937744 18 18
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.reserved.2509 = 8937744 19 19
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.msxd_iccm3_ls = 8937744 20 20
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.msxd_iccm3_ds = 8937744 21 21
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.msxd_iccm3_sd = 8937744 22 22
MAC_RGF.MAC_MEM_PD_CTRL.MAC_MAC_RGF_MAC_MEM_PD_CTRL_5.reserved.2510 = 8937744 23 31
MAC_RGF.DIRECT_IF.MAC_MAC_RGF_DIRECT_IF_0 = 8937748 0 31
MAC_RGF.DIRECT_IF.MAC_MAC_RGF_DIRECT_IF_1 = 8937752 0 31
MAC_RGF.DIRECT_IF.MAC_MAC_RGF_DIRECT_IF_2 = 8937756 0 31
MAC_RGF.DIRECT_IF.MAC_MAC_RGF_DIRECT_IF_3 = 8937760 0 31
MAC_RGF.DIRECT_IF.MAC_MAC_RGF_DIRECT_IF_0.direct_if_base1 = 8937748 0 23
MAC_RGF.DIRECT_IF.MAC_MAC_RGF_DIRECT_IF_0.reserved.2511 = 8937748 24 31
MAC_RGF.DIRECT_IF.MAC_MAC_RGF_DIRECT_IF_1.direct_if_upper1 = 8937752 0 23
MAC_RGF.DIRECT_IF.MAC_MAC_RGF_DIRECT_IF_1.reserved.2512 = 8937752 24 31
MAC_RGF.DIRECT_IF.MAC_MAC_RGF_DIRECT_IF_2.direct_if_base2 = 8937756 0 23
MAC_RGF.DIRECT_IF.MAC_MAC_RGF_DIRECT_IF_2.reserved.2513 = 8937756 24 31
MAC_RGF.DIRECT_IF.MAC_MAC_RGF_DIRECT_IF_3.direct_if_upper2 = 8937760 0 23
MAC_RGF.DIRECT_IF.MAC_MAC_RGF_DIRECT_IF_3.reserved.2514 = 8937760 24 31
MAC_RGF.PMC_MEM.PMC_FREE_RUN_CTRL = 8937764 0 63
MAC_RGF.PMC_MEM.INDR_ACC_TABLE = 8937772 0 255
MAC_RGF.PMC_MEM.PMC_FREE_RUN_CTRL.MAC_MAC_RGF_PMC_MEM_PMC_FREE_RUN_CTRL_0 = 8937764 0 31
MAC_RGF.PMC_MEM.PMC_FREE_RUN_CTRL.MAC_MAC_RGF_PMC_MEM_PMC_FREE_RUN_CTRL_1 = 8937768 0 31
MAC_RGF.PMC_MEM.PMC_FREE_RUN_CTRL.MAC_MAC_RGF_PMC_MEM_PMC_FREE_RUN_CTRL_0.clear_free_run = 8937764 0 0
MAC_RGF.PMC_MEM.PMC_FREE_RUN_CTRL.MAC_MAC_RGF_PMC_MEM_PMC_FREE_RUN_CTRL_0.reserved.2515 = 8937764 1 31
MAC_RGF.PMC_MEM.PMC_FREE_RUN_CTRL.MAC_MAC_RGF_PMC_MEM_PMC_FREE_RUN_CTRL_1.curr_mem_wr_ptr = 8937768 0 8
MAC_RGF.PMC_MEM.PMC_FREE_RUN_CTRL.MAC_MAC_RGF_PMC_MEM_PMC_FREE_RUN_CTRL_1.reserved.2516 = 8937768 9 15
MAC_RGF.PMC_MEM.PMC_FREE_RUN_CTRL.MAC_MAC_RGF_PMC_MEM_PMC_FREE_RUN_CTRL_1.wrap_ind = 8937768 16 16
MAC_RGF.PMC_MEM.PMC_FREE_RUN_CTRL.MAC_MAC_RGF_PMC_MEM_PMC_FREE_RUN_CTRL_1.reserved.2517 = 8937768 17 31
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.STAT_CTL = 8937772 0 31
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.OPCODE_LEN = 8937776 0 31
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.ADDRESS = 8937780 0 31
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.INDR_DATA_0 = 8937784 0 31
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.INDR_DATA_1 = 8937788 0 31
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.INDR_DATA_2 = 8937792 0 31
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.INDR_DATA_3 = 8937796 0 31
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.INDR_DATA_4 = 8937800 0 31
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.STAT_CTL.status = 8937772 0 7
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.STAT_CTL.reserved.2518 = 8937772 8 28
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.STAT_CTL.busy = 8937772 29 29
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.STAT_CTL.go = 8937772 30 30
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.STAT_CTL.lock = 8937772 31 31
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.OPCODE_LEN.be_length = 8937776 0 15
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.OPCODE_LEN.opcode = 8937776 16 30
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.OPCODE_LEN.wr = 8937776 31 31
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.ADDRESS.address = 8937780 0 31
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.INDR_DATA_0.data_0 = 8937784 0 31
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.INDR_DATA_1.data_1 = 8937788 0 31
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.INDR_DATA_2.data_2 = 8937792 0 31
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.INDR_DATA_3.data_3 = 8937796 0 31
MAC_RGF.PMC_MEM.INDR_ACC_TABLE.INDR_DATA_4.data_4 = 8937800 0 31
MAC_RGF.COMPT_CFG.MAC_MAC_RGF_COMPT_CFG_0 = 8937804 0 31
MAC_RGF.COMPT_CFG.MAC_MAC_RGF_COMPT_CFG_0.mn_sxd_en = 8937804 0 0
MAC_RGF.COMPT_CFG.MAC_MAC_RGF_COMPT_CFG_0.mn_mtp_en = 8937804 1 1
MAC_RGF.COMPT_CFG.MAC_MAC_RGF_COMPT_CFG_0.mn_prp_en = 8937804 2 2
MAC_RGF.COMPT_CFG.MAC_MAC_RGF_COMPT_CFG_0.mn_prs_en = 8937804 3 3
MAC_RGF.COMPT_CFG.MAC_MAC_RGF_COMPT_CFG_0.mn_ptp_en = 8937804 4 4
MAC_RGF.COMPT_CFG.MAC_MAC_RGF_COMPT_CFG_0.reserved.2519 = 8937804 5 31
MAC_RGF.EXT_DIRECT_IF.MAC_MAC_RGF_EXT_DIRECT_IF_0 = 8937808 0 31
MAC_RGF.EXT_DIRECT_IF.MAC_MAC_RGF_EXT_DIRECT_IF_1 = 8937812 0 31
MAC_RGF.EXT_DIRECT_IF.MAC_MAC_RGF_EXT_DIRECT_IF_0.direct_if_base3 = 8937808 0 23
MAC_RGF.EXT_DIRECT_IF.MAC_MAC_RGF_EXT_DIRECT_IF_0.reserved.2520 = 8937808 24 31
MAC_RGF.EXT_DIRECT_IF.MAC_MAC_RGF_EXT_DIRECT_IF_1.direct_if_upper3 = 8937812 0 23
MAC_RGF.EXT_DIRECT_IF.MAC_MAC_RGF_EXT_DIRECT_IF_1.reserved.2521 = 8937812 24 31
MAC_RGF.PRS.CTRL = 8937984 0 95
MAC_RGF.PRS.PRS_ICR = 8937996 0 223
MAC_RGF.PRS.DBG = 8938024 0 319
MAC_RGF.PRS.CORE = 8938064 0 447
MAC_RGF.PRS.TYPE = 8938120 0 191
MAC_RGF.PRS.CTRL.MAC_PRS_CTRL_0 = 8937984 0 31
MAC_RGF.PRS.CTRL.MAC_MAC_RGF_PRS_CTRL_1 = 8937988 0 31
MAC_RGF.PRS.CTRL.MAC_MAC_RGF_PRS_CTRL_2 = 8937992 0 31
MAC_RGF.PRS.CTRL.MAC_PRS_CTRL_0.dag_block_rx = 8937984 0 0
MAC_RGF.PRS.CTRL.MAC_PRS_CTRL_0.dag_crc8_ignore = 8937984 1 1
MAC_RGF.PRS.CTRL.MAC_PRS_CTRL_0.dag_min_ppdu_size = 8937984 2 6
MAC_RGF.PRS.CTRL.MAC_PRS_CTRL_0.reserved.2523 = 8937984 7 7
MAC_RGF.PRS.CTRL.MAC_PRS_CTRL_0.rx_debug_mode = 8937984 8 8
MAC_RGF.PRS.CTRL.MAC_PRS_CTRL_0.native_disable = 8937984 9 9
MAC_RGF.PRS.CTRL.MAC_PRS_CTRL_0.accept_phyinfo_any = 8937984 10 10
MAC_RGF.PRS.CTRL.MAC_PRS_CTRL_0.filter_dbg_any = 8937984 11 11
MAC_RGF.PRS.CTRL.MAC_PRS_CTRL_0.prs_reset_on_sop_en = 8937984 12 12
MAC_RGF.PRS.CTRL.MAC_PRS_CTRL_0.block_dec_on_addr2_miss = 8937984 13 13
MAC_RGF.PRS.CTRL.MAC_PRS_CTRL_0.reserved.2524 = 8937984 14 15
MAC_RGF.PRS.CTRL.MAC_PRS_CTRL_0.pmc_post_dec_mode = 8937984 16 16
MAC_RGF.PRS.CTRL.MAC_PRS_CTRL_0.reserved.2525 = 8937984 17 17
MAC_RGF.PRS.CTRL.MAC_PRS_CTRL_0.cg_dis_delay = 8937984 18 23
MAC_RGF.PRS.CTRL.MAC_PRS_CTRL_0.pmc_rx_frame_to_eof_dly = 8937984 24 31
MAC_RGF.PRS.CTRL.MAC_MAC_RGF_PRS_CTRL_1.announce_categ = 8937988 0 7
MAC_RGF.PRS.CTRL.MAC_MAC_RGF_PRS_CTRL_1.announce_action = 8937988 8 15
MAC_RGF.PRS.CTRL.MAC_MAC_RGF_PRS_CTRL_1.ctrl_ext_subtype = 8937988 16 19
MAC_RGF.PRS.CTRL.MAC_MAC_RGF_PRS_CTRL_1.reserved.2526 = 8937988 20 31
MAC_RGF.PRS.CTRL.MAC_MAC_RGF_PRS_CTRL_2.type_pipe_sel = 8937992 0 1
MAC_RGF.PRS.CTRL.MAC_MAC_RGF_PRS_CTRL_2.reserved.2527 = 8937992 2 3
MAC_RGF.PRS.CTRL.MAC_MAC_RGF_PRS_CTRL_2.prs_buff_clr = 8937992 4 4
MAC_RGF.PRS.CTRL.MAC_MAC_RGF_PRS_CTRL_2.reserved.2528 = 8937992 5 23
MAC_RGF.PRS.CTRL.MAC_MAC_RGF_PRS_CTRL_2.spare_def0 = 8937992 24 27
MAC_RGF.PRS.CTRL.MAC_MAC_RGF_PRS_CTRL_2.spare_def1 = 8937992 28 31
MAC_RGF.PRS.PRS_ICR.ICC = 8937996 0 31
MAC_RGF.PRS.PRS_ICR.ICR = 8938000 0 31
MAC_RGF.PRS.PRS_ICR.ICM = 8938004 0 31
MAC_RGF.PRS.PRS_ICR.ICS = 8938008 0 31
MAC_RGF.PRS.PRS_ICR.IMV = 8938012 0 31
MAC_RGF.PRS.PRS_ICR.IMS = 8938016 0 31
MAC_RGF.PRS.PRS_ICR.IMC = 8938020 0 31
MAC_RGF.PRS.PRS_ICR.ICC.int0_mode = 8937996 0 0
MAC_RGF.PRS.PRS_ICR.ICC.int1_mode = 8937996 1 1
MAC_RGF.PRS.PRS_ICR.ICC.int2_mode = 8937996 2 2
MAC_RGF.PRS.PRS_ICR.ICC.int3_mode = 8937996 3 3
MAC_RGF.PRS.PRS_ICR.ICC.int4_mode = 8937996 4 4
MAC_RGF.PRS.PRS_ICR.ICC.int5_mode = 8937996 5 5
MAC_RGF.PRS.PRS_ICR.ICC.int6_mode = 8937996 6 6
MAC_RGF.PRS.PRS_ICR.ICC.int7_mode = 8937996 7 7
MAC_RGF.PRS.PRS_ICR.ICC.int8_mode = 8937996 8 8
MAC_RGF.PRS.PRS_ICR.ICC.int9_mode = 8937996 9 9
MAC_RGF.PRS.PRS_ICR.ICC.int10_mode = 8937996 10 10
MAC_RGF.PRS.PRS_ICR.ICC.int11_mode = 8937996 11 11
MAC_RGF.PRS.PRS_ICR.ICC.int12_mode = 8937996 12 12
MAC_RGF.PRS.PRS_ICR.ICC.int13_mode = 8937996 13 13
MAC_RGF.PRS.PRS_ICR.ICC.int14_mode = 8937996 14 14
MAC_RGF.PRS.PRS_ICR.ICC.int15_mode = 8937996 15 15
MAC_RGF.PRS.PRS_ICR.ICC.reserved.2529 = 8937996 16 31
MAC_RGF.PRS.PRS_ICR.ICR.dec_cmd_buff_roe_err = 8938000 0 0
MAC_RGF.PRS.PRS_ICR.ICR.dec_cmd_buff_wof_err = 8938000 1 1
MAC_RGF.PRS.PRS_ICR.ICR.dec_fifo_roe_err = 8938000 2 2
MAC_RGF.PRS.PRS_ICR.ICR.dec_fifo_wof_err = 8938000 3 3
MAC_RGF.PRS.PRS_ICR.ICR.prs_bap_upd_buff_roe_err = 8938000 4 4
MAC_RGF.PRS.PRS_ICR.ICR.prs_bap_upd_buff_wof_err = 8938000 5 5
MAC_RGF.PRS.PRS_ICR.ICR.prs_sxd_upd_buff_roe_err = 8938000 6 6
MAC_RGF.PRS.PRS_ICR.ICR.prs_sxd_upd_buff_wof_err = 8938000 7 7
MAC_RGF.PRS.PRS_ICR.ICR.prs_buff_roe_err = 8938000 8 8
MAC_RGF.PRS.PRS_ICR.ICR.prs_buff_wof_err = 8938000 9 9
MAC_RGF.PRS.PRS_ICR.ICR.prs_ppdu_undersize_err = 8938000 10 10
MAC_RGF.PRS.PRS_ICR.ICR.prs_ppdu_oversize_err = 8938000 11 11
MAC_RGF.PRS.PRS_ICR.ICR.prs_delim_len_err = 8938000 12 12
MAC_RGF.PRS.PRS_ICR.ICR.prs_empty_parts_mpdu_err = 8938000 13 13
MAC_RGF.PRS.PRS_ICR.ICR.mac_phy_rx_crc_err = 8938000 14 14
MAC_RGF.PRS.PRS_ICR.ICR.dag_not_all_data_at_ppdu_eop_err = 8938000 15 15
MAC_RGF.PRS.PRS_ICR.ICR.reserved.2530 = 8938000 16 31
MAC_RGF.PRS.PRS_ICR.ICM.int0_masked = 8938004 0 0
MAC_RGF.PRS.PRS_ICR.ICM.int1_masked = 8938004 1 1
MAC_RGF.PRS.PRS_ICR.ICM.int2_masked = 8938004 2 2
MAC_RGF.PRS.PRS_ICR.ICM.int3_masked = 8938004 3 3
MAC_RGF.PRS.PRS_ICR.ICM.int4_masked = 8938004 4 4
MAC_RGF.PRS.PRS_ICR.ICM.int5_masked = 8938004 5 5
MAC_RGF.PRS.PRS_ICR.ICM.int6_masked = 8938004 6 6
MAC_RGF.PRS.PRS_ICR.ICM.int7_masked = 8938004 7 7
MAC_RGF.PRS.PRS_ICR.ICM.int8_masked = 8938004 8 8
MAC_RGF.PRS.PRS_ICR.ICM.int9_masked = 8938004 9 9
MAC_RGF.PRS.PRS_ICR.ICM.int10_masked = 8938004 10 10
MAC_RGF.PRS.PRS_ICR.ICM.int11_masked = 8938004 11 11
MAC_RGF.PRS.PRS_ICR.ICM.int12_masked = 8938004 12 12
MAC_RGF.PRS.PRS_ICR.ICM.int13_masked = 8938004 13 13
MAC_RGF.PRS.PRS_ICR.ICM.int14_masked = 8938004 14 14
MAC_RGF.PRS.PRS_ICR.ICM.int15_masked = 8938004 15 15
MAC_RGF.PRS.PRS_ICR.ICM.reserved.2531 = 8938004 16 31
MAC_RGF.PRS.PRS_ICR.ICS.int_set0 = 8938008 0 0
MAC_RGF.PRS.PRS_ICR.ICS.int_set1 = 8938008 1 1
MAC_RGF.PRS.PRS_ICR.ICS.int_set2 = 8938008 2 2
MAC_RGF.PRS.PRS_ICR.ICS.int_set3 = 8938008 3 3
MAC_RGF.PRS.PRS_ICR.ICS.int_set4 = 8938008 4 4
MAC_RGF.PRS.PRS_ICR.ICS.int_set5 = 8938008 5 5
MAC_RGF.PRS.PRS_ICR.ICS.int_set6 = 8938008 6 6
MAC_RGF.PRS.PRS_ICR.ICS.int_set7 = 8938008 7 7
MAC_RGF.PRS.PRS_ICR.ICS.int_set8 = 8938008 8 8
MAC_RGF.PRS.PRS_ICR.ICS.int_set9 = 8938008 9 9
MAC_RGF.PRS.PRS_ICR.ICS.int_set10 = 8938008 10 10
MAC_RGF.PRS.PRS_ICR.ICS.int_set11 = 8938008 11 11
MAC_RGF.PRS.PRS_ICR.ICS.int_set12 = 8938008 12 12
MAC_RGF.PRS.PRS_ICR.ICS.int_set13 = 8938008 13 13
MAC_RGF.PRS.PRS_ICR.ICS.int_set14 = 8938008 14 14
MAC_RGF.PRS.PRS_ICR.ICS.int_set15 = 8938008 15 15
MAC_RGF.PRS.PRS_ICR.ICS.reserved.2532 = 8938008 16 31
MAC_RGF.PRS.PRS_ICR.IMV.mask0 = 8938012 0 0
MAC_RGF.PRS.PRS_ICR.IMV.mask1 = 8938012 1 1
MAC_RGF.PRS.PRS_ICR.IMV.mask2 = 8938012 2 2
MAC_RGF.PRS.PRS_ICR.IMV.mask3 = 8938012 3 3
MAC_RGF.PRS.PRS_ICR.IMV.mask4 = 8938012 4 4
MAC_RGF.PRS.PRS_ICR.IMV.mask5 = 8938012 5 5
MAC_RGF.PRS.PRS_ICR.IMV.mask6 = 8938012 6 6
MAC_RGF.PRS.PRS_ICR.IMV.mask7 = 8938012 7 7
MAC_RGF.PRS.PRS_ICR.IMV.mask8 = 8938012 8 8
MAC_RGF.PRS.PRS_ICR.IMV.mask9 = 8938012 9 9
MAC_RGF.PRS.PRS_ICR.IMV.mask10 = 8938012 10 10
MAC_RGF.PRS.PRS_ICR.IMV.mask11 = 8938012 11 11
MAC_RGF.PRS.PRS_ICR.IMV.mask12 = 8938012 12 12
MAC_RGF.PRS.PRS_ICR.IMV.mask13 = 8938012 13 13
MAC_RGF.PRS.PRS_ICR.IMV.mask14 = 8938012 14 14
MAC_RGF.PRS.PRS_ICR.IMV.mask15 = 8938012 15 15
MAC_RGF.PRS.PRS_ICR.IMV.reserved.2533 = 8938012 16 31
MAC_RGF.PRS.PRS_ICR.IMS.mask_set0 = 8938016 0 0
MAC_RGF.PRS.PRS_ICR.IMS.mask_set1 = 8938016 1 1
MAC_RGF.PRS.PRS_ICR.IMS.mask_set2 = 8938016 2 2
MAC_RGF.PRS.PRS_ICR.IMS.mask_set3 = 8938016 3 3
MAC_RGF.PRS.PRS_ICR.IMS.mask_set4 = 8938016 4 4
MAC_RGF.PRS.PRS_ICR.IMS.mask_set5 = 8938016 5 5
MAC_RGF.PRS.PRS_ICR.IMS.mask_set6 = 8938016 6 6
MAC_RGF.PRS.PRS_ICR.IMS.mask_set7 = 8938016 7 7
MAC_RGF.PRS.PRS_ICR.IMS.mask_set8 = 8938016 8 8
MAC_RGF.PRS.PRS_ICR.IMS.mask_set9 = 8938016 9 9
MAC_RGF.PRS.PRS_ICR.IMS.mask_set10 = 8938016 10 10
MAC_RGF.PRS.PRS_ICR.IMS.mask_set11 = 8938016 11 11
MAC_RGF.PRS.PRS_ICR.IMS.mask_set12 = 8938016 12 12
MAC_RGF.PRS.PRS_ICR.IMS.mask_set13 = 8938016 13 13
MAC_RGF.PRS.PRS_ICR.IMS.mask_set14 = 8938016 14 14
MAC_RGF.PRS.PRS_ICR.IMS.mask_set15 = 8938016 15 15
MAC_RGF.PRS.PRS_ICR.IMS.reserved.2534 = 8938016 16 31
MAC_RGF.PRS.PRS_ICR.IMC.mask_clr0 = 8938020 0 0
MAC_RGF.PRS.PRS_ICR.IMC.mask_clr1 = 8938020 1 1
MAC_RGF.PRS.PRS_ICR.IMC.mask_clr2 = 8938020 2 2
MAC_RGF.PRS.PRS_ICR.IMC.mask_clr3 = 8938020 3 3
MAC_RGF.PRS.PRS_ICR.IMC.mask_clr4 = 8938020 4 4
MAC_RGF.PRS.PRS_ICR.IMC.mask_clr5 = 8938020 5 5
MAC_RGF.PRS.PRS_ICR.IMC.mask_clr6 = 8938020 6 6
MAC_RGF.PRS.PRS_ICR.IMC.mask_clr7 = 8938020 7 7
MAC_RGF.PRS.PRS_ICR.IMC.mask_clr8 = 8938020 8 8
MAC_RGF.PRS.PRS_ICR.IMC.mask_clr9 = 8938020 9 9
MAC_RGF.PRS.PRS_ICR.IMC.mask_clr10 = 8938020 10 10
MAC_RGF.PRS.PRS_ICR.IMC.mask_clr11 = 8938020 11 11
MAC_RGF.PRS.PRS_ICR.IMC.mask_clr12 = 8938020 12 12
MAC_RGF.PRS.PRS_ICR.IMC.mask_clr13 = 8938020 13 13
MAC_RGF.PRS.PRS_ICR.IMC.mask_clr14 = 8938020 14 14
MAC_RGF.PRS.PRS_ICR.IMC.mask_clr15 = 8938020 15 15
MAC_RGF.PRS.PRS_ICR.IMC.reserved.2535 = 8938020 16 31
MAC_RGF.PRS.DBG.CNTS = 8938024 0 159
MAC_RGF.PRS.DBG.FSM_BUFF = 8938044 0 31
MAC_RGF.PRS.DBG.FSM_SPLIT_FLD = 8938048 0 31
MAC_RGF.PRS.DBG.FILTER_DBG = 8938052 0 95
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_0 = 8938024 0 31
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_1 = 8938028 0 31
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_2 = 8938032 0 31
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_3 = 8938036 0 31
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_4 = 8938040 0 31
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_0.cnt_hdr_ok_crc_ok_typ0 = 8938024 0 5
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_0.reserved.2536 = 8938024 6 7
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_0.cnt_hdr_ok_crc_ok_typ1 = 8938024 8 13
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_0.reserved.2537 = 8938024 14 15
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_0.debug_cnt0_event_sel = 8938024 16 18
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_0.reserved.2538 = 8938024 19 19
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_0.debug_cnt1_event_sel = 8938024 20 22
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_0.reserved.2539 = 8938024 23 23
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_0.debug_cnt_clr = 8938024 24 24
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_0.reserved.2540 = 8938024 25 31
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_1.debug_cnt0 = 8938028 0 31
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_2.debug_cnt1 = 8938032 0 31
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_3.cnt_hdr_err_crc_ok_filter0 = 8938036 0 31
MAC_RGF.PRS.DBG.CNTS.MAC_MAC_RGF_PRS_DBG_CNTS_4.cnt_hdr_err_crc_ok_filter1 = 8938040 0 31
MAC_RGF.PRS.DBG.FSM_BUFF.MAC_MAC_RGF_PRS_DBG_FSM_BUFF_0 = 8938044 0 31
MAC_RGF.PRS.DBG.FSM_BUFF.MAC_MAC_RGF_PRS_DBG_FSM_BUFF_0.current_state = 8938044 0 3
MAC_RGF.PRS.DBG.FSM_BUFF.MAC_MAC_RGF_PRS_DBG_FSM_BUFF_0.reserved.2541 = 8938044 4 7
MAC_RGF.PRS.DBG.FSM_BUFF.MAC_MAC_RGF_PRS_DBG_FSM_BUFF_0.next_state_ovrd = 8938044 8 11
MAC_RGF.PRS.DBG.FSM_BUFF.MAC_MAC_RGF_PRS_DBG_FSM_BUFF_0.reserved.2542 = 8938044 12 15
MAC_RGF.PRS.DBG.FSM_BUFF.MAC_MAC_RGF_PRS_DBG_FSM_BUFF_0.fence_state = 8938044 16 19
MAC_RGF.PRS.DBG.FSM_BUFF.MAC_MAC_RGF_PRS_DBG_FSM_BUFF_0.reserved.2543 = 8938044 20 23
MAC_RGF.PRS.DBG.FSM_BUFF.MAC_MAC_RGF_PRS_DBG_FSM_BUFF_0.reserved.2544 = 8938044 24 28
MAC_RGF.PRS.DBG.FSM_BUFF.MAC_MAC_RGF_PRS_DBG_FSM_BUFF_0.fence_en = 8938044 29 29
MAC_RGF.PRS.DBG.FSM_BUFF.MAC_MAC_RGF_PRS_DBG_FSM_BUFF_0.wr_fsm_en = 8938044 30 30
MAC_RGF.PRS.DBG.FSM_BUFF.MAC_MAC_RGF_PRS_DBG_FSM_BUFF_0.rd_fsm_en = 8938044 31 31
MAC_RGF.PRS.DBG.FSM_SPLIT_FLD.MAC_MAC_RGF_PRS_DBG_FSM_SPLIT_FLD_0 = 8938048 0 31
MAC_RGF.PRS.DBG.FSM_SPLIT_FLD.MAC_MAC_RGF_PRS_DBG_FSM_SPLIT_FLD_0.current_state = 8938048 0 4
MAC_RGF.PRS.DBG.FSM_SPLIT_FLD.MAC_MAC_RGF_PRS_DBG_FSM_SPLIT_FLD_0.reserved.2545 = 8938048 5 7
MAC_RGF.PRS.DBG.FSM_SPLIT_FLD.MAC_MAC_RGF_PRS_DBG_FSM_SPLIT_FLD_0.next_state_ovrd = 8938048 8 12
MAC_RGF.PRS.DBG.FSM_SPLIT_FLD.MAC_MAC_RGF_PRS_DBG_FSM_SPLIT_FLD_0.reserved.2546 = 8938048 13 15
MAC_RGF.PRS.DBG.FSM_SPLIT_FLD.MAC_MAC_RGF_PRS_DBG_FSM_SPLIT_FLD_0.fence_state = 8938048 16 20
MAC_RGF.PRS.DBG.FSM_SPLIT_FLD.MAC_MAC_RGF_PRS_DBG_FSM_SPLIT_FLD_0.reserved.2547 = 8938048 21 23
MAC_RGF.PRS.DBG.FSM_SPLIT_FLD.MAC_MAC_RGF_PRS_DBG_FSM_SPLIT_FLD_0.reserved.2548 = 8938048 24 28
MAC_RGF.PRS.DBG.FSM_SPLIT_FLD.MAC_MAC_RGF_PRS_DBG_FSM_SPLIT_FLD_0.fence_en = 8938048 29 29
MAC_RGF.PRS.DBG.FSM_SPLIT_FLD.MAC_MAC_RGF_PRS_DBG_FSM_SPLIT_FLD_0.wr_fsm_en = 8938048 30 30
MAC_RGF.PRS.DBG.FSM_SPLIT_FLD.MAC_MAC_RGF_PRS_DBG_FSM_SPLIT_FLD_0.rd_fsm_en = 8938048 31 31
MAC_RGF.PRS.DBG.FILTER_DBG.MAC_MAC_RGF_PRS_DBG_FILTER_DBG_0 = 8938052 0 31
MAC_RGF.PRS.DBG.FILTER_DBG.MAC_MAC_RGF_PRS_DBG_FILTER_DBG_1 = 8938056 0 31
MAC_RGF.PRS.DBG.FILTER_DBG.MAC_MAC_RGF_PRS_DBG_FILTER_DBG_2 = 8938060 0 31
MAC_RGF.PRS.DBG.FILTER_DBG.MAC_MAC_RGF_PRS_DBG_FILTER_DBG_0.filter_dbg0_err_vec = 8938052 0 31
MAC_RGF.PRS.DBG.FILTER_DBG.MAC_MAC_RGF_PRS_DBG_FILTER_DBG_1.filter_dbg1_err_vec = 8938056 0 31
MAC_RGF.PRS.DBG.FILTER_DBG.MAC_MAC_RGF_PRS_DBG_FILTER_DBG_2.filter_dbg0_qid = 8938060 0 4
MAC_RGF.PRS.DBG.FILTER_DBG.MAC_MAC_RGF_PRS_DBG_FILTER_DBG_2.filter_dbg0_qid_mtch = 8938060 5 5
MAC_RGF.PRS.DBG.FILTER_DBG.MAC_MAC_RGF_PRS_DBG_FILTER_DBG_2.filter_dbg0_mask_sel = 8938060 6 7
MAC_RGF.PRS.DBG.FILTER_DBG.MAC_MAC_RGF_PRS_DBG_FILTER_DBG_2.filter_dbg0_type_idx = 8938060 8 13
MAC_RGF.PRS.DBG.FILTER_DBG.MAC_MAC_RGF_PRS_DBG_FILTER_DBG_2.filter_dbg0_type_mtch = 8938060 14 14
MAC_RGF.PRS.DBG.FILTER_DBG.MAC_MAC_RGF_PRS_DBG_FILTER_DBG_2.filter_dbg0_last = 8938060 15 15
MAC_RGF.PRS.DBG.FILTER_DBG.MAC_MAC_RGF_PRS_DBG_FILTER_DBG_2.filter_dbg1_qid = 8938060 16 20
MAC_RGF.PRS.DBG.FILTER_DBG.MAC_MAC_RGF_PRS_DBG_FILTER_DBG_2.filter_dbg1_qid_mtch = 8938060 21 21
MAC_RGF.PRS.DBG.FILTER_DBG.MAC_MAC_RGF_PRS_DBG_FILTER_DBG_2.filter_dbg1_mask_sel = 8938060 22 23
MAC_RGF.PRS.DBG.FILTER_DBG.MAC_MAC_RGF_PRS_DBG_FILTER_DBG_2.filter_dbg1_type_idx = 8938060 24 29
MAC_RGF.PRS.DBG.FILTER_DBG.MAC_MAC_RGF_PRS_DBG_FILTER_DBG_2.filter_dbg1_type_mtch = 8938060 30 30
MAC_RGF.PRS.DBG.FILTER_DBG.MAC_MAC_RGF_PRS_DBG_FILTER_DBG_2.filter_dbg1_last = 8938060 31 31
MAC_RGF.PRS.CORE.CTRL = 8938064 0 63
MAC_RGF.PRS.CORE.DEFAULT_REGS = 8938072 0 63
MAC_RGF.PRS.CORE.DECISION_REGS = 8938080 0 159
MAC_RGF.PRS.CORE.PRS_QID_INDR = 8938100 0 159
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0 = 8938064 0 31
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_1 = 8938068 0 31
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0.fc_version = 8938064 0 1
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0.version_check_en = 8938064 2 2
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0.frag_check_en = 8938064 3 3
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0.ba_ctrl_comp_val = 8938064 4 6
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0.ba_ctrl_comp_en = 8938064 7 7
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0.ba_ctrl_ext_comp_val = 8938064 8 10
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0.ba_ctrl_ext_comp_en = 8938064 11 11
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0.ba_ctrl_check_en = 8938064 12 12
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0.disable_mcast = 8938064 13 13
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0.qid_lu_addr1_bypass = 8938064 14 14
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0.reserved.2549 = 8938064 15 15
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0.sxd_upd_action_categ_en = 8938064 16 16
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0.no_addr3_chk_en = 8938064 17 17
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0.qos_null_chk_en = 8938064 18 18
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0.reserved.2550 = 8938064 19 19
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0.dont_chk_header_len_thr = 8938064 20 24
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0.reserved.2551 = 8938064 25 27
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_0.qos_null_subtype = 8938064 28 31
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_1.qos_ackpol_back = 8938068 0 3
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_1.qos_ackpol_immack = 8938068 4 7
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_1.qos_ackpol_noack = 8938068 8 11
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_1.qos_ackpol_ext = 8938068 12 15
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_1.qos_ackpol_bcast = 8938068 16 19
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_1.qos_ackpol_null = 8938068 20 23
MAC_RGF.PRS.CORE.CTRL.MAC_PRS_FILTER_CTRL_1.reserved.2552 = 8938068 24 31
MAC_RGF.PRS.CORE.DEFAULT_REGS.MAC_MAC_RGF_PRS_CORE_DEFAULT_REGS_4 = 8938072 0 31
MAC_RGF.PRS.CORE.DEFAULT_REGS.MAC_MAC_RGF_PRS_CORE_DEFAULT_REGS_1 = 8938076 0 31
MAC_RGF.PRS.CORE.DEFAULT_REGS.MAC_MAC_RGF_PRS_CORE_DEFAULT_REGS_4.debug_mode_qid = 8938072 0 4
MAC_RGF.PRS.CORE.DEFAULT_REGS.MAC_MAC_RGF_PRS_CORE_DEFAULT_REGS_4.reserved.2553 = 8938072 5 7
MAC_RGF.PRS.CORE.DEFAULT_REGS.MAC_MAC_RGF_PRS_CORE_DEFAULT_REGS_4.type_miss_qid = 8938072 8 12
MAC_RGF.PRS.CORE.DEFAULT_REGS.MAC_MAC_RGF_PRS_CORE_DEFAULT_REGS_4.reserved.2554 = 8938072 13 15
MAC_RGF.PRS.CORE.DEFAULT_REGS.MAC_MAC_RGF_PRS_CORE_DEFAULT_REGS_4.beacon_qid = 8938072 16 20
MAC_RGF.PRS.CORE.DEFAULT_REGS.MAC_MAC_RGF_PRS_CORE_DEFAULT_REGS_4.reserved.2555 = 8938072 21 23
MAC_RGF.PRS.CORE.DEFAULT_REGS.MAC_MAC_RGF_PRS_CORE_DEFAULT_REGS_4.qid_miss_qid = 8938072 24 28
MAC_RGF.PRS.CORE.DEFAULT_REGS.MAC_MAC_RGF_PRS_CORE_DEFAULT_REGS_4.reserved.2556 = 8938072 29 31
MAC_RGF.PRS.CORE.DEFAULT_REGS.MAC_MAC_RGF_PRS_CORE_DEFAULT_REGS_1.flt_drop_qid = 8938076 0 4
MAC_RGF.PRS.CORE.DEFAULT_REGS.MAC_MAC_RGF_PRS_CORE_DEFAULT_REGS_1.reserved.2557 = 8938076 5 31
MAC_RGF.PRS.CORE.DECISION_REGS.MAC_PRS_FILTER_DECISION_REGS_0 = 8938080 0 31
MAC_RGF.PRS.CORE.DECISION_REGS.MAC_PRS_FILTER_DECISION_REGS_1 = 8938084 0 31
MAC_RGF.PRS.CORE.DECISION_REGS.MAC_PRS_FILTER_DECISION_REGS_2 = 8938088 0 31
MAC_RGF.PRS.CORE.DECISION_REGS.MAC_PRS_FILTER_DECISION_REGS_3 = 8938092 0 31
MAC_RGF.PRS.CORE.DECISION_REGS.MAC_PRS_FILTER_DECISION_REGS_4 = 8938096 0 31
MAC_RGF.PRS.CORE.DECISION_REGS.MAC_PRS_FILTER_DECISION_REGS_0.decision_err_mask0 = 8938080 0 31
MAC_RGF.PRS.CORE.DECISION_REGS.MAC_PRS_FILTER_DECISION_REGS_1.decision_err_mask1 = 8938084 0 31
MAC_RGF.PRS.CORE.DECISION_REGS.MAC_PRS_FILTER_DECISION_REGS_2.decision_err_mask2 = 8938088 0 31
MAC_RGF.PRS.CORE.DECISION_REGS.MAC_PRS_FILTER_DECISION_REGS_3.decision_err_mask3 = 8938092 0 31
MAC_RGF.PRS.CORE.DECISION_REGS.MAC_PRS_FILTER_DECISION_REGS_4.decision_err_mask_sxd = 8938096 0 31
MAC_RGF.PRS.CORE.PRS_QID_INDR.STAT_CTL = 8938100 0 31
MAC_RGF.PRS.CORE.PRS_QID_INDR.OPCODE_LEN = 8938104 0 31
MAC_RGF.PRS.CORE.PRS_QID_INDR.ADDRESS = 8938108 0 31
MAC_RGF.PRS.CORE.PRS_QID_INDR.INDR_DATA_0 = 8938112 0 31
MAC_RGF.PRS.CORE.PRS_QID_INDR.INDR_DATA_1 = 8938116 0 31
MAC_RGF.PRS.CORE.PRS_QID_INDR.STAT_CTL.status = 8938100 0 7
MAC_RGF.PRS.CORE.PRS_QID_INDR.STAT_CTL.reserved.2558 = 8938100 8 28
MAC_RGF.PRS.CORE.PRS_QID_INDR.STAT_CTL.busy = 8938100 29 29
MAC_RGF.PRS.CORE.PRS_QID_INDR.STAT_CTL.go = 8938100 30 30
MAC_RGF.PRS.CORE.PRS_QID_INDR.STAT_CTL.lock = 8938100 31 31
MAC_RGF.PRS.CORE.PRS_QID_INDR.OPCODE_LEN.be_length = 8938104 0 15
MAC_RGF.PRS.CORE.PRS_QID_INDR.OPCODE_LEN.opcode = 8938104 16 30
MAC_RGF.PRS.CORE.PRS_QID_INDR.OPCODE_LEN.wr = 8938104 31 31
MAC_RGF.PRS.CORE.PRS_QID_INDR.ADDRESS.address = 8938108 0 31
MAC_RGF.PRS.CORE.PRS_QID_INDR.INDR_DATA_0.data_0 = 8938112 0 31
MAC_RGF.PRS.CORE.PRS_QID_INDR.INDR_DATA_1.data_1 = 8938116 0 31
MAC_RGF.PRS.TYPE.MAC_PRS_TYPE_0 = 8938120 0 31
MAC_RGF.PRS.TYPE.PRS_TYPE_INDR = 8938124 0 159
MAC_RGF.PRS.TYPE.MAC_PRS_TYPE_0.type_mng_mask = 8938120 0 7
MAC_RGF.PRS.TYPE.MAC_PRS_TYPE_0.type_ctrl_mask = 8938120 8 15
MAC_RGF.PRS.TYPE.MAC_PRS_TYPE_0.type_data_mask = 8938120 16 23
MAC_RGF.PRS.TYPE.MAC_PRS_TYPE_0.type_ext_mask = 8938120 24 31
MAC_RGF.PRS.TYPE.PRS_TYPE_INDR.STAT_CTL = 8938124 0 31
MAC_RGF.PRS.TYPE.PRS_TYPE_INDR.OPCODE_LEN = 8938128 0 31
MAC_RGF.PRS.TYPE.PRS_TYPE_INDR.ADDRESS = 8938132 0 31
MAC_RGF.PRS.TYPE.PRS_TYPE_INDR.INDR_DATA_0 = 8938136 0 31
MAC_RGF.PRS.TYPE.PRS_TYPE_INDR.INDR_DATA_1 = 8938140 0 31
MAC_RGF.PRS.TYPE.PRS_TYPE_INDR.STAT_CTL.status = 8938124 0 7
MAC_RGF.PRS.TYPE.PRS_TYPE_INDR.STAT_CTL.reserved.2559 = 8938124 8 28
MAC_RGF.PRS.TYPE.PRS_TYPE_INDR.STAT_CTL.busy = 8938124 29 29
MAC_RGF.PRS.TYPE.PRS_TYPE_INDR.STAT_CTL.go = 8938124 30 30
MAC_RGF.PRS.TYPE.PRS_TYPE_INDR.STAT_CTL.lock = 8938124 31 31
MAC_RGF.PRS.TYPE.PRS_TYPE_INDR.OPCODE_LEN.be_length = 8938128 0 15
MAC_RGF.PRS.TYPE.PRS_TYPE_INDR.OPCODE_LEN.opcode = 8938128 16 30
MAC_RGF.PRS.TYPE.PRS_TYPE_INDR.OPCODE_LEN.wr = 8938128 31 31
MAC_RGF.PRS.TYPE.PRS_TYPE_INDR.ADDRESS.address = 8938132 0 31
MAC_RGF.PRS.TYPE.PRS_TYPE_INDR.INDR_DATA_0.data_0 = 8938136 0 31
MAC_RGF.PRS.TYPE.PRS_TYPE_INDR.INDR_DATA_1.data_1 = 8938140 0 31
MAC_RGF.DEC_WRP.MAC_DEC_WRP_0 = 8938240 0 31
MAC_RGF.DEC_WRP.MAC_MAC_RGF_DEC_WRP_1 = 8938244 0 31
MAC_RGF.DEC_WRP.FSM_DEC_RD = 8938248 0 31
MAC_RGF.DEC_WRP.Rsvd2.2569 = 8938252 0 1951
MAC_RGF.DEC_WRP.MAC_DEC_WRP_0.dec_fifo_clr = 8938240 0 0
MAC_RGF.DEC_WRP.MAC_DEC_WRP_0.reserved.2561 = 8938240 1 3
MAC_RGF.DEC_WRP.MAC_DEC_WRP_0.dec_fifo_thr = 8938240 4 9
MAC_RGF.DEC_WRP.MAC_DEC_WRP_0.reserved.2562 = 8938240 10 11
MAC_RGF.DEC_WRP.MAC_DEC_WRP_0.gcm5_len_iv = 8938240 12 19
MAC_RGF.DEC_WRP.MAC_DEC_WRP_0.mic_dbg_ok = 8938240 20 20
MAC_RGF.DEC_WRP.MAC_DEC_WRP_0.reserved.2563 = 8938240 21 23
MAC_RGF.DEC_WRP.MAC_DEC_WRP_0.mic_dbg_dw_sel = 8938240 24 25
MAC_RGF.DEC_WRP.MAC_DEC_WRP_0.reserved.2564 = 8938240 26 31
MAC_RGF.DEC_WRP.MAC_MAC_RGF_DEC_WRP_1.mic_dbg_dw = 8938244 0 31
MAC_RGF.DEC_WRP.FSM_DEC_RD.MAC_MAC_RGF_DEC_WRP_FSM_DEC_RD_0 = 8938248 0 31
MAC_RGF.DEC_WRP.FSM_DEC_RD.MAC_MAC_RGF_DEC_WRP_FSM_DEC_RD_0.current_state = 8938248 0 2
MAC_RGF.DEC_WRP.FSM_DEC_RD.MAC_MAC_RGF_DEC_WRP_FSM_DEC_RD_0.reserved.2565 = 8938248 3 7
MAC_RGF.DEC_WRP.FSM_DEC_RD.MAC_MAC_RGF_DEC_WRP_FSM_DEC_RD_0.next_state_ovrd = 8938248 8 10
MAC_RGF.DEC_WRP.FSM_DEC_RD.MAC_MAC_RGF_DEC_WRP_FSM_DEC_RD_0.reserved.2566 = 8938248 11 15
MAC_RGF.DEC_WRP.FSM_DEC_RD.MAC_MAC_RGF_DEC_WRP_FSM_DEC_RD_0.fence_state = 8938248 16 18
MAC_RGF.DEC_WRP.FSM_DEC_RD.MAC_MAC_RGF_DEC_WRP_FSM_DEC_RD_0.reserved.2567 = 8938248 19 23
MAC_RGF.DEC_WRP.FSM_DEC_RD.MAC_MAC_RGF_DEC_WRP_FSM_DEC_RD_0.reserved.2568 = 8938248 24 28
MAC_RGF.DEC_WRP.FSM_DEC_RD.MAC_MAC_RGF_DEC_WRP_FSM_DEC_RD_0.fence_en = 8938248 29 29
MAC_RGF.DEC_WRP.FSM_DEC_RD.MAC_MAC_RGF_DEC_WRP_FSM_DEC_RD_0.wr_fsm_en = 8938248 30 30
MAC_RGF.DEC_WRP.FSM_DEC_RD.MAC_MAC_RGF_DEC_WRP_FSM_DEC_RD_0.rd_fsm_en = 8938248 31 31
MAC_RGF.MRP.CTRL = 8938496 0 31
MAC_RGF.MRP.FSM_DBG = 8938500 0 287
MAC_RGF.MRP.PAY_AVAIL_VEC = 8938536 0 95
MAC_RGF.MRP.MRP_ICR = 8938548 0 223
MAC_RGF.MRP.CG = 8938576 0 31
MAC_RGF.MRP.CTRL.MAC_MAC_RGF_MRP_CTRL_0 = 8938496 0 31
MAC_RGF.MRP.CTRL.MAC_MAC_RGF_MRP_CTRL_0.mrp_pipe_len = 8938496 0 9
MAC_RGF.MRP.CTRL.MAC_MAC_RGF_MRP_CTRL_0.crc_pass_only = 8938496 10 10
MAC_RGF.MRP.CTRL.MAC_MAC_RGF_MRP_CTRL_0.reserved.2570 = 8938496 11 15
MAC_RGF.MRP.CTRL.MAC_MAC_RGF_MRP_CTRL_0.cnt_time = 8938496 16 23
MAC_RGF.MRP.CTRL.MAC_MAC_RGF_MRP_CTRL_0.prs_err_fix_en = 8938496 24 24
MAC_RGF.MRP.CTRL.MAC_MAC_RGF_MRP_CTRL_0.cnt_gen_conf = 8938496 25 26
MAC_RGF.MRP.CTRL.MAC_MAC_RGF_MRP_CTRL_0.cache_flush = 8938496 27 27
MAC_RGF.MRP.CTRL.MAC_MAC_RGF_MRP_CTRL_0.prp_upd_cache_bug_dis = 8938496 28 28
MAC_RGF.MRP.CTRL.MAC_MAC_RGF_MRP_CTRL_0.cache_flash_code_fix_dis = 8938496 29 29
MAC_RGF.MRP.CTRL.MAC_MAC_RGF_MRP_CTRL_0.reserved.2571 = 8938496 30 31
MAC_RGF.MRP.FSM_DBG.FIFO_SM = 8938500 0 63
MAC_RGF.MRP.FSM_DBG.QH_SM = 8938508 0 31
MAC_RGF.MRP.FSM_DBG.QH_SM_NC = 8938512 0 31
MAC_RGF.MRP.FSM_DBG.DESC_SM = 8938516 0 31
MAC_RGF.MRP.FSM_DBG.PAY_BUF_SM = 8938520 0 31
MAC_RGF.MRP.FSM_DBG.QH_ARB = 8938524 0 31
MAC_RGF.MRP.FSM_DBG.MRP_ARB = 8938528 0 31
MAC_RGF.MRP.FSM_DBG.CNT_ARB = 8938532 0 31
MAC_RGF.MRP.FSM_DBG.FIFO_SM.MAC_MRP_FSM_DBG_FIFO_SM_0 = 8938500 0 31
MAC_RGF.MRP.FSM_DBG.FIFO_SM.MAC_MAC_RGF_MRP_FSM_DBG_FIFO_SM_1 = 8938504 0 31
MAC_RGF.MRP.FSM_DBG.FIFO_SM.MAC_MRP_FSM_DBG_FIFO_SM_0.current_state = 8938500 0 0
MAC_RGF.MRP.FSM_DBG.FIFO_SM.MAC_MRP_FSM_DBG_FIFO_SM_0.reserved.2572 = 8938500 1 15
MAC_RGF.MRP.FSM_DBG.FIFO_SM.MAC_MRP_FSM_DBG_FIFO_SM_0.next_state_ovrd = 8938500 16 16
MAC_RGF.MRP.FSM_DBG.FIFO_SM.MAC_MRP_FSM_DBG_FIFO_SM_0.reserved.2573 = 8938500 17 29
MAC_RGF.MRP.FSM_DBG.FIFO_SM.MAC_MRP_FSM_DBG_FIFO_SM_0.wr_fsm_en = 8938500 30 30
MAC_RGF.MRP.FSM_DBG.FIFO_SM.MAC_MRP_FSM_DBG_FIFO_SM_0.rd_fsm_en = 8938500 31 31
MAC_RGF.MRP.FSM_DBG.FIFO_SM.MAC_MAC_RGF_MRP_FSM_DBG_FIFO_SM_1.mrp_fifo_full = 8938504 0 0
MAC_RGF.MRP.FSM_DBG.FIFO_SM.MAC_MAC_RGF_MRP_FSM_DBG_FIFO_SM_1.mrp_fifo_empty = 8938504 1 1
MAC_RGF.MRP.FSM_DBG.FIFO_SM.MAC_MAC_RGF_MRP_FSM_DBG_FIFO_SM_1.mrp_fifo_entry_full = 8938504 2 6
MAC_RGF.MRP.FSM_DBG.FIFO_SM.MAC_MAC_RGF_MRP_FSM_DBG_FIFO_SM_1.mrp_fifo_entry_empty = 8938504 7 11
MAC_RGF.MRP.FSM_DBG.FIFO_SM.MAC_MAC_RGF_MRP_FSM_DBG_FIFO_SM_1.reserved.2574 = 8938504 12 31
MAC_RGF.MRP.FSM_DBG.QH_SM.MAC_MRP_FSM_DBG_QH_SM_0 = 8938508 0 31
MAC_RGF.MRP.FSM_DBG.QH_SM.MAC_MRP_FSM_DBG_QH_SM_0.current_state = 8938508 0 2
MAC_RGF.MRP.FSM_DBG.QH_SM.MAC_MRP_FSM_DBG_QH_SM_0.reserved.2575 = 8938508 3 15
MAC_RGF.MRP.FSM_DBG.QH_SM.MAC_MRP_FSM_DBG_QH_SM_0.next_state_ovrd = 8938508 16 18
MAC_RGF.MRP.FSM_DBG.QH_SM.MAC_MRP_FSM_DBG_QH_SM_0.reserved.2576 = 8938508 19 29
MAC_RGF.MRP.FSM_DBG.QH_SM.MAC_MRP_FSM_DBG_QH_SM_0.wr_fsm_en = 8938508 30 30
MAC_RGF.MRP.FSM_DBG.QH_SM.MAC_MRP_FSM_DBG_QH_SM_0.rd_fsm_en = 8938508 31 31
MAC_RGF.MRP.FSM_DBG.QH_SM_NC.MAC_MRP_FSM_DBG_QH_SM_NC_0 = 8938512 0 31
MAC_RGF.MRP.FSM_DBG.QH_SM_NC.MAC_MRP_FSM_DBG_QH_SM_NC_0.current_state = 8938512 0 1
MAC_RGF.MRP.FSM_DBG.QH_SM_NC.MAC_MRP_FSM_DBG_QH_SM_NC_0.reserved.2577 = 8938512 2 15
MAC_RGF.MRP.FSM_DBG.QH_SM_NC.MAC_MRP_FSM_DBG_QH_SM_NC_0.next_state_ovrd = 8938512 16 17
MAC_RGF.MRP.FSM_DBG.QH_SM_NC.MAC_MRP_FSM_DBG_QH_SM_NC_0.reserved.2578 = 8938512 18 29
MAC_RGF.MRP.FSM_DBG.QH_SM_NC.MAC_MRP_FSM_DBG_QH_SM_NC_0.wr_fsm_en = 8938512 30 30
MAC_RGF.MRP.FSM_DBG.QH_SM_NC.MAC_MRP_FSM_DBG_QH_SM_NC_0.rd_fsm_en = 8938512 31 31
MAC_RGF.MRP.FSM_DBG.DESC_SM.MAC_MRP_FSM_DBG_DESC_SM_0 = 8938516 0 31
MAC_RGF.MRP.FSM_DBG.DESC_SM.MAC_MRP_FSM_DBG_DESC_SM_0.current_state = 8938516 0 0
MAC_RGF.MRP.FSM_DBG.DESC_SM.MAC_MRP_FSM_DBG_DESC_SM_0.reserved.2579 = 8938516 1 15
MAC_RGF.MRP.FSM_DBG.DESC_SM.MAC_MRP_FSM_DBG_DESC_SM_0.next_state_ovrd = 8938516 16 16
MAC_RGF.MRP.FSM_DBG.DESC_SM.MAC_MRP_FSM_DBG_DESC_SM_0.reserved.2580 = 8938516 17 29
MAC_RGF.MRP.FSM_DBG.DESC_SM.MAC_MRP_FSM_DBG_DESC_SM_0.wr_fsm_en = 8938516 30 30
MAC_RGF.MRP.FSM_DBG.DESC_SM.MAC_MRP_FSM_DBG_DESC_SM_0.rd_fsm_en = 8938516 31 31
MAC_RGF.MRP.FSM_DBG.PAY_BUF_SM.MAC_MRP_FSM_DBG_PAY_BUF_SM_0 = 8938520 0 31
MAC_RGF.MRP.FSM_DBG.PAY_BUF_SM.MAC_MRP_FSM_DBG_PAY_BUF_SM_0.current_state = 8938520 0 2
MAC_RGF.MRP.FSM_DBG.PAY_BUF_SM.MAC_MRP_FSM_DBG_PAY_BUF_SM_0.reserved.2581 = 8938520 3 15
MAC_RGF.MRP.FSM_DBG.PAY_BUF_SM.MAC_MRP_FSM_DBG_PAY_BUF_SM_0.next_state_ovrd = 8938520 16 18
MAC_RGF.MRP.FSM_DBG.PAY_BUF_SM.MAC_MRP_FSM_DBG_PAY_BUF_SM_0.reserved.2582 = 8938520 19 29
MAC_RGF.MRP.FSM_DBG.PAY_BUF_SM.MAC_MRP_FSM_DBG_PAY_BUF_SM_0.wr_fsm_en = 8938520 30 30
MAC_RGF.MRP.FSM_DBG.PAY_BUF_SM.MAC_MRP_FSM_DBG_PAY_BUF_SM_0.rd_fsm_en = 8938520 31 31
MAC_RGF.MRP.FSM_DBG.QH_ARB.MAC_MAC_RGF_MRP_FSM_DBG_QH_ARB_0 = 8938524 0 31
MAC_RGF.MRP.FSM_DBG.QH_ARB.MAC_MAC_RGF_MRP_FSM_DBG_QH_ARB_0.current_state = 8938524 0 0
MAC_RGF.MRP.FSM_DBG.QH_ARB.MAC_MAC_RGF_MRP_FSM_DBG_QH_ARB_0.reserved.2583 = 8938524 1 15
MAC_RGF.MRP.FSM_DBG.QH_ARB.MAC_MAC_RGF_MRP_FSM_DBG_QH_ARB_0.next_state_ovrd = 8938524 16 16
MAC_RGF.MRP.FSM_DBG.QH_ARB.MAC_MAC_RGF_MRP_FSM_DBG_QH_ARB_0.reserved.2584 = 8938524 17 29
MAC_RGF.MRP.FSM_DBG.QH_ARB.MAC_MAC_RGF_MRP_FSM_DBG_QH_ARB_0.wr_fsm_en = 8938524 30 30
MAC_RGF.MRP.FSM_DBG.QH_ARB.MAC_MAC_RGF_MRP_FSM_DBG_QH_ARB_0.rd_fsm_en = 8938524 31 31
MAC_RGF.MRP.FSM_DBG.MRP_ARB.MAC_MAC_RGF_MRP_FSM_DBG_MRP_ARB_0 = 8938528 0 31
MAC_RGF.MRP.FSM_DBG.MRP_ARB.MAC_MAC_RGF_MRP_FSM_DBG_MRP_ARB_0.current_state = 8938528 0 0
MAC_RGF.MRP.FSM_DBG.MRP_ARB.MAC_MAC_RGF_MRP_FSM_DBG_MRP_ARB_0.reserved.2585 = 8938528 1 15
MAC_RGF.MRP.FSM_DBG.MRP_ARB.MAC_MAC_RGF_MRP_FSM_DBG_MRP_ARB_0.next_state_ovrd = 8938528 16 16
MAC_RGF.MRP.FSM_DBG.MRP_ARB.MAC_MAC_RGF_MRP_FSM_DBG_MRP_ARB_0.reserved.2586 = 8938528 17 29
MAC_RGF.MRP.FSM_DBG.MRP_ARB.MAC_MAC_RGF_MRP_FSM_DBG_MRP_ARB_0.wr_fsm_en = 8938528 30 30
MAC_RGF.MRP.FSM_DBG.MRP_ARB.MAC_MAC_RGF_MRP_FSM_DBG_MRP_ARB_0.rd_fsm_en = 8938528 31 31
MAC_RGF.MRP.FSM_DBG.CNT_ARB.MAC_MAC_RGF_MRP_FSM_DBG_CNT_ARB_0 = 8938532 0 31
MAC_RGF.MRP.FSM_DBG.CNT_ARB.MAC_MAC_RGF_MRP_FSM_DBG_CNT_ARB_0.current_state = 8938532 0 1
MAC_RGF.MRP.FSM_DBG.CNT_ARB.MAC_MAC_RGF_MRP_FSM_DBG_CNT_ARB_0.reserved.2587 = 8938532 2 15
MAC_RGF.MRP.FSM_DBG.CNT_ARB.MAC_MAC_RGF_MRP_FSM_DBG_CNT_ARB_0.next_state_ovrd = 8938532 16 17
MAC_RGF.MRP.FSM_DBG.CNT_ARB.MAC_MAC_RGF_MRP_FSM_DBG_CNT_ARB_0.reserved.2588 = 8938532 18 30
MAC_RGF.MRP.FSM_DBG.CNT_ARB.MAC_MAC_RGF_MRP_FSM_DBG_CNT_ARB_0.wr_fsm_en = 8938532 31 31
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_0 = 8938536 0 31
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1 = 8938540 0 31
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2 = 8938544 0 31
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_0.mrp_pay_avail_vec = 8938536 0 31
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_0 = 8938540 0 0
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_1 = 8938540 1 1
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_2 = 8938540 2 2
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_3 = 8938540 3 3
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_4 = 8938540 4 4
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_5 = 8938540 5 5
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_6 = 8938540 6 6
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_7 = 8938540 7 7
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_8 = 8938540 8 8
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_9 = 8938540 9 9
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_10 = 8938540 10 10
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_11 = 8938540 11 11
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_12 = 8938540 12 12
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_13 = 8938540 13 13
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_14 = 8938540 14 14
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_15 = 8938540 15 15
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_16 = 8938540 16 16
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_17 = 8938540 17 17
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_18 = 8938540 18 18
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_19 = 8938540 19 19
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_20 = 8938540 20 20
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_21 = 8938540 21 21
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_22 = 8938540 22 22
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_23 = 8938540 23 23
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_24 = 8938540 24 24
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_25 = 8938540 25 25
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_26 = 8938540 26 26
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_27 = 8938540 27 27
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_28 = 8938540 28 28
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_29 = 8938540 29 29
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_30 = 8938540 30 30
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_1.mrp_pay_avail_set_31 = 8938540 31 31
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_0 = 8938544 0 0
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_1 = 8938544 1 1
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_2 = 8938544 2 2
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_3 = 8938544 3 3
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_4 = 8938544 4 4
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_5 = 8938544 5 5
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_6 = 8938544 6 6
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_7 = 8938544 7 7
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_8 = 8938544 8 8
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_9 = 8938544 9 9
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_10 = 8938544 10 10
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_11 = 8938544 11 11
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_12 = 8938544 12 12
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_13 = 8938544 13 13
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_14 = 8938544 14 14
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_15 = 8938544 15 15
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_16 = 8938544 16 16
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_17 = 8938544 17 17
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_18 = 8938544 18 18
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_19 = 8938544 19 19
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_20 = 8938544 20 20
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_21 = 8938544 21 21
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_22 = 8938544 22 22
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_23 = 8938544 23 23
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_24 = 8938544 24 24
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_25 = 8938544 25 25
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_26 = 8938544 26 26
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_27 = 8938544 27 27
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_28 = 8938544 28 28
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_29 = 8938544 29 29
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_30 = 8938544 30 30
MAC_RGF.MRP.PAY_AVAIL_VEC.MAC_MAC_RGF_MRP_PAY_AVAIL_VEC_2.mrp_pay_avail_clr_31 = 8938544 31 31
MAC_RGF.MRP.MRP_ICR.ICC = 8938548 0 31
MAC_RGF.MRP.MRP_ICR.ICR = 8938552 0 31
MAC_RGF.MRP.MRP_ICR.ICM = 8938556 0 31
MAC_RGF.MRP.MRP_ICR.ICS = 8938560 0 31
MAC_RGF.MRP.MRP_ICR.IMV = 8938564 0 31
MAC_RGF.MRP.MRP_ICR.IMS = 8938568 0 31
MAC_RGF.MRP.MRP_ICR.IMC = 8938572 0 31
MAC_RGF.MRP.MRP_ICR.ICC.int_mode = 8938548 0 0
MAC_RGF.MRP.MRP_ICR.ICC.prs_err = 8938548 1 1
MAC_RGF.MRP.MRP_ICR.ICC.prs_fifo_wof = 8938548 2 2
MAC_RGF.MRP.MRP_ICR.ICC.prs_fifo_roe = 8938548 3 3
MAC_RGF.MRP.MRP_ICR.ICC.bap_fifo_wof = 8938548 4 4
MAC_RGF.MRP.MRP_ICR.ICC.reserved.2589 = 8938548 5 31
MAC_RGF.MRP.MRP_ICR.ICR.mrp_wr_pay_zero_err = 8938552 0 0
MAC_RGF.MRP.MRP_ICR.ICR.mrp_prs_err = 8938552 1 1
MAC_RGF.MRP.MRP_ICR.ICR.mrp_prs_fifo_wof = 8938552 2 2
MAC_RGF.MRP.MRP_ICR.ICR.mrp_prs_fifo_roe = 8938552 3 3
MAC_RGF.MRP.MRP_ICR.ICR.mrp_bap_fifo_wof = 8938552 4 4
MAC_RGF.MRP.MRP_ICR.ICR.reserved.2590 = 8938552 5 31
MAC_RGF.MRP.MRP_ICR.ICM.int_masked0 = 8938556 0 0
MAC_RGF.MRP.MRP_ICR.ICM.int_masked1 = 8938556 1 1
MAC_RGF.MRP.MRP_ICR.ICM.int_masked2 = 8938556 2 2
MAC_RGF.MRP.MRP_ICR.ICM.int_masked3 = 8938556 3 3
MAC_RGF.MRP.MRP_ICR.ICM.int_masked4 = 8938556 4 4
MAC_RGF.MRP.MRP_ICR.ICM.reserved.2591 = 8938556 5 31
MAC_RGF.MRP.MRP_ICR.ICS.int_set0 = 8938560 0 0
MAC_RGF.MRP.MRP_ICR.ICS.int_set1 = 8938560 1 1
MAC_RGF.MRP.MRP_ICR.ICS.int_set2 = 8938560 2 2
MAC_RGF.MRP.MRP_ICR.ICS.int_set3 = 8938560 3 3
MAC_RGF.MRP.MRP_ICR.ICS.int_set4 = 8938560 4 4
MAC_RGF.MRP.MRP_ICR.ICS.reserved.2592 = 8938560 5 31
MAC_RGF.MRP.MRP_ICR.IMV.mask0 = 8938564 0 0
MAC_RGF.MRP.MRP_ICR.IMV.mask1 = 8938564 1 1
MAC_RGF.MRP.MRP_ICR.IMV.mask2 = 8938564 2 2
MAC_RGF.MRP.MRP_ICR.IMV.mask3 = 8938564 3 3
MAC_RGF.MRP.MRP_ICR.IMV.mask4 = 8938564 4 4
MAC_RGF.MRP.MRP_ICR.IMV.reserved.2593 = 8938564 5 31
MAC_RGF.MRP.MRP_ICR.IMS.mask_set0 = 8938568 0 0
MAC_RGF.MRP.MRP_ICR.IMS.mask_set1 = 8938568 1 1
MAC_RGF.MRP.MRP_ICR.IMS.mask_set2 = 8938568 2 2
MAC_RGF.MRP.MRP_ICR.IMS.mask_set3 = 8938568 3 3
MAC_RGF.MRP.MRP_ICR.IMS.mask_set4 = 8938568 4 4
MAC_RGF.MRP.MRP_ICR.IMS.reserved.2594 = 8938568 5 31
MAC_RGF.MRP.MRP_ICR.IMC.mask_clr0 = 8938572 0 0
MAC_RGF.MRP.MRP_ICR.IMC.mask_clr1 = 8938572 1 1
MAC_RGF.MRP.MRP_ICR.IMC.mask_clr2 = 8938572 2 2
MAC_RGF.MRP.MRP_ICR.IMC.mask_clr3 = 8938572 3 3
MAC_RGF.MRP.MRP_ICR.IMC.mask_clr4 = 8938572 4 4
MAC_RGF.MRP.MRP_ICR.IMC.reserved.2595 = 8938572 5 31
MAC_RGF.MRP.CG.MAC_MAC_RGF_MRP_CG_0 = 8938576 0 31
MAC_RGF.MRP.CG.MAC_MAC_RGF_MRP_CG_0.cg_dis_delay = 8938576 0 5
MAC_RGF.MRP.CG.MAC_MAC_RGF_MRP_CG_0.reserved.2596 = 8938576 6 31
MAC_RGF.BAP.MAC_MAC_RGF_BAP_0 = 8938752 0 31
MAC_RGF.BAP.BAP_RX_ICR = 8938756 0 223
MAC_RGF.BAP.RX = 8938784 0 255
MAC_RGF.BAP.TX = 8938816 0 447
MAC_RGF.BAP.Rsvd2.2641 = 8938872 0 1087
MAC_RGF.BAP.MAC_MAC_RGF_BAP_0.time_cnt = 8938752 0 7
MAC_RGF.BAP.MAC_MAC_RGF_BAP_0.tx_sxd_rel_bug_dis = 8938752 8 8
MAC_RGF.BAP.MAC_MAC_RGF_BAP_0.reserved.2598 = 8938752 9 11
MAC_RGF.BAP.MAC_MAC_RGF_BAP_0.rx_cg_dis_delay = 8938752 12 17
MAC_RGF.BAP.MAC_MAC_RGF_BAP_0.reserved.2599 = 8938752 18 19
MAC_RGF.BAP.MAC_MAC_RGF_BAP_0.tx_cg_dis_delay = 8938752 20 25
MAC_RGF.BAP.MAC_MAC_RGF_BAP_0.reserved.2600 = 8938752 26 31
MAC_RGF.BAP.BAP_RX_ICR.ICC = 8938756 0 31
MAC_RGF.BAP.BAP_RX_ICR.ICR = 8938760 0 31
MAC_RGF.BAP.BAP_RX_ICR.ICM = 8938764 0 31
MAC_RGF.BAP.BAP_RX_ICR.ICS = 8938768 0 31
MAC_RGF.BAP.BAP_RX_ICR.IMV = 8938772 0 31
MAC_RGF.BAP.BAP_RX_ICR.IMS = 8938776 0 31
MAC_RGF.BAP.BAP_RX_ICR.IMC = 8938780 0 31
MAC_RGF.BAP.BAP_RX_ICR.ICC.icr_mode0 = 8938756 0 0
MAC_RGF.BAP.BAP_RX_ICR.ICC.icr_mode1 = 8938756 1 1
MAC_RGF.BAP.BAP_RX_ICR.ICC.reserved.2601 = 8938756 2 31
MAC_RGF.BAP.BAP_RX_ICR.ICR.bap_tx_dest_tid_err = 8938760 0 0
MAC_RGF.BAP.BAP_RX_ICR.ICR.bap_tx_type_prs_err = 8938760 1 1
MAC_RGF.BAP.BAP_RX_ICR.ICR.reserved.2602 = 8938760 2 31
MAC_RGF.BAP.BAP_RX_ICR.ICM.int1_masked = 8938764 0 0
MAC_RGF.BAP.BAP_RX_ICR.ICM.int2_masked = 8938764 1 1
MAC_RGF.BAP.BAP_RX_ICR.ICM.reserved.2603 = 8938764 2 31
MAC_RGF.BAP.BAP_RX_ICR.ICS.int_set1 = 8938768 0 0
MAC_RGF.BAP.BAP_RX_ICR.ICS.int_set2 = 8938768 1 1
MAC_RGF.BAP.BAP_RX_ICR.ICS.reserved.2604 = 8938768 2 31
MAC_RGF.BAP.BAP_RX_ICR.IMV.mask1 = 8938772 0 0
MAC_RGF.BAP.BAP_RX_ICR.IMV.mask2 = 8938772 1 1
MAC_RGF.BAP.BAP_RX_ICR.IMV.reserved.2605 = 8938772 2 31
MAC_RGF.BAP.BAP_RX_ICR.IMS.mask_set1 = 8938776 0 0
MAC_RGF.BAP.BAP_RX_ICR.IMS.mask_set2 = 8938776 1 1
MAC_RGF.BAP.BAP_RX_ICR.IMS.reserved.2606 = 8938776 2 31
MAC_RGF.BAP.BAP_RX_ICR.IMC.mask_clr1 = 8938780 0 0
MAC_RGF.BAP.BAP_RX_ICR.IMC.mask_clr2 = 8938780 1 1
MAC_RGF.BAP.BAP_RX_ICR.IMC.reserved.2607 = 8938780 2 31
MAC_RGF.BAP.RX.ARB_CNT = 8938784 0 31
MAC_RGF.BAP.RX.PRS = 8938788 0 127
MAC_RGF.BAP.RX.PRP_REL = 8938804 0 31
MAC_RGF.BAP.RX.MTP = 8938808 0 31
MAC_RGF.BAP.RX.PRP_VEC = 8938812 0 31
MAC_RGF.BAP.RX.ARB_CNT.MAC_MAC_RGF_BAP_RX_PRS_ARB_CNT_0 = 8938784 0 31
MAC_RGF.BAP.RX.ARB_CNT.MAC_MAC_RGF_BAP_RX_PRS_ARB_CNT_0.current_state = 8938784 0 2
MAC_RGF.BAP.RX.ARB_CNT.MAC_MAC_RGF_BAP_RX_PRS_ARB_CNT_0.reserved.2608 = 8938784 3 7
MAC_RGF.BAP.RX.ARB_CNT.MAC_MAC_RGF_BAP_RX_PRS_ARB_CNT_0.next_state_ovrd = 8938784 8 10
MAC_RGF.BAP.RX.ARB_CNT.MAC_MAC_RGF_BAP_RX_PRS_ARB_CNT_0.reserved.2609 = 8938784 11 30
MAC_RGF.BAP.RX.ARB_CNT.MAC_MAC_RGF_BAP_RX_PRS_ARB_CNT_0.wr_fsm_en = 8938784 31 31
MAC_RGF.BAP.RX.PRS.SW_OVRD = 8938788 0 95
MAC_RGF.BAP.RX.PRS.FSM_DBG = 8938800 0 31
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_0 = 8938788 0 31
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_1 = 8938792 0 31
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_2 = 8938796 0 31
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_0.bar_hw_inwin = 8938788 0 0
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_0.bar_hw_outwin = 8938788 1 1
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_0.bar_sw_inwin = 8938788 2 2
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_0.bar_sw_outwin = 8938788 3 3
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_0.blk_data_hw_inwin = 8938788 4 4
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_0.blk_data_hw_outwin = 8938788 5 5
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_0.blk_data_sw_inwin = 8938788 6 6
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_0.blk_data_sw_outwin = 8938788 7 7
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_0.mng = 8938788 8 8
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_0.all = 8938788 9 9
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_0.fifo_pop = 8938788 10 10
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_0.reserved.2610 = 8938788 11 31
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_1.qid = 8938792 0 4
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_1.ssn_up = 8938792 5 5
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_1.trn_type = 8938792 6 7
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_1.move_offset = 8938792 8 15
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_1.store_offset = 8938792 16 23
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_1.mrp_wr = 8938792 24 24
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_1.reserved.2611 = 8938792 25 31
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_2.prs_fifo_out = 8938796 0 29
MAC_RGF.BAP.RX.PRS.SW_OVRD.MAC_RGF_BAP_RX_PRS_SW_OVRD_2.reserved.2612 = 8938796 30 31
MAC_RGF.BAP.RX.PRS.FSM_DBG.MAC_RGF_BAP_RX_PRS_FSM_DBG_0 = 8938800 0 31
MAC_RGF.BAP.RX.PRS.FSM_DBG.MAC_RGF_BAP_RX_PRS_FSM_DBG_0.current_state = 8938800 0 3
MAC_RGF.BAP.RX.PRS.FSM_DBG.MAC_RGF_BAP_RX_PRS_FSM_DBG_0.reserved.2613 = 8938800 4 7
MAC_RGF.BAP.RX.PRS.FSM_DBG.MAC_RGF_BAP_RX_PRS_FSM_DBG_0.next_state_ovrd = 8938800 8 11
MAC_RGF.BAP.RX.PRS.FSM_DBG.MAC_RGF_BAP_RX_PRS_FSM_DBG_0.reserved.2614 = 8938800 12 30
MAC_RGF.BAP.RX.PRS.FSM_DBG.MAC_RGF_BAP_RX_PRS_FSM_DBG_0.wr_fsm_en = 8938800 31 31
MAC_RGF.BAP.RX.PRP_REL.FSM_DBG = 8938804 0 31
MAC_RGF.BAP.RX.PRP_REL.FSM_DBG.MAC_RGF_BAP_RX_PRP_REL_FSM_DBG_0 = 8938804 0 31
MAC_RGF.BAP.RX.PRP_REL.FSM_DBG.MAC_RGF_BAP_RX_PRP_REL_FSM_DBG_0.current_state = 8938804 0 2
MAC_RGF.BAP.RX.PRP_REL.FSM_DBG.MAC_RGF_BAP_RX_PRP_REL_FSM_DBG_0.reserved.2615 = 8938804 3 7
MAC_RGF.BAP.RX.PRP_REL.FSM_DBG.MAC_RGF_BAP_RX_PRP_REL_FSM_DBG_0.next_state_ovrd = 8938804 8 10
MAC_RGF.BAP.RX.PRP_REL.FSM_DBG.MAC_RGF_BAP_RX_PRP_REL_FSM_DBG_0.reserved.2616 = 8938804 11 15
MAC_RGF.BAP.RX.PRP_REL.FSM_DBG.MAC_RGF_BAP_RX_PRP_REL_FSM_DBG_0.fence_state = 8938804 16 18
MAC_RGF.BAP.RX.PRP_REL.FSM_DBG.MAC_RGF_BAP_RX_PRP_REL_FSM_DBG_0.reserved.2617 = 8938804 19 23
MAC_RGF.BAP.RX.PRP_REL.FSM_DBG.MAC_RGF_BAP_RX_PRP_REL_FSM_DBG_0.reserved.2618 = 8938804 24 28
MAC_RGF.BAP.RX.PRP_REL.FSM_DBG.MAC_RGF_BAP_RX_PRP_REL_FSM_DBG_0.fence_en = 8938804 29 29
MAC_RGF.BAP.RX.PRP_REL.FSM_DBG.MAC_RGF_BAP_RX_PRP_REL_FSM_DBG_0.wr_fsm_en = 8938804 30 30
MAC_RGF.BAP.RX.PRP_REL.FSM_DBG.MAC_RGF_BAP_RX_PRP_REL_FSM_DBG_0.rd_fsm_en = 8938804 31 31
MAC_RGF.BAP.RX.MTP.FSM_DBG = 8938808 0 31
MAC_RGF.BAP.RX.MTP.FSM_DBG.MAC_RGF_BAP_RX_MTP_FSM_DBG_0 = 8938808 0 31
MAC_RGF.BAP.RX.MTP.FSM_DBG.MAC_RGF_BAP_RX_MTP_FSM_DBG_0.current_state = 8938808 0 2
MAC_RGF.BAP.RX.MTP.FSM_DBG.MAC_RGF_BAP_RX_MTP_FSM_DBG_0.reserved.2619 = 8938808 3 7
MAC_RGF.BAP.RX.MTP.FSM_DBG.MAC_RGF_BAP_RX_MTP_FSM_DBG_0.next_state_ovrd = 8938808 8 10
MAC_RGF.BAP.RX.MTP.FSM_DBG.MAC_RGF_BAP_RX_MTP_FSM_DBG_0.reserved.2620 = 8938808 11 15
MAC_RGF.BAP.RX.MTP.FSM_DBG.MAC_RGF_BAP_RX_MTP_FSM_DBG_0.fence_state = 8938808 16 18
MAC_RGF.BAP.RX.MTP.FSM_DBG.MAC_RGF_BAP_RX_MTP_FSM_DBG_0.reserved.2621 = 8938808 19 23
MAC_RGF.BAP.RX.MTP.FSM_DBG.MAC_RGF_BAP_RX_MTP_FSM_DBG_0.reserved.2622 = 8938808 24 28
MAC_RGF.BAP.RX.MTP.FSM_DBG.MAC_RGF_BAP_RX_MTP_FSM_DBG_0.fence_en = 8938808 29 29
MAC_RGF.BAP.RX.MTP.FSM_DBG.MAC_RGF_BAP_RX_MTP_FSM_DBG_0.wr_fsm_en = 8938808 30 30
MAC_RGF.BAP.RX.MTP.FSM_DBG.MAC_RGF_BAP_RX_MTP_FSM_DBG_0.rd_fsm_en = 8938808 31 31
MAC_RGF.BAP.RX.PRP_VEC.FSM_DBG = 8938812 0 31
MAC_RGF.BAP.RX.PRP_VEC.FSM_DBG.MAC_RGF_BAP_RX_PRP_VEC_FSM_DBG_0 = 8938812 0 31
MAC_RGF.BAP.RX.PRP_VEC.FSM_DBG.MAC_RGF_BAP_RX_PRP_VEC_FSM_DBG_0.current_state = 8938812 0 2
MAC_RGF.BAP.RX.PRP_VEC.FSM_DBG.MAC_RGF_BAP_RX_PRP_VEC_FSM_DBG_0.reserved.2623 = 8938812 3 7
MAC_RGF.BAP.RX.PRP_VEC.FSM_DBG.MAC_RGF_BAP_RX_PRP_VEC_FSM_DBG_0.next_state_ovrd = 8938812 8 10
MAC_RGF.BAP.RX.PRP_VEC.FSM_DBG.MAC_RGF_BAP_RX_PRP_VEC_FSM_DBG_0.reserved.2624 = 8938812 11 15
MAC_RGF.BAP.RX.PRP_VEC.FSM_DBG.MAC_RGF_BAP_RX_PRP_VEC_FSM_DBG_0.fence_state = 8938812 16 18
MAC_RGF.BAP.RX.PRP_VEC.FSM_DBG.MAC_RGF_BAP_RX_PRP_VEC_FSM_DBG_0.reserved.2625 = 8938812 19 23
MAC_RGF.BAP.RX.PRP_VEC.FSM_DBG.MAC_RGF_BAP_RX_PRP_VEC_FSM_DBG_0.reserved.2626 = 8938812 24 28
MAC_RGF.BAP.RX.PRP_VEC.FSM_DBG.MAC_RGF_BAP_RX_PRP_VEC_FSM_DBG_0.fence_en = 8938812 29 29
MAC_RGF.BAP.RX.PRP_VEC.FSM_DBG.MAC_RGF_BAP_RX_PRP_VEC_FSM_DBG_0.wr_fsm_en = 8938812 30 30
MAC_RGF.BAP.RX.PRP_VEC.FSM_DBG.MAC_RGF_BAP_RX_PRP_VEC_FSM_DBG_0.rd_fsm_en = 8938812 31 31
MAC_RGF.BAP.TX.ARB_CNT = 8938816 0 31
MAC_RGF.BAP.TX.MAIN = 8938820 0 127
MAC_RGF.BAP.TX.PRS = 8938836 0 31
MAC_RGF.BAP.TX.MTRL = 8938840 0 191
MAC_RGF.BAP.TX.MTP = 8938864 0 31
MAC_RGF.BAP.TX.ADD_BITS = 8938868 0 31
MAC_RGF.BAP.TX.ARB_CNT.MAC_MAC_RGF_BAP_TX_ARB_CNT_0 = 8938816 0 31
MAC_RGF.BAP.TX.ARB_CNT.MAC_MAC_RGF_BAP_TX_ARB_CNT_0.current_state = 8938816 0 2
MAC_RGF.BAP.TX.ARB_CNT.MAC_MAC_RGF_BAP_TX_ARB_CNT_0.reserved.2627 = 8938816 3 7
MAC_RGF.BAP.TX.ARB_CNT.MAC_MAC_RGF_BAP_TX_ARB_CNT_0.next_state_ovrd = 8938816 8 10
MAC_RGF.BAP.TX.ARB_CNT.MAC_MAC_RGF_BAP_TX_ARB_CNT_0.reserved.2628 = 8938816 11 30
MAC_RGF.BAP.TX.ARB_CNT.MAC_MAC_RGF_BAP_TX_ARB_CNT_0.wr_fsm_en = 8938816 31 31
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_0 = 8938820 0 31
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_1 = 8938824 0 31
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2 = 8938828 0 31
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3 = 8938832 0 31
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_0.imm_gbl_sn_counter = 8938820 0 11
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_0.reserved.2629 = 8938820 12 15
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_0.gbl_sn_ovrd = 8938820 16 27
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_0.gbl_sn_ovrd_wr = 8938820 28 28
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_0.reserved.2630 = 8938820 29 31
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_1.bap_msxd_retx_availability = 8938824 0 31
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_0 = 8938828 0 0
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_1 = 8938828 1 1
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_2 = 8938828 2 2
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_3 = 8938828 3 3
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_4 = 8938828 4 4
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_5 = 8938828 5 5
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_6 = 8938828 6 6
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_7 = 8938828 7 7
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_8 = 8938828 8 8
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_9 = 8938828 9 9
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_10 = 8938828 10 10
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_11 = 8938828 11 11
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_12 = 8938828 12 12
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_13 = 8938828 13 13
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_14 = 8938828 14 14
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_15 = 8938828 15 15
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_16 = 8938828 16 16
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_17 = 8938828 17 17
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_18 = 8938828 18 18
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_19 = 8938828 19 19
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_20 = 8938828 20 20
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_21 = 8938828 21 21
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_22 = 8938828 22 22
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_23 = 8938828 23 23
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_24 = 8938828 24 24
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_25 = 8938828 25 25
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_26 = 8938828 26 26
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_27 = 8938828 27 27
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_28 = 8938828 28 28
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_29 = 8938828 29 29
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_30 = 8938828 30 30
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_2.retrn_avail_vec_set_31 = 8938828 31 31
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_0 = 8938832 0 0
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_1 = 8938832 1 1
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_2 = 8938832 2 2
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_3 = 8938832 3 3
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_4 = 8938832 4 4
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_5 = 8938832 5 5
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_6 = 8938832 6 6
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_7 = 8938832 7 7
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_8 = 8938832 8 8
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_9 = 8938832 9 9
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_10 = 8938832 10 10
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_11 = 8938832 11 11
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_12 = 8938832 12 12
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_13 = 8938832 13 13
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_14 = 8938832 14 14
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_15 = 8938832 15 15
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_16 = 8938832 16 16
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_17 = 8938832 17 17
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_18 = 8938832 18 18
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_19 = 8938832 19 19
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_20 = 8938832 20 20
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_21 = 8938832 21 21
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_22 = 8938832 22 22
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_23 = 8938832 23 23
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_24 = 8938832 24 24
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_25 = 8938832 25 25
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_26 = 8938832 26 26
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_27 = 8938832 27 27
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_28 = 8938832 28 28
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_29 = 8938832 29 29
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_30 = 8938832 30 30
MAC_RGF.BAP.TX.MAIN.MAC_RGF_BAP_TX_MAIN_3.retrn_avail_vec_clr_31 = 8938832 31 31
MAC_RGF.BAP.TX.PRS.SM_DBG = 8938836 0 31
MAC_RGF.BAP.TX.PRS.SM_DBG.MAC_RGF_BAP_TX_PRS_SM_DBG_0 = 8938836 0 31
MAC_RGF.BAP.TX.PRS.SM_DBG.MAC_RGF_BAP_TX_PRS_SM_DBG_0.current_state = 8938836 0 2
MAC_RGF.BAP.TX.PRS.SM_DBG.MAC_RGF_BAP_TX_PRS_SM_DBG_0.reserved.2631 = 8938836 3 7
MAC_RGF.BAP.TX.PRS.SM_DBG.MAC_RGF_BAP_TX_PRS_SM_DBG_0.next_state_ovrd = 8938836 8 10
MAC_RGF.BAP.TX.PRS.SM_DBG.MAC_RGF_BAP_TX_PRS_SM_DBG_0.reserved.2632 = 8938836 11 30
MAC_RGF.BAP.TX.PRS.SM_DBG.MAC_RGF_BAP_TX_PRS_SM_DBG_0.wr_fsm_en = 8938836 31 31
MAC_RGF.BAP.TX.MTRL.CTRL = 8938840 0 127
MAC_RGF.BAP.TX.MTRL.DBG = 8938856 0 63
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_0 = 8938840 0 31
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_1 = 8938844 0 31
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2 = 8938848 0 31
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3 = 8938852 0 31
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_0.mtrl_rel_vec = 8938840 0 31
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_1.mtrl_norm_rel_dis = 8938844 0 0
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_1.reserved.2633 = 8938844 1 31
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_0 = 8938848 0 0
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_1 = 8938848 1 1
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_2 = 8938848 2 2
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_3 = 8938848 3 3
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_4 = 8938848 4 4
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_5 = 8938848 5 5
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_6 = 8938848 6 6
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_7 = 8938848 7 7
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_8 = 8938848 8 8
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_9 = 8938848 9 9
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_10 = 8938848 10 10
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_11 = 8938848 11 11
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_12 = 8938848 12 12
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_13 = 8938848 13 13
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_14 = 8938848 14 14
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_15 = 8938848 15 15
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_16 = 8938848 16 16
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_17 = 8938848 17 17
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_18 = 8938848 18 18
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_19 = 8938848 19 19
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_20 = 8938848 20 20
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_21 = 8938848 21 21
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_22 = 8938848 22 22
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_23 = 8938848 23 23
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_24 = 8938848 24 24
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_25 = 8938848 25 25
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_26 = 8938848 26 26
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_27 = 8938848 27 27
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_28 = 8938848 28 28
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_29 = 8938848 29 29
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_30 = 8938848 30 30
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_2.mtrl_rel_vec_set_31 = 8938848 31 31
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_0 = 8938852 0 0
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_1 = 8938852 1 1
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_2 = 8938852 2 2
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_3 = 8938852 3 3
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_4 = 8938852 4 4
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_5 = 8938852 5 5
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_6 = 8938852 6 6
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_7 = 8938852 7 7
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_8 = 8938852 8 8
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_9 = 8938852 9 9
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_10 = 8938852 10 10
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_11 = 8938852 11 11
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_12 = 8938852 12 12
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_13 = 8938852 13 13
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_14 = 8938852 14 14
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_15 = 8938852 15 15
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_16 = 8938852 16 16
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_17 = 8938852 17 17
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_18 = 8938852 18 18
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_19 = 8938852 19 19
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_20 = 8938852 20 20
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_21 = 8938852 21 21
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_22 = 8938852 22 22
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_23 = 8938852 23 23
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_24 = 8938852 24 24
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_25 = 8938852 25 25
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_26 = 8938852 26 26
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_27 = 8938852 27 27
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_28 = 8938852 28 28
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_29 = 8938852 29 29
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_30 = 8938852 30 30
MAC_RGF.BAP.TX.MTRL.CTRL.MAC_RGF_BAP_TX_MTRL_CTRL_3.mtrl_rel_vec_clr_31 = 8938852 31 31
MAC_RGF.BAP.TX.MTRL.DBG.VEC_SM = 8938856 0 31
MAC_RGF.BAP.TX.MTRL.DBG.MAIN_SM = 8938860 0 31
MAC_RGF.BAP.TX.MTRL.DBG.VEC_SM.MAC_RGF_BAP_TX_MTRL_DBG_0 = 8938856 0 31
MAC_RGF.BAP.TX.MTRL.DBG.VEC_SM.MAC_RGF_BAP_TX_MTRL_DBG_0.current_state = 8938856 0 1
MAC_RGF.BAP.TX.MTRL.DBG.VEC_SM.MAC_RGF_BAP_TX_MTRL_DBG_0.reserved.2634 = 8938856 2 7
MAC_RGF.BAP.TX.MTRL.DBG.VEC_SM.MAC_RGF_BAP_TX_MTRL_DBG_0.next_state_ovrd = 8938856 8 9
MAC_RGF.BAP.TX.MTRL.DBG.VEC_SM.MAC_RGF_BAP_TX_MTRL_DBG_0.reserved.2635 = 8938856 10 30
MAC_RGF.BAP.TX.MTRL.DBG.VEC_SM.MAC_RGF_BAP_TX_MTRL_DBG_0.wr_fsm_en = 8938856 31 31
MAC_RGF.BAP.TX.MTRL.DBG.MAIN_SM.MAC_RGF_BAP_TX_MTRL_DBG_0 = 8938860 0 31
MAC_RGF.BAP.TX.MTRL.DBG.MAIN_SM.MAC_RGF_BAP_TX_MTRL_DBG_0.current_state = 8938860 0 3
MAC_RGF.BAP.TX.MTRL.DBG.MAIN_SM.MAC_RGF_BAP_TX_MTRL_DBG_0.reserved.2636 = 8938860 4 7
MAC_RGF.BAP.TX.MTRL.DBG.MAIN_SM.MAC_RGF_BAP_TX_MTRL_DBG_0.next_state_ovrd = 8938860 8 11
MAC_RGF.BAP.TX.MTRL.DBG.MAIN_SM.MAC_RGF_BAP_TX_MTRL_DBG_0.reserved.2637 = 8938860 12 30
MAC_RGF.BAP.TX.MTRL.DBG.MAIN_SM.MAC_RGF_BAP_TX_MTRL_DBG_0.wr_fsm_en = 8938860 31 31
MAC_RGF.BAP.TX.MTP.DBG_SM = 8938864 0 31
MAC_RGF.BAP.TX.MTP.DBG_SM.MAC_RGF_BAP_TX_MTP_DBG_SM_0 = 8938864 0 31
MAC_RGF.BAP.TX.MTP.DBG_SM.MAC_RGF_BAP_TX_MTP_DBG_SM_0.current_state = 8938864 0 2
MAC_RGF.BAP.TX.MTP.DBG_SM.MAC_RGF_BAP_TX_MTP_DBG_SM_0.reserved.2638 = 8938864 3 7
MAC_RGF.BAP.TX.MTP.DBG_SM.MAC_RGF_BAP_TX_MTP_DBG_SM_0.next_state_ovrd = 8938864 8 10
MAC_RGF.BAP.TX.MTP.DBG_SM.MAC_RGF_BAP_TX_MTP_DBG_SM_0.reserved.2639 = 8938864 11 30
MAC_RGF.BAP.TX.MTP.DBG_SM.MAC_RGF_BAP_TX_MTP_DBG_SM_0.wr_fsm_en = 8938864 31 31
MAC_RGF.BAP.TX.ADD_BITS.MAC_MAC_RGF_BAP_TX_ADD_BITS_0 = 8938868 0 31
MAC_RGF.BAP.TX.ADD_BITS.MAC_MAC_RGF_BAP_TX_ADD_BITS_0.back_ack_q_discard_dis = 8938868 0 0
MAC_RGF.BAP.TX.ADD_BITS.MAC_MAC_RGF_BAP_TX_ADD_BITS_0.ack_back_q_discard_dis = 8938868 1 1
MAC_RGF.BAP.TX.ADD_BITS.MAC_MAC_RGF_BAP_TX_ADD_BITS_0.reserved.2640 = 8938868 2 31
MAC_RGF.BUF.CTRL = 8939008 0 63
MAC_RGF.BUF.BUF_INDR = 8939016 0 351
MAC_RGF.BUF.Rsvd2.2645 = 8939060 0 3679
MAC_RGF.BUF.CTRL.MAC_MAC_RGF_BUF_CTRL_0 = 8939008 0 31
MAC_RGF.BUF.CTRL.MAC_BUF_0 = 8939012 0 31
MAC_RGF.BUF.CTRL.MAC_MAC_RGF_BUF_CTRL_0.tx_qh_per_q_4row0_6row1 = 8939008 0 0
MAC_RGF.BUF.CTRL.MAC_MAC_RGF_BUF_CTRL_0.reserved.2642 = 8939008 1 31
MAC_RGF.BUF.CTRL.MAC_BUF_0.rx_qh_arb8_rrb_en = 8939012 0 0
MAC_RGF.BUF.CTRL.MAC_BUF_0.tx_qh_arb8_rrb_en = 8939012 1 1
MAC_RGF.BUF.CTRL.MAC_BUF_0.rx_dsc_arb8_rrb_en = 8939012 2 2
MAC_RGF.BUF.CTRL.MAC_BUF_0.tx_dsc_odd_arb8_rrb_en = 8939012 3 3
MAC_RGF.BUF.CTRL.MAC_BUF_0.tx_dsc_even_arb8_rrb_en = 8939012 4 4
MAC_RGF.BUF.CTRL.MAC_BUF_0.pld_sml0_arb8_rrb_en = 8939012 5 5
MAC_RGF.BUF.CTRL.MAC_BUF_0.pld_sml1_arb8_rrb_en = 8939012 6 6
MAC_RGF.BUF.CTRL.MAC_BUF_0.pld_big0_arb8_rrb_en = 8939012 7 7
MAC_RGF.BUF.CTRL.MAC_BUF_0.pld_big1_arb8_rrb_en = 8939012 8 8
MAC_RGF.BUF.CTRL.MAC_BUF_0.pld_big2_arb8_rrb_en = 8939012 9 9
MAC_RGF.BUF.CTRL.MAC_BUF_0.pld_big3_arb8_rrb_en = 8939012 10 10
MAC_RGF.BUF.CTRL.MAC_BUF_0.reserved.2643 = 8939012 11 31
MAC_RGF.BUF.BUF_INDR.STAT_CTL = 8939016 0 31
MAC_RGF.BUF.BUF_INDR.OPCODE_LEN = 8939020 0 31
MAC_RGF.BUF.BUF_INDR.ADDRESS = 8939024 0 31
MAC_RGF.BUF.BUF_INDR.INDR_DATA_0 = 8939028 0 31
MAC_RGF.BUF.BUF_INDR.INDR_DATA_1 = 8939032 0 31
MAC_RGF.BUF.BUF_INDR.INDR_DATA_2 = 8939036 0 31
MAC_RGF.BUF.BUF_INDR.INDR_DATA_3 = 8939040 0 31
MAC_RGF.BUF.BUF_INDR.INDR_DATA_4 = 8939044 0 31
MAC_RGF.BUF.BUF_INDR.INDR_DATA_5 = 8939048 0 31
MAC_RGF.BUF.BUF_INDR.INDR_DATA_6 = 8939052 0 31
MAC_RGF.BUF.BUF_INDR.INDR_DATA_7 = 8939056 0 31
MAC_RGF.BUF.BUF_INDR.STAT_CTL.status = 8939016 0 7
MAC_RGF.BUF.BUF_INDR.STAT_CTL.reserved.2644 = 8939016 8 28
MAC_RGF.BUF.BUF_INDR.STAT_CTL.busy = 8939016 29 29
MAC_RGF.BUF.BUF_INDR.STAT_CTL.go = 8939016 30 30
MAC_RGF.BUF.BUF_INDR.STAT_CTL.lock = 8939016 31 31
MAC_RGF.BUF.BUF_INDR.OPCODE_LEN.be_length = 8939020 0 15
MAC_RGF.BUF.BUF_INDR.OPCODE_LEN.opcode = 8939020 16 30
MAC_RGF.BUF.BUF_INDR.OPCODE_LEN.wr = 8939020 31 31
MAC_RGF.BUF.BUF_INDR.ADDRESS.address = 8939024 0 31
MAC_RGF.BUF.BUF_INDR.INDR_DATA_0.data_0 = 8939028 0 31
MAC_RGF.BUF.BUF_INDR.INDR_DATA_1.data_1 = 8939032 0 31
MAC_RGF.BUF.BUF_INDR.INDR_DATA_2.data_2 = 8939036 0 31
MAC_RGF.BUF.BUF_INDR.INDR_DATA_3.data_3 = 8939040 0 31
MAC_RGF.BUF.BUF_INDR.INDR_DATA_4.data_4 = 8939044 0 31
MAC_RGF.BUF.BUF_INDR.INDR_DATA_5.data_5 = 8939048 0 31
MAC_RGF.BUF.BUF_INDR.INDR_DATA_6.data_6 = 8939052 0 31
MAC_RGF.BUF.BUF_INDR.INDR_DATA_7.data_7 = 8939056 0 31
MAC_RGF.PRP.TOP = 8939520 0 703
MAC_RGF.PRP.PIPES = 8939608 0 1727
MAC_RGF.PRP.Rsvd0.2768 = 8939824 0 1663
MAC_RGF.PRP.TOP.QID_2_QRING = 8939520 0 127
MAC_RGF.PRP.TOP.FSM_DBG = 8939536 0 127
MAC_RGF.PRP.TOP.QID_MASK = 8939552 0 95
MAC_RGF.PRP.TOP.QID_CTRL = 8939564 0 95
MAC_RGF.PRP.TOP.MAC_MAC_RGF_PRP_TOP_QID_CTRL_3 = 8939576 0 31
MAC_RGF.PRP.TOP.PRP_ICR = 8939580 0 223
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_0 = 8939520 0 31
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_1 = 8939524 0 31
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_2 = 8939528 0 31
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_3 = 8939532 0 31
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_0.qid_0 = 8939520 0 3
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_0.qid_1 = 8939520 4 7
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_0.qid_2 = 8939520 8 11
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_0.qid_3 = 8939520 12 15
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_0.qid_4 = 8939520 16 19
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_0.qid_5 = 8939520 20 23
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_0.qid_6 = 8939520 24 27
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_0.qid_7 = 8939520 28 31
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_1.qid_8 = 8939524 0 3
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_1.qid_9 = 8939524 4 7
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_1.qid_10 = 8939524 8 11
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_1.qid_11 = 8939524 12 15
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_1.qid_12 = 8939524 16 19
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_1.qid_13 = 8939524 20 23
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_1.qid_14 = 8939524 24 27
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_1.qid_15 = 8939524 28 31
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_2.qid_16 = 8939528 0 3
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_2.qid_17 = 8939528 4 7
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_2.qid_18 = 8939528 8 11
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_2.qid_19 = 8939528 12 15
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_2.qid_20 = 8939528 16 19
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_2.qid_21 = 8939528 20 23
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_2.qid_22 = 8939528 24 27
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_2.qid_23 = 8939528 28 31
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_3.qid_24 = 8939532 0 3
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_3.qid_25 = 8939532 4 7
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_3.qid_26 = 8939532 8 11
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_3.qid_27 = 8939532 12 15
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_3.qid_28 = 8939532 16 19
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_3.qid_29 = 8939532 20 23
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_3.qid_30 = 8939532 24 27
MAC_RGF.PRP.TOP.QID_2_QRING.MAC_PRP_TOP_QRING_2_QID_3.qid_31 = 8939532 28 31
MAC_RGF.PRP.TOP.FSM_DBG.AVAIL_VEC = 8939536 0 31
MAC_RGF.PRP.TOP.FSM_DBG.MRP_ARB = 8939540 0 31
MAC_RGF.PRP.TOP.FSM_DBG.BAP_VEC_ARB = 8939544 0 31
MAC_RGF.PRP.TOP.FSM_DBG.BAP_REL_ARB = 8939548 0 31
MAC_RGF.PRP.TOP.FSM_DBG.AVAIL_VEC.MAC_PRP_TOP_FSM_DBG_AVAIL_VEC_0 = 8939536 0 31
MAC_RGF.PRP.TOP.FSM_DBG.AVAIL_VEC.MAC_PRP_TOP_FSM_DBG_AVAIL_VEC_0.current_state = 8939536 0 0
MAC_RGF.PRP.TOP.FSM_DBG.AVAIL_VEC.MAC_PRP_TOP_FSM_DBG_AVAIL_VEC_0.reserved.2646 = 8939536 1 15
MAC_RGF.PRP.TOP.FSM_DBG.AVAIL_VEC.MAC_PRP_TOP_FSM_DBG_AVAIL_VEC_0.next_state_ovrd = 8939536 16 16
MAC_RGF.PRP.TOP.FSM_DBG.AVAIL_VEC.MAC_PRP_TOP_FSM_DBG_AVAIL_VEC_0.reserved.2647 = 8939536 17 29
MAC_RGF.PRP.TOP.FSM_DBG.AVAIL_VEC.MAC_PRP_TOP_FSM_DBG_AVAIL_VEC_0.wr_fsm_en = 8939536 30 30
MAC_RGF.PRP.TOP.FSM_DBG.AVAIL_VEC.MAC_PRP_TOP_FSM_DBG_AVAIL_VEC_0.rd_fsm_en = 8939536 31 31
MAC_RGF.PRP.TOP.FSM_DBG.MRP_ARB.MAC_PRP_TOP_FSM_DBG_MRP_ARB_0 = 8939540 0 31
MAC_RGF.PRP.TOP.FSM_DBG.MRP_ARB.MAC_PRP_TOP_FSM_DBG_MRP_ARB_0.current_state = 8939540 0 1
MAC_RGF.PRP.TOP.FSM_DBG.MRP_ARB.MAC_PRP_TOP_FSM_DBG_MRP_ARB_0.reserved.2648 = 8939540 2 15
MAC_RGF.PRP.TOP.FSM_DBG.MRP_ARB.MAC_PRP_TOP_FSM_DBG_MRP_ARB_0.next_state_ovrd = 8939540 16 17
MAC_RGF.PRP.TOP.FSM_DBG.MRP_ARB.MAC_PRP_TOP_FSM_DBG_MRP_ARB_0.reserved.2649 = 8939540 18 29
MAC_RGF.PRP.TOP.FSM_DBG.MRP_ARB.MAC_PRP_TOP_FSM_DBG_MRP_ARB_0.wr_fsm_en = 8939540 30 30
MAC_RGF.PRP.TOP.FSM_DBG.MRP_ARB.MAC_PRP_TOP_FSM_DBG_MRP_ARB_0.rd_fsm_en = 8939540 31 31
MAC_RGF.PRP.TOP.FSM_DBG.BAP_VEC_ARB.MAC_PRP_TOP_FSM_DBG_BAP_VEC_ARB_0 = 8939544 0 31
MAC_RGF.PRP.TOP.FSM_DBG.BAP_VEC_ARB.MAC_PRP_TOP_FSM_DBG_BAP_VEC_ARB_0.current_state = 8939544 0 1
MAC_RGF.PRP.TOP.FSM_DBG.BAP_VEC_ARB.MAC_PRP_TOP_FSM_DBG_BAP_VEC_ARB_0.reserved.2650 = 8939544 2 15
MAC_RGF.PRP.TOP.FSM_DBG.BAP_VEC_ARB.MAC_PRP_TOP_FSM_DBG_BAP_VEC_ARB_0.next_state_ovrd = 8939544 16 17
MAC_RGF.PRP.TOP.FSM_DBG.BAP_VEC_ARB.MAC_PRP_TOP_FSM_DBG_BAP_VEC_ARB_0.reserved.2651 = 8939544 18 29
MAC_RGF.PRP.TOP.FSM_DBG.BAP_VEC_ARB.MAC_PRP_TOP_FSM_DBG_BAP_VEC_ARB_0.wr_fsm_en = 8939544 30 30
MAC_RGF.PRP.TOP.FSM_DBG.BAP_VEC_ARB.MAC_PRP_TOP_FSM_DBG_BAP_VEC_ARB_0.rd_fsm_en = 8939544 31 31
MAC_RGF.PRP.TOP.FSM_DBG.BAP_REL_ARB.MAC_PRP_TOP_FSM_DBG_BAP_REL_ARB_0 = 8939548 0 31
MAC_RGF.PRP.TOP.FSM_DBG.BAP_REL_ARB.MAC_PRP_TOP_FSM_DBG_BAP_REL_ARB_0.current_state = 8939548 0 1
MAC_RGF.PRP.TOP.FSM_DBG.BAP_REL_ARB.MAC_PRP_TOP_FSM_DBG_BAP_REL_ARB_0.reserved.2652 = 8939548 2 15
MAC_RGF.PRP.TOP.FSM_DBG.BAP_REL_ARB.MAC_PRP_TOP_FSM_DBG_BAP_REL_ARB_0.next_state_ovrd = 8939548 16 17
MAC_RGF.PRP.TOP.FSM_DBG.BAP_REL_ARB.MAC_PRP_TOP_FSM_DBG_BAP_REL_ARB_0.reserved.2653 = 8939548 18 29
MAC_RGF.PRP.TOP.FSM_DBG.BAP_REL_ARB.MAC_PRP_TOP_FSM_DBG_BAP_REL_ARB_0.wr_fsm_en = 8939548 30 30
MAC_RGF.PRP.TOP.FSM_DBG.BAP_REL_ARB.MAC_PRP_TOP_FSM_DBG_BAP_REL_ARB_0.rd_fsm_en = 8939548 31 31
MAC_RGF.PRP.TOP.QID_MASK.MAC_MAC_RGF_PRP_TOP_QID_MASK_0 = 8939552 0 31
MAC_RGF.PRP.TOP.QID_MASK.MAC_MAC_RGF_PRP_TOP_QID_MASK_1 = 8939556 0 31
MAC_RGF.PRP.TOP.QID_MASK.MAC_MAC_RGF_PRP_TOP_QID_MASK_2 = 8939560 0 31
MAC_RGF.PRP.TOP.QID_MASK.MAC_MAC_RGF_PRP_TOP_QID_MASK_0.fw_qid_mask = 8939552 0 31
MAC_RGF.PRP.TOP.QID_MASK.MAC_MAC_RGF_PRP_TOP_QID_MASK_1.sw_qid_mask = 8939556 0 31
MAC_RGF.PRP.TOP.QID_MASK.MAC_MAC_RGF_PRP_TOP_QID_MASK_2.io_qid_mask = 8939560 0 31
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_0 = 8939564 0 31
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1 = 8939568 0 31
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2 = 8939572 0 31
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_0.prp_avail_vec_val = 8939564 0 31
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_0 = 8939568 0 0
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_1 = 8939568 1 1
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_2 = 8939568 2 2
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_3 = 8939568 3 3
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_4 = 8939568 4 4
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_5 = 8939568 5 5
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_6 = 8939568 6 6
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_7 = 8939568 7 7
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_8 = 8939568 8 8
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_9 = 8939568 9 9
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_10 = 8939568 10 10
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_11 = 8939568 11 11
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_12 = 8939568 12 12
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_13 = 8939568 13 13
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_14 = 8939568 14 14
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_15 = 8939568 15 15
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_16 = 8939568 16 16
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_17 = 8939568 17 17
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_18 = 8939568 18 18
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_19 = 8939568 19 19
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_20 = 8939568 20 20
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_21 = 8939568 21 21
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_22 = 8939568 22 22
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_23 = 8939568 23 23
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_24 = 8939568 24 24
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_25 = 8939568 25 25
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_26 = 8939568 26 26
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_27 = 8939568 27 27
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_28 = 8939568 28 28
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_29 = 8939568 29 29
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_30 = 8939568 30 30
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_1.prp_avail_vec_set_31 = 8939568 31 31
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_0 = 8939572 0 0
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_1 = 8939572 1 1
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_2 = 8939572 2 2
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_3 = 8939572 3 3
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_4 = 8939572 4 4
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_5 = 8939572 5 5
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_6 = 8939572 6 6
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_7 = 8939572 7 7
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_8 = 8939572 8 8
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_9 = 8939572 9 9
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_10 = 8939572 10 10
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_11 = 8939572 11 11
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_12 = 8939572 12 12
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_13 = 8939572 13 13
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_14 = 8939572 14 14
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_15 = 8939572 15 15
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_16 = 8939572 16 16
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_17 = 8939572 17 17
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_18 = 8939572 18 18
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_19 = 8939572 19 19
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_20 = 8939572 20 20
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_21 = 8939572 21 21
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_22 = 8939572 22 22
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_23 = 8939572 23 23
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_24 = 8939572 24 24
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_25 = 8939572 25 25
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_26 = 8939572 26 26
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_27 = 8939572 27 27
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_28 = 8939572 28 28
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_29 = 8939572 29 29
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_30 = 8939572 30 30
MAC_RGF.PRP.TOP.QID_CTRL.MAC_MAC_RGF_PRP_TOP_QID_CTRL_2.prp_avail_vec_clr_31 = 8939572 31 31
MAC_RGF.PRP.TOP.MAC_MAC_RGF_PRP_TOP_QID_CTRL_3.no_bap = 8939576 0 0
MAC_RGF.PRP.TOP.MAC_MAC_RGF_PRP_TOP_QID_CTRL_3.reserved.2654 = 8939576 1 7
MAC_RGF.PRP.TOP.MAC_MAC_RGF_PRP_TOP_QID_CTRL_3.pmc_pkt_qring = 8939576 8 11
MAC_RGF.PRP.TOP.MAC_MAC_RGF_PRP_TOP_QID_CTRL_3.reserved.2655 = 8939576 12 15
MAC_RGF.PRP.TOP.MAC_MAC_RGF_PRP_TOP_QID_CTRL_3.time_cnt = 8939576 16 23
MAC_RGF.PRP.TOP.MAC_MAC_RGF_PRP_TOP_QID_CTRL_3.reserved.2656 = 8939576 24 31
MAC_RGF.PRP.TOP.PRP_ICR.ICC = 8939580 0 31
MAC_RGF.PRP.TOP.PRP_ICR.ICR = 8939584 0 31
MAC_RGF.PRP.TOP.PRP_ICR.ICM = 8939588 0 31
MAC_RGF.PRP.TOP.PRP_ICR.ICS = 8939592 0 31
MAC_RGF.PRP.TOP.PRP_ICR.IMV = 8939596 0 31
MAC_RGF.PRP.TOP.PRP_ICR.IMS = 8939600 0 31
MAC_RGF.PRP.TOP.PRP_ICR.IMC = 8939604 0 31
MAC_RGF.PRP.TOP.PRP_ICR.ICC.int_mode0 = 8939580 0 0
MAC_RGF.PRP.TOP.PRP_ICR.ICC.int_mode1 = 8939580 1 1
MAC_RGF.PRP.TOP.PRP_ICR.ICC.int_mode2 = 8939580 2 2
MAC_RGF.PRP.TOP.PRP_ICR.ICC.reserved.2657 = 8939580 3 31
MAC_RGF.PRP.TOP.PRP_ICR.ICR.aggr_fw_size_err = 8939584 0 0
MAC_RGF.PRP.TOP.PRP_ICR.ICR.aggr_sw_size_err = 8939584 1 1
MAC_RGF.PRP.TOP.PRP_ICR.ICR.aggr_io_size_err = 8939584 2 2
MAC_RGF.PRP.TOP.PRP_ICR.ICR.reserved.2658 = 8939584 3 31
MAC_RGF.PRP.TOP.PRP_ICR.ICM.int_maske0 = 8939588 0 0
MAC_RGF.PRP.TOP.PRP_ICR.ICM.int_maske1 = 8939588 1 1
MAC_RGF.PRP.TOP.PRP_ICR.ICM.int_maske2 = 8939588 2 2
MAC_RGF.PRP.TOP.PRP_ICR.ICM.reserved.2659 = 8939588 3 31
MAC_RGF.PRP.TOP.PRP_ICR.ICS.int_set0 = 8939592 0 0
MAC_RGF.PRP.TOP.PRP_ICR.ICS.int_set1 = 8939592 1 1
MAC_RGF.PRP.TOP.PRP_ICR.ICS.int_set2 = 8939592 2 2
MAC_RGF.PRP.TOP.PRP_ICR.ICS.reserved.2660 = 8939592 3 31
MAC_RGF.PRP.TOP.PRP_ICR.IMV.mask0 = 8939596 0 0
MAC_RGF.PRP.TOP.PRP_ICR.IMV.mask1 = 8939596 1 1
MAC_RGF.PRP.TOP.PRP_ICR.IMV.mask2 = 8939596 2 2
MAC_RGF.PRP.TOP.PRP_ICR.IMV.reserved.2661 = 8939596 3 31
MAC_RGF.PRP.TOP.PRP_ICR.IMS.mask_set0 = 8939600 0 0
MAC_RGF.PRP.TOP.PRP_ICR.IMS.mask_set1 = 8939600 1 1
MAC_RGF.PRP.TOP.PRP_ICR.IMS.mask_set2 = 8939600 2 2
MAC_RGF.PRP.TOP.PRP_ICR.IMS.reserved.2662 = 8939600 3 31
MAC_RGF.PRP.TOP.PRP_ICR.IMC.mask_clr0 = 8939604 0 0
MAC_RGF.PRP.TOP.PRP_ICR.IMC.mask_clr1 = 8939604 1 1
MAC_RGF.PRP.TOP.PRP_ICR.IMC.mask_clr2 = 8939604 2 2
MAC_RGF.PRP.TOP.PRP_ICR.IMC.reserved.2663 = 8939604 3 31
MAC_RGF.PRP.PIPES.FW = 8939608 0 575
MAC_RGF.PRP.PIPES.SW = 8939680 0 575
MAC_RGF.PRP.PIPES.IO = 8939752 0 543
MAC_RGF.PRP.PIPES.SPARROW_MB_BUG_FIX = 8939820 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG = 8939608 0 543
MAC_RGF.PRP.PIPES.FW.CNTL = 8939676 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_SM = 8939608 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_BAP = 8939612 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_QH = 8939616 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.QH_SM = 8939620 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.DESC_SM = 8939624 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_MAIN_SM = 8939628 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_DOUT_ST = 8939632 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_PAL_INTF = 8939636 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_REL_QH = 8939640 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_REL_PAY = 8939644 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PMC_SM = 8939648 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAL_ARB = 8939652 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.QH_ARB = 8939656 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_ARB = 8939660 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.MRP_ARB = 8939664 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.FIFO_STS = 8939668 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.CNT_ARB = 8939672 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_SM_0 = 8939608 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_SM_0.current_state = 8939608 0 2
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_SM_0.reserved.2664 = 8939608 3 15
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_SM_0.next_state_ovrd = 8939608 16 18
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_SM_0.reserved.2665 = 8939608 19 29
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_SM_0.wr_fsm_en = 8939608 30 30
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_SM_0.rd_fsm_en = 8939608 31 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_BAP_0 = 8939612 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_BAP_0.current_state = 8939612 0 1
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_BAP_0.reserved.2666 = 8939612 2 15
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_BAP_0.next_state_ovrd = 8939612 16 17
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_BAP_0.reserved.2667 = 8939612 18 29
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_BAP_0.wr_fsm_en = 8939612 30 30
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_BAP_0.rd_fsm_en = 8939612 31 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_QH_0 = 8939616 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_QH_0.current_state = 8939616 0 0
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_QH_0.reserved.2668 = 8939616 1 15
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_QH_0.next_state_ovrd = 8939616 16 16
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_QH_0.reserved.2669 = 8939616 17 29
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_QH_0.wr_fsm_en = 8939616 30 30
MAC_RGF.PRP.PIPES.FW.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_FW_FSM_DBG_Q_MNG_QH_0.rd_fsm_en = 8939616 31 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.QH_SM.MAC_PRP_PIPES_FW_FSM_DBG_QH_SM_0 = 8939620 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.QH_SM.MAC_PRP_PIPES_FW_FSM_DBG_QH_SM_0.current_state = 8939620 0 3
MAC_RGF.PRP.PIPES.FW.FSM_DBG.QH_SM.MAC_PRP_PIPES_FW_FSM_DBG_QH_SM_0.reserved.2670 = 8939620 4 15
MAC_RGF.PRP.PIPES.FW.FSM_DBG.QH_SM.MAC_PRP_PIPES_FW_FSM_DBG_QH_SM_0.next_state_ovrd = 8939620 16 19
MAC_RGF.PRP.PIPES.FW.FSM_DBG.QH_SM.MAC_PRP_PIPES_FW_FSM_DBG_QH_SM_0.reserved.2671 = 8939620 20 29
MAC_RGF.PRP.PIPES.FW.FSM_DBG.QH_SM.MAC_PRP_PIPES_FW_FSM_DBG_QH_SM_0.wr_fsm_en = 8939620 30 30
MAC_RGF.PRP.PIPES.FW.FSM_DBG.QH_SM.MAC_PRP_PIPES_FW_FSM_DBG_QH_SM_0.rd_fsm_en = 8939620 31 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.DESC_SM.MAC_PRP_PIPES_FW_FSM_DBG_DESC_SM_0 = 8939624 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.DESC_SM.MAC_PRP_PIPES_FW_FSM_DBG_DESC_SM_0.current_state = 8939624 0 1
MAC_RGF.PRP.PIPES.FW.FSM_DBG.DESC_SM.MAC_PRP_PIPES_FW_FSM_DBG_DESC_SM_0.reserved.2672 = 8939624 2 15
MAC_RGF.PRP.PIPES.FW.FSM_DBG.DESC_SM.MAC_PRP_PIPES_FW_FSM_DBG_DESC_SM_0.next_state_ovrd = 8939624 16 17
MAC_RGF.PRP.PIPES.FW.FSM_DBG.DESC_SM.MAC_PRP_PIPES_FW_FSM_DBG_DESC_SM_0.reserved.2673 = 8939624 18 29
MAC_RGF.PRP.PIPES.FW.FSM_DBG.DESC_SM.MAC_PRP_PIPES_FW_FSM_DBG_DESC_SM_0.wr_fsm_en = 8939624 30 30
MAC_RGF.PRP.PIPES.FW.FSM_DBG.DESC_SM.MAC_PRP_PIPES_FW_FSM_DBG_DESC_SM_0.rd_fsm_en = 8939624 31 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_FW_FSM_DBG_PAY_MAIN_SM_0 = 8939628 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_FW_FSM_DBG_PAY_MAIN_SM_0.current_state = 8939628 0 2
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_FW_FSM_DBG_PAY_MAIN_SM_0.reserved.2674 = 8939628 3 15
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_FW_FSM_DBG_PAY_MAIN_SM_0.next_state_ovrd = 8939628 16 18
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_FW_FSM_DBG_PAY_MAIN_SM_0.reserved.2675 = 8939628 19 29
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_FW_FSM_DBG_PAY_MAIN_SM_0.wr_fsm_en = 8939628 30 30
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_FW_FSM_DBG_PAY_MAIN_SM_0.rd_fsm_en = 8939628 31 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_FW_FSM_DBG_PAY_DOUT_ST_0 = 8939632 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_FW_FSM_DBG_PAY_DOUT_ST_0.current_state = 8939632 0 0
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_FW_FSM_DBG_PAY_DOUT_ST_0.reserved.2676 = 8939632 1 15
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_FW_FSM_DBG_PAY_DOUT_ST_0.next_state_ovrd = 8939632 16 16
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_FW_FSM_DBG_PAY_DOUT_ST_0.reserved.2677 = 8939632 17 29
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_FW_FSM_DBG_PAY_DOUT_ST_0.wr_fsm_en = 8939632 30 30
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_FW_FSM_DBG_PAY_DOUT_ST_0.rd_fsm_en = 8939632 31 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_FW_FSM_DBG_PAY_PAL_INTF_0 = 8939636 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_FW_FSM_DBG_PAY_PAL_INTF_0.current_state = 8939636 0 2
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_FW_FSM_DBG_PAY_PAL_INTF_0.reserved.2678 = 8939636 3 15
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_FW_FSM_DBG_PAY_PAL_INTF_0.next_state_ovrd = 8939636 16 18
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_FW_FSM_DBG_PAY_PAL_INTF_0.reserved.2679 = 8939636 19 29
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_FW_FSM_DBG_PAY_PAL_INTF_0.wr_fsm_en = 8939636 30 30
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_FW_FSM_DBG_PAY_PAL_INTF_0.rd_fsm_en = 8939636 31 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_FW_FSM_DBG_PAY_REL_QH_0 = 8939640 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_FW_FSM_DBG_PAY_REL_QH_0.current_state = 8939640 0 2
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_FW_FSM_DBG_PAY_REL_QH_0.reserved.2680 = 8939640 3 15
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_FW_FSM_DBG_PAY_REL_QH_0.next_state_ovrd = 8939640 16 18
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_FW_FSM_DBG_PAY_REL_QH_0.reserved.2681 = 8939640 19 29
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_FW_FSM_DBG_PAY_REL_QH_0.wr_fsm_en = 8939640 30 30
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_FW_FSM_DBG_PAY_REL_QH_0.rd_fsm_en = 8939640 31 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_FW_FSM_DBG_PAY_REL_PAY_0 = 8939644 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_FW_FSM_DBG_PAY_REL_PAY_0.current_state = 8939644 0 2
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_FW_FSM_DBG_PAY_REL_PAY_0.reserved.2682 = 8939644 3 15
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_FW_FSM_DBG_PAY_REL_PAY_0.next_state_ovrd = 8939644 16 18
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_FW_FSM_DBG_PAY_REL_PAY_0.reserved.2683 = 8939644 19 29
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_FW_FSM_DBG_PAY_REL_PAY_0.wr_fsm_en = 8939644 30 30
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_FW_FSM_DBG_PAY_REL_PAY_0.rd_fsm_en = 8939644 31 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PMC_SM.MAC_MAC_RGF_PRP_PIPES_FW_FSM_DBG_0 = 8939648 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PMC_SM.MAC_MAC_RGF_PRP_PIPES_FW_FSM_DBG_0.current_state = 8939648 0 0
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PMC_SM.MAC_MAC_RGF_PRP_PIPES_FW_FSM_DBG_0.reserved.2684 = 8939648 1 15
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PMC_SM.MAC_MAC_RGF_PRP_PIPES_FW_FSM_DBG_0.next_state_ovrd = 8939648 16 16
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PMC_SM.MAC_MAC_RGF_PRP_PIPES_FW_FSM_DBG_0.reserved.2685 = 8939648 17 30
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PMC_SM.MAC_MAC_RGF_PRP_PIPES_FW_FSM_DBG_0.wr_fsm_en = 8939648 31 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_FW_FSM_DBG_PAL_ARB_0 = 8939652 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_FW_FSM_DBG_PAL_ARB_0.current_state = 8939652 0 1
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_FW_FSM_DBG_PAL_ARB_0.reserved.2686 = 8939652 2 15
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_FW_FSM_DBG_PAL_ARB_0.next_state_ovrd = 8939652 16 17
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_FW_FSM_DBG_PAL_ARB_0.reserved.2687 = 8939652 18 29
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_FW_FSM_DBG_PAL_ARB_0.wr_fsm_en = 8939652 30 30
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_FW_FSM_DBG_PAL_ARB_0.rd_fsm_en = 8939652 31 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.QH_ARB.MAC_PRP_PIPES_FW_FSM_DBG_QH_ARB_0 = 8939656 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.QH_ARB.MAC_PRP_PIPES_FW_FSM_DBG_QH_ARB_0.current_state = 8939656 0 0
MAC_RGF.PRP.PIPES.FW.FSM_DBG.QH_ARB.MAC_PRP_PIPES_FW_FSM_DBG_QH_ARB_0.reserved.2688 = 8939656 1 15
MAC_RGF.PRP.PIPES.FW.FSM_DBG.QH_ARB.MAC_PRP_PIPES_FW_FSM_DBG_QH_ARB_0.next_state_ovrd = 8939656 16 16
MAC_RGF.PRP.PIPES.FW.FSM_DBG.QH_ARB.MAC_PRP_PIPES_FW_FSM_DBG_QH_ARB_0.reserved.2689 = 8939656 17 29
MAC_RGF.PRP.PIPES.FW.FSM_DBG.QH_ARB.MAC_PRP_PIPES_FW_FSM_DBG_QH_ARB_0.wr_fsm_en = 8939656 30 30
MAC_RGF.PRP.PIPES.FW.FSM_DBG.QH_ARB.MAC_PRP_PIPES_FW_FSM_DBG_QH_ARB_0.rd_fsm_en = 8939656 31 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_FW_FSM_DBG_PAY_ARB_0 = 8939660 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_FW_FSM_DBG_PAY_ARB_0.current_state = 8939660 0 0
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_FW_FSM_DBG_PAY_ARB_0.reserved.2690 = 8939660 1 15
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_FW_FSM_DBG_PAY_ARB_0.next_state_ovrd = 8939660 16 16
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_FW_FSM_DBG_PAY_ARB_0.reserved.2691 = 8939660 17 29
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_FW_FSM_DBG_PAY_ARB_0.wr_fsm_en = 8939660 30 30
MAC_RGF.PRP.PIPES.FW.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_FW_FSM_DBG_PAY_ARB_0.rd_fsm_en = 8939660 31 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_FW_FSM_DBG_MRP_ARB_0 = 8939664 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_FW_FSM_DBG_MRP_ARB_0.current_state = 8939664 0 0
MAC_RGF.PRP.PIPES.FW.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_FW_FSM_DBG_MRP_ARB_0.reserved.2692 = 8939664 1 15
MAC_RGF.PRP.PIPES.FW.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_FW_FSM_DBG_MRP_ARB_0.next_state_ovrd = 8939664 16 16
MAC_RGF.PRP.PIPES.FW.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_FW_FSM_DBG_MRP_ARB_0.reserved.2693 = 8939664 17 29
MAC_RGF.PRP.PIPES.FW.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_FW_FSM_DBG_MRP_ARB_0.wr_fsm_en = 8939664 30 30
MAC_RGF.PRP.PIPES.FW.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_FW_FSM_DBG_MRP_ARB_0.rd_fsm_en = 8939664 31 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.FIFO_STS.MAC_MAC_RGF_PRP_PIPES_FW_FSM_DBG_0 = 8939668 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.FIFO_STS.MAC_MAC_RGF_PRP_PIPES_FW_FSM_DBG_0.fifo_empty = 8939668 0 0
MAC_RGF.PRP.PIPES.FW.FSM_DBG.FIFO_STS.MAC_MAC_RGF_PRP_PIPES_FW_FSM_DBG_0.fifo_full = 8939668 1 1
MAC_RGF.PRP.PIPES.FW.FSM_DBG.FIFO_STS.MAC_MAC_RGF_PRP_PIPES_FW_FSM_DBG_0.fifo_entry_empty = 8939668 2 6
MAC_RGF.PRP.PIPES.FW.FSM_DBG.FIFO_STS.MAC_MAC_RGF_PRP_PIPES_FW_FSM_DBG_0.fifo_entry_full = 8939668 7 11
MAC_RGF.PRP.PIPES.FW.FSM_DBG.FIFO_STS.MAC_MAC_RGF_PRP_PIPES_FW_FSM_DBG_0.reserved.2694 = 8939668 12 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.CNT_ARB.MAC_MAC_RGF_PRP_PIPES_FW_FSM_DBG_0 = 8939672 0 31
MAC_RGF.PRP.PIPES.FW.FSM_DBG.CNT_ARB.MAC_MAC_RGF_PRP_PIPES_FW_FSM_DBG_0.current_state = 8939672 0 2
MAC_RGF.PRP.PIPES.FW.FSM_DBG.CNT_ARB.MAC_MAC_RGF_PRP_PIPES_FW_FSM_DBG_0.reserved.2695 = 8939672 3 7
MAC_RGF.PRP.PIPES.FW.FSM_DBG.CNT_ARB.MAC_MAC_RGF_PRP_PIPES_FW_FSM_DBG_0.next_state_ovrd = 8939672 8 10
MAC_RGF.PRP.PIPES.FW.FSM_DBG.CNT_ARB.MAC_MAC_RGF_PRP_PIPES_FW_FSM_DBG_0.reserved.2696 = 8939672 11 30
MAC_RGF.PRP.PIPES.FW.FSM_DBG.CNT_ARB.MAC_MAC_RGF_PRP_PIPES_FW_FSM_DBG_0.wr_fsm_en = 8939672 31 31
MAC_RGF.PRP.PIPES.FW.CNTL.MAC_PRP_PIPES_FW_CNTL_0 = 8939676 0 31
MAC_RGF.PRP.PIPES.FW.CNTL.MAC_PRP_PIPES_FW_CNTL_0.q_sel_methood = 8939676 0 0
MAC_RGF.PRP.PIPES.FW.CNTL.MAC_PRP_PIPES_FW_CNTL_0.stop_pipe = 8939676 1 1
MAC_RGF.PRP.PIPES.FW.CNTL.MAC_PRP_PIPES_FW_CNTL_0.q2_bug_fix0_dis = 8939676 2 2
MAC_RGF.PRP.PIPES.FW.CNTL.MAC_PRP_PIPES_FW_CNTL_0.q2_bug_fix1_dis = 8939676 3 3
MAC_RGF.PRP.PIPES.FW.CNTL.MAC_PRP_PIPES_FW_CNTL_0.cache_flush = 8939676 4 4
MAC_RGF.PRP.PIPES.FW.CNTL.MAC_PRP_PIPES_FW_CNTL_0.reserved.2697 = 8939676 5 7
MAC_RGF.PRP.PIPES.FW.CNTL.MAC_PRP_PIPES_FW_CNTL_0.cg_dis_delay = 8939676 8 13
MAC_RGF.PRP.PIPES.FW.CNTL.MAC_PRP_PIPES_FW_CNTL_0.reserved.2698 = 8939676 14 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG = 8939680 0 543
MAC_RGF.PRP.PIPES.SW.CNTL = 8939748 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_SM = 8939680 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_BAP = 8939684 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_QH = 8939688 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.QH_SM = 8939692 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.DESC_SM = 8939696 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_MAIN_SM = 8939700 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_DOUT_ST = 8939704 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_PAL_INTF = 8939708 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_REL_QH = 8939712 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_REL_PAY = 8939716 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PMC_SM = 8939720 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAL_ARB = 8939724 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.QH_ARB = 8939728 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_ARB = 8939732 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.MRP_ARB = 8939736 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.CNT_ARB = 8939740 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.FIFO_STS = 8939744 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_SM_0 = 8939680 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_SM_0.current_state = 8939680 0 2
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_SM_0.reserved.2699 = 8939680 3 15
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_SM_0.next_state_ovrd = 8939680 16 18
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_SM_0.reserved.2700 = 8939680 19 29
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_SM_0.wr_fsm_en = 8939680 30 30
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_SM_0.rd_fsm_en = 8939680 31 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_BAP_0 = 8939684 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_BAP_0.current_state = 8939684 0 1
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_BAP_0.reserved.2701 = 8939684 2 15
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_BAP_0.next_state_ovrd = 8939684 16 17
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_BAP_0.reserved.2702 = 8939684 18 29
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_BAP_0.wr_fsm_en = 8939684 30 30
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_BAP_0.rd_fsm_en = 8939684 31 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_QH_0 = 8939688 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_QH_0.current_state = 8939688 0 0
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_QH_0.reserved.2703 = 8939688 1 15
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_QH_0.next_state_ovrd = 8939688 16 16
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_QH_0.reserved.2704 = 8939688 17 29
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_QH_0.wr_fsm_en = 8939688 30 30
MAC_RGF.PRP.PIPES.SW.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_SW_FSM_DBG_Q_MNG_QH_0.rd_fsm_en = 8939688 31 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.QH_SM.MAC_PRP_PIPES_SW_FSM_DBG_QH_SM_0 = 8939692 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.QH_SM.MAC_PRP_PIPES_SW_FSM_DBG_QH_SM_0.current_state = 8939692 0 3
MAC_RGF.PRP.PIPES.SW.FSM_DBG.QH_SM.MAC_PRP_PIPES_SW_FSM_DBG_QH_SM_0.reserved.2705 = 8939692 4 15
MAC_RGF.PRP.PIPES.SW.FSM_DBG.QH_SM.MAC_PRP_PIPES_SW_FSM_DBG_QH_SM_0.next_state_ovrd = 8939692 16 19
MAC_RGF.PRP.PIPES.SW.FSM_DBG.QH_SM.MAC_PRP_PIPES_SW_FSM_DBG_QH_SM_0.reserved.2706 = 8939692 20 29
MAC_RGF.PRP.PIPES.SW.FSM_DBG.QH_SM.MAC_PRP_PIPES_SW_FSM_DBG_QH_SM_0.wr_fsm_en = 8939692 30 30
MAC_RGF.PRP.PIPES.SW.FSM_DBG.QH_SM.MAC_PRP_PIPES_SW_FSM_DBG_QH_SM_0.rd_fsm_en = 8939692 31 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.DESC_SM.MAC_PRP_PIPES_SW_FSM_DBG_DESC_SM_0 = 8939696 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.DESC_SM.MAC_PRP_PIPES_SW_FSM_DBG_DESC_SM_0.current_state = 8939696 0 1
MAC_RGF.PRP.PIPES.SW.FSM_DBG.DESC_SM.MAC_PRP_PIPES_SW_FSM_DBG_DESC_SM_0.reserved.2707 = 8939696 2 15
MAC_RGF.PRP.PIPES.SW.FSM_DBG.DESC_SM.MAC_PRP_PIPES_SW_FSM_DBG_DESC_SM_0.next_state_ovrd = 8939696 16 17
MAC_RGF.PRP.PIPES.SW.FSM_DBG.DESC_SM.MAC_PRP_PIPES_SW_FSM_DBG_DESC_SM_0.reserved.2708 = 8939696 18 29
MAC_RGF.PRP.PIPES.SW.FSM_DBG.DESC_SM.MAC_PRP_PIPES_SW_FSM_DBG_DESC_SM_0.wr_fsm_en = 8939696 30 30
MAC_RGF.PRP.PIPES.SW.FSM_DBG.DESC_SM.MAC_PRP_PIPES_SW_FSM_DBG_DESC_SM_0.rd_fsm_en = 8939696 31 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_SW_FSM_DBG_PAY_MAIN_SM_0 = 8939700 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_SW_FSM_DBG_PAY_MAIN_SM_0.current_state = 8939700 0 2
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_SW_FSM_DBG_PAY_MAIN_SM_0.reserved.2709 = 8939700 3 15
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_SW_FSM_DBG_PAY_MAIN_SM_0.next_state_ovrd = 8939700 16 18
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_SW_FSM_DBG_PAY_MAIN_SM_0.reserved.2710 = 8939700 19 29
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_SW_FSM_DBG_PAY_MAIN_SM_0.wr_fsm_en = 8939700 30 30
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_SW_FSM_DBG_PAY_MAIN_SM_0.rd_fsm_en = 8939700 31 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_SW_FSM_DBG_PAY_DOUT_ST_0 = 8939704 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_SW_FSM_DBG_PAY_DOUT_ST_0.current_state = 8939704 0 0
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_SW_FSM_DBG_PAY_DOUT_ST_0.reserved.2711 = 8939704 1 15
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_SW_FSM_DBG_PAY_DOUT_ST_0.next_state_ovrd = 8939704 16 16
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_SW_FSM_DBG_PAY_DOUT_ST_0.reserved.2712 = 8939704 17 29
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_SW_FSM_DBG_PAY_DOUT_ST_0.wr_fsm_en = 8939704 30 30
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_SW_FSM_DBG_PAY_DOUT_ST_0.rd_fsm_en = 8939704 31 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_SW_FSM_DBG_PAY_PAL_INTF_0 = 8939708 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_SW_FSM_DBG_PAY_PAL_INTF_0.current_state = 8939708 0 2
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_SW_FSM_DBG_PAY_PAL_INTF_0.reserved.2713 = 8939708 3 15
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_SW_FSM_DBG_PAY_PAL_INTF_0.next_state_ovrd = 8939708 16 18
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_SW_FSM_DBG_PAY_PAL_INTF_0.reserved.2714 = 8939708 19 29
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_SW_FSM_DBG_PAY_PAL_INTF_0.wr_fsm_en = 8939708 30 30
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_SW_FSM_DBG_PAY_PAL_INTF_0.rd_fsm_en = 8939708 31 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_SW_FSM_DBG_PAY_REL_QH_0 = 8939712 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_SW_FSM_DBG_PAY_REL_QH_0.current_state = 8939712 0 2
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_SW_FSM_DBG_PAY_REL_QH_0.reserved.2715 = 8939712 3 15
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_SW_FSM_DBG_PAY_REL_QH_0.next_state_ovrd = 8939712 16 18
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_SW_FSM_DBG_PAY_REL_QH_0.reserved.2716 = 8939712 19 29
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_SW_FSM_DBG_PAY_REL_QH_0.wr_fsm_en = 8939712 30 30
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_SW_FSM_DBG_PAY_REL_QH_0.rd_fsm_en = 8939712 31 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_SW_FSM_DBG_PAY_REL_PAY_0 = 8939716 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_SW_FSM_DBG_PAY_REL_PAY_0.current_state = 8939716 0 2
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_SW_FSM_DBG_PAY_REL_PAY_0.reserved.2717 = 8939716 3 15
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_SW_FSM_DBG_PAY_REL_PAY_0.next_state_ovrd = 8939716 16 18
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_SW_FSM_DBG_PAY_REL_PAY_0.reserved.2718 = 8939716 19 29
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_SW_FSM_DBG_PAY_REL_PAY_0.wr_fsm_en = 8939716 30 30
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_SW_FSM_DBG_PAY_REL_PAY_0.rd_fsm_en = 8939716 31 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PMC_SM.MAC_MAC_RGF_PRP_PIPES_SW_FSM_DBG_0 = 8939720 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PMC_SM.MAC_MAC_RGF_PRP_PIPES_SW_FSM_DBG_0.current_state = 8939720 0 0
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PMC_SM.MAC_MAC_RGF_PRP_PIPES_SW_FSM_DBG_0.reserved.2719 = 8939720 1 15
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PMC_SM.MAC_MAC_RGF_PRP_PIPES_SW_FSM_DBG_0.next_state_ovrd = 8939720 16 16
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PMC_SM.MAC_MAC_RGF_PRP_PIPES_SW_FSM_DBG_0.reserved.2720 = 8939720 17 30
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PMC_SM.MAC_MAC_RGF_PRP_PIPES_SW_FSM_DBG_0.wr_fsm_en = 8939720 31 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_SW_FSM_DBG_PAL_ARB_0 = 8939724 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_SW_FSM_DBG_PAL_ARB_0.current_state = 8939724 0 1
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_SW_FSM_DBG_PAL_ARB_0.reserved.2721 = 8939724 2 15
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_SW_FSM_DBG_PAL_ARB_0.next_state_ovrd = 8939724 16 17
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_SW_FSM_DBG_PAL_ARB_0.reserved.2722 = 8939724 18 29
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_SW_FSM_DBG_PAL_ARB_0.wr_fsm_en = 8939724 30 30
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_SW_FSM_DBG_PAL_ARB_0.rd_fsm_en = 8939724 31 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.QH_ARB.MAC_PRP_PIPES_SW_FSM_DBG_QH_ARB_0 = 8939728 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.QH_ARB.MAC_PRP_PIPES_SW_FSM_DBG_QH_ARB_0.current_state = 8939728 0 0
MAC_RGF.PRP.PIPES.SW.FSM_DBG.QH_ARB.MAC_PRP_PIPES_SW_FSM_DBG_QH_ARB_0.reserved.2723 = 8939728 1 15
MAC_RGF.PRP.PIPES.SW.FSM_DBG.QH_ARB.MAC_PRP_PIPES_SW_FSM_DBG_QH_ARB_0.next_state_ovrd = 8939728 16 16
MAC_RGF.PRP.PIPES.SW.FSM_DBG.QH_ARB.MAC_PRP_PIPES_SW_FSM_DBG_QH_ARB_0.reserved.2724 = 8939728 17 29
MAC_RGF.PRP.PIPES.SW.FSM_DBG.QH_ARB.MAC_PRP_PIPES_SW_FSM_DBG_QH_ARB_0.wr_fsm_en = 8939728 30 30
MAC_RGF.PRP.PIPES.SW.FSM_DBG.QH_ARB.MAC_PRP_PIPES_SW_FSM_DBG_QH_ARB_0.rd_fsm_en = 8939728 31 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_SW_FSM_DBG_PAY_ARB_0 = 8939732 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_SW_FSM_DBG_PAY_ARB_0.current_state = 8939732 0 0
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_SW_FSM_DBG_PAY_ARB_0.reserved.2725 = 8939732 1 15
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_SW_FSM_DBG_PAY_ARB_0.next_state_ovrd = 8939732 16 16
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_SW_FSM_DBG_PAY_ARB_0.reserved.2726 = 8939732 17 29
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_SW_FSM_DBG_PAY_ARB_0.wr_fsm_en = 8939732 30 30
MAC_RGF.PRP.PIPES.SW.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_SW_FSM_DBG_PAY_ARB_0.rd_fsm_en = 8939732 31 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_SW_FSM_DBG_MRP_ARB_0 = 8939736 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_SW_FSM_DBG_MRP_ARB_0.current_state = 8939736 0 0
MAC_RGF.PRP.PIPES.SW.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_SW_FSM_DBG_MRP_ARB_0.reserved.2727 = 8939736 1 15
MAC_RGF.PRP.PIPES.SW.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_SW_FSM_DBG_MRP_ARB_0.next_state_ovrd = 8939736 16 16
MAC_RGF.PRP.PIPES.SW.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_SW_FSM_DBG_MRP_ARB_0.reserved.2728 = 8939736 17 29
MAC_RGF.PRP.PIPES.SW.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_SW_FSM_DBG_MRP_ARB_0.wr_fsm_en = 8939736 30 30
MAC_RGF.PRP.PIPES.SW.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_SW_FSM_DBG_MRP_ARB_0.rd_fsm_en = 8939736 31 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.CNT_ARB.MAC_MAC_RGF_PRP_PIPES_SW_FSM_DBG_0 = 8939740 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.CNT_ARB.MAC_MAC_RGF_PRP_PIPES_SW_FSM_DBG_0.current_state = 8939740 0 2
MAC_RGF.PRP.PIPES.SW.FSM_DBG.CNT_ARB.MAC_MAC_RGF_PRP_PIPES_SW_FSM_DBG_0.reserved.2729 = 8939740 3 7
MAC_RGF.PRP.PIPES.SW.FSM_DBG.CNT_ARB.MAC_MAC_RGF_PRP_PIPES_SW_FSM_DBG_0.next_state_ovrd = 8939740 8 10
MAC_RGF.PRP.PIPES.SW.FSM_DBG.CNT_ARB.MAC_MAC_RGF_PRP_PIPES_SW_FSM_DBG_0.reserved.2730 = 8939740 11 30
MAC_RGF.PRP.PIPES.SW.FSM_DBG.CNT_ARB.MAC_MAC_RGF_PRP_PIPES_SW_FSM_DBG_0.wr_fsm_en = 8939740 31 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.FIFO_STS.MAC_MAC_RGF_PRP_PIPES_SW_FSM_DBG_0 = 8939744 0 31
MAC_RGF.PRP.PIPES.SW.FSM_DBG.FIFO_STS.MAC_MAC_RGF_PRP_PIPES_SW_FSM_DBG_0.fifo_empty = 8939744 0 0
MAC_RGF.PRP.PIPES.SW.FSM_DBG.FIFO_STS.MAC_MAC_RGF_PRP_PIPES_SW_FSM_DBG_0.fifo_full = 8939744 1 1
MAC_RGF.PRP.PIPES.SW.FSM_DBG.FIFO_STS.MAC_MAC_RGF_PRP_PIPES_SW_FSM_DBG_0.fifo_entry_empty = 8939744 2 6
MAC_RGF.PRP.PIPES.SW.FSM_DBG.FIFO_STS.MAC_MAC_RGF_PRP_PIPES_SW_FSM_DBG_0.fifo_entry_full = 8939744 7 11
MAC_RGF.PRP.PIPES.SW.FSM_DBG.FIFO_STS.MAC_MAC_RGF_PRP_PIPES_SW_FSM_DBG_0.reserved.2731 = 8939744 12 31
MAC_RGF.PRP.PIPES.SW.CNTL.MAC_PRP_PIPES_SW_CNTL_0 = 8939748 0 31
MAC_RGF.PRP.PIPES.SW.CNTL.MAC_PRP_PIPES_SW_CNTL_0.q_sel_methood = 8939748 0 0
MAC_RGF.PRP.PIPES.SW.CNTL.MAC_PRP_PIPES_SW_CNTL_0.stop_pipe = 8939748 1 1
MAC_RGF.PRP.PIPES.SW.CNTL.MAC_PRP_PIPES_SW_CNTL_0.q2_bug_fix0_dis = 8939748 2 2
MAC_RGF.PRP.PIPES.SW.CNTL.MAC_PRP_PIPES_SW_CNTL_0.q2_bug_fix1_dis = 8939748 3 3
MAC_RGF.PRP.PIPES.SW.CNTL.MAC_PRP_PIPES_SW_CNTL_0.cache_flush = 8939748 4 4
MAC_RGF.PRP.PIPES.SW.CNTL.MAC_PRP_PIPES_SW_CNTL_0.reserved.2732 = 8939748 5 7
MAC_RGF.PRP.PIPES.SW.CNTL.MAC_PRP_PIPES_SW_CNTL_0.cg_dis_delay = 8939748 8 13
MAC_RGF.PRP.PIPES.SW.CNTL.MAC_PRP_PIPES_SW_CNTL_0.reserved.2733 = 8939748 14 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG = 8939752 0 511
MAC_RGF.PRP.PIPES.IO.CNTL = 8939816 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_SM = 8939752 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_BAP = 8939756 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_QH = 8939760 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.QH_SM = 8939764 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.DESC_SM = 8939768 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_MAIN_SM = 8939772 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_DOUT_ST = 8939776 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_PAL_INTF = 8939780 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_REL_QH = 8939784 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_REL_PAY = 8939788 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAL_ARB = 8939792 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.QH_ARB = 8939796 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_ARB = 8939800 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.MRP_ARB = 8939804 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.FIFO_STS = 8939808 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.CNT_ARB = 8939812 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_SM_0 = 8939752 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_SM_0.current_state = 8939752 0 2
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_SM_0.reserved.2734 = 8939752 3 15
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_SM_0.next_state_ovrd = 8939752 16 18
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_SM_0.reserved.2735 = 8939752 19 29
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_SM_0.wr_fsm_en = 8939752 30 30
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_SM.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_SM_0.rd_fsm_en = 8939752 31 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_BAP_0 = 8939756 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_BAP_0.current_state = 8939756 0 1
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_BAP_0.reserved.2736 = 8939756 2 15
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_BAP_0.next_state_ovrd = 8939756 16 17
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_BAP_0.reserved.2737 = 8939756 18 29
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_BAP_0.wr_fsm_en = 8939756 30 30
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_BAP.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_BAP_0.rd_fsm_en = 8939756 31 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_QH_0 = 8939760 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_QH_0.current_state = 8939760 0 0
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_QH_0.reserved.2738 = 8939760 1 15
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_QH_0.next_state_ovrd = 8939760 16 16
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_QH_0.reserved.2739 = 8939760 17 29
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_QH_0.wr_fsm_en = 8939760 30 30
MAC_RGF.PRP.PIPES.IO.FSM_DBG.Q_MNG_QH.MAC_PRP_PIPES_IO_FSM_DBG_Q_MNG_QH_0.rd_fsm_en = 8939760 31 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.QH_SM.MAC_PRP_PIPES_IO_FSM_DBG_QH_SM_0 = 8939764 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.QH_SM.MAC_PRP_PIPES_IO_FSM_DBG_QH_SM_0.current_state = 8939764 0 3
MAC_RGF.PRP.PIPES.IO.FSM_DBG.QH_SM.MAC_PRP_PIPES_IO_FSM_DBG_QH_SM_0.reserved.2740 = 8939764 4 15
MAC_RGF.PRP.PIPES.IO.FSM_DBG.QH_SM.MAC_PRP_PIPES_IO_FSM_DBG_QH_SM_0.next_state_ovrd = 8939764 16 19
MAC_RGF.PRP.PIPES.IO.FSM_DBG.QH_SM.MAC_PRP_PIPES_IO_FSM_DBG_QH_SM_0.reserved.2741 = 8939764 20 29
MAC_RGF.PRP.PIPES.IO.FSM_DBG.QH_SM.MAC_PRP_PIPES_IO_FSM_DBG_QH_SM_0.wr_fsm_en = 8939764 30 30
MAC_RGF.PRP.PIPES.IO.FSM_DBG.QH_SM.MAC_PRP_PIPES_IO_FSM_DBG_QH_SM_0.rd_fsm_en = 8939764 31 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.DESC_SM.MAC_PRP_PIPES_IO_FSM_DBG_DESC_SM_0 = 8939768 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.DESC_SM.MAC_PRP_PIPES_IO_FSM_DBG_DESC_SM_0.current_state = 8939768 0 1
MAC_RGF.PRP.PIPES.IO.FSM_DBG.DESC_SM.MAC_PRP_PIPES_IO_FSM_DBG_DESC_SM_0.reserved.2742 = 8939768 2 15
MAC_RGF.PRP.PIPES.IO.FSM_DBG.DESC_SM.MAC_PRP_PIPES_IO_FSM_DBG_DESC_SM_0.next_state_ovrd = 8939768 16 17
MAC_RGF.PRP.PIPES.IO.FSM_DBG.DESC_SM.MAC_PRP_PIPES_IO_FSM_DBG_DESC_SM_0.reserved.2743 = 8939768 18 29
MAC_RGF.PRP.PIPES.IO.FSM_DBG.DESC_SM.MAC_PRP_PIPES_IO_FSM_DBG_DESC_SM_0.wr_fsm_en = 8939768 30 30
MAC_RGF.PRP.PIPES.IO.FSM_DBG.DESC_SM.MAC_PRP_PIPES_IO_FSM_DBG_DESC_SM_0.rd_fsm_en = 8939768 31 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_IO_FSM_DBG_PAY_MAIN_SM_0 = 8939772 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_IO_FSM_DBG_PAY_MAIN_SM_0.current_state = 8939772 0 2
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_IO_FSM_DBG_PAY_MAIN_SM_0.reserved.2744 = 8939772 3 15
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_IO_FSM_DBG_PAY_MAIN_SM_0.next_state_ovrd = 8939772 16 18
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_IO_FSM_DBG_PAY_MAIN_SM_0.reserved.2745 = 8939772 19 29
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_IO_FSM_DBG_PAY_MAIN_SM_0.wr_fsm_en = 8939772 30 30
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_MAIN_SM.MAC_PRP_PIPES_IO_FSM_DBG_PAY_MAIN_SM_0.rd_fsm_en = 8939772 31 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_IO_FSM_DBG_PAY_DOUT_ST_0 = 8939776 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_IO_FSM_DBG_PAY_DOUT_ST_0.current_state = 8939776 0 0
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_IO_FSM_DBG_PAY_DOUT_ST_0.reserved.2746 = 8939776 1 15
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_IO_FSM_DBG_PAY_DOUT_ST_0.next_state_ovrd = 8939776 16 16
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_IO_FSM_DBG_PAY_DOUT_ST_0.reserved.2747 = 8939776 17 29
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_IO_FSM_DBG_PAY_DOUT_ST_0.wr_fsm_en = 8939776 30 30
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_DOUT_ST.MAC_PRP_PIPES_IO_FSM_DBG_PAY_DOUT_ST_0.rd_fsm_en = 8939776 31 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_IO_FSM_DBG_PAY_PAL_INTF_0 = 8939780 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_IO_FSM_DBG_PAY_PAL_INTF_0.current_state = 8939780 0 2
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_IO_FSM_DBG_PAY_PAL_INTF_0.reserved.2748 = 8939780 3 15
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_IO_FSM_DBG_PAY_PAL_INTF_0.next_state_ovrd = 8939780 16 18
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_IO_FSM_DBG_PAY_PAL_INTF_0.reserved.2749 = 8939780 19 29
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_IO_FSM_DBG_PAY_PAL_INTF_0.wr_fsm_en = 8939780 30 30
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_PAL_INTF.MAC_PRP_PIPES_IO_FSM_DBG_PAY_PAL_INTF_0.rd_fsm_en = 8939780 31 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_IO_FSM_DBG_PAY_REL_QH_0 = 8939784 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_IO_FSM_DBG_PAY_REL_QH_0.current_state = 8939784 0 2
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_IO_FSM_DBG_PAY_REL_QH_0.reserved.2750 = 8939784 3 15
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_IO_FSM_DBG_PAY_REL_QH_0.next_state_ovrd = 8939784 16 18
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_IO_FSM_DBG_PAY_REL_QH_0.reserved.2751 = 8939784 19 29
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_IO_FSM_DBG_PAY_REL_QH_0.wr_fsm_en = 8939784 30 30
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_REL_QH.MAC_PRP_PIPES_IO_FSM_DBG_PAY_REL_QH_0.rd_fsm_en = 8939784 31 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_IO_FSM_DBG_PAY_REL_PAY_0 = 8939788 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_IO_FSM_DBG_PAY_REL_PAY_0.current_state = 8939788 0 2
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_IO_FSM_DBG_PAY_REL_PAY_0.reserved.2752 = 8939788 3 15
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_IO_FSM_DBG_PAY_REL_PAY_0.next_state_ovrd = 8939788 16 18
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_IO_FSM_DBG_PAY_REL_PAY_0.reserved.2753 = 8939788 19 29
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_IO_FSM_DBG_PAY_REL_PAY_0.wr_fsm_en = 8939788 30 30
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_REL_PAY.MAC_PRP_PIPES_IO_FSM_DBG_PAY_REL_PAY_0.rd_fsm_en = 8939788 31 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_IO_FSM_DBG_PAL_ARB_0 = 8939792 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_IO_FSM_DBG_PAL_ARB_0.current_state = 8939792 0 1
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_IO_FSM_DBG_PAL_ARB_0.reserved.2754 = 8939792 2 15
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_IO_FSM_DBG_PAL_ARB_0.next_state_ovrd = 8939792 16 17
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_IO_FSM_DBG_PAL_ARB_0.reserved.2755 = 8939792 18 29
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_IO_FSM_DBG_PAL_ARB_0.wr_fsm_en = 8939792 30 30
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAL_ARB.MAC_PRP_PIPES_IO_FSM_DBG_PAL_ARB_0.rd_fsm_en = 8939792 31 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.QH_ARB.MAC_PRP_PIPES_IO_FSM_DBG_QH_ARB_0 = 8939796 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.QH_ARB.MAC_PRP_PIPES_IO_FSM_DBG_QH_ARB_0.current_state = 8939796 0 0
MAC_RGF.PRP.PIPES.IO.FSM_DBG.QH_ARB.MAC_PRP_PIPES_IO_FSM_DBG_QH_ARB_0.reserved.2756 = 8939796 1 15
MAC_RGF.PRP.PIPES.IO.FSM_DBG.QH_ARB.MAC_PRP_PIPES_IO_FSM_DBG_QH_ARB_0.next_state_ovrd = 8939796 16 16
MAC_RGF.PRP.PIPES.IO.FSM_DBG.QH_ARB.MAC_PRP_PIPES_IO_FSM_DBG_QH_ARB_0.reserved.2757 = 8939796 17 29
MAC_RGF.PRP.PIPES.IO.FSM_DBG.QH_ARB.MAC_PRP_PIPES_IO_FSM_DBG_QH_ARB_0.wr_fsm_en = 8939796 30 30
MAC_RGF.PRP.PIPES.IO.FSM_DBG.QH_ARB.MAC_PRP_PIPES_IO_FSM_DBG_QH_ARB_0.rd_fsm_en = 8939796 31 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_IO_FSM_DBG_PAY_ARB_0 = 8939800 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_IO_FSM_DBG_PAY_ARB_0.current_state = 8939800 0 0
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_IO_FSM_DBG_PAY_ARB_0.reserved.2758 = 8939800 1 15
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_IO_FSM_DBG_PAY_ARB_0.next_state_ovrd = 8939800 16 16
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_IO_FSM_DBG_PAY_ARB_0.reserved.2759 = 8939800 17 29
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_IO_FSM_DBG_PAY_ARB_0.wr_fsm_en = 8939800 30 30
MAC_RGF.PRP.PIPES.IO.FSM_DBG.PAY_ARB.MAC_PRP_PIPES_IO_FSM_DBG_PAY_ARB_0.rd_fsm_en = 8939800 31 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_IO_FSM_DBG_MRP_ARB_0 = 8939804 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_IO_FSM_DBG_MRP_ARB_0.current_state = 8939804 0 0
MAC_RGF.PRP.PIPES.IO.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_IO_FSM_DBG_MRP_ARB_0.reserved.2760 = 8939804 1 15
MAC_RGF.PRP.PIPES.IO.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_IO_FSM_DBG_MRP_ARB_0.next_state_ovrd = 8939804 16 16
MAC_RGF.PRP.PIPES.IO.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_IO_FSM_DBG_MRP_ARB_0.reserved.2761 = 8939804 17 29
MAC_RGF.PRP.PIPES.IO.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_IO_FSM_DBG_MRP_ARB_0.wr_fsm_en = 8939804 30 30
MAC_RGF.PRP.PIPES.IO.FSM_DBG.MRP_ARB.MAC_PRP_PIPES_IO_FSM_DBG_MRP_ARB_0.rd_fsm_en = 8939804 31 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.FIFO_STS.MAC_MAC_RGF_PRP_PIPES_IO_FSM_DBG_0 = 8939808 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.FIFO_STS.MAC_MAC_RGF_PRP_PIPES_IO_FSM_DBG_0.fifo_empty = 8939808 0 0
MAC_RGF.PRP.PIPES.IO.FSM_DBG.FIFO_STS.MAC_MAC_RGF_PRP_PIPES_IO_FSM_DBG_0.fifo_full = 8939808 1 1
MAC_RGF.PRP.PIPES.IO.FSM_DBG.FIFO_STS.MAC_MAC_RGF_PRP_PIPES_IO_FSM_DBG_0.fifo_entry_empty = 8939808 2 6
MAC_RGF.PRP.PIPES.IO.FSM_DBG.FIFO_STS.MAC_MAC_RGF_PRP_PIPES_IO_FSM_DBG_0.fifo_entry_full = 8939808 7 11
MAC_RGF.PRP.PIPES.IO.FSM_DBG.FIFO_STS.MAC_MAC_RGF_PRP_PIPES_IO_FSM_DBG_0.reserved.2762 = 8939808 12 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.CNT_ARB.MAC_MAC_RGF_PRP_PIPES_IO_FSM_DBG_0 = 8939812 0 31
MAC_RGF.PRP.PIPES.IO.FSM_DBG.CNT_ARB.MAC_MAC_RGF_PRP_PIPES_IO_FSM_DBG_0.current_state = 8939812 0 2
MAC_RGF.PRP.PIPES.IO.FSM_DBG.CNT_ARB.MAC_MAC_RGF_PRP_PIPES_IO_FSM_DBG_0.reserved.2763 = 8939812 3 7
MAC_RGF.PRP.PIPES.IO.FSM_DBG.CNT_ARB.MAC_MAC_RGF_PRP_PIPES_IO_FSM_DBG_0.next_state_ovrd = 8939812 8 10
MAC_RGF.PRP.PIPES.IO.FSM_DBG.CNT_ARB.MAC_MAC_RGF_PRP_PIPES_IO_FSM_DBG_0.reserved.2764 = 8939812 11 30
MAC_RGF.PRP.PIPES.IO.FSM_DBG.CNT_ARB.MAC_MAC_RGF_PRP_PIPES_IO_FSM_DBG_0.wr_fsm_en = 8939812 31 31
MAC_RGF.PRP.PIPES.IO.CNTL.MAC_PRP_PIPES_IO_CNTL_0 = 8939816 0 31
MAC_RGF.PRP.PIPES.IO.CNTL.MAC_PRP_PIPES_IO_CNTL_0.q_sel_methood = 8939816 0 0
MAC_RGF.PRP.PIPES.IO.CNTL.MAC_PRP_PIPES_IO_CNTL_0.stop_pipe = 8939816 1 1
MAC_RGF.PRP.PIPES.IO.CNTL.MAC_PRP_PIPES_IO_CNTL_0.q2_bug_fix0_dis = 8939816 2 2
MAC_RGF.PRP.PIPES.IO.CNTL.MAC_PRP_PIPES_IO_CNTL_0.q2_bug_fix1_dis = 8939816 3 3
MAC_RGF.PRP.PIPES.IO.CNTL.MAC_PRP_PIPES_IO_CNTL_0.cache_flush = 8939816 4 4
MAC_RGF.PRP.PIPES.IO.CNTL.MAC_PRP_PIPES_IO_CNTL_0.reserved.2765 = 8939816 5 7
MAC_RGF.PRP.PIPES.IO.CNTL.MAC_PRP_PIPES_IO_CNTL_0.cg_dis_delay = 8939816 8 13
MAC_RGF.PRP.PIPES.IO.CNTL.MAC_PRP_PIPES_IO_CNTL_0.reserved.2766 = 8939816 14 31
MAC_RGF.PRP.PIPES.SPARROW_MB_BUG_FIX.MAC_MAC_RGF_PRP_PIPES_SPARROW_MB_BUG_FIX_0 = 8939820 0 31
MAC_RGF.PRP.PIPES.SPARROW_MB_BUG_FIX.MAC_MAC_RGF_PRP_PIPES_SPARROW_MB_BUG_FIX_0.bug_4668_en = 8939820 0 0
MAC_RGF.PRP.PIPES.SPARROW_MB_BUG_FIX.MAC_MAC_RGF_PRP_PIPES_SPARROW_MB_BUG_FIX_0.bug_fix_4697_en = 8939820 1 1
MAC_RGF.PRP.PIPES.SPARROW_MB_BUG_FIX.MAC_MAC_RGF_PRP_PIPES_SPARROW_MB_BUG_FIX_0.reserved.2767 = 8939820 2 31
MAC_RGF.PTP.MAC_RGF_PTP_0 = 8940032 0 31
MAC_RGF.PTP.MAC_RGF_PTP_1 = 8940036 0 31
MAC_RGF.PTP.MAC_RGF_PTP_3 = 8940040 0 31
MAC_RGF.PTP.MAC_MAC_RGF_PTP_4 = 8940044 0 31
MAC_RGF.PTP.COUNTER = 8940048 0 31
MAC_RGF.PTP.TX_AVAILABILITY = 8940052 0 159
MAC_RGF.PTP.SW = 8940072 0 287
MAC_RGF.PTP.FW = 8940108 0 287
MAC_RGF.PTP.IO = 8940144 0 287
MAC_RGF.PTP.MTRL = 8940180 0 255
MAC_RGF.PTP.SPARROW_MB_BUF_FIX = 8940212 0 31
MAC_RGF.PTP.MAC_RGF_PTP_0.msdu_pipe_length = 8940032 0 7
MAC_RGF.PTP.MAC_RGF_PTP_0.reserved.2769 = 8940032 8 30
MAC_RGF.PTP.MAC_RGF_PTP_0.marlon_comp = 8940032 31 31
MAC_RGF.PTP.MAC_RGF_PTP_1.payload_pipe_length = 8940036 0 7
MAC_RGF.PTP.MAC_RGF_PTP_1.reserved.2770 = 8940036 8 31
MAC_RGF.PTP.MAC_RGF_PTP_3.io_key_index = 8940040 0 1
MAC_RGF.PTP.MAC_RGF_PTP_3.reserved.2771 = 8940040 2 31
MAC_RGF.PTP.MAC_MAC_RGF_PTP_4.io_qid = 8940044 0 4
MAC_RGF.PTP.MAC_MAC_RGF_PTP_4.io_qid_valid = 8940044 5 5
MAC_RGF.PTP.MAC_MAC_RGF_PTP_4.reserved.2772 = 8940044 6 31
MAC_RGF.PTP.COUNTER.MAC_MAC_RGF_PTP_COUNTER_0 = 8940048 0 31
MAC_RGF.PTP.COUNTER.MAC_MAC_RGF_PTP_COUNTER_0.ptp_counter = 8940048 0 7
MAC_RGF.PTP.COUNTER.MAC_MAC_RGF_PTP_COUNTER_0.counter_en = 8940048 8 8
MAC_RGF.PTP.COUNTER.MAC_MAC_RGF_PTP_COUNTER_0.counter_en1 = 8940048 9 9
MAC_RGF.PTP.COUNTER.MAC_MAC_RGF_PTP_COUNTER_0.reserved.2773 = 8940048 10 31
MAC_RGF.PTP.TX_AVAILABILITY.MAC_RGF_PTP_TX_AVAILABILITY_0 = 8940052 0 31
MAC_RGF.PTP.TX_AVAILABILITY.MAC_RGF_PTP_TX_AVAILABILITY_1 = 8940056 0 31
MAC_RGF.PTP.TX_AVAILABILITY.MAC_RGF_PTP_TX_AVAILABILITY_2 = 8940060 0 31
MAC_RGF.PTP.TX_AVAILABILITY.MAC_RGF_PTP_TX_AVAILABILITY_3 = 8940064 0 31
MAC_RGF.PTP.TX_AVAILABILITY.MAC_MAC_RGF_PTP_TX_AVAILABILITY_4 = 8940068 0 31
MAC_RGF.PTP.TX_AVAILABILITY.MAC_RGF_PTP_TX_AVAILABILITY_0.threshold = 8940052 0 31
MAC_RGF.PTP.TX_AVAILABILITY.MAC_RGF_PTP_TX_AVAILABILITY_1.mask = 8940056 0 31
MAC_RGF.PTP.TX_AVAILABILITY.MAC_RGF_PTP_TX_AVAILABILITY_2.value = 8940060 0 31
MAC_RGF.PTP.TX_AVAILABILITY.MAC_RGF_PTP_TX_AVAILABILITY_3.trigger = 8940064 0 0
MAC_RGF.PTP.TX_AVAILABILITY.MAC_RGF_PTP_TX_AVAILABILITY_3.reserved.2774 = 8940064 1 31
MAC_RGF.PTP.TX_AVAILABILITY.MAC_MAC_RGF_PTP_TX_AVAILABILITY_4.availability_vector = 8940068 0 31
MAC_RGF.PTP.SW.MAC_MAC_RGF_PTP_SW_0 = 8940072 0 31
MAC_RGF.PTP.SW.PQH_BUF_CTRL_SW = 8940076 0 31
MAC_RGF.PTP.SW.PQH_PPE_SERVICE_CTRL_SW = 8940080 0 31
MAC_RGF.PTP.SW.PQH_STORE_POINTER_SW = 8940084 0 31
MAC_RGF.PTP.SW.PTI_DATA_CTRL_SW = 8940088 0 31
MAC_RGF.PTP.SW.PTP_DESC_HANDLER_SW = 8940092 0 31
MAC_RGF.PTP.SW.PTP_PACKET_HANDLER_SW = 8940096 0 31
MAC_RGF.PTP.SW.PTP_PFIFO_OUT_SW = 8940100 0 31
MAC_RGF.PTP.SW.PTP_PFIFO_OUT_2_SW = 8940104 0 31
MAC_RGF.PTP.SW.MAC_MAC_RGF_PTP_SW_0.clr_pfifo_sw = 8940072 0 0
MAC_RGF.PTP.SW.MAC_MAC_RGF_PTP_SW_0.force_clr_cache_valid = 8940072 1 1
MAC_RGF.PTP.SW.MAC_MAC_RGF_PTP_SW_0.reserved.2775 = 8940072 2 7
MAC_RGF.PTP.SW.MAC_MAC_RGF_PTP_SW_0.cg_dis_delay = 8940072 8 13
MAC_RGF.PTP.SW.MAC_MAC_RGF_PTP_SW_0.reserved.2776 = 8940072 14 31
MAC_RGF.PTP.SW.PQH_BUF_CTRL_SW.MAC_PTP_PQH_BUF_CTRL_SW_0 = 8940076 0 31
MAC_RGF.PTP.SW.PQH_BUF_CTRL_SW.MAC_PTP_PQH_BUF_CTRL_SW_0.current_state = 8940076 0 1
MAC_RGF.PTP.SW.PQH_BUF_CTRL_SW.MAC_PTP_PQH_BUF_CTRL_SW_0.reserved.2777 = 8940076 2 15
MAC_RGF.PTP.SW.PQH_BUF_CTRL_SW.MAC_PTP_PQH_BUF_CTRL_SW_0.next_state_ovrd = 8940076 16 17
MAC_RGF.PTP.SW.PQH_BUF_CTRL_SW.MAC_PTP_PQH_BUF_CTRL_SW_0.reserved.2778 = 8940076 18 29
MAC_RGF.PTP.SW.PQH_BUF_CTRL_SW.MAC_PTP_PQH_BUF_CTRL_SW_0.wr_fsm_en = 8940076 30 30
MAC_RGF.PTP.SW.PQH_BUF_CTRL_SW.MAC_PTP_PQH_BUF_CTRL_SW_0.rd_fsm_en = 8940076 31 31
MAC_RGF.PTP.SW.PQH_PPE_SERVICE_CTRL_SW.MAC_PTP_PQH_PPE_SERVICE_CTRL_SW_0 = 8940080 0 31
MAC_RGF.PTP.SW.PQH_PPE_SERVICE_CTRL_SW.MAC_PTP_PQH_PPE_SERVICE_CTRL_SW_0.current_state = 8940080 0 1
MAC_RGF.PTP.SW.PQH_PPE_SERVICE_CTRL_SW.MAC_PTP_PQH_PPE_SERVICE_CTRL_SW_0.reserved.2779 = 8940080 2 15
MAC_RGF.PTP.SW.PQH_PPE_SERVICE_CTRL_SW.MAC_PTP_PQH_PPE_SERVICE_CTRL_SW_0.next_state_ovrd = 8940080 16 17
MAC_RGF.PTP.SW.PQH_PPE_SERVICE_CTRL_SW.MAC_PTP_PQH_PPE_SERVICE_CTRL_SW_0.reserved.2780 = 8940080 18 29
MAC_RGF.PTP.SW.PQH_PPE_SERVICE_CTRL_SW.MAC_PTP_PQH_PPE_SERVICE_CTRL_SW_0.wr_fsm_en = 8940080 30 30
MAC_RGF.PTP.SW.PQH_PPE_SERVICE_CTRL_SW.MAC_PTP_PQH_PPE_SERVICE_CTRL_SW_0.rd_fsm_en = 8940080 31 31
MAC_RGF.PTP.SW.PQH_STORE_POINTER_SW.MAC_PTP_PQH_STORE_POINTER_SW_0 = 8940084 0 31
MAC_RGF.PTP.SW.PQH_STORE_POINTER_SW.MAC_PTP_PQH_STORE_POINTER_SW_0.current_state = 8940084 0 1
MAC_RGF.PTP.SW.PQH_STORE_POINTER_SW.MAC_PTP_PQH_STORE_POINTER_SW_0.reserved.2781 = 8940084 2 15
MAC_RGF.PTP.SW.PQH_STORE_POINTER_SW.MAC_PTP_PQH_STORE_POINTER_SW_0.next_state_ovrd = 8940084 16 17
MAC_RGF.PTP.SW.PQH_STORE_POINTER_SW.MAC_PTP_PQH_STORE_POINTER_SW_0.reserved.2782 = 8940084 18 29
MAC_RGF.PTP.SW.PQH_STORE_POINTER_SW.MAC_PTP_PQH_STORE_POINTER_SW_0.wr_fsm_en = 8940084 30 30
MAC_RGF.PTP.SW.PQH_STORE_POINTER_SW.MAC_PTP_PQH_STORE_POINTER_SW_0.rd_fsm_en = 8940084 31 31
MAC_RGF.PTP.SW.PTI_DATA_CTRL_SW.MAC_PTP_PTI_DATA_CTRL_SW_0 = 8940088 0 31
MAC_RGF.PTP.SW.PTI_DATA_CTRL_SW.MAC_PTP_PTI_DATA_CTRL_SW_0.current_state = 8940088 0 1
MAC_RGF.PTP.SW.PTI_DATA_CTRL_SW.MAC_PTP_PTI_DATA_CTRL_SW_0.reserved.2783 = 8940088 2 15
MAC_RGF.PTP.SW.PTI_DATA_CTRL_SW.MAC_PTP_PTI_DATA_CTRL_SW_0.next_state_ovrd = 8940088 16 17
MAC_RGF.PTP.SW.PTI_DATA_CTRL_SW.MAC_PTP_PTI_DATA_CTRL_SW_0.reserved.2784 = 8940088 18 29
MAC_RGF.PTP.SW.PTI_DATA_CTRL_SW.MAC_PTP_PTI_DATA_CTRL_SW_0.wr_fsm_en = 8940088 30 30
MAC_RGF.PTP.SW.PTI_DATA_CTRL_SW.MAC_PTP_PTI_DATA_CTRL_SW_0.rd_fsm_en = 8940088 31 31
MAC_RGF.PTP.SW.PTP_DESC_HANDLER_SW.MAC_PTP_PTP_DESC_HANDLER_SW_0 = 8940092 0 31
MAC_RGF.PTP.SW.PTP_DESC_HANDLER_SW.MAC_PTP_PTP_DESC_HANDLER_SW_0.current_state = 8940092 0 2
MAC_RGF.PTP.SW.PTP_DESC_HANDLER_SW.MAC_PTP_PTP_DESC_HANDLER_SW_0.reserved.2785 = 8940092 3 15
MAC_RGF.PTP.SW.PTP_DESC_HANDLER_SW.MAC_PTP_PTP_DESC_HANDLER_SW_0.next_state_ovrd = 8940092 16 18
MAC_RGF.PTP.SW.PTP_DESC_HANDLER_SW.MAC_PTP_PTP_DESC_HANDLER_SW_0.reserved.2786 = 8940092 19 29
MAC_RGF.PTP.SW.PTP_DESC_HANDLER_SW.MAC_PTP_PTP_DESC_HANDLER_SW_0.wr_fsm_en = 8940092 30 30
MAC_RGF.PTP.SW.PTP_DESC_HANDLER_SW.MAC_PTP_PTP_DESC_HANDLER_SW_0.rd_fsm_en = 8940092 31 31
MAC_RGF.PTP.SW.PTP_PACKET_HANDLER_SW.MAC_PTP_PTP_PACKET_HANDLER_SW_0 = 8940096 0 31
MAC_RGF.PTP.SW.PTP_PACKET_HANDLER_SW.MAC_PTP_PTP_PACKET_HANDLER_SW_0.current_state = 8940096 0 3
MAC_RGF.PTP.SW.PTP_PACKET_HANDLER_SW.MAC_PTP_PTP_PACKET_HANDLER_SW_0.reserved.2787 = 8940096 4 15
MAC_RGF.PTP.SW.PTP_PACKET_HANDLER_SW.MAC_PTP_PTP_PACKET_HANDLER_SW_0.next_state_ovrd = 8940096 16 19
MAC_RGF.PTP.SW.PTP_PACKET_HANDLER_SW.MAC_PTP_PTP_PACKET_HANDLER_SW_0.reserved.2788 = 8940096 20 29
MAC_RGF.PTP.SW.PTP_PACKET_HANDLER_SW.MAC_PTP_PTP_PACKET_HANDLER_SW_0.wr_fsm_en = 8940096 30 30
MAC_RGF.PTP.SW.PTP_PACKET_HANDLER_SW.MAC_PTP_PTP_PACKET_HANDLER_SW_0.rd_fsm_en = 8940096 31 31
MAC_RGF.PTP.SW.PTP_PFIFO_OUT_SW.MAC_PTP_PTP_PFIFO_OUT_SW_0 = 8940100 0 31
MAC_RGF.PTP.SW.PTP_PFIFO_OUT_SW.MAC_PTP_PTP_PFIFO_OUT_SW_0.current_state = 8940100 0 1
MAC_RGF.PTP.SW.PTP_PFIFO_OUT_SW.MAC_PTP_PTP_PFIFO_OUT_SW_0.reserved.2789 = 8940100 2 15
MAC_RGF.PTP.SW.PTP_PFIFO_OUT_SW.MAC_PTP_PTP_PFIFO_OUT_SW_0.next_state_ovrd = 8940100 16 17
MAC_RGF.PTP.SW.PTP_PFIFO_OUT_SW.MAC_PTP_PTP_PFIFO_OUT_SW_0.reserved.2790 = 8940100 18 29
MAC_RGF.PTP.SW.PTP_PFIFO_OUT_SW.MAC_PTP_PTP_PFIFO_OUT_SW_0.wr_fsm_en = 8940100 30 30
MAC_RGF.PTP.SW.PTP_PFIFO_OUT_SW.MAC_PTP_PTP_PFIFO_OUT_SW_0.rd_fsm_en = 8940100 31 31
MAC_RGF.PTP.SW.PTP_PFIFO_OUT_2_SW.MAC_PTP_PTP_PFIFO_OUT_2_SW_0 = 8940104 0 31
MAC_RGF.PTP.SW.PTP_PFIFO_OUT_2_SW.MAC_PTP_PTP_PFIFO_OUT_2_SW_0.current_state = 8940104 0 2
MAC_RGF.PTP.SW.PTP_PFIFO_OUT_2_SW.MAC_PTP_PTP_PFIFO_OUT_2_SW_0.reserved.2791 = 8940104 3 15
MAC_RGF.PTP.SW.PTP_PFIFO_OUT_2_SW.MAC_PTP_PTP_PFIFO_OUT_2_SW_0.next_state_ovrd = 8940104 16 18
MAC_RGF.PTP.SW.PTP_PFIFO_OUT_2_SW.MAC_PTP_PTP_PFIFO_OUT_2_SW_0.reserved.2792 = 8940104 19 29
MAC_RGF.PTP.SW.PTP_PFIFO_OUT_2_SW.MAC_PTP_PTP_PFIFO_OUT_2_SW_0.wr_fsm_en = 8940104 30 30
MAC_RGF.PTP.SW.PTP_PFIFO_OUT_2_SW.MAC_PTP_PTP_PFIFO_OUT_2_SW_0.rd_fsm_en = 8940104 31 31
MAC_RGF.PTP.FW.MAC_MAC_RGF_PTP_FW_0 = 8940108 0 31
MAC_RGF.PTP.FW.PQH_BUF_CTRL_FW = 8940112 0 31
MAC_RGF.PTP.FW.PQH_PPE_SERVICE_CTRL_FW = 8940116 0 31
MAC_RGF.PTP.FW.PQH_STORE_POINTER_FW = 8940120 0 31
MAC_RGF.PTP.FW.PTI_DATA_CTRL_FW = 8940124 0 31
MAC_RGF.PTP.FW.PTP_DESC_HANDLER_FW = 8940128 0 31
MAC_RGF.PTP.FW.PTP_PACKET_HANDLER_FW = 8940132 0 31
MAC_RGF.PTP.FW.PTP_PFIFO_OUT_FW = 8940136 0 31
MAC_RGF.PTP.FW.PTP_PFIFO_OUT_2_FW = 8940140 0 31
MAC_RGF.PTP.FW.MAC_MAC_RGF_PTP_FW_0.clr_pfifo_fw = 8940108 0 0
MAC_RGF.PTP.FW.MAC_MAC_RGF_PTP_FW_0.force_clr_cache_valid = 8940108 1 1
MAC_RGF.PTP.FW.MAC_MAC_RGF_PTP_FW_0.reserved.2793 = 8940108 2 7
MAC_RGF.PTP.FW.MAC_MAC_RGF_PTP_FW_0.cg_dis_delay = 8940108 8 13
MAC_RGF.PTP.FW.MAC_MAC_RGF_PTP_FW_0.reserved.2794 = 8940108 14 31
MAC_RGF.PTP.FW.PQH_BUF_CTRL_FW.MAC_PTP_PQH_BUF_CTRL_FW_0 = 8940112 0 31
MAC_RGF.PTP.FW.PQH_BUF_CTRL_FW.MAC_PTP_PQH_BUF_CTRL_FW_0.current_state = 8940112 0 1
MAC_RGF.PTP.FW.PQH_BUF_CTRL_FW.MAC_PTP_PQH_BUF_CTRL_FW_0.reserved.2795 = 8940112 2 15
MAC_RGF.PTP.FW.PQH_BUF_CTRL_FW.MAC_PTP_PQH_BUF_CTRL_FW_0.next_state_ovrd = 8940112 16 17
MAC_RGF.PTP.FW.PQH_BUF_CTRL_FW.MAC_PTP_PQH_BUF_CTRL_FW_0.reserved.2796 = 8940112 18 29
MAC_RGF.PTP.FW.PQH_BUF_CTRL_FW.MAC_PTP_PQH_BUF_CTRL_FW_0.wr_fsm_en = 8940112 30 30
MAC_RGF.PTP.FW.PQH_BUF_CTRL_FW.MAC_PTP_PQH_BUF_CTRL_FW_0.rd_fsm_en = 8940112 31 31
MAC_RGF.PTP.FW.PQH_PPE_SERVICE_CTRL_FW.MAC_PTP_PQH_PPE_SERVICE_CTRL_FW_0 = 8940116 0 31
MAC_RGF.PTP.FW.PQH_PPE_SERVICE_CTRL_FW.MAC_PTP_PQH_PPE_SERVICE_CTRL_FW_0.current_state = 8940116 0 1
MAC_RGF.PTP.FW.PQH_PPE_SERVICE_CTRL_FW.MAC_PTP_PQH_PPE_SERVICE_CTRL_FW_0.reserved.2797 = 8940116 2 15
MAC_RGF.PTP.FW.PQH_PPE_SERVICE_CTRL_FW.MAC_PTP_PQH_PPE_SERVICE_CTRL_FW_0.next_state_ovrd = 8940116 16 17
MAC_RGF.PTP.FW.PQH_PPE_SERVICE_CTRL_FW.MAC_PTP_PQH_PPE_SERVICE_CTRL_FW_0.reserved.2798 = 8940116 18 29
MAC_RGF.PTP.FW.PQH_PPE_SERVICE_CTRL_FW.MAC_PTP_PQH_PPE_SERVICE_CTRL_FW_0.wr_fsm_en = 8940116 30 30
MAC_RGF.PTP.FW.PQH_PPE_SERVICE_CTRL_FW.MAC_PTP_PQH_PPE_SERVICE_CTRL_FW_0.rd_fsm_en = 8940116 31 31
MAC_RGF.PTP.FW.PQH_STORE_POINTER_FW.MAC_PTP_PQH_STORE_POINTER_FW_0 = 8940120 0 31
MAC_RGF.PTP.FW.PQH_STORE_POINTER_FW.MAC_PTP_PQH_STORE_POINTER_FW_0.current_state = 8940120 0 1
MAC_RGF.PTP.FW.PQH_STORE_POINTER_FW.MAC_PTP_PQH_STORE_POINTER_FW_0.reserved.2799 = 8940120 2 15
MAC_RGF.PTP.FW.PQH_STORE_POINTER_FW.MAC_PTP_PQH_STORE_POINTER_FW_0.next_state_ovrd = 8940120 16 17
MAC_RGF.PTP.FW.PQH_STORE_POINTER_FW.MAC_PTP_PQH_STORE_POINTER_FW_0.reserved.2800 = 8940120 18 29
MAC_RGF.PTP.FW.PQH_STORE_POINTER_FW.MAC_PTP_PQH_STORE_POINTER_FW_0.wr_fsm_en = 8940120 30 30
MAC_RGF.PTP.FW.PQH_STORE_POINTER_FW.MAC_PTP_PQH_STORE_POINTER_FW_0.rd_fsm_en = 8940120 31 31
MAC_RGF.PTP.FW.PTI_DATA_CTRL_FW.MAC_PTP_PTI_DATA_CTRL_FW_0 = 8940124 0 31
MAC_RGF.PTP.FW.PTI_DATA_CTRL_FW.MAC_PTP_PTI_DATA_CTRL_FW_0.current_state = 8940124 0 1
MAC_RGF.PTP.FW.PTI_DATA_CTRL_FW.MAC_PTP_PTI_DATA_CTRL_FW_0.reserved.2801 = 8940124 2 15
MAC_RGF.PTP.FW.PTI_DATA_CTRL_FW.MAC_PTP_PTI_DATA_CTRL_FW_0.next_state_ovrd = 8940124 16 17
MAC_RGF.PTP.FW.PTI_DATA_CTRL_FW.MAC_PTP_PTI_DATA_CTRL_FW_0.reserved.2802 = 8940124 18 29
MAC_RGF.PTP.FW.PTI_DATA_CTRL_FW.MAC_PTP_PTI_DATA_CTRL_FW_0.wr_fsm_en = 8940124 30 30
MAC_RGF.PTP.FW.PTI_DATA_CTRL_FW.MAC_PTP_PTI_DATA_CTRL_FW_0.rd_fsm_en = 8940124 31 31
MAC_RGF.PTP.FW.PTP_DESC_HANDLER_FW.MAC_PTP_PTP_DESC_HANDLER_FW_0 = 8940128 0 31
MAC_RGF.PTP.FW.PTP_DESC_HANDLER_FW.MAC_PTP_PTP_DESC_HANDLER_FW_0.current_state = 8940128 0 2
MAC_RGF.PTP.FW.PTP_DESC_HANDLER_FW.MAC_PTP_PTP_DESC_HANDLER_FW_0.reserved.2803 = 8940128 3 15
MAC_RGF.PTP.FW.PTP_DESC_HANDLER_FW.MAC_PTP_PTP_DESC_HANDLER_FW_0.next_state_ovrd = 8940128 16 18
MAC_RGF.PTP.FW.PTP_DESC_HANDLER_FW.MAC_PTP_PTP_DESC_HANDLER_FW_0.reserved.2804 = 8940128 19 29
MAC_RGF.PTP.FW.PTP_DESC_HANDLER_FW.MAC_PTP_PTP_DESC_HANDLER_FW_0.wr_fsm_en = 8940128 30 30
MAC_RGF.PTP.FW.PTP_DESC_HANDLER_FW.MAC_PTP_PTP_DESC_HANDLER_FW_0.rd_fsm_en = 8940128 31 31
MAC_RGF.PTP.FW.PTP_PACKET_HANDLER_FW.MAC_PTP_PTP_PACKET_HANDLER_FW_0 = 8940132 0 31
MAC_RGF.PTP.FW.PTP_PACKET_HANDLER_FW.MAC_PTP_PTP_PACKET_HANDLER_FW_0.current_state = 8940132 0 3
MAC_RGF.PTP.FW.PTP_PACKET_HANDLER_FW.MAC_PTP_PTP_PACKET_HANDLER_FW_0.reserved.2805 = 8940132 4 15
MAC_RGF.PTP.FW.PTP_PACKET_HANDLER_FW.MAC_PTP_PTP_PACKET_HANDLER_FW_0.next_state_ovrd = 8940132 16 19
MAC_RGF.PTP.FW.PTP_PACKET_HANDLER_FW.MAC_PTP_PTP_PACKET_HANDLER_FW_0.reserved.2806 = 8940132 20 29
MAC_RGF.PTP.FW.PTP_PACKET_HANDLER_FW.MAC_PTP_PTP_PACKET_HANDLER_FW_0.wr_fsm_en = 8940132 30 30
MAC_RGF.PTP.FW.PTP_PACKET_HANDLER_FW.MAC_PTP_PTP_PACKET_HANDLER_FW_0.rd_fsm_en = 8940132 31 31
MAC_RGF.PTP.FW.PTP_PFIFO_OUT_FW.MAC_PTP_PTP_PFIFO_OUT_FW_0 = 8940136 0 31
MAC_RGF.PTP.FW.PTP_PFIFO_OUT_FW.MAC_PTP_PTP_PFIFO_OUT_FW_0.current_state = 8940136 0 1
MAC_RGF.PTP.FW.PTP_PFIFO_OUT_FW.MAC_PTP_PTP_PFIFO_OUT_FW_0.reserved.2807 = 8940136 2 15
MAC_RGF.PTP.FW.PTP_PFIFO_OUT_FW.MAC_PTP_PTP_PFIFO_OUT_FW_0.next_state_ovrd = 8940136 16 17
MAC_RGF.PTP.FW.PTP_PFIFO_OUT_FW.MAC_PTP_PTP_PFIFO_OUT_FW_0.reserved.2808 = 8940136 18 29
MAC_RGF.PTP.FW.PTP_PFIFO_OUT_FW.MAC_PTP_PTP_PFIFO_OUT_FW_0.wr_fsm_en = 8940136 30 30
MAC_RGF.PTP.FW.PTP_PFIFO_OUT_FW.MAC_PTP_PTP_PFIFO_OUT_FW_0.rd_fsm_en = 8940136 31 31
MAC_RGF.PTP.FW.PTP_PFIFO_OUT_2_FW.MAC_PTP_PTP_PFIFO_OUT_2_FW_0 = 8940140 0 31
MAC_RGF.PTP.FW.PTP_PFIFO_OUT_2_FW.MAC_PTP_PTP_PFIFO_OUT_2_FW_0.current_state = 8940140 0 2
MAC_RGF.PTP.FW.PTP_PFIFO_OUT_2_FW.MAC_PTP_PTP_PFIFO_OUT_2_FW_0.reserved.2809 = 8940140 3 15
MAC_RGF.PTP.FW.PTP_PFIFO_OUT_2_FW.MAC_PTP_PTP_PFIFO_OUT_2_FW_0.next_state_ovrd = 8940140 16 18
MAC_RGF.PTP.FW.PTP_PFIFO_OUT_2_FW.MAC_PTP_PTP_PFIFO_OUT_2_FW_0.reserved.2810 = 8940140 19 29
MAC_RGF.PTP.FW.PTP_PFIFO_OUT_2_FW.MAC_PTP_PTP_PFIFO_OUT_2_FW_0.wr_fsm_en = 8940140 30 30
MAC_RGF.PTP.FW.PTP_PFIFO_OUT_2_FW.MAC_PTP_PTP_PFIFO_OUT_2_FW_0.rd_fsm_en = 8940140 31 31
MAC_RGF.PTP.IO.MAC_MAC_RGF_PTP_IO_0 = 8940144 0 31
MAC_RGF.PTP.IO.PQH_BUF_CTRL_IO = 8940148 0 31
MAC_RGF.PTP.IO.PQH_PPE_SERVICE_CTRL_IO = 8940152 0 31
MAC_RGF.PTP.IO.PQH_STORE_POINTER_IO = 8940156 0 31
MAC_RGF.PTP.IO.PTI_DATA_CTRL_IO = 8940160 0 31
MAC_RGF.PTP.IO.PTP_DESC_HANDLER_IO = 8940164 0 31
MAC_RGF.PTP.IO.PTP_PACKET_HANDLER_IO = 8940168 0 31
MAC_RGF.PTP.IO.PTP_PFIFO_OUT_IO = 8940172 0 31
MAC_RGF.PTP.IO.PTP_PFIFO_OUT_2_IO = 8940176 0 31
MAC_RGF.PTP.IO.MAC_MAC_RGF_PTP_IO_0.clr_pfifo_io = 8940144 0 0
MAC_RGF.PTP.IO.MAC_MAC_RGF_PTP_IO_0.force_clr_cache_valid = 8940144 1 1
MAC_RGF.PTP.IO.MAC_MAC_RGF_PTP_IO_0.reserved.2811 = 8940144 2 7
MAC_RGF.PTP.IO.MAC_MAC_RGF_PTP_IO_0.cg_dis_delay = 8940144 8 13
MAC_RGF.PTP.IO.MAC_MAC_RGF_PTP_IO_0.reserved.2812 = 8940144 14 31
MAC_RGF.PTP.IO.PQH_BUF_CTRL_IO.MAC_PTP_PQH_BUF_CTRL_IO_0 = 8940148 0 31
MAC_RGF.PTP.IO.PQH_BUF_CTRL_IO.MAC_PTP_PQH_BUF_CTRL_IO_0.current_state = 8940148 0 1
MAC_RGF.PTP.IO.PQH_BUF_CTRL_IO.MAC_PTP_PQH_BUF_CTRL_IO_0.reserved.2813 = 8940148 2 15
MAC_RGF.PTP.IO.PQH_BUF_CTRL_IO.MAC_PTP_PQH_BUF_CTRL_IO_0.next_state_ovrd = 8940148 16 17
MAC_RGF.PTP.IO.PQH_BUF_CTRL_IO.MAC_PTP_PQH_BUF_CTRL_IO_0.reserved.2814 = 8940148 18 29
MAC_RGF.PTP.IO.PQH_BUF_CTRL_IO.MAC_PTP_PQH_BUF_CTRL_IO_0.wr_fsm_en = 8940148 30 30
MAC_RGF.PTP.IO.PQH_BUF_CTRL_IO.MAC_PTP_PQH_BUF_CTRL_IO_0.rd_fsm_en = 8940148 31 31
MAC_RGF.PTP.IO.PQH_PPE_SERVICE_CTRL_IO.MAC_PTP_PQH_PPE_SERVICE_CTRL_IO_0 = 8940152 0 31
MAC_RGF.PTP.IO.PQH_PPE_SERVICE_CTRL_IO.MAC_PTP_PQH_PPE_SERVICE_CTRL_IO_0.current_state = 8940152 0 1
MAC_RGF.PTP.IO.PQH_PPE_SERVICE_CTRL_IO.MAC_PTP_PQH_PPE_SERVICE_CTRL_IO_0.reserved.2815 = 8940152 2 15
MAC_RGF.PTP.IO.PQH_PPE_SERVICE_CTRL_IO.MAC_PTP_PQH_PPE_SERVICE_CTRL_IO_0.next_state_ovrd = 8940152 16 17
MAC_RGF.PTP.IO.PQH_PPE_SERVICE_CTRL_IO.MAC_PTP_PQH_PPE_SERVICE_CTRL_IO_0.reserved.2816 = 8940152 18 29
MAC_RGF.PTP.IO.PQH_PPE_SERVICE_CTRL_IO.MAC_PTP_PQH_PPE_SERVICE_CTRL_IO_0.wr_fsm_en = 8940152 30 30
MAC_RGF.PTP.IO.PQH_PPE_SERVICE_CTRL_IO.MAC_PTP_PQH_PPE_SERVICE_CTRL_IO_0.rd_fsm_en = 8940152 31 31
MAC_RGF.PTP.IO.PQH_STORE_POINTER_IO.MAC_PTP_PQH_STORE_POINTER_IO_0 = 8940156 0 31
MAC_RGF.PTP.IO.PQH_STORE_POINTER_IO.MAC_PTP_PQH_STORE_POINTER_IO_0.current_state = 8940156 0 1
MAC_RGF.PTP.IO.PQH_STORE_POINTER_IO.MAC_PTP_PQH_STORE_POINTER_IO_0.reserved.2817 = 8940156 2 15
MAC_RGF.PTP.IO.PQH_STORE_POINTER_IO.MAC_PTP_PQH_STORE_POINTER_IO_0.next_state_ovrd = 8940156 16 17
MAC_RGF.PTP.IO.PQH_STORE_POINTER_IO.MAC_PTP_PQH_STORE_POINTER_IO_0.reserved.2818 = 8940156 18 29
MAC_RGF.PTP.IO.PQH_STORE_POINTER_IO.MAC_PTP_PQH_STORE_POINTER_IO_0.wr_fsm_en = 8940156 30 30
MAC_RGF.PTP.IO.PQH_STORE_POINTER_IO.MAC_PTP_PQH_STORE_POINTER_IO_0.rd_fsm_en = 8940156 31 31
MAC_RGF.PTP.IO.PTI_DATA_CTRL_IO.MAC_PTP_PTI_DATA_CTRL_IO_0 = 8940160 0 31
MAC_RGF.PTP.IO.PTI_DATA_CTRL_IO.MAC_PTP_PTI_DATA_CTRL_IO_0.current_state = 8940160 0 1
MAC_RGF.PTP.IO.PTI_DATA_CTRL_IO.MAC_PTP_PTI_DATA_CTRL_IO_0.reserved.2819 = 8940160 2 15
MAC_RGF.PTP.IO.PTI_DATA_CTRL_IO.MAC_PTP_PTI_DATA_CTRL_IO_0.next_state_ovrd = 8940160 16 17
MAC_RGF.PTP.IO.PTI_DATA_CTRL_IO.MAC_PTP_PTI_DATA_CTRL_IO_0.reserved.2820 = 8940160 18 29
MAC_RGF.PTP.IO.PTI_DATA_CTRL_IO.MAC_PTP_PTI_DATA_CTRL_IO_0.wr_fsm_en = 8940160 30 30
MAC_RGF.PTP.IO.PTI_DATA_CTRL_IO.MAC_PTP_PTI_DATA_CTRL_IO_0.rd_fsm_en = 8940160 31 31
MAC_RGF.PTP.IO.PTP_DESC_HANDLER_IO.MAC_PTP_PTP_DESC_HANDLER_IO_0 = 8940164 0 31
MAC_RGF.PTP.IO.PTP_DESC_HANDLER_IO.MAC_PTP_PTP_DESC_HANDLER_IO_0.current_state = 8940164 0 2
MAC_RGF.PTP.IO.PTP_DESC_HANDLER_IO.MAC_PTP_PTP_DESC_HANDLER_IO_0.reserved.2821 = 8940164 3 15
MAC_RGF.PTP.IO.PTP_DESC_HANDLER_IO.MAC_PTP_PTP_DESC_HANDLER_IO_0.next_state_ovrd = 8940164 16 18
MAC_RGF.PTP.IO.PTP_DESC_HANDLER_IO.MAC_PTP_PTP_DESC_HANDLER_IO_0.reserved.2822 = 8940164 19 29
MAC_RGF.PTP.IO.PTP_DESC_HANDLER_IO.MAC_PTP_PTP_DESC_HANDLER_IO_0.wr_fsm_en = 8940164 30 30
MAC_RGF.PTP.IO.PTP_DESC_HANDLER_IO.MAC_PTP_PTP_DESC_HANDLER_IO_0.rd_fsm_en = 8940164 31 31
MAC_RGF.PTP.IO.PTP_PACKET_HANDLER_IO.MAC_PTP_PTP_PACKET_HANDLER_IO_0 = 8940168 0 31
MAC_RGF.PTP.IO.PTP_PACKET_HANDLER_IO.MAC_PTP_PTP_PACKET_HANDLER_IO_0.current_state = 8940168 0 3
MAC_RGF.PTP.IO.PTP_PACKET_HANDLER_IO.MAC_PTP_PTP_PACKET_HANDLER_IO_0.reserved.2823 = 8940168 4 15
MAC_RGF.PTP.IO.PTP_PACKET_HANDLER_IO.MAC_PTP_PTP_PACKET_HANDLER_IO_0.next_state_ovrd = 8940168 16 19
MAC_RGF.PTP.IO.PTP_PACKET_HANDLER_IO.MAC_PTP_PTP_PACKET_HANDLER_IO_0.reserved.2824 = 8940168 20 29
MAC_RGF.PTP.IO.PTP_PACKET_HANDLER_IO.MAC_PTP_PTP_PACKET_HANDLER_IO_0.wr_fsm_en = 8940168 30 30
MAC_RGF.PTP.IO.PTP_PACKET_HANDLER_IO.MAC_PTP_PTP_PACKET_HANDLER_IO_0.rd_fsm_en = 8940168 31 31
MAC_RGF.PTP.IO.PTP_PFIFO_OUT_IO.MAC_PTP_PTP_PFIFO_OUT_IO_0 = 8940172 0 31
MAC_RGF.PTP.IO.PTP_PFIFO_OUT_IO.MAC_PTP_PTP_PFIFO_OUT_IO_0.current_state = 8940172 0 1
MAC_RGF.PTP.IO.PTP_PFIFO_OUT_IO.MAC_PTP_PTP_PFIFO_OUT_IO_0.reserved.2825 = 8940172 2 15
MAC_RGF.PTP.IO.PTP_PFIFO_OUT_IO.MAC_PTP_PTP_PFIFO_OUT_IO_0.next_state_ovrd = 8940172 16 17
MAC_RGF.PTP.IO.PTP_PFIFO_OUT_IO.MAC_PTP_PTP_PFIFO_OUT_IO_0.reserved.2826 = 8940172 18 29
MAC_RGF.PTP.IO.PTP_PFIFO_OUT_IO.MAC_PTP_PTP_PFIFO_OUT_IO_0.wr_fsm_en = 8940172 30 30
MAC_RGF.PTP.IO.PTP_PFIFO_OUT_IO.MAC_PTP_PTP_PFIFO_OUT_IO_0.rd_fsm_en = 8940172 31 31
MAC_RGF.PTP.IO.PTP_PFIFO_OUT_2_IO.MAC_PTP_PTP_PFIFO_OUT_2_IO_0 = 8940176 0 31
MAC_RGF.PTP.IO.PTP_PFIFO_OUT_2_IO.MAC_PTP_PTP_PFIFO_OUT_2_IO_0.current_state = 8940176 0 2
MAC_RGF.PTP.IO.PTP_PFIFO_OUT_2_IO.MAC_PTP_PTP_PFIFO_OUT_2_IO_0.reserved.2827 = 8940176 3 15
MAC_RGF.PTP.IO.PTP_PFIFO_OUT_2_IO.MAC_PTP_PTP_PFIFO_OUT_2_IO_0.next_state_ovrd = 8940176 16 18
MAC_RGF.PTP.IO.PTP_PFIFO_OUT_2_IO.MAC_PTP_PTP_PFIFO_OUT_2_IO_0.reserved.2828 = 8940176 19 29
MAC_RGF.PTP.IO.PTP_PFIFO_OUT_2_IO.MAC_PTP_PTP_PFIFO_OUT_2_IO_0.wr_fsm_en = 8940176 30 30
MAC_RGF.PTP.IO.PTP_PFIFO_OUT_2_IO.MAC_PTP_PTP_PFIFO_OUT_2_IO_0.rd_fsm_en = 8940176 31 31
MAC_RGF.PTP.MTRL.MTRL_RELEASE = 8940180 0 31
MAC_RGF.PTP.MTRL.MTRL_REL_VEC = 8940184 0 31
MAC_RGF.PTP.MTRL.MTRL_RELEASE_NUMBER = 8940188 0 31
MAC_RGF.PTP.MTRL.MTRL_COUNTER_CONTROL = 8940192 0 31
MAC_RGF.PTP.MTRL.MTRL_COUNTER_INITIAL = 8940196 0 31
MAC_RGF.PTP.MTRL.MTRL_COUNTER = 8940200 0 31
MAC_RGF.PTP.MTRL.MTRL_CNT = 8940204 0 31
MAC_RGF.PTP.MTRL.ADD_BITS = 8940208 0 31
MAC_RGF.PTP.MTRL.MTRL_RELEASE.MAC_MAC_RGF_PTP_MTRL_MTRL_RELEASE_0 = 8940180 0 31
MAC_RGF.PTP.MTRL.MTRL_RELEASE.MAC_MAC_RGF_PTP_MTRL_MTRL_RELEASE_0.mtrl_release_valid = 8940180 0 0
MAC_RGF.PTP.MTRL.MTRL_RELEASE.MAC_MAC_RGF_PTP_MTRL_MTRL_RELEASE_0.mtr_cmd = 8940180 1 3
MAC_RGF.PTP.MTRL.MTRL_RELEASE.MAC_MAC_RGF_PTP_MTRL_MTRL_RELEASE_0.mtrl_mtrl_qid = 8940180 4 8
MAC_RGF.PTP.MTRL.MTRL_RELEASE.MAC_MAC_RGF_PTP_MTRL_MTRL_RELEASE_0.mtrl_num_relese = 8940180 9 13
MAC_RGF.PTP.MTRL.MTRL_RELEASE.MAC_MAC_RGF_PTP_MTRL_MTRL_RELEASE_0.reserved.2829 = 8940180 14 18
MAC_RGF.PTP.MTRL.MTRL_RELEASE.MAC_MAC_RGF_PTP_MTRL_MTRL_RELEASE_0.mtrl_status = 8940180 19 21
MAC_RGF.PTP.MTRL.MTRL_RELEASE.MAC_MAC_RGF_PTP_MTRL_MTRL_RELEASE_0.mtrl_status_pid = 8940180 22 31
MAC_RGF.PTP.MTRL.MTRL_REL_VEC.MAC_MAC_RGF_PTP_MTRL_MTRL_REL_VEC = 8940184 0 31
MAC_RGF.PTP.MTRL.MTRL_REL_VEC.MAC_MAC_RGF_PTP_MTRL_MTRL_REL_VEC.mtrl_rel_vec = 8940184 0 31
MAC_RGF.PTP.MTRL.MTRL_RELEASE_NUMBER.MTRL_MAC_RGF = 8940188 0 31
MAC_RGF.PTP.MTRL.MTRL_RELEASE_NUMBER.MTRL_MAC_RGF.mtrl_mac_rgf_ready = 8940188 0 0
MAC_RGF.PTP.MTRL.MTRL_RELEASE_NUMBER.MTRL_MAC_RGF.mtrl_mac_rgf_num_released = 8940188 1 5
MAC_RGF.PTP.MTRL.MTRL_RELEASE_NUMBER.MTRL_MAC_RGF.reserved.2830 = 8940188 6 7
MAC_RGF.PTP.MTRL.MTRL_RELEASE_NUMBER.MTRL_MAC_RGF.cg_dis_delay = 8940188 8 13
MAC_RGF.PTP.MTRL.MTRL_RELEASE_NUMBER.MTRL_MAC_RGF.reserved.2831 = 8940188 14 31
MAC_RGF.PTP.MTRL.MTRL_COUNTER_CONTROL.MAC_MAC_RGF_PTP_MTRL_MTRL_COUNTER_CONTROL_0 = 8940192 0 31
MAC_RGF.PTP.MTRL.MTRL_COUNTER_CONTROL.MAC_MAC_RGF_PTP_MTRL_MTRL_COUNTER_CONTROL_0.mtrl_start_count = 8940192 0 0
MAC_RGF.PTP.MTRL.MTRL_COUNTER_CONTROL.MAC_MAC_RGF_PTP_MTRL_MTRL_COUNTER_CONTROL_0.mtrl_stop_count = 8940192 1 1
MAC_RGF.PTP.MTRL.MTRL_COUNTER_CONTROL.MAC_MAC_RGF_PTP_MTRL_MTRL_COUNTER_CONTROL_0.reserved.2832 = 8940192 2 3
MAC_RGF.PTP.MTRL.MTRL_COUNTER_CONTROL.MAC_MAC_RGF_PTP_MTRL_MTRL_COUNTER_CONTROL_0.num_of_cycles = 8940192 4 12
MAC_RGF.PTP.MTRL.MTRL_COUNTER_CONTROL.MAC_MAC_RGF_PTP_MTRL_MTRL_COUNTER_CONTROL_0.reserved.2833 = 8940192 13 31
MAC_RGF.PTP.MTRL.MTRL_COUNTER_INITIAL.MAC_MAC_RGF_PTP_MTRL_MTRL_COUNTER_INITIAL_0 = 8940196 0 31
MAC_RGF.PTP.MTRL.MTRL_COUNTER_INITIAL.MAC_MAC_RGF_PTP_MTRL_MTRL_COUNTER_INITIAL_0.initial_counter = 8940196 0 31
MAC_RGF.PTP.MTRL.MTRL_COUNTER.MAC_MAC_RGF_PTP_MTRL_MTRL_COUNTER_0 = 8940200 0 31
MAC_RGF.PTP.MTRL.MTRL_COUNTER.MAC_MAC_RGF_PTP_MTRL_MTRL_COUNTER_0.mtrl_mac_rgf_ptp_counter = 8940200 0 31
MAC_RGF.PTP.MTRL.MTRL_CNT.MAC_MAC_RGF_PTP_MTRL_MTRL_CNT_0 = 8940204 0 31
MAC_RGF.PTP.MTRL.MTRL_CNT.MAC_MAC_RGF_PTP_MTRL_MTRL_CNT_0.rgf_time_cnt = 8940204 0 7
MAC_RGF.PTP.MTRL.MTRL_CNT.MAC_MAC_RGF_PTP_MTRL_MTRL_CNT_0.rgf_cnt_status_error_mask = 8940204 8 15
MAC_RGF.PTP.MTRL.MTRL_CNT.MAC_MAC_RGF_PTP_MTRL_MTRL_CNT_0.rgf_time_cnt_en = 8940204 16 16
MAC_RGF.PTP.MTRL.MTRL_CNT.MAC_MAC_RGF_PTP_MTRL_MTRL_CNT_0.reserved.2834 = 8940204 17 31
MAC_RGF.PTP.MTRL.ADD_BITS.MAC_MAC_RGF_PTP_MTRL_ADD_BITS_0 = 8940208 0 31
MAC_RGF.PTP.MTRL.ADD_BITS.MAC_MAC_RGF_PTP_MTRL_ADD_BITS_0.mtrl_fix_wb_bug_dis = 8940208 0 0
MAC_RGF.PTP.MTRL.ADD_BITS.MAC_MAC_RGF_PTP_MTRL_ADD_BITS_0.reserved.2835 = 8940208 1 31
MAC_RGF.PTP.SPARROW_MB_BUF_FIX.MAC_MAC_RGF_PTP_SPARROW_MB_BUF_FIX_0 = 8940212 0 31
MAC_RGF.PTP.SPARROW_MB_BUF_FIX.MAC_MAC_RGF_PTP_SPARROW_MB_BUF_FIX_0.rgf_buf_4706_fix_en = 8940212 0 0
MAC_RGF.PTP.SPARROW_MB_BUF_FIX.MAC_MAC_RGF_PTP_SPARROW_MB_BUF_FIX_0.reserved.2836 = 8940212 1 31
MAC_RGF.MTP.MCS = 8940288 0 287
MAC_RGF.MTP.FIELDS_OVERRIDE = 8940324 0 351
MAC_RGF.MTP.BAP_BYPASS = 8940368 0 255
MAC_RGF.MTP.MSXD_IF = 8940400 0 479
MAC_RGF.MTP.MTP_ICR = 8940460 0 223
MAC_RGF.MTP.DBG_FSM = 8940488 0 383
MAC_RGF.MTP.PN = 8940536 0 735
MAC_RGF.MTP.MAC_MAC_RGF_MTP_1 = 8940628 0 31
MAC_RGF.MTP.MAC_MAC_RGF_MTP_2 = 8940632 0 31
MAC_RGF.MTP.MAC_MAC_RGF_MTP_3 = 8940636 0 31
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_5 = 8940640 0 31
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_6 = 8940644 0 31
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_7 = 8940648 0 31
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_8 = 8940652 0 31
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_9 = 8940656 0 31
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_10 = 8940660 0 31
MAC_RGF.MTP.AVAILABILITY = 8940664 0 95
MAC_RGF.MTP.ADDED_BITS = 8940676 0 63
MAC_RGF.MTP.SPARROW_MB_BUG_FIX = 8940684 0 31
MAC_RGF.MTP.MCS.<0> = 8940288 0 31
MAC_RGF.MTP.MCS.<1> = 8940292 0 31
MAC_RGF.MTP.MCS.<2> = 8940296 0 31
MAC_RGF.MTP.MCS.<3> = 8940300 0 31
MAC_RGF.MTP.MCS.<4> = 8940304 0 31
MAC_RGF.MTP.MCS.<5> = 8940308 0 31
MAC_RGF.MTP.MCS.<6> = 8940312 0 31
MAC_RGF.MTP.MCS.<7> = 8940316 0 31
MAC_RGF.MTP.MCS.<8> = 8940320 0 31
MAC_RGF.MTP.MCS.<0>.MAC_MAC_RGF_MTP_MCS_0 = 8940288 0 31
MAC_RGF.MTP.MCS.<0>.MAC_MAC_RGF_MTP_MCS_0.mcs = 8940288 0 4
MAC_RGF.MTP.MCS.<0>.MAC_MAC_RGF_MTP_MCS_0.reserved.2838 = 8940288 5 31
MAC_RGF.MTP.MCS.<1>.MAC_MAC_RGF_MTP_MCS_0 = 8940292 0 31
MAC_RGF.MTP.MCS.<1>.MAC_MAC_RGF_MTP_MCS_0.mcs = 8940292 0 4
MAC_RGF.MTP.MCS.<1>.MAC_MAC_RGF_MTP_MCS_0.reserved.2838 = 8940292 5 31
MAC_RGF.MTP.MCS.<2>.MAC_MAC_RGF_MTP_MCS_0 = 8940296 0 31
MAC_RGF.MTP.MCS.<2>.MAC_MAC_RGF_MTP_MCS_0.mcs = 8940296 0 4
MAC_RGF.MTP.MCS.<2>.MAC_MAC_RGF_MTP_MCS_0.reserved.2838 = 8940296 5 31
MAC_RGF.MTP.MCS.<3>.MAC_MAC_RGF_MTP_MCS_0 = 8940300 0 31
MAC_RGF.MTP.MCS.<3>.MAC_MAC_RGF_MTP_MCS_0.mcs = 8940300 0 4
MAC_RGF.MTP.MCS.<3>.MAC_MAC_RGF_MTP_MCS_0.reserved.2838 = 8940300 5 31
MAC_RGF.MTP.MCS.<4>.MAC_MAC_RGF_MTP_MCS_0 = 8940304 0 31
MAC_RGF.MTP.MCS.<4>.MAC_MAC_RGF_MTP_MCS_0.mcs = 8940304 0 4
MAC_RGF.MTP.MCS.<4>.MAC_MAC_RGF_MTP_MCS_0.reserved.2838 = 8940304 5 31
MAC_RGF.MTP.MCS.<5>.MAC_MAC_RGF_MTP_MCS_0 = 8940308 0 31
MAC_RGF.MTP.MCS.<5>.MAC_MAC_RGF_MTP_MCS_0.mcs = 8940308 0 4
MAC_RGF.MTP.MCS.<5>.MAC_MAC_RGF_MTP_MCS_0.reserved.2838 = 8940308 5 31
MAC_RGF.MTP.MCS.<6>.MAC_MAC_RGF_MTP_MCS_0 = 8940312 0 31
MAC_RGF.MTP.MCS.<6>.MAC_MAC_RGF_MTP_MCS_0.mcs = 8940312 0 4
MAC_RGF.MTP.MCS.<6>.MAC_MAC_RGF_MTP_MCS_0.reserved.2838 = 8940312 5 31
MAC_RGF.MTP.MCS.<7>.MAC_MAC_RGF_MTP_MCS_0 = 8940316 0 31
MAC_RGF.MTP.MCS.<7>.MAC_MAC_RGF_MTP_MCS_0.mcs = 8940316 0 4
MAC_RGF.MTP.MCS.<7>.MAC_MAC_RGF_MTP_MCS_0.reserved.2838 = 8940316 5 31
MAC_RGF.MTP.MCS.<8>.MAC_MAC_RGF_MTP_MCS_0 = 8940320 0 31
MAC_RGF.MTP.MCS.<8>.MAC_MAC_RGF_MTP_MCS_0.mcs = 8940320 0 4
MAC_RGF.MTP.MCS.<8>.MAC_MAC_RGF_MTP_MCS_0.reserved.2838 = 8940320 5 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_0 = 8940324 0 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_1 = 8940328 0 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_2 = 8940332 0 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_3 = 8940336 0 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_4 = 8940340 0 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_5 = 8940344 0 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_6 = 8940348 0 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_7 = 8940352 0 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_8 = 8940356 0 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_9 = 8940360 0 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_10 = 8940364 0 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_0.beacon_ss_offset = 8940324 0 7
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_0.reserved.2839 = 8940324 8 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_1.beacon_timestamp_offset = 8940328 0 7
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_1.reserved.2840 = 8940328 8 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_2.beacon_interval_control_offset = 8940332 0 7
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_2.reserved.2841 = 8940332 8 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_3.announce_timestamp_offset = 8940336 0 7
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_3.reserved.2842 = 8940336 8 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_4.probe_timestamp_offset = 8940340 0 7
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_4.reserved.2843 = 8940340 8 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_5.beacon_interval_offset = 8940344 0 7
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_5.reserved.2844 = 8940344 8 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_6.update_retry_bit = 8940348 0 0
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_6.reserved.2845 = 8940348 1 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_7.back_control = 8940352 0 11
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_7.back_fragment_number = 8940352 12 15
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_7.reserved.2846 = 8940352 16 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_8.bar_control = 8940356 0 11
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_8.bar_fragment_number = 8940356 12 15
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_8.reserved.2847 = 8940356 16 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_9.security_header_rsvd1 = 8940360 0 7
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_9.security_header_rsvd2 = 8940360 8 12
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_9.security_header_ext_iv = 8940360 13 13
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_9.reserved.2848 = 8940360 14 31
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_10.qos_reserved = 8940364 0 4
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_10.sequence_control_fragment_num = 8940364 5 8
MAC_RGF.MTP.FIELDS_OVERRIDE.MAC_MAC_RGF_MTP_FIELDS_OVERRIDE_10.reserved.2849 = 8940364 9 31
MAC_RGF.MTP.BAP_BYPASS.TX_PKT = 8940368 0 255
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_0 = 8940368 0 31
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES = 8940372 0 223
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_0.bypass = 8940368 0 0
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_0.reserved.2850 = 8940368 1 31
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_0 = 8940372 0 31
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_1 = 8940376 0 31
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_2 = 8940380 0 31
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_3 = 8940384 0 31
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_4 = 8940388 0 31
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_5 = 8940392 0 31
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_6 = 8940396 0 31
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_0.last = 8940372 0 5
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_0.reserved.2851 = 8940372 6 31
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_1.null = 8940376 0 0
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_1.reserved.2852 = 8940376 1 31
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_2.ssn = 8940380 0 11
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_2.reserved.2853 = 8940380 12 31
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_3.ssn_offset = 8940384 0 6
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_3.reserved.2854 = 8940384 7 31
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_4.vector_hi = 8940388 0 31
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_5.vector_lo = 8940392 0 31
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_6.tid = 8940396 0 3
MAC_RGF.MTP.BAP_BYPASS.TX_PKT.RES.MAC_MAC_RGF_MTP_BAP_BYPASS_TX_PKT_RES_6.reserved.2855 = 8940396 4 31
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ = 8940400 0 223
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ = 8940428 0 191
MAC_RGF.MTP.MSXD_IF.MTP_START_PREAMBLE = 8940452 0 63
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_0 = 8940400 0 31
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_1 = 8940404 0 31
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_2 = 8940408 0 31
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_3 = 8940412 0 31
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_4 = 8940416 0 31
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_5 = 8940420 0 31
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_6 = 8940424 0 31
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_0.duration = 8940400 0 15
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_0.internal_control_tx = 8940400 16 16
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_0.internal_bar_tx = 8940400 17 17
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_0.internal_control_broadcast = 8940400 18 18
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_0.internal_control_type = 8940400 19 24
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_0.queue_tx = 8940400 25 25
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_0.qos_null_tx = 8940400 26 26
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_0.tx_qid = 8940400 27 31
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_1.rx_qid = 8940404 0 4
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_1.rx_mcs = 8940404 5 9
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_1.force_rx_field_insertion = 8940404 10 10
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_1.mcs = 8940404 11 15
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_1.mcs_en = 8940404 16 16
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_1.qos_null_no_data = 8940404 17 17
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_1.reserved.2856 = 8940404 18 31
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_2.rx_address1_lo = 8940408 0 31
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_3.rx_address1_hi = 8940412 0 15
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_3.reserved.2857 = 8940412 16 31
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_4.rx_address2_lo = 8940416 0 31
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_5.rx_address2_hi = 8940420 0 15
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_5.reserved.2858 = 8940420 16 31
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_6.msxd_tx = 8940424 0 0
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_6.msxd_tx_length = 8940424 1 10
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_6.msxd_tx_header_length = 8940424 11 16
MAC_RGF.MTP.MSXD_IF.MTP_QUERY_REQ.MAC_MAC_RGF_MTP_MSXD_IF_QUERY_REQ_6.reserved.2859 = 8940424 17 31
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_0 = 8940428 0 31
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_1 = 8940432 0 31
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_2 = 8940436 0 31
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_3 = 8940440 0 31
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_4 = 8940444 0 31
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_5 = 8940448 0 31
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_0.reserved.2860 = 8940428 0 9
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_0.ss_en = 8940428 10 10
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_0.bi_ctrl_en = 8940428 11 11
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_0.bi_en = 8940428 12 12
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_0.timestamp_override = 8940428 13 13
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_0.timestamp_override_type = 8940428 14 15
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_0.pwr_mgt = 8940428 16 16
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_0.eosp = 8940428 17 17
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_0.ac_constraint = 8940428 18 18
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_0.more_data = 8940428 19 19
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_0.ack_policy = 8940428 20 21
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_0.duration_en = 8940428 22 22
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_0.rd = 8940428 23 23
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_0.inc_retry_count = 8940428 24 24
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_0.force_ack_policy = 8940428 25 25
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_0.qos_null_ack_policy = 8940428 26 26
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_0.reserved.2861 = 8940428 27 31
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_1.ss = 8940432 0 23
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_1.reserved.2862 = 8940432 24 31
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_2.bi_ctrl_lo = 8940436 0 31
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_3.bi_ctrl_hi = 8940440 0 15
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_3.reserved.2863 = 8940440 16 31
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_4.bi = 8940444 0 15
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_4.reserved.2864 = 8940444 16 31
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_5.duration = 8940448 0 15
MAC_RGF.MTP.MSXD_IF.MTP_TX_REQ.MAC_MAC_RGF_MTP_MSXD_IF_TX_REQ_5.reserved.2865 = 8940448 16 31
MAC_RGF.MTP.MSXD_IF.MTP_START_PREAMBLE.MAC_MAC_RGF_MTP_MSXD_IF_START_PREAMBLE_0 = 8940452 0 31
MAC_RGF.MTP.MSXD_IF.MTP_START_PREAMBLE.MAC_MAC_RGF_MTP_MSXD_IF_START_PREAMBLE_1 = 8940456 0 31
MAC_RGF.MTP.MSXD_IF.MTP_START_PREAMBLE.MAC_MAC_RGF_MTP_MSXD_IF_START_PREAMBLE_0.latched_tsf_usec_lo = 8940452 0 31
MAC_RGF.MTP.MSXD_IF.MTP_START_PREAMBLE.MAC_MAC_RGF_MTP_MSXD_IF_START_PREAMBLE_1.latched_tsf_usec_hi = 8940456 0 31
MAC_RGF.MTP.MTP_ICR.ICC = 8940460 0 31
MAC_RGF.MTP.MTP_ICR.ICR = 8940464 0 31
MAC_RGF.MTP.MTP_ICR.ICM = 8940468 0 31
MAC_RGF.MTP.MTP_ICR.ICS = 8940472 0 31
MAC_RGF.MTP.MTP_ICR.IMV = 8940476 0 31
MAC_RGF.MTP.MTP_ICR.IMS = 8940480 0 31
MAC_RGF.MTP.MTP_ICR.IMC = 8940484 0 31
MAC_RGF.MTP.MTP_ICR.ICC.int1_mode = 8940460 0 0
MAC_RGF.MTP.MTP_ICR.ICC.reserved.2866 = 8940460 1 31
MAC_RGF.MTP.MTP_ICR.ICR.cnt_overflow = 8940464 0 0
MAC_RGF.MTP.MTP_ICR.ICR.reserved.2867 = 8940464 1 31
MAC_RGF.MTP.MTP_ICR.ICM.int1_masked = 8940468 0 0
MAC_RGF.MTP.MTP_ICR.ICM.reserved.2868 = 8940468 1 31
MAC_RGF.MTP.MTP_ICR.ICS.int_set1 = 8940472 0 0
MAC_RGF.MTP.MTP_ICR.ICS.reserved.2869 = 8940472 1 31
MAC_RGF.MTP.MTP_ICR.IMV.mask1 = 8940476 0 0
MAC_RGF.MTP.MTP_ICR.IMV.reserved.2870 = 8940476 1 31
MAC_RGF.MTP.MTP_ICR.IMS.mask_set1 = 8940480 0 0
MAC_RGF.MTP.MTP_ICR.IMS.reserved.2871 = 8940480 1 31
MAC_RGF.MTP.MTP_ICR.IMC.mask_clr1 = 8940484 0 0
MAC_RGF.MTP.MTP_ICR.IMC.reserved.2872 = 8940484 1 31
MAC_RGF.MTP.DBG_FSM.MAIN = 8940488 0 31
MAC_RGF.MTP.DBG_FSM.AMSDU = 8940492 0 31
MAC_RGF.MTP.DBG_FSM.MCS_RESPONDER = 8940496 0 31
MAC_RGF.MTP.DBG_FSM.LENGTH = 8940500 0 31
MAC_RGF.MTP.DBG_FSM.PPDUB = 8940504 0 31
MAC_RGF.MTP.DBG_FSM.PPDU_TX = 8940508 0 31
MAC_RGF.MTP.DBG_FSM.TRIMMER = 8940512 0 31
MAC_RGF.MTP.DBG_FSM.MTX = 8940516 0 31
MAC_RGF.MTP.DBG_FSM.IPG = 8940520 0 31
MAC_RGF.MTP.DBG_FSM.MSXD = 8940524 0 31
MAC_RGF.MTP.DBG_FSM.PAYLOAD = 8940528 0 31
MAC_RGF.MTP.DBG_FSM.PHY = 8940532 0 31
MAC_RGF.MTP.DBG_FSM.MAIN.MAC_MAC_RGF_MTP_DBG_FSM_MAIN_0 = 8940488 0 31
MAC_RGF.MTP.DBG_FSM.MAIN.MAC_MAC_RGF_MTP_DBG_FSM_MAIN_0.current_state = 8940488 0 3
MAC_RGF.MTP.DBG_FSM.MAIN.MAC_MAC_RGF_MTP_DBG_FSM_MAIN_0.reserved.2873 = 8940488 4 7
MAC_RGF.MTP.DBG_FSM.MAIN.MAC_MAC_RGF_MTP_DBG_FSM_MAIN_0.next_state_ovrd = 8940488 8 11
MAC_RGF.MTP.DBG_FSM.MAIN.MAC_MAC_RGF_MTP_DBG_FSM_MAIN_0.reserved.2874 = 8940488 12 15
MAC_RGF.MTP.DBG_FSM.MAIN.MAC_MAC_RGF_MTP_DBG_FSM_MAIN_0.fence_state = 8940488 16 19
MAC_RGF.MTP.DBG_FSM.MAIN.MAC_MAC_RGF_MTP_DBG_FSM_MAIN_0.reserved.2875 = 8940488 20 23
MAC_RGF.MTP.DBG_FSM.MAIN.MAC_MAC_RGF_MTP_DBG_FSM_MAIN_0.reserved.2876 = 8940488 24 28
MAC_RGF.MTP.DBG_FSM.MAIN.MAC_MAC_RGF_MTP_DBG_FSM_MAIN_0.fence_en = 8940488 29 29
MAC_RGF.MTP.DBG_FSM.MAIN.MAC_MAC_RGF_MTP_DBG_FSM_MAIN_0.wr_fsm_en = 8940488 30 30
MAC_RGF.MTP.DBG_FSM.MAIN.MAC_MAC_RGF_MTP_DBG_FSM_MAIN_0.rd_fsm_en = 8940488 31 31
MAC_RGF.MTP.DBG_FSM.AMSDU.MAC_MAC_RGF_MTP_DBG_FSM_AMSDU_0 = 8940492 0 31
MAC_RGF.MTP.DBG_FSM.AMSDU.MAC_MAC_RGF_MTP_DBG_FSM_AMSDU_0.current_state = 8940492 0 3
MAC_RGF.MTP.DBG_FSM.AMSDU.MAC_MAC_RGF_MTP_DBG_FSM_AMSDU_0.reserved.2877 = 8940492 4 7
MAC_RGF.MTP.DBG_FSM.AMSDU.MAC_MAC_RGF_MTP_DBG_FSM_AMSDU_0.next_state_ovrd = 8940492 8 11
MAC_RGF.MTP.DBG_FSM.AMSDU.MAC_MAC_RGF_MTP_DBG_FSM_AMSDU_0.reserved.2878 = 8940492 12 15
MAC_RGF.MTP.DBG_FSM.AMSDU.MAC_MAC_RGF_MTP_DBG_FSM_AMSDU_0.fence_state = 8940492 16 19
MAC_RGF.MTP.DBG_FSM.AMSDU.MAC_MAC_RGF_MTP_DBG_FSM_AMSDU_0.reserved.2879 = 8940492 20 23
MAC_RGF.MTP.DBG_FSM.AMSDU.MAC_MAC_RGF_MTP_DBG_FSM_AMSDU_0.reserved.2880 = 8940492 24 28
MAC_RGF.MTP.DBG_FSM.AMSDU.MAC_MAC_RGF_MTP_DBG_FSM_AMSDU_0.fence_en = 8940492 29 29
MAC_RGF.MTP.DBG_FSM.AMSDU.MAC_MAC_RGF_MTP_DBG_FSM_AMSDU_0.wr_fsm_en = 8940492 30 30
MAC_RGF.MTP.DBG_FSM.AMSDU.MAC_MAC_RGF_MTP_DBG_FSM_AMSDU_0.rd_fsm_en = 8940492 31 31
MAC_RGF.MTP.DBG_FSM.MCS_RESPONDER.MAC_MAC_RGF_MTP_DBG_FSM_MCS_RESPONDER_0 = 8940496 0 31
MAC_RGF.MTP.DBG_FSM.MCS_RESPONDER.MAC_MAC_RGF_MTP_DBG_FSM_MCS_RESPONDER_0.current_state = 8940496 0 1
MAC_RGF.MTP.DBG_FSM.MCS_RESPONDER.MAC_MAC_RGF_MTP_DBG_FSM_MCS_RESPONDER_0.reserved.2881 = 8940496 2 7
MAC_RGF.MTP.DBG_FSM.MCS_RESPONDER.MAC_MAC_RGF_MTP_DBG_FSM_MCS_RESPONDER_0.next_state_ovrd = 8940496 8 9
MAC_RGF.MTP.DBG_FSM.MCS_RESPONDER.MAC_MAC_RGF_MTP_DBG_FSM_MCS_RESPONDER_0.reserved.2882 = 8940496 10 15
MAC_RGF.MTP.DBG_FSM.MCS_RESPONDER.MAC_MAC_RGF_MTP_DBG_FSM_MCS_RESPONDER_0.fence_state = 8940496 16 17
MAC_RGF.MTP.DBG_FSM.MCS_RESPONDER.MAC_MAC_RGF_MTP_DBG_FSM_MCS_RESPONDER_0.reserved.2883 = 8940496 18 23
MAC_RGF.MTP.DBG_FSM.MCS_RESPONDER.MAC_MAC_RGF_MTP_DBG_FSM_MCS_RESPONDER_0.reserved.2884 = 8940496 24 28
MAC_RGF.MTP.DBG_FSM.MCS_RESPONDER.MAC_MAC_RGF_MTP_DBG_FSM_MCS_RESPONDER_0.fence_en = 8940496 29 29
MAC_RGF.MTP.DBG_FSM.MCS_RESPONDER.MAC_MAC_RGF_MTP_DBG_FSM_MCS_RESPONDER_0.wr_fsm_en = 8940496 30 30
MAC_RGF.MTP.DBG_FSM.MCS_RESPONDER.MAC_MAC_RGF_MTP_DBG_FSM_MCS_RESPONDER_0.rd_fsm_en = 8940496 31 31
MAC_RGF.MTP.DBG_FSM.LENGTH.MAC_MAC_RGF_MTP_DBG_FSM_LENGTH_0 = 8940500 0 31
MAC_RGF.MTP.DBG_FSM.LENGTH.MAC_MAC_RGF_MTP_DBG_FSM_LENGTH_0.current_state = 8940500 0 2
MAC_RGF.MTP.DBG_FSM.LENGTH.MAC_MAC_RGF_MTP_DBG_FSM_LENGTH_0.reserved.2885 = 8940500 3 7
MAC_RGF.MTP.DBG_FSM.LENGTH.MAC_MAC_RGF_MTP_DBG_FSM_LENGTH_0.next_state_ovrd = 8940500 8 10
MAC_RGF.MTP.DBG_FSM.LENGTH.MAC_MAC_RGF_MTP_DBG_FSM_LENGTH_0.reserved.2886 = 8940500 11 15
MAC_RGF.MTP.DBG_FSM.LENGTH.MAC_MAC_RGF_MTP_DBG_FSM_LENGTH_0.fence_state = 8940500 16 18
MAC_RGF.MTP.DBG_FSM.LENGTH.MAC_MAC_RGF_MTP_DBG_FSM_LENGTH_0.reserved.2887 = 8940500 19 23
MAC_RGF.MTP.DBG_FSM.LENGTH.MAC_MAC_RGF_MTP_DBG_FSM_LENGTH_0.reserved.2888 = 8940500 24 28
MAC_RGF.MTP.DBG_FSM.LENGTH.MAC_MAC_RGF_MTP_DBG_FSM_LENGTH_0.fence_en = 8940500 29 29
MAC_RGF.MTP.DBG_FSM.LENGTH.MAC_MAC_RGF_MTP_DBG_FSM_LENGTH_0.wr_fsm_en = 8940500 30 30
MAC_RGF.MTP.DBG_FSM.LENGTH.MAC_MAC_RGF_MTP_DBG_FSM_LENGTH_0.rd_fsm_en = 8940500 31 31
MAC_RGF.MTP.DBG_FSM.PPDUB.MAC_MAC_RGF_MTP_DBG_FSM_MPDU_0 = 8940504 0 31
MAC_RGF.MTP.DBG_FSM.PPDUB.MAC_MAC_RGF_MTP_DBG_FSM_MPDU_0.current_state = 8940504 0 3
MAC_RGF.MTP.DBG_FSM.PPDUB.MAC_MAC_RGF_MTP_DBG_FSM_MPDU_0.reserved.2889 = 8940504 4 7
MAC_RGF.MTP.DBG_FSM.PPDUB.MAC_MAC_RGF_MTP_DBG_FSM_MPDU_0.next_state_ovrd = 8940504 8 11
MAC_RGF.MTP.DBG_FSM.PPDUB.MAC_MAC_RGF_MTP_DBG_FSM_MPDU_0.reserved.2890 = 8940504 12 15
MAC_RGF.MTP.DBG_FSM.PPDUB.MAC_MAC_RGF_MTP_DBG_FSM_MPDU_0.fence_state = 8940504 16 19
MAC_RGF.MTP.DBG_FSM.PPDUB.MAC_MAC_RGF_MTP_DBG_FSM_MPDU_0.reserved.2891 = 8940504 20 23
MAC_RGF.MTP.DBG_FSM.PPDUB.MAC_MAC_RGF_MTP_DBG_FSM_MPDU_0.reserved.2892 = 8940504 24 28
MAC_RGF.MTP.DBG_FSM.PPDUB.MAC_MAC_RGF_MTP_DBG_FSM_MPDU_0.fence_en = 8940504 29 29
MAC_RGF.MTP.DBG_FSM.PPDUB.MAC_MAC_RGF_MTP_DBG_FSM_MPDU_0.wr_fsm_en = 8940504 30 30
MAC_RGF.MTP.DBG_FSM.PPDUB.MAC_MAC_RGF_MTP_DBG_FSM_MPDU_0.rd_fsm_en = 8940504 31 31
MAC_RGF.MTP.DBG_FSM.PPDU_TX.MAC_MAC_RGF_MTP_DBG_FSM_PPDU_TX_0 = 8940508 0 31
MAC_RGF.MTP.DBG_FSM.PPDU_TX.MAC_MAC_RGF_MTP_DBG_FSM_PPDU_TX_0.current_state = 8940508 0 3
MAC_RGF.MTP.DBG_FSM.PPDU_TX.MAC_MAC_RGF_MTP_DBG_FSM_PPDU_TX_0.reserved.2893 = 8940508 4 7
MAC_RGF.MTP.DBG_FSM.PPDU_TX.MAC_MAC_RGF_MTP_DBG_FSM_PPDU_TX_0.next_state_ovrd = 8940508 8 11
MAC_RGF.MTP.DBG_FSM.PPDU_TX.MAC_MAC_RGF_MTP_DBG_FSM_PPDU_TX_0.reserved.2894 = 8940508 12 15
MAC_RGF.MTP.DBG_FSM.PPDU_TX.MAC_MAC_RGF_MTP_DBG_FSM_PPDU_TX_0.fence_state = 8940508 16 19
MAC_RGF.MTP.DBG_FSM.PPDU_TX.MAC_MAC_RGF_MTP_DBG_FSM_PPDU_TX_0.reserved.2895 = 8940508 20 23
MAC_RGF.MTP.DBG_FSM.PPDU_TX.MAC_MAC_RGF_MTP_DBG_FSM_PPDU_TX_0.reserved.2896 = 8940508 24 28
MAC_RGF.MTP.DBG_FSM.PPDU_TX.MAC_MAC_RGF_MTP_DBG_FSM_PPDU_TX_0.fence_en = 8940508 29 29
MAC_RGF.MTP.DBG_FSM.PPDU_TX.MAC_MAC_RGF_MTP_DBG_FSM_PPDU_TX_0.wr_fsm_en = 8940508 30 30
MAC_RGF.MTP.DBG_FSM.PPDU_TX.MAC_MAC_RGF_MTP_DBG_FSM_PPDU_TX_0.rd_fsm_en = 8940508 31 31
MAC_RGF.MTP.DBG_FSM.TRIMMER.MAC_MAC_RGF_MTP_DBG_FSM_TRIMMER_0 = 8940512 0 31
MAC_RGF.MTP.DBG_FSM.TRIMMER.MAC_MAC_RGF_MTP_DBG_FSM_TRIMMER_0.current_state = 8940512 0 3
MAC_RGF.MTP.DBG_FSM.TRIMMER.MAC_MAC_RGF_MTP_DBG_FSM_TRIMMER_0.reserved.2897 = 8940512 4 7
MAC_RGF.MTP.DBG_FSM.TRIMMER.MAC_MAC_RGF_MTP_DBG_FSM_TRIMMER_0.next_state_ovrd = 8940512 8 11
MAC_RGF.MTP.DBG_FSM.TRIMMER.MAC_MAC_RGF_MTP_DBG_FSM_TRIMMER_0.reserved.2898 = 8940512 12 15
MAC_RGF.MTP.DBG_FSM.TRIMMER.MAC_MAC_RGF_MTP_DBG_FSM_TRIMMER_0.fence_state = 8940512 16 19
MAC_RGF.MTP.DBG_FSM.TRIMMER.MAC_MAC_RGF_MTP_DBG_FSM_TRIMMER_0.reserved.2899 = 8940512 20 23
MAC_RGF.MTP.DBG_FSM.TRIMMER.MAC_MAC_RGF_MTP_DBG_FSM_TRIMMER_0.reserved.2900 = 8940512 24 28
MAC_RGF.MTP.DBG_FSM.TRIMMER.MAC_MAC_RGF_MTP_DBG_FSM_TRIMMER_0.fence_en = 8940512 29 29
MAC_RGF.MTP.DBG_FSM.TRIMMER.MAC_MAC_RGF_MTP_DBG_FSM_TRIMMER_0.wr_fsm_en = 8940512 30 30
MAC_RGF.MTP.DBG_FSM.TRIMMER.MAC_MAC_RGF_MTP_DBG_FSM_TRIMMER_0.rd_fsm_en = 8940512 31 31
MAC_RGF.MTP.DBG_FSM.MTX.MAC_MAC_RGF_MTP_DBG_FSM_MTX_0 = 8940516 0 31
MAC_RGF.MTP.DBG_FSM.MTX.MAC_MAC_RGF_MTP_DBG_FSM_MTX_0.current_state = 8940516 0 3
MAC_RGF.MTP.DBG_FSM.MTX.MAC_MAC_RGF_MTP_DBG_FSM_MTX_0.reserved.2901 = 8940516 4 7
MAC_RGF.MTP.DBG_FSM.MTX.MAC_MAC_RGF_MTP_DBG_FSM_MTX_0.next_state_ovrd = 8940516 8 11
MAC_RGF.MTP.DBG_FSM.MTX.MAC_MAC_RGF_MTP_DBG_FSM_MTX_0.reserved.2902 = 8940516 12 15
MAC_RGF.MTP.DBG_FSM.MTX.MAC_MAC_RGF_MTP_DBG_FSM_MTX_0.fence_state = 8940516 16 19
MAC_RGF.MTP.DBG_FSM.MTX.MAC_MAC_RGF_MTP_DBG_FSM_MTX_0.reserved.2903 = 8940516 20 23
MAC_RGF.MTP.DBG_FSM.MTX.MAC_MAC_RGF_MTP_DBG_FSM_MTX_0.reserved.2904 = 8940516 24 28
MAC_RGF.MTP.DBG_FSM.MTX.MAC_MAC_RGF_MTP_DBG_FSM_MTX_0.fence_en = 8940516 29 29
MAC_RGF.MTP.DBG_FSM.MTX.MAC_MAC_RGF_MTP_DBG_FSM_MTX_0.wr_fsm_en = 8940516 30 30
MAC_RGF.MTP.DBG_FSM.MTX.MAC_MAC_RGF_MTP_DBG_FSM_MTX_0.rd_fsm_en = 8940516 31 31
MAC_RGF.MTP.DBG_FSM.IPG.MAC_MAC_RGF_MTP_DBG_FSM_IPG_0 = 8940520 0 31
MAC_RGF.MTP.DBG_FSM.IPG.MAC_MAC_RGF_MTP_DBG_FSM_IPG_0.current_state = 8940520 0 3
MAC_RGF.MTP.DBG_FSM.IPG.MAC_MAC_RGF_MTP_DBG_FSM_IPG_0.reserved.2905 = 8940520 4 7
MAC_RGF.MTP.DBG_FSM.IPG.MAC_MAC_RGF_MTP_DBG_FSM_IPG_0.next_state_ovrd = 8940520 8 11
MAC_RGF.MTP.DBG_FSM.IPG.MAC_MAC_RGF_MTP_DBG_FSM_IPG_0.reserved.2906 = 8940520 12 15
MAC_RGF.MTP.DBG_FSM.IPG.MAC_MAC_RGF_MTP_DBG_FSM_IPG_0.fence_state = 8940520 16 19
MAC_RGF.MTP.DBG_FSM.IPG.MAC_MAC_RGF_MTP_DBG_FSM_IPG_0.reserved.2907 = 8940520 20 23
MAC_RGF.MTP.DBG_FSM.IPG.MAC_MAC_RGF_MTP_DBG_FSM_IPG_0.reserved.2908 = 8940520 24 28
MAC_RGF.MTP.DBG_FSM.IPG.MAC_MAC_RGF_MTP_DBG_FSM_IPG_0.fence_en = 8940520 29 29
MAC_RGF.MTP.DBG_FSM.IPG.MAC_MAC_RGF_MTP_DBG_FSM_IPG_0.wr_fsm_en = 8940520 30 30
MAC_RGF.MTP.DBG_FSM.IPG.MAC_MAC_RGF_MTP_DBG_FSM_IPG_0.rd_fsm_en = 8940520 31 31
MAC_RGF.MTP.DBG_FSM.MSXD.MAC_MAC_RGF_MTP_DBG_FSM_MSXD_0 = 8940524 0 31
MAC_RGF.MTP.DBG_FSM.MSXD.MAC_MAC_RGF_MTP_DBG_FSM_MSXD_0.current_state = 8940524 0 2
MAC_RGF.MTP.DBG_FSM.MSXD.MAC_MAC_RGF_MTP_DBG_FSM_MSXD_0.reserved.2909 = 8940524 3 7
MAC_RGF.MTP.DBG_FSM.MSXD.MAC_MAC_RGF_MTP_DBG_FSM_MSXD_0.next_state_ovrd = 8940524 8 10
MAC_RGF.MTP.DBG_FSM.MSXD.MAC_MAC_RGF_MTP_DBG_FSM_MSXD_0.reserved.2910 = 8940524 11 15
MAC_RGF.MTP.DBG_FSM.MSXD.MAC_MAC_RGF_MTP_DBG_FSM_MSXD_0.fence_state = 8940524 16 18
MAC_RGF.MTP.DBG_FSM.MSXD.MAC_MAC_RGF_MTP_DBG_FSM_MSXD_0.reserved.2911 = 8940524 19 23
MAC_RGF.MTP.DBG_FSM.MSXD.MAC_MAC_RGF_MTP_DBG_FSM_MSXD_0.reserved.2912 = 8940524 24 28
MAC_RGF.MTP.DBG_FSM.MSXD.MAC_MAC_RGF_MTP_DBG_FSM_MSXD_0.fence_en = 8940524 29 29
MAC_RGF.MTP.DBG_FSM.MSXD.MAC_MAC_RGF_MTP_DBG_FSM_MSXD_0.wr_fsm_en = 8940524 30 30
MAC_RGF.MTP.DBG_FSM.MSXD.MAC_MAC_RGF_MTP_DBG_FSM_MSXD_0.rd_fsm_en = 8940524 31 31
MAC_RGF.MTP.DBG_FSM.PAYLOAD.MAC_MAC_RGF_MTP_DBG_FSM_PAYLOAD_0 = 8940528 0 31
MAC_RGF.MTP.DBG_FSM.PAYLOAD.MAC_MAC_RGF_MTP_DBG_FSM_PAYLOAD_0.current_state = 8940528 0 3
MAC_RGF.MTP.DBG_FSM.PAYLOAD.MAC_MAC_RGF_MTP_DBG_FSM_PAYLOAD_0.reserved.2913 = 8940528 4 7
MAC_RGF.MTP.DBG_FSM.PAYLOAD.MAC_MAC_RGF_MTP_DBG_FSM_PAYLOAD_0.next_state_ovrd = 8940528 8 11
MAC_RGF.MTP.DBG_FSM.PAYLOAD.MAC_MAC_RGF_MTP_DBG_FSM_PAYLOAD_0.reserved.2914 = 8940528 12 15
MAC_RGF.MTP.DBG_FSM.PAYLOAD.MAC_MAC_RGF_MTP_DBG_FSM_PAYLOAD_0.fence_state = 8940528 16 19
MAC_RGF.MTP.DBG_FSM.PAYLOAD.MAC_MAC_RGF_MTP_DBG_FSM_PAYLOAD_0.reserved.2915 = 8940528 20 23
MAC_RGF.MTP.DBG_FSM.PAYLOAD.MAC_MAC_RGF_MTP_DBG_FSM_PAYLOAD_0.reserved.2916 = 8940528 24 28
MAC_RGF.MTP.DBG_FSM.PAYLOAD.MAC_MAC_RGF_MTP_DBG_FSM_PAYLOAD_0.fence_en = 8940528 29 29
MAC_RGF.MTP.DBG_FSM.PAYLOAD.MAC_MAC_RGF_MTP_DBG_FSM_PAYLOAD_0.wr_fsm_en = 8940528 30 30
MAC_RGF.MTP.DBG_FSM.PAYLOAD.MAC_MAC_RGF_MTP_DBG_FSM_PAYLOAD_0.rd_fsm_en = 8940528 31 31
MAC_RGF.MTP.DBG_FSM.PHY.MAC_MAC_RGF_MTP_DBG_FSM_PHY_0 = 8940532 0 31
MAC_RGF.MTP.DBG_FSM.PHY.MAC_MAC_RGF_MTP_DBG_FSM_PHY_0.current_state = 8940532 0 1
MAC_RGF.MTP.DBG_FSM.PHY.MAC_MAC_RGF_MTP_DBG_FSM_PHY_0.reserved.2917 = 8940532 2 7
MAC_RGF.MTP.DBG_FSM.PHY.MAC_MAC_RGF_MTP_DBG_FSM_PHY_0.next_state_ovrd = 8940532 8 9
MAC_RGF.MTP.DBG_FSM.PHY.MAC_MAC_RGF_MTP_DBG_FSM_PHY_0.reserved.2918 = 8940532 10 15
MAC_RGF.MTP.DBG_FSM.PHY.MAC_MAC_RGF_MTP_DBG_FSM_PHY_0.fence_state = 8940532 16 17
MAC_RGF.MTP.DBG_FSM.PHY.MAC_MAC_RGF_MTP_DBG_FSM_PHY_0.reserved.2919 = 8940532 18 23
MAC_RGF.MTP.DBG_FSM.PHY.MAC_MAC_RGF_MTP_DBG_FSM_PHY_0.reserved.2920 = 8940532 24 28
MAC_RGF.MTP.DBG_FSM.PHY.MAC_MAC_RGF_MTP_DBG_FSM_PHY_0.fence_en = 8940532 29 29
MAC_RGF.MTP.DBG_FSM.PHY.MAC_MAC_RGF_MTP_DBG_FSM_PHY_0.wr_fsm_en = 8940532 30 30
MAC_RGF.MTP.DBG_FSM.PHY.MAC_MAC_RGF_MTP_DBG_FSM_PHY_0.rd_fsm_en = 8940532 31 31
MAC_RGF.MTP.PN.PN_INDR_ACC = 8940536 0 159
MAC_RGF.MTP.PN.PN_ARRAY = 8940556 0 575
MAC_RGF.MTP.PN.PN_INDR_ACC.STAT_CTL = 8940536 0 31
MAC_RGF.MTP.PN.PN_INDR_ACC.OPCODE_LEN = 8940540 0 31
MAC_RGF.MTP.PN.PN_INDR_ACC.ADDRESS = 8940544 0 31
MAC_RGF.MTP.PN.PN_INDR_ACC.INDR_DATA_0 = 8940548 0 31
MAC_RGF.MTP.PN.PN_INDR_ACC.INDR_DATA_1 = 8940552 0 31
MAC_RGF.MTP.PN.PN_INDR_ACC.STAT_CTL.status = 8940536 0 7
MAC_RGF.MTP.PN.PN_INDR_ACC.STAT_CTL.reserved.2921 = 8940536 8 28
MAC_RGF.MTP.PN.PN_INDR_ACC.STAT_CTL.busy = 8940536 29 29
MAC_RGF.MTP.PN.PN_INDR_ACC.STAT_CTL.go = 8940536 30 30
MAC_RGF.MTP.PN.PN_INDR_ACC.STAT_CTL.lock = 8940536 31 31
MAC_RGF.MTP.PN.PN_INDR_ACC.OPCODE_LEN.be_length = 8940540 0 15
MAC_RGF.MTP.PN.PN_INDR_ACC.OPCODE_LEN.opcode = 8940540 16 30
MAC_RGF.MTP.PN.PN_INDR_ACC.OPCODE_LEN.wr = 8940540 31 31
MAC_RGF.MTP.PN.PN_INDR_ACC.ADDRESS.address = 8940544 0 31
MAC_RGF.MTP.PN.PN_INDR_ACC.INDR_DATA_0.data_0 = 8940548 0 31
MAC_RGF.MTP.PN.PN_INDR_ACC.INDR_DATA_1.data_1 = 8940552 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<0> = 8940556 0 63
MAC_RGF.MTP.PN.PN_ARRAY.<1> = 8940564 0 63
MAC_RGF.MTP.PN.PN_ARRAY.<2> = 8940572 0 63
MAC_RGF.MTP.PN.PN_ARRAY.<3> = 8940580 0 63
MAC_RGF.MTP.PN.PN_ARRAY.<4> = 8940588 0 63
MAC_RGF.MTP.PN.PN_ARRAY.<5> = 8940596 0 63
MAC_RGF.MTP.PN.PN_ARRAY.<6> = 8940604 0 63
MAC_RGF.MTP.PN.PN_ARRAY.<7> = 8940612 0 63
MAC_RGF.MTP.PN.PN_ARRAY.<8> = 8940620 0 63
MAC_RGF.MTP.PN.PN_ARRAY.<0>.MAC_MAC_RGF_MTP_PN_ARRAY_0 = 8940556 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<0>.MAC_MAC_RGF_MTP_PN_ARRAY_1 = 8940560 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<0>.MAC_MAC_RGF_MTP_PN_ARRAY_0.pn_lo = 8940556 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<0>.MAC_MAC_RGF_MTP_PN_ARRAY_1.pn_hi = 8940560 0 15
MAC_RGF.MTP.PN.PN_ARRAY.<0>.MAC_MAC_RGF_MTP_PN_ARRAY_1.reserved.2922 = 8940560 16 31
MAC_RGF.MTP.PN.PN_ARRAY.<1>.MAC_MAC_RGF_MTP_PN_ARRAY_0 = 8940564 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<1>.MAC_MAC_RGF_MTP_PN_ARRAY_1 = 8940568 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<1>.MAC_MAC_RGF_MTP_PN_ARRAY_0.pn_lo = 8940564 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<1>.MAC_MAC_RGF_MTP_PN_ARRAY_1.pn_hi = 8940568 0 15
MAC_RGF.MTP.PN.PN_ARRAY.<1>.MAC_MAC_RGF_MTP_PN_ARRAY_1.reserved.2922 = 8940568 16 31
MAC_RGF.MTP.PN.PN_ARRAY.<2>.MAC_MAC_RGF_MTP_PN_ARRAY_0 = 8940572 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<2>.MAC_MAC_RGF_MTP_PN_ARRAY_1 = 8940576 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<2>.MAC_MAC_RGF_MTP_PN_ARRAY_0.pn_lo = 8940572 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<2>.MAC_MAC_RGF_MTP_PN_ARRAY_1.pn_hi = 8940576 0 15
MAC_RGF.MTP.PN.PN_ARRAY.<2>.MAC_MAC_RGF_MTP_PN_ARRAY_1.reserved.2922 = 8940576 16 31
MAC_RGF.MTP.PN.PN_ARRAY.<3>.MAC_MAC_RGF_MTP_PN_ARRAY_0 = 8940580 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<3>.MAC_MAC_RGF_MTP_PN_ARRAY_1 = 8940584 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<3>.MAC_MAC_RGF_MTP_PN_ARRAY_0.pn_lo = 8940580 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<3>.MAC_MAC_RGF_MTP_PN_ARRAY_1.pn_hi = 8940584 0 15
MAC_RGF.MTP.PN.PN_ARRAY.<3>.MAC_MAC_RGF_MTP_PN_ARRAY_1.reserved.2922 = 8940584 16 31
MAC_RGF.MTP.PN.PN_ARRAY.<4>.MAC_MAC_RGF_MTP_PN_ARRAY_0 = 8940588 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<4>.MAC_MAC_RGF_MTP_PN_ARRAY_1 = 8940592 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<4>.MAC_MAC_RGF_MTP_PN_ARRAY_0.pn_lo = 8940588 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<4>.MAC_MAC_RGF_MTP_PN_ARRAY_1.pn_hi = 8940592 0 15
MAC_RGF.MTP.PN.PN_ARRAY.<4>.MAC_MAC_RGF_MTP_PN_ARRAY_1.reserved.2922 = 8940592 16 31
MAC_RGF.MTP.PN.PN_ARRAY.<5>.MAC_MAC_RGF_MTP_PN_ARRAY_0 = 8940596 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<5>.MAC_MAC_RGF_MTP_PN_ARRAY_1 = 8940600 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<5>.MAC_MAC_RGF_MTP_PN_ARRAY_0.pn_lo = 8940596 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<5>.MAC_MAC_RGF_MTP_PN_ARRAY_1.pn_hi = 8940600 0 15
MAC_RGF.MTP.PN.PN_ARRAY.<5>.MAC_MAC_RGF_MTP_PN_ARRAY_1.reserved.2922 = 8940600 16 31
MAC_RGF.MTP.PN.PN_ARRAY.<6>.MAC_MAC_RGF_MTP_PN_ARRAY_0 = 8940604 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<6>.MAC_MAC_RGF_MTP_PN_ARRAY_1 = 8940608 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<6>.MAC_MAC_RGF_MTP_PN_ARRAY_0.pn_lo = 8940604 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<6>.MAC_MAC_RGF_MTP_PN_ARRAY_1.pn_hi = 8940608 0 15
MAC_RGF.MTP.PN.PN_ARRAY.<6>.MAC_MAC_RGF_MTP_PN_ARRAY_1.reserved.2922 = 8940608 16 31
MAC_RGF.MTP.PN.PN_ARRAY.<7>.MAC_MAC_RGF_MTP_PN_ARRAY_0 = 8940612 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<7>.MAC_MAC_RGF_MTP_PN_ARRAY_1 = 8940616 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<7>.MAC_MAC_RGF_MTP_PN_ARRAY_0.pn_lo = 8940612 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<7>.MAC_MAC_RGF_MTP_PN_ARRAY_1.pn_hi = 8940616 0 15
MAC_RGF.MTP.PN.PN_ARRAY.<7>.MAC_MAC_RGF_MTP_PN_ARRAY_1.reserved.2922 = 8940616 16 31
MAC_RGF.MTP.PN.PN_ARRAY.<8>.MAC_MAC_RGF_MTP_PN_ARRAY_0 = 8940620 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<8>.MAC_MAC_RGF_MTP_PN_ARRAY_1 = 8940624 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<8>.MAC_MAC_RGF_MTP_PN_ARRAY_0.pn_lo = 8940620 0 31
MAC_RGF.MTP.PN.PN_ARRAY.<8>.MAC_MAC_RGF_MTP_PN_ARRAY_1.pn_hi = 8940624 0 15
MAC_RGF.MTP.PN.PN_ARRAY.<8>.MAC_MAC_RGF_MTP_PN_ARRAY_1.reserved.2922 = 8940624 16 31
MAC_RGF.MTP.MAC_MAC_RGF_MTP_1.intenal_packets_mcs = 8940628 0 4
MAC_RGF.MTP.MAC_MAC_RGF_MTP_1.reserved.2923 = 8940628 5 31
MAC_RGF.MTP.MAC_MAC_RGF_MTP_2.plcp_valid_single_mpdu_backoff = 8940632 0 9
MAC_RGF.MTP.MAC_MAC_RGF_MTP_2.plcp_valid_backoff = 8940632 10 19
MAC_RGF.MTP.MAC_MAC_RGF_MTP_2.reserved.2924 = 8940632 20 31
MAC_RGF.MTP.MAC_MAC_RGF_MTP_3.cmd_fifo_underflow_threshold = 8940636 0 2
MAC_RGF.MTP.MAC_MAC_RGF_MTP_3.num_of_idels = 8940636 3 7
MAC_RGF.MTP.MAC_MAC_RGF_MTP_3.cmd_fifo_power_save = 8940636 8 8
MAC_RGF.MTP.MAC_MAC_RGF_MTP_3.reserved.2925 = 8940636 9 31
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_5.fast_skip_en = 8940640 0 0
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_5.reserved.2926 = 8940640 1 31
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_6.cp_preamble = 8940644 0 16
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_6.reserved.2927 = 8940644 17 31
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_7.sc_preamble = 8940648 0 25
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_7.reserved.2928 = 8940648 26 31
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_8.ofdm_preamble = 8940652 0 25
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_8.reserved.2929 = 8940652 26 31
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_9.pcie_counter_added_bytes = 8940656 0 15
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_9.cg_dis_delay = 8940656 16 21
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_9.reserved.2930 = 8940656 22 31
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_10.pcie_counter_mult_value = 8940660 0 7
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_10.reserved.2931 = 8940660 8 31
MAC_RGF.MTP.AVAILABILITY.MAC_MAC_RGF_MTP_AVAILABILITY_0 = 8940664 0 31
MAC_RGF.MTP.AVAILABILITY.MAC_MAC_RGF_MTP_AVAILABILITY_1 = 8940668 0 31
MAC_RGF.MTP.AVAILABILITY.MAC_MAC_RGF_MTP_AVAILABILITY_2 = 8940672 0 31
MAC_RGF.MTP.AVAILABILITY.MAC_MAC_RGF_MTP_AVAILABILITY_0.availability = 8940664 0 31
MAC_RGF.MTP.AVAILABILITY.MAC_MAC_RGF_MTP_AVAILABILITY_1.avail_set = 8940668 0 31
MAC_RGF.MTP.AVAILABILITY.MAC_MAC_RGF_MTP_AVAILABILITY_2.avail_clr = 8940672 0 31
MAC_RGF.MTP.ADDED_BITS.MAC_MAC_RGF_MTP_DOUBLE_INT_0 = 8940676 0 31
MAC_RGF.MTP.ADDED_BITS.MAC_MAC_RGF_MTP_ADDED_BITS_1 = 8940680 0 31
MAC_RGF.MTP.ADDED_BITS.MAC_MAC_RGF_MTP_DOUBLE_INT_0.double_int_dis = 8940676 0 0
MAC_RGF.MTP.ADDED_BITS.MAC_MAC_RGF_MTP_DOUBLE_INT_0.ack_aggr_dis = 8940676 1 1
MAC_RGF.MTP.ADDED_BITS.MAC_MAC_RGF_MTP_DOUBLE_INT_0.key_replace_dis = 8940676 2 2
MAC_RGF.MTP.ADDED_BITS.MAC_MAC_RGF_MTP_DOUBLE_INT_0.qosnull_no_data_dis = 8940676 3 3
MAC_RGF.MTP.ADDED_BITS.MAC_MAC_RGF_MTP_DOUBLE_INT_0.reserved.2932 = 8940676 4 31
MAC_RGF.MTP.ADDED_BITS.MAC_MAC_RGF_MTP_ADDED_BITS_1.qosnull_b_from_ppdu_end = 8940680 0 17
MAC_RGF.MTP.ADDED_BITS.MAC_MAC_RGF_MTP_ADDED_BITS_1.reserved.2933 = 8940680 18 31
MAC_RGF.MTP.SPARROW_MB_BUG_FIX.MAC_MAC_RGF_MTP_SPARROW_MB_BUG_FIX_0 = 8940684 0 31
MAC_RGF.MTP.SPARROW_MB_BUG_FIX.MAC_MAC_RGF_MTP_SPARROW_MB_BUG_FIX_0.rgf_bug_4707_fix_en = 8940684 0 0
MAC_RGF.MTP.SPARROW_MB_BUG_FIX.MAC_MAC_RGF_MTP_SPARROW_MB_BUG_FIX_0.rgf_bug_mng_enc_fix_en = 8940684 1 1
MAC_RGF.MTP.SPARROW_MB_BUG_FIX.MAC_MAC_RGF_MTP_SPARROW_MB_BUG_FIX_0.reserved.2934 = 8940684 2 31
MAC_RGF.MAC_SXD.IFS_TIMING_CFG = 8940800 0 191
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG = 8940824 0 447
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM = 8940880 0 479
MAC_RGF.MAC_SXD.QSET_CFG = 8940940 0 255
MAC_RGF.MAC_SXD.START_PREAMBLE_CFG = 8940972 0 223
MAC_RGF.MAC_SXD.LOCAL_REGISTER_IF = 8941000 0 31
MAC_RGF.MAC_SXD.SW_INTERRUPT = 8941004 0 223
MAC_RGF.MAC_SXD.MCS_COMP = 8941032 0 63
MAC_RGF.MAC_SXD.SXD_ADDR_1_2 = 8941040 0 127
MAC_RGF.MAC_SXD.DIRECT_TX_TABLE = 8941056 0 63
MAC_RGF.MAC_SXD.SWITCH2TX_TABLE = 8941064 0 95
MAC_RGF.MAC_SXD.SWITCH2RX_TABLE = 8941076 0 63
MAC_RGF.MAC_SXD.PLCP_VALID_LIMIT = 8941084 0 31
MAC_RGF.MAC_SXD.MAC_HW_ICR = 8941088 0 223
MAC_RGF.MAC_SXD.MAC_USER_ICR = 8941116 0 223
MAC_RGF.MAC_SXD.PPDU_REPORT_RD = 8941144 0 127
MAC_RGF.MAC_SXD.GENERAL_FIELD = 8941160 0 479
MAC_RGF.MAC_SXD.TIMING_INDIRECT = 8941220 0 351
MAC_RGF.MAC_SXD.QSET_INDIRECT = 8941264 0 351
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT = 8941308 0 191
MAC_RGF.MAC_SXD.MTP_RESPONSE = 8941332 0 191
MAC_RGF.MAC_SXD.STATUS_INDIRECT = 8941356 0 223
MAC_RGF.MAC_SXD.CPU_POINTERS = 8941384 0 159
MAC_RGF.MAC_SXD.TX_OVERRIDE = 8941404 0 31
MAC_RGF.MAC_SXD.TXSS_RXSS = 8941408 0 127
MAC_RGF.MAC_SXD.MAX_MIN_SESSION = 8941424 0 127
MAC_RGF.MAC_SXD.TSF_DRIFT = 8941440 0 31
MAC_RGF.MAC_SXD.SP_CTRL = 8941444 0 159
MAC_RGF.MAC_SXD.PHY_ADJUST = 8941464 0 31
MAC_RGF.MAC_SXD.MISC_RD = 8941468 0 255
MAC_RGF.MAC_SXD.EVENT_ENGINE3_MASK = 8941500 0 63
MAC_RGF.MAC_SXD.TSF_TABLE = 8941508 0 127
MAC_RGF.MAC_SXD.GP_CTIMER = 8941524 0 95
MAC_RGF.MAC_SXD.NAV_STATUS = 8941536 0 63
MAC_RGF.MAC_SXD.BACKDOOR_STATUS = 8941544 0 31
MAC_RGF.MAC_SXD.PPDU_MISC2 = 8941548 0 31
MAC_RGF.MAC_SXD.SECTOR_CFG_STATUS = 8941552 0 31
MAC_RGF.MAC_SXD.MODE_330 = 8941556 0 31
MAC_RGF.MAC_SXD.IFS_TIMING_CFG.SIFS_TIMING = 8940800 0 31
MAC_RGF.MAC_SXD.IFS_TIMING_CFG.SLOT_TIMING = 8940804 0 31
MAC_RGF.MAC_SXD.IFS_TIMING_CFG.SIFS_SLOT_TIMING = 8940808 0 31
MAC_RGF.MAC_SXD.IFS_TIMING_CFG.RIFS_SBIFS_TIMING = 8940812 0 31
MAC_RGF.MAC_SXD.IFS_TIMING_CFG.CFG_TIMING = 8940816 0 31
MAC_RGF.MAC_SXD.IFS_TIMING_CFG.SLOT2_TIMING = 8940820 0 31
MAC_RGF.MAC_SXD.IFS_TIMING_CFG.SIFS_TIMING.sxd_sifs_value = 8940800 0 15
MAC_RGF.MAC_SXD.IFS_TIMING_CFG.SIFS_TIMING.sxd_pre_sifs_value = 8940800 16 31
MAC_RGF.MAC_SXD.IFS_TIMING_CFG.SLOT_TIMING.sxd_slot_value = 8940804 0 15
MAC_RGF.MAC_SXD.IFS_TIMING_CFG.SLOT_TIMING.sxd_pre_slot_value = 8940804 16 31
MAC_RGF.MAC_SXD.IFS_TIMING_CFG.SIFS_SLOT_TIMING.sxd_sifs_plus_slot_value = 8940808 0 15
MAC_RGF.MAC_SXD.IFS_TIMING_CFG.SIFS_SLOT_TIMING.sxd_two_slot_value = 8940808 16 31
MAC_RGF.MAC_SXD.IFS_TIMING_CFG.RIFS_SBIFS_TIMING.sxd_rifs_value = 8940812 0 15
MAC_RGF.MAC_SXD.IFS_TIMING_CFG.RIFS_SBIFS_TIMING.sxd_sbifs_value = 8940812 16 31
MAC_RGF.MAC_SXD.IFS_TIMING_CFG.CFG_TIMING.sxd_cfg_ifs_value = 8940816 0 15
MAC_RGF.MAC_SXD.IFS_TIMING_CFG.CFG_TIMING.reserved.2936 = 8940816 16 31
MAC_RGF.MAC_SXD.IFS_TIMING_CFG.SLOT2_TIMING.sxd_pre_slot2_value = 8940820 0 15
MAC_RGF.MAC_SXD.IFS_TIMING_CFG.SLOT2_TIMING.reserved.2937 = 8940820 16 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.BI_EVENT1_USEC = 8940824 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.BI_EVENT1_CLK = 8940828 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.BI_EVENT2_USEC = 8940832 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.BI_EVENT2_CLK = 8940836 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.TXOP_EVENT = 8940840 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.TSF_EVENT_CLOCKS = 8940844 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.TSF_LOW_EVENT_USEC = 8940848 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.TSF_HIGH_EVENT_USEC = 8940852 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK = 8940856 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK = 8940860 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK = 8940864 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK = 8940868 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.COMB_EVENT_MASK = 8940872 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.COMB_FUNC = 8940876 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.BI_EVENT1_USEC.sxd_bi_event1_usec_value = 8940824 0 25
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.BI_EVENT1_USEC.reserved.2938 = 8940824 26 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.BI_EVENT1_CLK.sxd_bi_event1_clk_value = 8940828 0 7
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.BI_EVENT1_CLK.reserved.2939 = 8940828 8 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.BI_EVENT2_USEC.sxd_bi_event2_usec_value = 8940832 0 25
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.BI_EVENT2_USEC.reserved.2940 = 8940832 26 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.BI_EVENT2_CLK.sxd_bi_event2_clk_value = 8940836 0 7
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.BI_EVENT2_CLK.reserved.2941 = 8940836 8 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.TXOP_EVENT.sxd_txop_event_clks_value = 8940840 0 7
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.TXOP_EVENT.reserved.2942 = 8940840 8 15
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.TXOP_EVENT.sxd_txop_event_usec_value = 8940840 16 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.TSF_EVENT_CLOCKS.sxd_tsf_event_clks_value = 8940844 0 7
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.TSF_EVENT_CLOCKS.reserved.2943 = 8940844 8 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.TSF_LOW_EVENT_USEC.sxd_tsf_event_low_usec_value = 8940848 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.TSF_HIGH_EVENT_USEC.sxd_tsf_event_high_usec_value = 8940852 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.sifs_event = 8940856 0 0
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.slot_event = 8940856 1 1
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.start_sifs_rifs_bifs_event = 8940856 2 2
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.cfg_event = 8940856 3 3
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.bi1_event = 8940856 4 4
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.bi2_event = 8940856 5 5
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.tsf_event = 8940856 6 6
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.txop_event = 8940856 7 7
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.slot2_event = 8940856 8 8
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.gp_timers_event = 8940856 9 9
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.plcp_valid_event = 8940856 10 10
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.sfd_sync_event = 8940856 11 11
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.rx_frame_event = 8940856 12 12
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.cca_event = 8940856 13 13
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.busy2_event = 8940856 14 14
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.tx_end_event = 8940856 15 15
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.ppdu_report_event = 8940856 16 16
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.queue_set_event = 8940856 17 17
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.backoff_event = 8940856 18 18
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.busy_event = 8940856 19 19
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.comb_event1 = 8940856 20 20
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.comb_event2 = 8940856 21 21
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.comb_event3 = 8940856 22 22
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.comb_event4 = 8940856 23 23
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_1_MASK.reserved.2944 = 8940856 24 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.sifs_event = 8940860 0 0
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.slot_event = 8940860 1 1
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.start_sifs_rifs_bifs_event = 8940860 2 2
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.cfg_event = 8940860 3 3
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.bi1_event = 8940860 4 4
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.bi2_event = 8940860 5 5
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.tsf_event = 8940860 6 6
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.txop_event = 8940860 7 7
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.slot2_event = 8940860 8 8
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.gp_timers_event = 8940860 9 9
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.plcp_valid_event = 8940860 10 10
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.sfd_sync_event = 8940860 11 11
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.rx_frame_event = 8940860 12 12
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.cca_event = 8940860 13 13
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.busy2_event = 8940860 14 14
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.tx_end_event = 8940860 15 15
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.ppdu_report_event = 8940860 16 16
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.queue_set_event = 8940860 17 17
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.backoff_event = 8940860 18 18
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.busy_event = 8940860 19 19
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.comb_event1 = 8940860 20 20
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.comb_event2 = 8940860 21 21
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.comb_event3 = 8940860 22 22
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.comb_event4 = 8940860 23 23
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_2_MASK.reserved.2945 = 8940860 24 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.sifs_event = 8940864 0 0
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.slot_event = 8940864 1 1
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.start_sifs_rifs_bifs_event = 8940864 2 2
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.cfg_event = 8940864 3 3
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.bi1_event = 8940864 4 4
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.bi2_event = 8940864 5 5
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.tsf_event = 8940864 6 6
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.txop_event = 8940864 7 7
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.slot2_event = 8940864 8 8
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.gp_timers_event = 8940864 9 9
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.plcp_valid_event = 8940864 10 10
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.sfd_sync_event = 8940864 11 11
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.rx_frame_event = 8940864 12 12
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.cca_event = 8940864 13 13
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.busy2_event = 8940864 14 14
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.tx_end_event = 8940864 15 15
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.ppdu_report_event = 8940864 16 16
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.queue_set_event = 8940864 17 17
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.backoff_event = 8940864 18 18
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.busy_event = 8940864 19 19
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.comb_event1 = 8940864 20 20
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.comb_event2 = 8940864 21 21
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.comb_event3 = 8940864 22 22
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.comb_event4 = 8940864 23 23
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_3_MASK.reserved.2946 = 8940864 24 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.txss_end_ind = 8940868 0 0
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.rxss_bf_metric_ind = 8940868 1 1
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.rxss_measurement_ind = 8940868 2 2
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.rxss_timeout_ind = 8940868 3 3
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.service_period_0_ind = 8940868 4 4
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.rxss_last_cycle_ind = 8940868 5 5
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.gp0_end_ind = 8940868 6 6
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.gp1_end_ind = 8940868 7 7
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.gp2_end_ind = 8940868 8 8
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.nav_ind = 8940868 9 9
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.backdoor_toggle_ind = 8940868 10 10
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.backdoor_lock_ind = 8940868 11 11
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.service_period_1_ind = 8940868 12 12
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.service_period_2_ind = 8940868 13 13
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.service_period_3_ind = 8940868 14 14
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.ext_gp_0_1_2_end_ind = 8940868 15 15
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.ext_gp_3_4_5_end_ind = 8940868 16 16
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.ext_gp_6_7_8_9_end_ind = 8940868 17 17
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.brp_tx_ind = 8940868 18 18
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.EVENT_4_MASK.reserved.2947 = 8940868 19 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.COMB_EVENT_MASK.sxd_timing_event_src_1 = 8940872 0 3
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.COMB_EVENT_MASK.sxd_transfer_event_src_1 = 8940872 4 7
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.COMB_EVENT_MASK.sxd_timing_event_src_2 = 8940872 8 11
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.COMB_EVENT_MASK.sxd_transfer_event_src_2 = 8940872 12 15
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.COMB_EVENT_MASK.sxd_timing_event_src_3 = 8940872 16 19
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.COMB_EVENT_MASK.sxd_transfer_event_src_3 = 8940872 20 23
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.COMB_EVENT_MASK.sxd_timing_event_src_4 = 8940872 24 27
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.COMB_EVENT_MASK.sxd_transfer_event_src_4 = 8940872 28 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.COMB_FUNC.sxd_func_sel_1 = 8940876 0 0
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.COMB_FUNC.reserved.2948 = 8940876 1 7
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.COMB_FUNC.sxd_func_sel_2 = 8940876 8 8
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.COMB_FUNC.reserved.2949 = 8940876 9 15
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.COMB_FUNC.sxd_func_sel_3 = 8940876 16 16
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.COMB_FUNC.reserved.2950 = 8940876 17 23
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.COMB_FUNC.sxd_func_sel_4 = 8940876 24 24
MAC_RGF.MAC_SXD.EVENT_ENGINE_CFG.COMB_FUNC.reserved.2951 = 8940876 25 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.SESSION_TIMING = 8940880 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.REMAINING_CFG_TIMING = 8940884 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.CLOCK_CTRL = 8940888 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.MCS0_RX_COMP = 8940892 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.MCS1_RX_COMP = 8940896 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.BEACON_INTERVAL = 8940900 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC1_PARAMETERS = 8940904 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC2_PARAMETERS = 8940908 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC3_PARAMETERS = 8940912 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC4_PARAMETERS = 8940916 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.SEED_INIT_1_VALUE = 8940920 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.SEED_INIT_2_VALUE = 8940924 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.SEED_INIT_3_VALUE = 8940928 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.SEED_INIT_4_VALUE = 8940932 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.SEED_GP_VALUE = 8940936 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.SESSION_TIMING.sxd_max_session_time = 8940880 0 15
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.SESSION_TIMING.Reserved.2952 = 8940880 16 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.REMAINING_CFG_TIMING.sxd_cfg_remaining_value = 8940884 0 15
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.REMAINING_CFG_TIMING.reserved.2953 = 8940884 16 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.CLOCK_CTRL.sxd_clk_per_usec = 8940888 0 7
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.CLOCK_CTRL.reserved.2954 = 8940888 8 15
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.CLOCK_CTRL.sxd_round_usec = 8940888 16 23
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.CLOCK_CTRL.reserved.2955 = 8940888 24 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.MCS0_RX_COMP.sxd_mcs0_ts_bcn_compensation_clk = 8940892 0 7
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.MCS0_RX_COMP.reserved.2956 = 8940892 8 15
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.MCS0_RX_COMP.sxd_mcs0_ts_bcn_compensation_usec = 8940892 16 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.MCS1_RX_COMP.sxd_mcs1_ts_bcn_compensation_clk = 8940896 0 7
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.MCS1_RX_COMP.reserved.2957 = 8940896 8 15
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.MCS1_RX_COMP.sxd_mcs1_ts_bcn_compensation_usec = 8940896 16 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.BEACON_INTERVAL.sxd_beacon_interval = 8940900 0 15
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.BEACON_INTERVAL.reserved.2958 = 8940900 16 30
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.BEACON_INTERVAL.sxd_beacon_interval_wr = 8940900 31 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC1_PARAMETERS.sxd_cw1_max = 8940904 0 8
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC1_PARAMETERS.reserved.2959 = 8940904 9 15
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC1_PARAMETERS.sxd_cw1_min = 8940904 16 24
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC1_PARAMETERS.reserved.2960 = 8940904 25 27
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC1_PARAMETERS.sxd_ac1_init_value = 8940904 28 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC2_PARAMETERS.sxd_cw2_max = 8940908 0 8
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC2_PARAMETERS.reserved.2961 = 8940908 9 15
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC2_PARAMETERS.sxd_cw2_min = 8940908 16 24
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC2_PARAMETERS.reserved.2962 = 8940908 25 27
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC2_PARAMETERS.sxd_ac2_init_value = 8940908 28 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC3_PARAMETERS.sxd_cw3_max = 8940912 0 8
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC3_PARAMETERS.reserved.2963 = 8940912 9 15
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC3_PARAMETERS.sxd_cw3_min = 8940912 16 24
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC3_PARAMETERS.reserved.2964 = 8940912 25 27
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC3_PARAMETERS.sxd_ac3_init_value = 8940912 28 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC4_PARAMETERS.sxd_cw4_max = 8940916 0 8
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC4_PARAMETERS.reserved.2965 = 8940916 9 15
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC4_PARAMETERS.sxd_cw4_min = 8940916 16 24
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC4_PARAMETERS.reserved.2966 = 8940916 25 27
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.AC4_PARAMETERS.sxd_ac4_init_value = 8940916 28 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.SEED_INIT_1_VALUE.sxd_init_seed1_value = 8940920 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.SEED_INIT_2_VALUE.sxd_init_seed2_value = 8940924 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.SEED_INIT_3_VALUE.sxd_init_seed3_value = 8940928 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.SEED_INIT_4_VALUE.sxd_init_seed4_value = 8940932 0 31
MAC_RGF.MAC_SXD.GENERAL_TIMING_PARAM.SEED_GP_VALUE.sxd_gp_init_seed_value = 8940936 0 31
MAC_RGF.MAC_SXD.QSET_CFG.QSET_1_MASK = 8940940 0 31
MAC_RGF.MAC_SXD.QSET_CFG.QSET_2_MASK = 8940944 0 31
MAC_RGF.MAC_SXD.QSET_CFG.QSET_3_MASK = 8940948 0 31
MAC_RGF.MAC_SXD.QSET_CFG.QSET_4_MASK = 8940952 0 31
MAC_RGF.MAC_SXD.QSET_CFG.QSET_5_MASK = 8940956 0 31
MAC_RGF.MAC_SXD.QSET_CFG.QSET_6_MASK = 8940960 0 31
MAC_RGF.MAC_SXD.QSET_CFG.QSET_7_MASK = 8940964 0 31
MAC_RGF.MAC_SXD.QSET_CFG.QSET_8_MASK = 8940968 0 31
MAC_RGF.MAC_SXD.QSET_CFG.QSET_1_MASK.sxd_qset1_mask_vector = 8940940 0 31
MAC_RGF.MAC_SXD.QSET_CFG.QSET_2_MASK.sxd_qset2_mask_vector = 8940944 0 31
MAC_RGF.MAC_SXD.QSET_CFG.QSET_3_MASK.sxd_qset3_mask_vector = 8940948 0 31
MAC_RGF.MAC_SXD.QSET_CFG.QSET_4_MASK.sxd_qset4_mask_vector = 8940952 0 31
MAC_RGF.MAC_SXD.QSET_CFG.QSET_5_MASK.sxd_qset5_mask_vector = 8940956 0 31
MAC_RGF.MAC_SXD.QSET_CFG.QSET_6_MASK.sxd_qset6_mask_vector = 8940960 0 31
MAC_RGF.MAC_SXD.QSET_CFG.QSET_7_MASK.sxd_qset7_mask_vector = 8940964 0 31
MAC_RGF.MAC_SXD.QSET_CFG.QSET_8_MASK.sxd_qset8_mask_vector = 8940968 0 31
MAC_RGF.MAC_SXD.START_PREAMBLE_CFG.BI_START_PRMBL_USEC = 8940972 0 31
MAC_RGF.MAC_SXD.START_PREAMBLE_CFG.BI_START_PRMBL_CLK = 8940976 0 31
MAC_RGF.MAC_SXD.START_PREAMBLE_CFG.TSF_START_PRMBL_CLK = 8940980 0 31
MAC_RGF.MAC_SXD.START_PREAMBLE_CFG.TSF_START_PRMBL_USEC_L = 8940984 0 31
MAC_RGF.MAC_SXD.START_PREAMBLE_CFG.TSF_START_PRMBL_USEC_H = 8940988 0 31
MAC_RGF.MAC_SXD.START_PREAMBLE_CFG.TSF_INIT_LOW_VALUE_USEC = 8940992 0 31
MAC_RGF.MAC_SXD.START_PREAMBLE_CFG.TSF_INIT_HIGH_VALUE_USEC = 8940996 0 31
MAC_RGF.MAC_SXD.START_PREAMBLE_CFG.BI_START_PRMBL_USEC.sxd_bi_start_preamble_usec_value = 8940972 0 25
MAC_RGF.MAC_SXD.START_PREAMBLE_CFG.BI_START_PRMBL_USEC.reserved.2967 = 8940972 26 31
MAC_RGF.MAC_SXD.START_PREAMBLE_CFG.BI_START_PRMBL_CLK.sxd_bi_start_preamble_clks_value = 8940976 0 7
MAC_RGF.MAC_SXD.START_PREAMBLE_CFG.BI_START_PRMBL_CLK.reserved.2968 = 8940976 8 31
MAC_RGF.MAC_SXD.START_PREAMBLE_CFG.TSF_START_PRMBL_CLK.sxd_tsf_start_preamble_clks_value = 8940980 0 7
MAC_RGF.MAC_SXD.START_PREAMBLE_CFG.TSF_START_PRMBL_CLK.reserved.2969 = 8940980 8 31
MAC_RGF.MAC_SXD.START_PREAMBLE_CFG.TSF_START_PRMBL_USEC_L.sxd_tsf_start_preamble_low_usec_value = 8940984 0 31
MAC_RGF.MAC_SXD.START_PREAMBLE_CFG.TSF_START_PRMBL_USEC_H.sxd_tsf_start_preamble_high_usec_value = 8940988 0 31
MAC_RGF.MAC_SXD.START_PREAMBLE_CFG.TSF_INIT_LOW_VALUE_USEC.sxd_ts_init_low_value = 8940992 0 31
MAC_RGF.MAC_SXD.START_PREAMBLE_CFG.TSF_INIT_HIGH_VALUE_USEC.sxd_ts_init_high_value = 8940996 0 31
MAC_RGF.MAC_SXD.LOCAL_REGISTER_IF.LOCAL_WR_REG = 8941000 0 31
MAC_RGF.MAC_SXD.LOCAL_REGISTER_IF.LOCAL_WR_REG.sxd_local_wr_data = 8941000 0 31
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICC = 8941004 0 31
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICR = 8941008 0 31
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICM = 8941012 0 31
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICS = 8941016 0 31
MAC_RGF.MAC_SXD.SW_INTERRUPT.IMV = 8941020 0 31
MAC_RGF.MAC_SXD.SW_INTERRUPT.IMS = 8941024 0 31
MAC_RGF.MAC_SXD.SW_INTERRUPT.IMC = 8941028 0 31
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICC.int0_mode = 8941004 0 0
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICC.int1_mode = 8941004 1 1
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICC.int2_mode = 8941004 2 2
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICC.int3_mode = 8941004 3 3
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICC.reserved.2970 = 8941004 4 31
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICR.sw_int0 = 8941008 0 0
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICR.sw_int1 = 8941008 1 1
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICR.sw_int2 = 8941008 2 2
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICR.sw_int3 = 8941008 3 3
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICR.reserved.2971 = 8941008 4 31
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICM.int0_masked_1 = 8941012 0 0
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICM.int1_masked_1 = 8941012 1 1
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICM.int2_masked_1 = 8941012 2 2
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICM.int3_masked_1 = 8941012 3 3
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICM.reserved.2972 = 8941012 4 31
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICS.sw_set0 = 8941016 0 0
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICS.sw_set1 = 8941016 1 1
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICS.sw_set2 = 8941016 2 2
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICS.sw_set3 = 8941016 3 3
MAC_RGF.MAC_SXD.SW_INTERRUPT.ICS.reserved.2973 = 8941016 4 31
MAC_RGF.MAC_SXD.SW_INTERRUPT.IMV.mask0 = 8941020 0 0
MAC_RGF.MAC_SXD.SW_INTERRUPT.IMV.mask1 = 8941020 1 1
MAC_RGF.MAC_SXD.SW_INTERRUPT.IMV.mask2 = 8941020 2 2
MAC_RGF.MAC_SXD.SW_INTERRUPT.IMV.mask3 = 8941020 3 3
MAC_RGF.MAC_SXD.SW_INTERRUPT.IMV.reserved.2974 = 8941020 4 31
MAC_RGF.MAC_SXD.SW_INTERRUPT.IMS.mask_set0 = 8941024 0 0
MAC_RGF.MAC_SXD.SW_INTERRUPT.IMS.mask_set1 = 8941024 1 1
MAC_RGF.MAC_SXD.SW_INTERRUPT.IMS.mask_set2 = 8941024 2 2
MAC_RGF.MAC_SXD.SW_INTERRUPT.IMS.mask_set3 = 8941024 3 3
MAC_RGF.MAC_SXD.SW_INTERRUPT.IMS.reserved.2975 = 8941024 4 31
MAC_RGF.MAC_SXD.SW_INTERRUPT.IMC.mask_clr0 = 8941028 0 0
MAC_RGF.MAC_SXD.SW_INTERRUPT.IMC.mask_clr1 = 8941028 1 1
MAC_RGF.MAC_SXD.SW_INTERRUPT.IMC.mask_clr2 = 8941028 2 2
MAC_RGF.MAC_SXD.SW_INTERRUPT.IMC.mask_clr3 = 8941028 3 3
MAC_RGF.MAC_SXD.SW_INTERRUPT.IMC.reserved.2976 = 8941028 4 31
MAC_RGF.MAC_SXD.MCS_COMP.MCS0_COMP = 8941032 0 31
MAC_RGF.MAC_SXD.MCS_COMP.MCS1_COMP = 8941036 0 31
MAC_RGF.MAC_SXD.MCS_COMP.MCS0_COMP.sxd_mcs0_ts_tx_compensation_clk = 8941032 0 7
MAC_RGF.MAC_SXD.MCS_COMP.MCS0_COMP.reserved.2977 = 8941032 8 15
MAC_RGF.MAC_SXD.MCS_COMP.MCS0_COMP.sxd_mcs0_ts_tx_compensation_usec = 8941032 16 31
MAC_RGF.MAC_SXD.MCS_COMP.MCS1_COMP.sxd_mcs1_ts_tx_compensation_clk = 8941036 0 7
MAC_RGF.MAC_SXD.MCS_COMP.MCS1_COMP.reserved.2978 = 8941036 8 15
MAC_RGF.MAC_SXD.MCS_COMP.MCS1_COMP.sxd_mcs1_ts_tx_compensation_usec = 8941036 16 31
MAC_RGF.MAC_SXD.SXD_ADDR_1_2.SXD_ADDR_1_L = 8941040 0 31
MAC_RGF.MAC_SXD.SXD_ADDR_1_2.SXD_ADDR_1_H = 8941044 0 31
MAC_RGF.MAC_SXD.SXD_ADDR_1_2.SXD_ADDR_2_L = 8941048 0 31
MAC_RGF.MAC_SXD.SXD_ADDR_1_2.SXD_ADDR_2_H = 8941052 0 31
MAC_RGF.MAC_SXD.SXD_ADDR_1_2.SXD_ADDR_1_L.sxd_address1_low = 8941040 0 31
MAC_RGF.MAC_SXD.SXD_ADDR_1_2.SXD_ADDR_1_H.sxd_address1_high = 8941044 0 15
MAC_RGF.MAC_SXD.SXD_ADDR_1_2.SXD_ADDR_1_H.reserved.2979 = 8941044 16 31
MAC_RGF.MAC_SXD.SXD_ADDR_1_2.SXD_ADDR_2_L.sxd_address2_low = 8941048 0 31
MAC_RGF.MAC_SXD.SXD_ADDR_1_2.SXD_ADDR_2_H.sxd_address2_high = 8941052 0 15
MAC_RGF.MAC_SXD.SXD_ADDR_1_2.SXD_ADDR_2_H.reserved.2980 = 8941052 16 31
MAC_RGF.MAC_SXD.DIRECT_TX_TABLE.DIRECT_TX_4_DATA = 8941056 0 31
MAC_RGF.MAC_SXD.DIRECT_TX_TABLE.DIRECT_TX_1_3_WR_REG = 8941060 0 31
MAC_RGF.MAC_SXD.DIRECT_TX_TABLE.DIRECT_TX_4_DATA.sxd_direct_4_data = 8941056 0 31
MAC_RGF.MAC_SXD.DIRECT_TX_TABLE.DIRECT_TX_1_3_WR_REG.sxd_direct_1_3_data = 8941060 0 31
MAC_RGF.MAC_SXD.SWITCH2TX_TABLE.ANALOG_TX_ON_RX_OFF = 8941064 0 31
MAC_RGF.MAC_SXD.SWITCH2TX_TABLE.RX_EN_DE_TX_AVW = 8941068 0 31
MAC_RGF.MAC_SXD.SWITCH2TX_TABLE.TX_TPC_ST_PRE = 8941072 0 31
MAC_RGF.MAC_SXD.SWITCH2TX_TABLE.ANALOG_TX_ON_RX_OFF.sxd_switch_tx_analog_tx_on_clk = 8941064 0 7
MAC_RGF.MAC_SXD.SWITCH2TX_TABLE.ANALOG_TX_ON_RX_OFF.sxd_switch_tx_analog_tx_on_usec = 8941064 8 15
MAC_RGF.MAC_SXD.SWITCH2TX_TABLE.ANALOG_TX_ON_RX_OFF.sxd_switch_tx_analog_rx_off_clk = 8941064 16 23
MAC_RGF.MAC_SXD.SWITCH2TX_TABLE.ANALOG_TX_ON_RX_OFF.sxd_switch_tx_analog_rx_off_usec = 8941064 24 31
MAC_RGF.MAC_SXD.SWITCH2TX_TABLE.RX_EN_DE_TX_AVW.sxd_switch_tx_rx_en_deass_clk = 8941068 0 7
MAC_RGF.MAC_SXD.SWITCH2TX_TABLE.RX_EN_DE_TX_AVW.sxd_switch_tx_rx_en_deass_usec = 8941068 8 15
MAC_RGF.MAC_SXD.SWITCH2TX_TABLE.RX_EN_DE_TX_AVW.sxd_switch_tx_tx_rf_awv_clk = 8941068 16 23
MAC_RGF.MAC_SXD.SWITCH2TX_TABLE.RX_EN_DE_TX_AVW.sxd_switch_tx_tx_rf_awv_usec = 8941068 24 31
MAC_RGF.MAC_SXD.SWITCH2TX_TABLE.TX_TPC_ST_PRE.sxd_switch_tx_tx_tpc_mcs_clk = 8941072 0 7
MAC_RGF.MAC_SXD.SWITCH2TX_TABLE.TX_TPC_ST_PRE.sxd_switch_tx_tx_tpc_mcs_usec = 8941072 8 15
MAC_RGF.MAC_SXD.SWITCH2TX_TABLE.TX_TPC_ST_PRE.sxd_switch_tx_start_preamble_clk = 8941072 16 23
MAC_RGF.MAC_SXD.SWITCH2TX_TABLE.TX_TPC_ST_PRE.sxd_switch_tx_start_preamble_usec = 8941072 24 31
MAC_RGF.MAC_SXD.SWITCH2RX_TABLE.ANALOG_TX_OFF_RX_ON = 8941076 0 31
MAC_RGF.MAC_SXD.SWITCH2RX_TABLE.RX_EN_AS_RX_AVW = 8941080 0 31
MAC_RGF.MAC_SXD.SWITCH2RX_TABLE.ANALOG_TX_OFF_RX_ON.sxd_switch_rx_analog_tx_off_clk = 8941076 0 7
MAC_RGF.MAC_SXD.SWITCH2RX_TABLE.ANALOG_TX_OFF_RX_ON.sxd_switch_rx_analog_tx_off_usec = 8941076 8 15
MAC_RGF.MAC_SXD.SWITCH2RX_TABLE.ANALOG_TX_OFF_RX_ON.sxd_switch_rx_analog_rx_on_clk = 8941076 16 23
MAC_RGF.MAC_SXD.SWITCH2RX_TABLE.ANALOG_TX_OFF_RX_ON.sxd_switch_rx_analog_rx_on_usec = 8941076 24 31
MAC_RGF.MAC_SXD.SWITCH2RX_TABLE.RX_EN_AS_RX_AVW.sxd_switch_rx_rx_en_ass_clk = 8941080 0 7
MAC_RGF.MAC_SXD.SWITCH2RX_TABLE.RX_EN_AS_RX_AVW.sxd_switch_rx_rx_en_ass_usec = 8941080 8 15
MAC_RGF.MAC_SXD.SWITCH2RX_TABLE.RX_EN_AS_RX_AVW.sxd_switch_rx_rx_rf_awv_clk = 8941080 16 23
MAC_RGF.MAC_SXD.SWITCH2RX_TABLE.RX_EN_AS_RX_AVW.sxd_switch_rx_rx_rf_awv_usec = 8941080 24 31
MAC_RGF.MAC_SXD.PLCP_VALID_LIMIT.PLCP_VALID_LIMIT = 8941084 0 31
MAC_RGF.MAC_SXD.PLCP_VALID_LIMIT.PLCP_VALID_LIMIT.sxd_mcs0_plcp_limit = 8941084 0 9
MAC_RGF.MAC_SXD.PLCP_VALID_LIMIT.PLCP_VALID_LIMIT.sxd_mcs1_plcp_limit = 8941084 10 19
MAC_RGF.MAC_SXD.PLCP_VALID_LIMIT.PLCP_VALID_LIMIT.sxd_mcs2_plcp_limit = 8941084 20 29
MAC_RGF.MAC_SXD.PLCP_VALID_LIMIT.PLCP_VALID_LIMIT.reserved.2981 = 8941084 30 31
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC = 8941088 0 31
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR = 8941092 0 31
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM = 8941096 0 31
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS = 8941100 0 31
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV = 8941104 0 31
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS = 8941108 0 31
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC = 8941112 0 31
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int0_mode = 8941088 0 0
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int1_mode = 8941088 1 1
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int2_mode = 8941088 2 2
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int3_mode = 8941088 3 3
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int4_mode = 8941088 4 4
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int5_mode = 8941088 5 5
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int6_mode = 8941088 6 6
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int7_mode = 8941088 7 7
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int8_mode = 8941088 8 8
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int9_mode = 8941088 9 9
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int10_mode = 8941088 10 10
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int11_mode = 8941088 11 11
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int12_mode = 8941088 12 12
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int13_mode = 8941088 13 13
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int14_mode = 8941088 14 14
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int15_mode = 8941088 15 15
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int16_mode = 8941088 16 16
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int17_mode = 8941088 17 17
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int18_mode = 8941088 18 18
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int19_mode = 8941088 19 19
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int20_mode = 8941088 20 20
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int21_mode = 8941088 21 21
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int22_mode = 8941088 22 22
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int23_mode = 8941088 23 23
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.int24_mode = 8941088 24 24
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICC.reserved.2982 = 8941088 25 31
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_mrfc_analog_tx_on_error_status = 8941092 0 0
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_mrfc_analog_rx_off_error_status = 8941092 1 1
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_mrfc_rx_en_deass_error_status = 8941092 2 2
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_mrfc_tx_rf_awv_error_status = 8941092 3 3
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_mrfc_tx_tpc_mcs_error_status = 8941092 4 4
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_mrfc_start_preamble_error_status = 8941092 5 5
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_hw_mac_int_0 = 8941092 6 6
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_hw_mac_int_1 = 8941092 7 7
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_mrfc_analog_tx_off_error_status = 8941092 8 8
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_mrfc_analog_rx_on_error_status = 8941092 9 9
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_mrfc_rx_en_ass_error_status = 8941092 10 10
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_mrfc_rx_rf_awv_error_status = 8941092 11 11
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_hw_mac_int_2 = 8941092 12 12
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_hw_mac_int_3 = 8941092 13 13
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_hw_mac_int_4 = 8941092 14 14
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_hw_mac_int_5 = 8941092 15 15
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_mrfc_plcp_error_status = 8941092 16 16
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_mrfc_busy_clr = 8941092 17 17
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_mrfc_rd_resp_valid = 8941092 18 18
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_mrfc_busy_error = 8941092 19 19
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.m_mrfc_rx_dis_when_active_error_event = 8941092 20 20
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.msrl_330_lreg_err = 8941092 21 21
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.msrl_330_dtx_err = 8941092 22 22
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.msrl_330_pmc_err = 8941092 23 23
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.msrl_330_lreg2_err = 8941092 24 24
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICR.reserved.2983 = 8941092 25 31
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int0_masked = 8941096 0 0
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int1_masked = 8941096 1 1
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int2_masked = 8941096 2 2
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int3_masked = 8941096 3 3
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int4_masked = 8941096 4 4
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int5_masked = 8941096 5 5
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int6_masked = 8941096 6 6
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int7_masked = 8941096 7 7
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int8_masked = 8941096 8 8
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int9_masked = 8941096 9 9
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int10_masked = 8941096 10 10
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int11_masked = 8941096 11 11
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int12_masked = 8941096 12 12
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int13_masked = 8941096 13 13
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int14_masked = 8941096 14 14
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int15_masked = 8941096 15 15
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int16_masked = 8941096 16 16
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int17_masked = 8941096 17 17
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int18_masked = 8941096 18 18
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int19_masked = 8941096 19 19
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int20_masked = 8941096 20 20
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int21_masked = 8941096 21 21
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int22_masked = 8941096 22 22
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int23_masked = 8941096 23 23
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.int24_masked = 8941096 24 24
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICM.reserved.2984 = 8941096 25 31
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set0 = 8941100 0 0
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set1 = 8941100 1 1
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set2 = 8941100 2 2
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set3 = 8941100 3 3
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set4 = 8941100 4 4
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set5 = 8941100 5 5
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set6 = 8941100 6 6
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set7 = 8941100 7 7
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set8 = 8941100 8 8
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set9 = 8941100 9 9
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set10 = 8941100 10 10
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set11 = 8941100 11 11
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set12 = 8941100 12 12
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set13 = 8941100 13 13
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set14 = 8941100 14 14
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set15 = 8941100 15 15
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set16 = 8941100 16 16
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set17 = 8941100 17 17
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set18 = 8941100 18 18
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set19 = 8941100 19 19
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set20 = 8941100 20 20
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set21 = 8941100 21 21
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set22 = 8941100 22 22
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set23 = 8941100 23 23
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.mac_hw_set24 = 8941100 24 24
MAC_RGF.MAC_SXD.MAC_HW_ICR.ICS.reserved.2985 = 8941100 25 31
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask0 = 8941104 0 0
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask1 = 8941104 1 1
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask2 = 8941104 2 2
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask3 = 8941104 3 3
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask4 = 8941104 4 4
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask5 = 8941104 5 5
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask6 = 8941104 6 6
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask7 = 8941104 7 7
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask8 = 8941104 8 8
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask9 = 8941104 9 9
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask10 = 8941104 10 10
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask11 = 8941104 11 11
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask12 = 8941104 12 12
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask13 = 8941104 13 13
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask14 = 8941104 14 14
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask15 = 8941104 15 15
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask16 = 8941104 16 16
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask17 = 8941104 17 17
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask18 = 8941104 18 18
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask19 = 8941104 19 19
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask20 = 8941104 20 20
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask21 = 8941104 21 21
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask22 = 8941104 22 22
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask23 = 8941104 23 23
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.mask24 = 8941104 24 24
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMV.reserved.2986 = 8941104 25 31
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set0 = 8941108 0 0
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set1 = 8941108 1 1
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set2 = 8941108 2 2
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set3 = 8941108 3 3
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set4 = 8941108 4 4
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set5 = 8941108 5 5
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set6 = 8941108 6 6
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set7 = 8941108 7 7
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set8 = 8941108 8 8
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set9 = 8941108 9 9
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set10 = 8941108 10 10
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set11 = 8941108 11 11
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set12 = 8941108 12 12
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set13 = 8941108 13 13
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set14 = 8941108 14 14
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set15 = 8941108 15 15
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set16 = 8941108 16 16
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set17 = 8941108 17 17
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set18 = 8941108 18 18
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set19 = 8941108 19 19
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set20 = 8941108 20 20
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set21 = 8941108 21 21
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set22 = 8941108 22 22
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set23 = 8941108 23 23
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.mask_set24 = 8941108 24 24
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMS.reserved.2987 = 8941108 25 31
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr0 = 8941112 0 0
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr1 = 8941112 1 1
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr2 = 8941112 2 2
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr3 = 8941112 3 3
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr4 = 8941112 4 4
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr5 = 8941112 5 5
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr6 = 8941112 6 6
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr7 = 8941112 7 7
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr8 = 8941112 8 8
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr9 = 8941112 9 9
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr10 = 8941112 10 10
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr11 = 8941112 11 11
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr12 = 8941112 12 12
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr13 = 8941112 13 13
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr14 = 8941112 14 14
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr15 = 8941112 15 15
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr16 = 8941112 16 16
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr17 = 8941112 17 17
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr18 = 8941112 18 18
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr19 = 8941112 19 19
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr20 = 8941112 20 20
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr21 = 8941112 21 21
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr22 = 8941112 22 22
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr23 = 8941112 23 23
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.mask_clr24 = 8941112 24 24
MAC_RGF.MAC_SXD.MAC_HW_ICR.IMC.reserved.2988 = 8941112 25 31
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC = 8941116 0 31
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR = 8941120 0 31
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM = 8941124 0 31
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS = 8941128 0 31
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV = 8941132 0 31
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS = 8941136 0 31
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC = 8941140 0 31
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int0_mode = 8941116 0 0
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int1_mode = 8941116 1 1
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int2_mode = 8941116 2 2
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int3_mode = 8941116 3 3
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int4_mode = 8941116 4 4
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int5_mode = 8941116 5 5
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int6_mode = 8941116 6 6
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int7_mode = 8941116 7 7
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int8_mode = 8941116 8 8
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int9_mode = 8941116 9 9
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int10_mode = 8941116 10 10
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int11_mode = 8941116 11 11
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int12_mode = 8941116 12 12
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int13_mode = 8941116 13 13
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int14_mode = 8941116 14 14
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int15_mode = 8941116 15 15
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int16_mode = 8941116 16 16
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int17_mode = 8941116 17 17
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int18_mode = 8941116 18 18
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int19_mode = 8941116 19 19
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int20_mode = 8941116 20 20
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int21_mode = 8941116 21 21
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int22_mode = 8941116 22 22
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int23_mode = 8941116 23 23
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int24_mode = 8941116 24 24
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int25_mode = 8941116 25 25
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int26_mode = 8941116 26 26
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int27_mode = 8941116 27 27
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int28_mode = 8941116 28 28
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.int29_mode = 8941116 29 29
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICC.reserved.2989 = 8941116 30 31
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_mrfc_analog_tx_on_error_status = 8941120 0 0
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_mrfc_analog_rx_off_error_status = 8941120 1 1
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_mrfc_rx_en_deass_error_status = 8941120 2 2
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_mrfc_tx_rf_awv_error_status = 8941120 3 3
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_mrfc_tx_tpc_mcs_error_status = 8941120 4 4
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_mrfc_start_preamble_error_status = 8941120 5 5
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_hw_mac_int_0 = 8941120 6 6
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_hw_mac_int_1 = 8941120 7 7
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_mrfc_analog_tx_off_error_status = 8941120 8 8
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_mrfc_analog_rx_on_error_status = 8941120 9 9
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_mrfc_rx_en_ass_error_status = 8941120 10 10
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_mrfc_rx_rf_awv_error_status = 8941120 11 11
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_hw_mac_int_2 = 8941120 12 12
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_hw_mac_int_3 = 8941120 13 13
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_hw_mac_int_4 = 8941120 14 14
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.fw_tsf_event_ind = 8941120 15 15
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_mrfc_plcp_error_status = 8941120 16 16
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_mrfc_busy_clr = 8941120 17 17
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_mrfc_rd_resp_valid = 8941120 18 18
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_mrfc_busy_error = 8941120 19 19
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.u_mrfc_rx_dis_when_active_error_event = 8941120 20 20
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.msrl_330_lreg_err = 8941120 21 21
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.msrl_330_dtx_err = 8941120 22 22
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.msrl_330_pmc_err = 8941120 23 23
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.msrl_330_lreg2_err = 8941120 24 24
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.mssp_0_fw_event = 8941120 25 25
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.mssp_1_fw_event = 8941120 26 26
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.mssp_2_fw_event = 8941120 27 27
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.mssp_3_fw_event = 8941120 28 28
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.msxd_pdn_wake_fw_int = 8941120 29 29
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICR.reserved.2990 = 8941120 30 31
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int0_masked = 8941124 0 0
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int1_masked = 8941124 1 1
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int2_masked = 8941124 2 2
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int3_masked = 8941124 3 3
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int4_masked = 8941124 4 4
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int5_masked = 8941124 5 5
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int6_masked = 8941124 6 6
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int7_masked = 8941124 7 7
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int8_masked = 8941124 8 8
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int9_masked = 8941124 9 9
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int10_masked = 8941124 10 10
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int11_masked = 8941124 11 11
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int12_masked = 8941124 12 12
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int13_masked = 8941124 13 13
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int14_masked = 8941124 14 14
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int15_masked = 8941124 15 15
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int16_masked = 8941124 16 16
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int17_masked = 8941124 17 17
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int18_masked = 8941124 18 18
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int19_masked = 8941124 19 19
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int20_masked = 8941124 20 20
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int21_masked = 8941124 21 21
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int22_masked = 8941124 22 22
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int23_masked = 8941124 23 23
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int24_masked = 8941124 24 24
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int25_masked = 8941124 25 25
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int26_masked = 8941124 26 26
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int27_masked = 8941124 27 27
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int28_masked = 8941124 28 28
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.int29_masked = 8941124 29 29
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICM.reserved.2991 = 8941124 30 31
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set0 = 8941128 0 0
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set1 = 8941128 1 1
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set2 = 8941128 2 2
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set3 = 8941128 3 3
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set4 = 8941128 4 4
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set5 = 8941128 5 5
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set6 = 8941128 6 6
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set7 = 8941128 7 7
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set8 = 8941128 8 8
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set9 = 8941128 9 9
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set10 = 8941128 10 10
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set11 = 8941128 11 11
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set12 = 8941128 12 12
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set13 = 8941128 13 13
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set14 = 8941128 14 14
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set15 = 8941128 15 15
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set16 = 8941128 16 16
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set17 = 8941128 17 17
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set18 = 8941128 18 18
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set19 = 8941128 19 19
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set20 = 8941128 20 20
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set21 = 8941128 21 21
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set22 = 8941128 22 22
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set23 = 8941128 23 23
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set24 = 8941128 24 24
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set25 = 8941128 25 25
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set26 = 8941128 26 26
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set27 = 8941128 27 27
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set28 = 8941128 28 28
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.user_hw_set29 = 8941128 29 29
MAC_RGF.MAC_SXD.MAC_USER_ICR.ICS.reserved.2992 = 8941128 30 31
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask0 = 8941132 0 0
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask1 = 8941132 1 1
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask2 = 8941132 2 2
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask3 = 8941132 3 3
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask4 = 8941132 4 4
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask5 = 8941132 5 5
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask6 = 8941132 6 6
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask7 = 8941132 7 7
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask8 = 8941132 8 8
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask9 = 8941132 9 9
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask10 = 8941132 10 10
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask11 = 8941132 11 11
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask12 = 8941132 12 12
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask13 = 8941132 13 13
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask14 = 8941132 14 14
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask15 = 8941132 15 15
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask16 = 8941132 16 16
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask17 = 8941132 17 17
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask18 = 8941132 18 18
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask19 = 8941132 19 19
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask20 = 8941132 20 20
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask21 = 8941132 21 21
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask22 = 8941132 22 22
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask23 = 8941132 23 23
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask24 = 8941132 24 24
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask25 = 8941132 25 25
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask26 = 8941132 26 26
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask27 = 8941132 27 27
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask28 = 8941132 28 28
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.mask29 = 8941132 29 29
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMV.reserved.2993 = 8941132 30 31
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set0 = 8941136 0 0
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set1 = 8941136 1 1
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set2 = 8941136 2 2
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set3 = 8941136 3 3
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set4 = 8941136 4 4
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set5 = 8941136 5 5
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set6 = 8941136 6 6
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set7 = 8941136 7 7
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set8 = 8941136 8 8
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set9 = 8941136 9 9
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set10 = 8941136 10 10
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set11 = 8941136 11 11
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set12 = 8941136 12 12
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set13 = 8941136 13 13
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set14 = 8941136 14 14
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set15 = 8941136 15 15
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set16 = 8941136 16 16
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set17 = 8941136 17 17
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set18 = 8941136 18 18
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set19 = 8941136 19 19
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set20 = 8941136 20 20
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set21 = 8941136 21 21
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set22 = 8941136 22 22
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set23 = 8941136 23 23
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set24 = 8941136 24 24
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set25 = 8941136 25 25
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set26 = 8941136 26 26
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set27 = 8941136 27 27
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set28 = 8941136 28 28
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.mask_set29 = 8941136 29 29
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMS.reserved.2994 = 8941136 30 31
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr0 = 8941140 0 0
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr1 = 8941140 1 1
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr2 = 8941140 2 2
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr3 = 8941140 3 3
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr4 = 8941140 4 4
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr5 = 8941140 5 5
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr6 = 8941140 6 6
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr7 = 8941140 7 7
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr8 = 8941140 8 8
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr9 = 8941140 9 9
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr10 = 8941140 10 10
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr11 = 8941140 11 11
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr12 = 8941140 12 12
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr13 = 8941140 13 13
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr14 = 8941140 14 14
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr15 = 8941140 15 15
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr16 = 8941140 16 16
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr17 = 8941140 17 17
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr18 = 8941140 18 18
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr19 = 8941140 19 19
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr20 = 8941140 20 20
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr21 = 8941140 21 21
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr22 = 8941140 22 22
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr23 = 8941140 23 23
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr24 = 8941140 24 24
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr25 = 8941140 25 25
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr26 = 8941140 26 26
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr27 = 8941140 27 27
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr28 = 8941140 28 28
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.mask_clr29 = 8941140 29 29
MAC_RGF.MAC_SXD.MAC_USER_ICR.IMC.reserved.2995 = 8941140 30 31
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_1 = 8941144 0 31
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_2 = 8941148 0 31
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_3 = 8941152 0 31
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC = 8941156 0 31
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_1.mspl_reg1_grp_bitmap = 8941144 0 7
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_1.mspl_reg1_ack_grp_bitmap = 8941144 8 10
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_1.mspl_reg1_ack_grp_qid = 8941144 11 15
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_1.mspl_reg1_qos_data_grp_bitmap = 8941144 16 18
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_1.mspl_reg1_qos_data_grp_qid = 8941144 19 23
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_1.mspl_reg1_mng_grp_bitmap = 8941144 24 26
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_1.mspl_reg1_mng_grp_qid = 8941144 27 31
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_2.mspl_reg2_rsv_grp_bitmap = 8941148 0 2
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_2.mspl_reg2_rsv_grp_qid = 8941148 3 7
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_2.mspl_reg2_dyn_grp_bitmap = 8941148 8 10
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_2.mspl_reg2_dyn_grp_qid = 8941148 11 15
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_2.mspl_reg2_cfg_grp_bitmap = 8941148 16 18
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_2.mspl_reg2_cfg_grp_qid = 8941148 19 23
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_2.mspl_reg2_ss_grp_bitmap = 8941148 24 26
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_2.mspl_reg2_ss_grp_qid = 8941148 27 31
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_3.mspl_reg3_beacon_grp_bitmap = 8941152 0 2
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_3.mspl_reg3_bcn_grp_qid = 8941152 3 7
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_3.mspl_reg3_addr2_indx = 8941152 8 11
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_3.mspl_reg3_bap_en_ind = 8941152 12 12
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_3.mspl_reg3_mcast_ind_reg = 8941152 13 13
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_3.mspl_reg3_bcast_ind_reg = 8941152 14 14
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_3.mspl_reg3_rd_ind_reg = 8941152 15 15
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_3.mspl_reg3_ack_policy_reg = 8941152 16 17
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_3.mspl_reg3_announce_reg = 8941152 18 18
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_3.mspl_reg3_prb_res_reg = 8941152 19 19
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_3.mspl_reg3_mcs_reg = 8941152 20 24
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_3.mspl_reg3_mpdu_aggr_ind = 8941152 25 25
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_3.mspl_reg3_pwrmng_ind = 8941152 26 26
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_3.mspl_reg3_sniffer_ind = 8941152 27 27
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_3.mspl_reg3_neighbor = 8941152 28 28
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_3.mspl_reg3_frl_fcs_status = 8941152 29 30
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_3.mspl_reg3_ppdu_rep_valid = 8941152 31 31
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC.mspl_reg_misc_fc_retry_ind = 8941156 0 0
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC.mspl_reg_misc_fc_more_data_ind = 8941156 1 1
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC.mspl_reg_misc_fc_protected_ind = 8941156 2 2
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC.mspl_reg_misc_qos_ac_cnstr_ind = 8941156 3 3
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC.mspl_reg_misc_addr3_my_bss_mtch_ind = 8941156 4 4
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC.mspl_reg_misc_addr3_wild_bss_mtch_ind = 8941156 5 5
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC.mspl_reg_misc_my_frame_rep_reg = 8941156 6 6
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC.mspl_reg_misc_neighbor_frame_rep_reg = 8941156 7 7
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC.mspl_reg_misc_type_indx = 8941156 8 13
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC.mspl_reg_misc_nid_valid = 8941156 14 14
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC.mspl_reg_misc_cdown_zero = 8941156 15 15
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC.mspl_reg_misc_ds_type = 8941156 16 17
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC.mspl_reg_misc_nid = 8941156 18 19
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC.mspl_reg_qos_tid = 8941156 20 23
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC.mspl_reg_addr1_match_indx = 8941156 24 26
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC.mspl_reg_addr1_match_valid = 8941156 27 27
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC.mspl_reg_bssid_match_indx = 8941156 28 30
MAC_RGF.MAC_SXD.PPDU_REPORT_RD.PPDU_REPORT_RD_MISC.mspl_reg_bssid_match_valid = 8941156 31 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_0 = 8941160 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_1 = 8941164 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_2 = 8941168 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_3 = 8941172 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_4 = 8941176 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_5 = 8941180 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_6 = 8941184 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_7 = 8941188 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_8 = 8941192 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_9 = 8941196 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_10 = 8941200 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_11 = 8941204 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_12 = 8941208 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_13 = 8941212 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_14 = 8941216 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_0.mspl_beacon_frame_bic_low = 8941160 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_1.mspl_beacon_frame_bic_high = 8941164 0 15
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_1.reserved.2996 = 8941164 16 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_2.mspl_beacon_frame_txss = 8941168 0 23
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_2.reserved.2997 = 8941168 24 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_3.mspl_beacon_capability = 8941172 0 7
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_3.reserved.2998 = 8941172 8 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_4.mspl_beacon_frame_ts_low = 8941176 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_5.mspl_beacon_frame_ts_high = 8941180 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_6.mspl_beacon_frame_bi = 8941184 0 15
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_6.reserved.2999 = 8941184 16 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_7.mspl_duration = 8941188 0 15
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_7.reserved.3000 = 8941188 16 30
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_7.mspl_duration_valid = 8941188 31 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_8.mspl_sa_low = 8941192 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_9.mspl_sa_high = 8941196 0 15
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_9.reserved.3001 = 8941196 16 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_10.mspl_da_low = 8941200 0 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_11.mspl_da_high = 8941204 0 15
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_11.reserved.3002 = 8941204 16 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_12.mspl_mtp_tx_req_bi_ctrl_low = 8941208 0 23
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_12.reserved.3003 = 8941208 24 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_13.mspl_mtp_tx_req_bi_ctrl_high = 8941212 0 23
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_13.reserved.3004 = 8941212 24 31
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_14.msxd_mtp_tx_req_ss = 8941216 0 23
MAC_RGF.MAC_SXD.GENERAL_FIELD.GENERAL_FIELD_REG_14.reserved.3005 = 8941216 24 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_0 = 8941220 0 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_1 = 8941224 0 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_2 = 8941228 0 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_3 = 8941232 0 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_4 = 8941236 0 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_5 = 8941240 0 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_6 = 8941244 0 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_7 = 8941248 0 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_8 = 8941252 0 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_9 = 8941256 0 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_10 = 8941260 0 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_0.msis_idle_state = 8941220 0 2
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_0.msnu_nav_active = 8941220 3 3
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_0.msbl_selected_ac_index = 8941220 4 7
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_0.msnu_nav_active_bus = 8941220 8 15
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_0.msrb_ac1_slots = 8941220 16 19
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_0.msrb_ac2_slots = 8941220 20 23
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_0.msrb_ac3_slots = 8941220 24 27
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_0.msrb_ac4_slots = 8941220 28 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_1.msal_ac1_remaining_slots = 8941224 0 9
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_1.reserved.3006 = 8941224 10 15
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_1.msal_ac2_remaining_slots = 8941224 16 25
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_1.reserved.3007 = 8941224 26 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_2.msal_ac3_remaining_slots = 8941228 0 9
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_2.reserved.3008 = 8941228 10 15
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_2.msal_ac4_remaining_slots = 8941228 16 25
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_2.reserved.3009 = 8941228 26 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_3.msrt_remaining_time = 8941232 0 15
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_3.reserved.3010 = 8941232 16 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_4.msbc_bi_cnt = 8941236 0 25
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_4.reserved.3011 = 8941236 26 30
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_4.msbc_bi_sync = 8941236 31 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_5.msrb_capture_ts_low = 8941240 0 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_6.msrb_capture_ts_high = 8941244 0 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_7.msbc_remaining_bi_cnt = 8941248 0 25
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_7.reserved.3012 = 8941248 26 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_8.msbc_gp0_timer = 8941252 0 15
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_8.msbc_gp1_timer = 8941252 16 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_9.msbc_gp2_timer = 8941256 0 15
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_9.msbc_gp3_timer = 8941256 16 31
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_10.phy_rx_cca = 8941260 0 2
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_10.phy_rx_frame = 8941260 3 3
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_10.phy_rx_on_air = 8941260 4 4
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_10.phy_tx_on_air = 8941260 5 5
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_10.mac_rx_en = 8941260 6 6
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_10.reserved.3013 = 8941260 7 7
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_10.msis_ppdu_update_cnt = 8941260 8 13
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_10.reserved.3014 = 8941260 14 15
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_10.msis_cca_event_cnt = 8941260 16 21
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_10.reserved.3015 = 8941260 22 23
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_10.msis_mon_cnt_cmp = 8941260 24 24
MAC_RGF.MAC_SXD.TIMING_INDIRECT.TIMING_INDIRECT_REG_10.reserved.3016 = 8941260 25 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_0 = 8941264 0 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_1 = 8941268 0 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_2 = 8941272 0 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_3 = 8941276 0 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_4 = 8941280 0 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_5 = 8941284 0 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_6 = 8941288 0 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_7 = 8941292 0 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_8 = 8941296 0 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_9 = 8941300 0 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_10 = 8941304 0 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_0.msrb_reg_requested_valid_bus = 8941264 0 7
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_0.msrb_reg_selected_qset_index = 8941264 8 11
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_0.reserved.3017 = 8941264 12 15
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_0.msrb_reg_selected_qid_index = 8941264 16 21
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_0.reserved.3018 = 8941264 22 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_1.msrb_reg1_selexted_qid1_index = 8941268 0 5
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_1.reserved.3019 = 8941268 6 6
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_1.msrb_reg1_qset_valid_1 = 8941268 7 7
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_1.msrb_reg1_selexted_qid2_index = 8941268 8 13
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_1.reserved.3020 = 8941268 14 14
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_1.msrb_reg1_qset_valid_2 = 8941268 15 15
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_1.msrb_reg1_selexted_qid3_index = 8941268 16 21
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_1.reserved.3021 = 8941268 22 22
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_1.msrb_reg1_qset_valid_3 = 8941268 23 23
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_1.msrb_reg1_selexted_qid4_index = 8941268 24 29
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_1.reserved.3022 = 8941268 30 30
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_1.msrb_reg1_qset_valid_4 = 8941268 31 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_2.msrb_reg1_selexted_qid5_index = 8941272 0 5
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_2.reserved.3023 = 8941272 6 6
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_2.msrb_reg1_qset_valid_5 = 8941272 7 7
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_2.msrb_reg1_selexted_qid6_index = 8941272 8 13
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_2.reserved.3024 = 8941272 14 14
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_2.msrb_reg1_qset_valid_6 = 8941272 15 15
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_2.msrb_reg1_selexted_qid7_index = 8941272 16 21
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_2.reserved.3025 = 8941272 22 22
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_2.msrb_reg1_qset_valid_7 = 8941272 23 23
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_2.msrb_reg1_selexted_qid8_index = 8941272 24 29
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_2.reserved.3026 = 8941272 30 30
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_2.msrb_reg1_qset_valid_8 = 8941272 31 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_3.msrb_selected_qset1_lock = 8941276 0 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_4.msrb_selected_qset2_lock = 8941280 0 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_5.msrb_selected_qset3_lock = 8941284 0 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_6.msrb_selected_qset4_lock = 8941288 0 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_7.msrb_selected_qset5_lock = 8941292 0 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_8.msrb_selected_qset6_lock = 8941296 0 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_9.msrb_selected_qset7_lock = 8941300 0 31
MAC_RGF.MAC_SXD.QSET_INDIRECT.QSET_INDIRECT_REG_10.msrb_selected_qset8_lock = 8941304 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE1_INDIRECT_REG_0 = 8941308 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE1_INDIRECT_REG_1 = 8941312 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE1_INDIRECT_REG_2 = 8941316 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE1_INDIRECT_REG_3 = 8941320 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE1_INDIRECT_REG_4 = 8941324 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0 = 8941328 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE1_INDIRECT_REG_0.msee_event_reg_1 = 8941308 0 23
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE1_INDIRECT_REG_0.reserved.3027 = 8941308 24 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE1_INDIRECT_REG_1.msee_event_reg_2 = 8941312 0 23
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE1_INDIRECT_REG_1.reserved.3028 = 8941312 24 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE1_INDIRECT_REG_2.msee_event_reg_3 = 8941316 0 23
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE1_INDIRECT_REG_2.reserved.3029 = 8941316 24 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE1_INDIRECT_REG_3.msee_event_reg_4 = 8941320 0 23
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE1_INDIRECT_REG_3.reserved.3030 = 8941320 24 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE1_INDIRECT_REG_4.msrl_nop_value = 8941324 0 23
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE1_INDIRECT_REG_4.reserved.3031 = 8941324 24 31
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msee2_pulse_status_0 = 8941328 0 0
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msee2_pulse_status_1 = 8941328 1 1
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msee2_pulse_status_2 = 8941328 2 2
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msee2_pulse_status_3 = 8941328 3 3
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msee2_pulse_status_4 = 8941328 4 4
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msee2_pulse_status_5 = 8941328 5 5
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msee2_pulse_status_6 = 8941328 6 6
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msee2_pulse_status_7 = 8941328 7 7
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msee2_pulse_status_8 = 8941328 8 8
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msee2_pulse_status_9 = 8941328 9 9
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msee2_pulse_status_10 = 8941328 10 10
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msee2_pulse_status_11 = 8941328 11 11
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msse2_phy_status_0 = 8941328 12 12
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msse2_phy_status_1 = 8941328 13 13
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msse2_phy_status_2 = 8941328 14 14
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msse2_phy_status_3 = 8941328 15 15
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msse2_phy_status_4 = 8941328 16 16
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msse2_phy_status_5 = 8941328 17 17
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msse2_phy_status_6 = 8941328 18 18
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msse2_phy_status_7 = 8941328 19 19
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msse2_phy_status_8 = 8941328 20 20
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msse2_phy_status_9 = 8941328 21 21
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msse2_phy_status_10 = 8941328 22 22
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.msse2_phy_status_11 = 8941328 23 23
MAC_RGF.MAC_SXD.EVENT_ENGINE_INDIRECT.EVEN_ENGINE_2_REG_0.reserved.3032 = 8941328 24 31
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_0 = 8941332 0 31
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_1 = 8941336 0 31
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_2 = 8941340 0 31
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_3 = 8941344 0 31
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_4 = 8941348 0 31
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_5 = 8941352 0 31
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_0.mstl_reg_query_res_queue_type = 8941332 0 3
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_0.mstl_reg_query_res_packet_mode = 8941332 4 7
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_0.mstl_reg_query_res_dest_id = 8941332 8 11
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_0.mstl_reg_query_res_nid = 8941332 12 13
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_0.mstl_reg_query_res_ack_policy = 8941332 14 15
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_0.mstl_reg_query_res_mcs = 8941332 16 20
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_0.mstl_reg_query_res_src_id = 8941332 21 24
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_0.reserved.3033 = 8941332 25 25
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_0.mstl_reg_query_res_rd = 8941332 26 26
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_0.mstl_reg_query_res_mpdu_aggregation_en = 8941332 27 27
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_0.mstl_reg_query_res_timestamp_override = 8941332 28 28
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_0.mstl_reg_query_res_txss_override = 8941332 29 30
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_0.mstl_reg_query_res_valid = 8941332 31 31
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_1.mstl_reg2_query_res_mng_duration = 8941336 0 15
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_1.mstl_reg2_query_res_actual_cycle = 8941336 16 23
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_1.mstl_reg2_query_res_remaining_cycles = 8941336 24 31
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_2.mstl_reg_tx_permission_res_status = 8941340 0 7
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_2.mstl_reg_tx_permission_res_max_retry = 8941340 8 15
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_2.mstl_reg_tx_permission_res_retry_cnt = 8941340 16 23
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_2.mstl_reg_query_res_mng_data = 8941340 24 24
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_2.mstl_reg_query_res_bcq_ucq = 8941340 25 25
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_2.reserved.3034 = 8941340 26 30
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_2.mstl_reg_tx_permission_res_valid = 8941340 31 31
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_3.mstl_reg_tx_end_res_duration = 8941344 0 15
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_3.reserved.3035 = 8941344 16 31
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_4.mstl_tl_res_qh_scratchpad = 8941348 0 31
MAC_RGF.MAC_SXD.MTP_RESPONSE.MTP_RESPONSE_REG_5.mstl_tl_res_desc_scratchpad = 8941352 0 31
MAC_RGF.MAC_SXD.STATUS_INDIRECT.STATUS_INDIRECT_REG_0 = 8941356 0 31
MAC_RGF.MAC_SXD.STATUS_INDIRECT.STATUS_INDIRECT_REG_1 = 8941360 0 31
MAC_RGF.MAC_SXD.STATUS_INDIRECT.STATUS_INDIRECT_REG_2 = 8941364 0 31
MAC_RGF.MAC_SXD.STATUS_INDIRECT.STATUS_INDIRECT_REG_3 = 8941368 0 31
MAC_RGF.MAC_SXD.STATUS_INDIRECT.STATUS_INDIRECT_REG_4 = 8941372 0 31
MAC_RGF.MAC_SXD.STATUS_INDIRECT.STATUS_INDIRECT_REG_5 = 8941376 0 31
MAC_RGF.MAC_SXD.STATUS_INDIRECT.STATUS_INDIRECT_REG_6 = 8941380 0 31
MAC_RGF.MAC_SXD.STATUS_INDIRECT.STATUS_INDIRECT_REG_0.mdtx_ready = 8941356 0 0
MAC_RGF.MAC_SXD.STATUS_INDIRECT.STATUS_INDIRECT_REG_0.reserved.3036 = 8941356 1 7
MAC_RGF.MAC_SXD.STATUS_INDIRECT.STATUS_INDIRECT_REG_0.mdtx_available_bytes = 8941356 8 15
MAC_RGF.MAC_SXD.STATUS_INDIRECT.STATUS_INDIRECT_REG_0.reserved.3037 = 8941356 16 31
MAC_RGF.MAC_SXD.STATUS_INDIRECT.STATUS_INDIRECT_REG_1.sxd_mac_cnt_req = 8941360 0 0
MAC_RGF.MAC_SXD.STATUS_INDIRECT.STATUS_INDIRECT_REG_1.reserved.3038 = 8941360 1 31
MAC_RGF.MAC_SXD.STATUS_INDIRECT.STATUS_INDIRECT_REG_2.msgl_gp_rand_value = 8941364 0 31
MAC_RGF.MAC_SXD.STATUS_INDIRECT.STATUS_INDIRECT_REG_3.mrfc_error_status_bus = 8941368 0 31
MAC_RGF.MAC_SXD.STATUS_INDIRECT.STATUS_INDIRECT_REG_4.mrfc_switch2tx_status_bus = 8941372 0 31
MAC_RGF.MAC_SXD.STATUS_INDIRECT.STATUS_INDIRECT_REG_5.mrfc_switch2rx_status_bus = 8941376 0 31
MAC_RGF.MAC_SXD.STATUS_INDIRECT.STATUS_INDIRECT_REG_6.mrfc_rd_resp_data = 8941380 0 31
MAC_RGF.MAC_SXD.CPU_POINTERS.CPU_POINTER_REG_0 = 8941384 0 31
MAC_RGF.MAC_SXD.CPU_POINTERS.CPU_POINTER_REG_1 = 8941388 0 31
MAC_RGF.MAC_SXD.CPU_POINTERS.CPU_POINTER_REG_2 = 8941392 0 31
MAC_RGF.MAC_SXD.CPU_POINTERS.CPU_POINTER_REG_3 = 8941396 0 31
MAC_RGF.MAC_SXD.CPU_POINTERS.CPU_POINTER_REG_4 = 8941400 0 31
MAC_RGF.MAC_SXD.CPU_POINTERS.CPU_POINTER_REG_0.pc_ro_pointer = 8941384 0 31
MAC_RGF.MAC_SXD.CPU_POINTERS.CPU_POINTER_REG_1.sp_ro_pointer = 8941388 0 31
MAC_RGF.MAC_SXD.CPU_POINTERS.CPU_POINTER_REG_2.ilink1_ro_pointer = 8941392 0 31
MAC_RGF.MAC_SXD.CPU_POINTERS.CPU_POINTER_REG_3.ilink2_ro_pointer = 8941396 0 31
MAC_RGF.MAC_SXD.CPU_POINTERS.CPU_POINTER_REG_4.blink_ro_pointer = 8941400 0 31
MAC_RGF.MAC_SXD.TX_OVERRIDE.MAC_MAC_RGF_MAC_SXD_TX_OVERRIDE_0 = 8941404 0 31
MAC_RGF.MAC_SXD.TX_OVERRIDE.MAC_MAC_RGF_MAC_SXD_TX_OVERRIDE_0.sxd_availability_override = 8941404 0 31
MAC_RGF.MAC_SXD.TXSS_RXSS.MAC_MAC_RGF_MAC_SXD_TXSS_RXSS_0 = 8941408 0 31
MAC_RGF.MAC_SXD.TXSS_RXSS.MAC_MAC_RGF_MAC_SXD_TXSS_RXSS_1 = 8941412 0 31
MAC_RGF.MAC_SXD.TXSS_RXSS.MAC_MAC_RGF_MAC_SXD_TXSS_RXSS_2 = 8941416 0 31
MAC_RGF.MAC_SXD.TXSS_RXSS.BF_METRIC_REG = 8941420 0 31
MAC_RGF.MAC_SXD.TXSS_RXSS.MAC_MAC_RGF_MAC_SXD_TXSS_RXSS_0.sxd_txss_length = 8941408 0 15
MAC_RGF.MAC_SXD.TXSS_RXSS.MAC_MAC_RGF_MAC_SXD_TXSS_RXSS_0.sxd_beacon_length = 8941408 16 31
MAC_RGF.MAC_SXD.TXSS_RXSS.MAC_MAC_RGF_MAC_SXD_TXSS_RXSS_1.sxd_rxss_delay = 8941412 0 15
MAC_RGF.MAC_SXD.TXSS_RXSS.MAC_MAC_RGF_MAC_SXD_TXSS_RXSS_1.sxd_rxss_timeout = 8941412 16 31
MAC_RGF.MAC_SXD.TXSS_RXSS.MAC_MAC_RGF_MAC_SXD_TXSS_RXSS_2.sxd_rxss_cycle = 8941416 0 19
MAC_RGF.MAC_SXD.TXSS_RXSS.MAC_MAC_RGF_MAC_SXD_TXSS_RXSS_2.reserved.3039 = 8941416 20 31
MAC_RGF.MAC_SXD.TXSS_RXSS.BF_METRIC_REG.msbc_bf_metric = 8941420 0 31
MAC_RGF.MAC_SXD.MAX_MIN_SESSION.MAC_MAC_RGF_MAC_SXD_MAX_MIN_SESSION_0 = 8941424 0 31
MAC_RGF.MAC_SXD.MAX_MIN_SESSION.MAC_MAC_RGF_MAC_SXD_MAX_MIN_SESSION_1 = 8941428 0 31
MAC_RGF.MAC_SXD.MAX_MIN_SESSION.MAC_MAC_RGF_MAC_SXD_MAX_MIN_SESSION_2 = 8941432 0 31
MAC_RGF.MAC_SXD.MAX_MIN_SESSION.MAC_MAC_RGF_MAC_SXD_MAX_MIN_SESSION_3 = 8941436 0 31
MAC_RGF.MAC_SXD.MAX_MIN_SESSION.MAC_MAC_RGF_MAC_SXD_MAX_MIN_SESSION_0.sxd_max_session_time_ac1 = 8941424 0 15
MAC_RGF.MAC_SXD.MAX_MIN_SESSION.MAC_MAC_RGF_MAC_SXD_MAX_MIN_SESSION_0.sxd_max_session_time_ac2 = 8941424 16 31
MAC_RGF.MAC_SXD.MAX_MIN_SESSION.MAC_MAC_RGF_MAC_SXD_MAX_MIN_SESSION_1.sxd_max_session_time_ac3 = 8941428 0 15
MAC_RGF.MAC_SXD.MAX_MIN_SESSION.MAC_MAC_RGF_MAC_SXD_MAX_MIN_SESSION_1.sxd_max_session_time_ac4 = 8941428 16 31
MAC_RGF.MAC_SXD.MAX_MIN_SESSION.MAC_MAC_RGF_MAC_SXD_MAX_MIN_SESSION_2.sxd_min_session_reg1 = 8941432 0 15
MAC_RGF.MAC_SXD.MAX_MIN_SESSION.MAC_MAC_RGF_MAC_SXD_MAX_MIN_SESSION_2.sxd_min_session_reg2 = 8941432 16 31
MAC_RGF.MAC_SXD.MAX_MIN_SESSION.MAC_MAC_RGF_MAC_SXD_MAX_MIN_SESSION_3.sxd_min_session_reg3 = 8941436 0 15
MAC_RGF.MAC_SXD.MAX_MIN_SESSION.MAC_MAC_RGF_MAC_SXD_MAX_MIN_SESSION_3.sxd_min_session_reg4 = 8941436 16 31
MAC_RGF.MAC_SXD.TSF_DRIFT.MAC_MAC_RGF_MAC_SXD_TSF_DRIFT_0 = 8941440 0 31
MAC_RGF.MAC_SXD.TSF_DRIFT.MAC_MAC_RGF_MAC_SXD_TSF_DRIFT_0.msbc_ts_drift_clks = 8941440 0 8
MAC_RGF.MAC_SXD.TSF_DRIFT.MAC_MAC_RGF_MAC_SXD_TSF_DRIFT_0.reserved.3040 = 8941440 9 15
MAC_RGF.MAC_SXD.TSF_DRIFT.MAC_MAC_RGF_MAC_SXD_TSF_DRIFT_0.msbc_ts_drift_usec = 8941440 16 27
MAC_RGF.MAC_SXD.TSF_DRIFT.MAC_MAC_RGF_MAC_SXD_TSF_DRIFT_0.reserved.3041 = 8941440 28 31
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_0 = 8941444 0 31
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_1 = 8941448 0 31
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_2 = 8941452 0 31
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_3 = 8941456 0 31
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_4 = 8941460 0 31
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_0.sxd_sp_tsf = 8941444 0 31
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_1.sxd_sp_cmd_scratch_pad = 8941448 0 15
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_1.sxd_sp_cmd_num_cycles = 8941448 16 20
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_1.sxd_sp_cmd_goto = 8941448 21 25
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_1.sxd_sp_cmd_end_mask_index = 8941448 26 27
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_1.sxd_sp_cmd_start_mask_index = 8941448 28 29
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_1.sxd_sp_cmd_command = 8941448 30 31
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_2.msxd_sp_in_proc_cmd = 8941452 0 31
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_3.msxd_sp_in_proc_tsf = 8941456 0 31
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_4.msxd_sp_array_wr_mem_addr = 8941460 0 4
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_4.reserved.3042 = 8941460 5 7
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_4.msxd_sp_array_rd_mem_addr = 8941460 8 12
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_4.reserved.3043 = 8941460 13 14
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_4.msxd_sp_cmd_in_proc = 8941460 15 15
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_4.reserved.3044 = 8941460 16 30
MAC_RGF.MAC_SXD.SP_CTRL.MAC_MAC_RGF_MAC_SXD_SP_CTRL_4.msxd_sp_array_full = 8941460 31 31
MAC_RGF.MAC_SXD.PHY_ADJUST.MAC_MAC_RGF_MAC_SXD_PHU_ADJUST_0 = 8941464 0 31
MAC_RGF.MAC_SXD.PHY_ADJUST.MAC_MAC_RGF_MAC_SXD_PHU_ADJUST_0.sxd_tx_on_air_delay = 8941464 0 4
MAC_RGF.MAC_SXD.PHY_ADJUST.MAC_MAC_RGF_MAC_SXD_PHU_ADJUST_0.reserved.3045 = 8941464 5 7
MAC_RGF.MAC_SXD.PHY_ADJUST.MAC_MAC_RGF_MAC_SXD_PHU_ADJUST_0.sxd_rx_on_air_delay = 8941464 8 12
MAC_RGF.MAC_SXD.PHY_ADJUST.MAC_MAC_RGF_MAC_SXD_PHU_ADJUST_0.reserved.3046 = 8941464 13 31
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_0 = 8941468 0 31
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_1 = 8941472 0 31
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_2 = 8941476 0 31
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_3 = 8941480 0 31
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_4 = 8941484 0 31
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_5 = 8941488 0 31
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_6 = 8941492 0 31
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_7 = 8941496 0 31
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_0.mtp_msxd_availability_vector = 8941468 0 31
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_1.bap_msxd_retx_availability = 8941472 0 31
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_2.mstl_tl_tx_permission_res_bus2 = 8941476 0 31
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_3.mstl_tl_tx_aggr_res_bus = 8941480 0 31
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_4.pmc_msxd_udef_busy = 8941484 0 0
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_4.reserved.3047 = 8941484 1 31
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_5.msbc_phy_rcx_reg1 = 8941488 0 30
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_5.msbc_phy_rcx_reg1_valid = 8941488 31 31
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_6.msbc_phy_rcx_reg2 = 8941492 0 17
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_6.reserved.3048 = 8941492 18 31
MAC_RGF.MAC_SXD.MISC_RD.MAC_MAC_RGF_MAC_SXD_MISC_RD_7.msbi_tl_bap_status_bus = 8941496 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE3_MASK.MAC_MAC_RGF_MAC_SXD_EVENT_ENGINE3_MASK_0 = 8941500 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE3_MASK.MAC_MAC_RGF_MAC_SXD_EVENT_ENGINE3_MASK_1 = 8941504 0 31
MAC_RGF.MAC_SXD.EVENT_ENGINE3_MASK.MAC_MAC_RGF_MAC_SXD_EVENT_ENGINE3_MASK_0.sxd_event5_mask = 8941500 0 23
MAC_RGF.MAC_SXD.EVENT_ENGINE3_MASK.MAC_MAC_RGF_MAC_SXD_EVENT_ENGINE3_MASK_0.reserved.3049 = 8941500 24 31
MAC_RGF.MAC_SXD.EVENT_ENGINE3_MASK.MAC_MAC_RGF_MAC_SXD_EVENT_ENGINE3_MASK_1.sxd_event6_mask = 8941504 0 23
MAC_RGF.MAC_SXD.EVENT_ENGINE3_MASK.MAC_MAC_RGF_MAC_SXD_EVENT_ENGINE3_MASK_1.reserved.3050 = 8941504 24 31
MAC_RGF.MAC_SXD.TSF_TABLE.MAC_MAC_RGF_MAC_SXD_TSF_TABLE_0 = 8941508 0 31
MAC_RGF.MAC_SXD.TSF_TABLE.MAC_MAC_RGF_MAC_SXD_TSF_TABLE_1 = 8941512 0 31
MAC_RGF.MAC_SXD.TSF_TABLE.MAC_MAC_RGF_MAC_SXD_TSF_TABLE_2 = 8941516 0 31
MAC_RGF.MAC_SXD.TSF_TABLE.MAC_MAC_RGF_MAC_SXD_TSF_TABLE_3 = 8941520 0 31
MAC_RGF.MAC_SXD.TSF_TABLE.MAC_MAC_RGF_MAC_SXD_TSF_TABLE_0.msbc_acc_bi_low = 8941508 0 31
MAC_RGF.MAC_SXD.TSF_TABLE.MAC_MAC_RGF_MAC_SXD_TSF_TABLE_1.msbc_acc_bi_high = 8941512 0 31
MAC_RGF.MAC_SXD.TSF_TABLE.MAC_MAC_RGF_MAC_SXD_TSF_TABLE_2.sxd_fw_event_tsf_low = 8941516 0 31
MAC_RGF.MAC_SXD.TSF_TABLE.MAC_MAC_RGF_MAC_SXD_TSF_TABLE_3.sxd_fw_event_tsf_high = 8941520 0 31
MAC_RGF.MAC_SXD.GP_CTIMER.MAC_MAC_RGF_MAC_SXD_GP_CTIMER_0 = 8941524 0 31
MAC_RGF.MAC_SXD.GP_CTIMER.MAC_MAC_RGF_MAC_SXD_GP_CTIMER_1 = 8941528 0 31
MAC_RGF.MAC_SXD.GP_CTIMER.MAC_MAC_RGF_MAC_SXD_GP_CTIMER_2 = 8941532 0 31
MAC_RGF.MAC_SXD.GP_CTIMER.MAC_MAC_RGF_MAC_SXD_GP_CTIMER_0.mssg_gp_ctimer_0 = 8941524 0 23
MAC_RGF.MAC_SXD.GP_CTIMER.MAC_MAC_RGF_MAC_SXD_GP_CTIMER_0.reserved.3051 = 8941524 24 31
MAC_RGF.MAC_SXD.GP_CTIMER.MAC_MAC_RGF_MAC_SXD_GP_CTIMER_1.mssg_gp_ctimer_1 = 8941528 0 23
MAC_RGF.MAC_SXD.GP_CTIMER.MAC_MAC_RGF_MAC_SXD_GP_CTIMER_1.reserved.3052 = 8941528 24 31
MAC_RGF.MAC_SXD.GP_CTIMER.MAC_MAC_RGF_MAC_SXD_GP_CTIMER_2.mssg_gp_ctimer_2 = 8941532 0 23
MAC_RGF.MAC_SXD.GP_CTIMER.MAC_MAC_RGF_MAC_SXD_GP_CTIMER_2.reserved.3053 = 8941532 24 31
MAC_RGF.MAC_SXD.NAV_STATUS.MAC_MAC_RGF_MAC_SXD_NAV_STATUS_0 = 8941536 0 31
MAC_RGF.MAC_SXD.NAV_STATUS.MAC_MAC_RGF_MAC_SXD_NAV_STATUS_1 = 8941540 0 31
MAC_RGF.MAC_SXD.NAV_STATUS.MAC_MAC_RGF_MAC_SXD_NAV_STATUS_0.sxd_nav_status_sel = 8941536 0 4
MAC_RGF.MAC_SXD.NAV_STATUS.MAC_MAC_RGF_MAC_SXD_NAV_STATUS_0.reserved.3054 = 8941536 5 31
MAC_RGF.MAC_SXD.NAV_STATUS.MAC_MAC_RGF_MAC_SXD_NAV_STATUS_1.msnu_nav_status_bus_rgf = 8941540 0 31
MAC_RGF.MAC_SXD.BACKDOOR_STATUS.MAC_MAC_RGF_MAC_SXD_BACKDOOR_STATUS_0 = 8941544 0 31
MAC_RGF.MAC_SXD.BACKDOOR_STATUS.MAC_MAC_RGF_MAC_SXD_BACKDOOR_STATUS_0.mbdr_bf_metric_cnt = 8941544 0 15
MAC_RGF.MAC_SXD.BACKDOOR_STATUS.MAC_MAC_RGF_MAC_SXD_BACKDOOR_STATUS_0.mbdr_sm_state = 8941544 16 19
MAC_RGF.MAC_SXD.BACKDOOR_STATUS.MAC_MAC_RGF_MAC_SXD_BACKDOOR_STATUS_0.mbdr_bf_opr_valid = 8941544 20 20
MAC_RGF.MAC_SXD.BACKDOOR_STATUS.MAC_MAC_RGF_MAC_SXD_BACKDOOR_STATUS_0.mbdr_lock_ind = 8941544 21 21
MAC_RGF.MAC_SXD.BACKDOOR_STATUS.MAC_MAC_RGF_MAC_SXD_BACKDOOR_STATUS_0.reserved.3055 = 8941544 22 30
MAC_RGF.MAC_SXD.BACKDOOR_STATUS.MAC_MAC_RGF_MAC_SXD_BACKDOOR_STATUS_0.msxd_buffer_sel = 8941544 31 31
MAC_RGF.MAC_SXD.PPDU_MISC2.MAC_MAC_RGF_MAC_SXD_PPDU_MISC2_0 = 8941548 0 31
MAC_RGF.MAC_SXD.PPDU_MISC2.MAC_MAC_RGF_MAC_SXD_PPDU_MISC2_0.mspl_misc2_categ_ind = 8941548 0 7
MAC_RGF.MAC_SXD.PPDU_MISC2.MAC_MAC_RGF_MAC_SXD_PPDU_MISC2_0.mspl_misc2_action_ind = 8941548 8 15
MAC_RGF.MAC_SXD.PPDU_MISC2.MAC_MAC_RGF_MAC_SXD_PPDU_MISC2_0.mspl_misc2_nid_table_indx = 8941548 16 20
MAC_RGF.MAC_SXD.PPDU_MISC2.MAC_MAC_RGF_MAC_SXD_PPDU_MISC2_0.reserved.3056 = 8941548 21 23
MAC_RGF.MAC_SXD.PPDU_MISC2.MAC_MAC_RGF_MAC_SXD_PPDU_MISC2_0.mspl_misc2_pwr_mng_ind = 8941548 24 24
MAC_RGF.MAC_SXD.PPDU_MISC2.MAC_MAC_RGF_MAC_SXD_PPDU_MISC2_0.mspl_misc2_eosp_ind = 8941548 25 25
MAC_RGF.MAC_SXD.PPDU_MISC2.MAC_MAC_RGF_MAC_SXD_PPDU_MISC2_0.reserved.3057 = 8941548 26 27
MAC_RGF.MAC_SXD.PPDU_MISC2.MAC_MAC_RGF_MAC_SXD_PPDU_MISC2_0.mspl_misc2_mcast_index = 8941548 28 30
MAC_RGF.MAC_SXD.PPDU_MISC2.MAC_MAC_RGF_MAC_SXD_PPDU_MISC2_0.mspl_misc2_mcast_index_valid = 8941548 31 31
MAC_RGF.MAC_SXD.SECTOR_CFG_STATUS.MAC_MAC_RGF_MAC_SXD_SECTOR_CFG_STATUS_0 = 8941552 0 31
MAC_RGF.MAC_SXD.SECTOR_CFG_STATUS.MAC_MAC_RGF_MAC_SXD_SECTOR_CFG_STATUS_0.mscm_sm_state = 8941552 0 2
MAC_RGF.MAC_SXD.SECTOR_CFG_STATUS.MAC_MAC_RGF_MAC_SXD_SECTOR_CFG_STATUS_0.reserved.3058 = 8941552 3 7
MAC_RGF.MAC_SXD.SECTOR_CFG_STATUS.MAC_MAC_RGF_MAC_SXD_SECTOR_CFG_STATUS_0.mscm_address = 8941552 8 15
MAC_RGF.MAC_SXD.SECTOR_CFG_STATUS.MAC_MAC_RGF_MAC_SXD_SECTOR_CFG_STATUS_0.mscm_inc_cnt = 8941552 16 23
MAC_RGF.MAC_SXD.SECTOR_CFG_STATUS.MAC_MAC_RGF_MAC_SXD_SECTOR_CFG_STATUS_0.reserved.3059 = 8941552 24 30
MAC_RGF.MAC_SXD.SECTOR_CFG_STATUS.MAC_MAC_RGF_MAC_SXD_SECTOR_CFG_STATUS_0.msrl_sector_cfg_en = 8941552 31 31
MAC_RGF.MAC_SXD.MODE_330.MAC_MAC_RGF_MAC_SXD_MODE_330_0 = 8941556 0 31
MAC_RGF.MAC_SXD.MODE_330.MAC_MAC_RGF_MAC_SXD_MODE_330_0.msxd_330_lreg_code = 8941556 0 7
MAC_RGF.MAC_SXD.MODE_330.MAC_MAC_RGF_MAC_SXD_MODE_330_0.msxd_330_lreg2_code = 8941556 8 15
MAC_RGF.MAC_SXD.MODE_330.MAC_MAC_RGF_MAC_SXD_MODE_330_0.reserved.3060 = 8941556 16 31
MAC_RGF.MAC_CNT0.GENERAL = 8941568 0 95
MAC_RGF.MAC_CNT0.CNT_ICR = 8941580 0 447
MAC_RGF.MAC_CNT0.CHNL0 = 8941636 0 18495
MAC_RGF.MAC_CNT0.Rsvd2.3066 = 8943948 0 13727
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_0 = 8941568 0 31
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_1 = 8941572 0 31
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_2 = 8941576 0 31
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_0.mrp_en = 8941568 0 0
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_0.prs_en = 8941568 1 1
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_0.prp_fw_en = 8941568 2 2
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_0.prp_sw_en = 8941568 3 3
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_0.prp_io_en = 8941568 4 4
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_0.bap_rx_en = 8941568 5 5
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_0.mtrl_en = 8941568 6 6
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_0.mtp_en = 8941568 7 7
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_0.ptp_fw_en = 8941568 8 8
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_0.ptp_sw_en = 8941568 9 9
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_0.ptp_io_en = 8941568 10 10
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_0.bap_tx_en = 8941568 11 11
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_0.sxd_en = 8941568 12 12
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_0.reserved.3062 = 8941568 13 31
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_1.rx_dest_ram_offset = 8941572 0 7
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_1.tx_dest_ram_offset = 8941572 8 15
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_1.reserved.3063 = 8941572 16 31
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_2.clean_start_addr = 8941576 0 7
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_2.clean_num_entries = 8941576 8 15
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_2.clean_q_en = 8941576 16 16
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_2.clean_dest_en = 8941576 17 17
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_2.clean_tot_en = 8941576 18 18
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_2.clr_done_bit = 8941576 19 19
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_2.clean_rx_ram = 8941576 20 20
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_2.clean_tx_ram = 8941576 21 21
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_2.reserved.3064 = 8941576 22 29
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_2.rx_clean_done = 8941576 30 30
MAC_RGF.MAC_CNT0.GENERAL.MAC_MAC_RGF_MAC_CNT_GENERAL_2.tx_clean_done = 8941576 31 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR = 8941580 0 223
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR = 8941608 0 223
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC = 8941580 0 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR = 8941584 0 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM = 8941588 0 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS = 8941592 0 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV = 8941596 0 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS = 8941600 0 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC = 8941604 0 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode0 = 8941580 0 0
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode1 = 8941580 1 1
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode2 = 8941580 2 2
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode3 = 8941580 3 3
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode4 = 8941580 4 4
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode5 = 8941580 5 5
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode6 = 8941580 6 6
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode7 = 8941580 7 7
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode8 = 8941580 8 8
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode9 = 8941580 9 9
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode10 = 8941580 10 10
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode11 = 8941580 11 11
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode12 = 8941580 12 12
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode13 = 8941580 13 13
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode14 = 8941580 14 14
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode15 = 8941580 15 15
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode16 = 8941580 16 16
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode17 = 8941580 17 17
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode18 = 8941580 18 18
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode19 = 8941580 19 19
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode20 = 8941580 20 20
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode21 = 8941580 21 21
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode22 = 8941580 22 22
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode23 = 8941580 23 23
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode24 = 8941580 24 24
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode25 = 8941580 25 25
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode26 = 8941580 26 26
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode27 = 8941580 27 27
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode28 = 8941580 28 28
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode29 = 8941580 29 29
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode30 = 8941580 30 30
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICC.int_mode31 = 8941580 31 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int0 = 8941584 0 0
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int1 = 8941584 1 1
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int2 = 8941584 2 2
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int3 = 8941584 3 3
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int4 = 8941584 4 4
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int5 = 8941584 5 5
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int6 = 8941584 6 6
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int7 = 8941584 7 7
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int8 = 8941584 8 8
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int9 = 8941584 9 9
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int10 = 8941584 10 10
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int11 = 8941584 11 11
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int12 = 8941584 12 12
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int13 = 8941584 13 13
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int14 = 8941584 14 14
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int15 = 8941584 15 15
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int16 = 8941584 16 16
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int17 = 8941584 17 17
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int18 = 8941584 18 18
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int19 = 8941584 19 19
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int20 = 8941584 20 20
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int21 = 8941584 21 21
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int22 = 8941584 22 22
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int23 = 8941584 23 23
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int24 = 8941584 24 24
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int25 = 8941584 25 25
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int26 = 8941584 26 26
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int27 = 8941584 27 27
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int28 = 8941584 28 28
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int29 = 8941584 29 29
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int30 = 8941584 30 30
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICR.int31 = 8941584 31 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked0 = 8941588 0 0
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked1 = 8941588 1 1
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked2 = 8941588 2 2
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked3 = 8941588 3 3
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked4 = 8941588 4 4
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked5 = 8941588 5 5
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked6 = 8941588 6 6
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked7 = 8941588 7 7
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked8 = 8941588 8 8
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked9 = 8941588 9 9
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked10 = 8941588 10 10
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked11 = 8941588 11 11
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked12 = 8941588 12 12
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked13 = 8941588 13 13
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked14 = 8941588 14 14
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked15 = 8941588 15 15
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked16 = 8941588 16 16
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked17 = 8941588 17 17
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked18 = 8941588 18 18
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked19 = 8941588 19 19
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked20 = 8941588 20 20
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked21 = 8941588 21 21
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked22 = 8941588 22 22
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked23 = 8941588 23 23
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked24 = 8941588 24 24
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked25 = 8941588 25 25
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked26 = 8941588 26 26
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked27 = 8941588 27 27
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked28 = 8941588 28 28
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked29 = 8941588 29 29
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked30 = 8941588 30 30
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICM.int_masked31 = 8941588 31 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set0 = 8941592 0 0
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set1 = 8941592 1 1
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set2 = 8941592 2 2
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set3 = 8941592 3 3
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set4 = 8941592 4 4
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set5 = 8941592 5 5
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set6 = 8941592 6 6
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set7 = 8941592 7 7
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set8 = 8941592 8 8
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set9 = 8941592 9 9
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set10 = 8941592 10 10
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set11 = 8941592 11 11
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set12 = 8941592 12 12
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set13 = 8941592 13 13
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set14 = 8941592 14 14
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set15 = 8941592 15 15
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set16 = 8941592 16 16
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set17 = 8941592 17 17
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set18 = 8941592 18 18
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set19 = 8941592 19 19
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set20 = 8941592 20 20
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set21 = 8941592 21 21
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set22 = 8941592 22 22
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set23 = 8941592 23 23
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set24 = 8941592 24 24
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set25 = 8941592 25 25
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set26 = 8941592 26 26
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set27 = 8941592 27 27
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set28 = 8941592 28 28
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set29 = 8941592 29 29
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set30 = 8941592 30 30
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.ICS.int_set31 = 8941592 31 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask1 = 8941596 0 0
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask2 = 8941596 1 1
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask3 = 8941596 2 2
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask4 = 8941596 3 3
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask5 = 8941596 4 4
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask6 = 8941596 5 5
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask7 = 8941596 6 6
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask8 = 8941596 7 7
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask9 = 8941596 8 8
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask10 = 8941596 9 9
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask11 = 8941596 10 10
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask12 = 8941596 11 11
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask13 = 8941596 12 12
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask14 = 8941596 13 13
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask15 = 8941596 14 14
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask16 = 8941596 15 15
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask17 = 8941596 16 16
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask18 = 8941596 17 17
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask19 = 8941596 18 18
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask20 = 8941596 19 19
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask21 = 8941596 20 20
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask22 = 8941596 21 21
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask23 = 8941596 22 22
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask24 = 8941596 23 23
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask25 = 8941596 24 24
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask26 = 8941596 25 25
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask27 = 8941596 26 26
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask28 = 8941596 27 27
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask29 = 8941596 28 28
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask30 = 8941596 29 29
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask31 = 8941596 30 30
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMV.mask32 = 8941596 31 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set0 = 8941600 0 0
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set1 = 8941600 1 1
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set2 = 8941600 2 2
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set3 = 8941600 3 3
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set4 = 8941600 4 4
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set5 = 8941600 5 5
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set6 = 8941600 6 6
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set7 = 8941600 7 7
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set8 = 8941600 8 8
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set9 = 8941600 9 9
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set10 = 8941600 10 10
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set11 = 8941600 11 11
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set12 = 8941600 12 12
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set13 = 8941600 13 13
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set14 = 8941600 14 14
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set15 = 8941600 15 15
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set16 = 8941600 16 16
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set17 = 8941600 17 17
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set18 = 8941600 18 18
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set19 = 8941600 19 19
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set20 = 8941600 20 20
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set21 = 8941600 21 21
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set22 = 8941600 22 22
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set23 = 8941600 23 23
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set24 = 8941600 24 24
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set25 = 8941600 25 25
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set26 = 8941600 26 26
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set27 = 8941600 27 27
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set28 = 8941600 28 28
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set29 = 8941600 29 29
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set30 = 8941600 30 30
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMS.mask_set31 = 8941600 31 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr0 = 8941604 0 0
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr1 = 8941604 1 1
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr2 = 8941604 2 2
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr3 = 8941604 3 3
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr4 = 8941604 4 4
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr5 = 8941604 5 5
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr6 = 8941604 6 6
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr7 = 8941604 7 7
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr8 = 8941604 8 8
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr9 = 8941604 9 9
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr10 = 8941604 10 10
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr11 = 8941604 11 11
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr12 = 8941604 12 12
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr13 = 8941604 13 13
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr14 = 8941604 14 14
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr15 = 8941604 15 15
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr16 = 8941604 16 16
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr17 = 8941604 17 17
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr18 = 8941604 18 18
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr19 = 8941604 19 19
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr20 = 8941604 20 20
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr21 = 8941604 21 21
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr22 = 8941604 22 22
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr23 = 8941604 23 23
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr24 = 8941604 24 24
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr25 = 8941604 25 25
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr26 = 8941604 26 26
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr27 = 8941604 27 27
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr28 = 8941604 28 28
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr29 = 8941604 29 29
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr30 = 8941604 30 30
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_RX_ICR.IMC.mask_clr31 = 8941604 31 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC = 8941608 0 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR = 8941612 0 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM = 8941616 0 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS = 8941620 0 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV = 8941624 0 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS = 8941628 0 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC = 8941632 0 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode0 = 8941608 0 0
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode1 = 8941608 1 1
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode2 = 8941608 2 2
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode3 = 8941608 3 3
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode4 = 8941608 4 4
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode5 = 8941608 5 5
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode6 = 8941608 6 6
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode7 = 8941608 7 7
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode8 = 8941608 8 8
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode9 = 8941608 9 9
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode10 = 8941608 10 10
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode11 = 8941608 11 11
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode12 = 8941608 12 12
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode13 = 8941608 13 13
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode14 = 8941608 14 14
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode15 = 8941608 15 15
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode16 = 8941608 16 16
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode17 = 8941608 17 17
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode18 = 8941608 18 18
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode19 = 8941608 19 19
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode20 = 8941608 20 20
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode21 = 8941608 21 21
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode22 = 8941608 22 22
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode23 = 8941608 23 23
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode24 = 8941608 24 24
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode25 = 8941608 25 25
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode26 = 8941608 26 26
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode27 = 8941608 27 27
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode28 = 8941608 28 28
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode29 = 8941608 29 29
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode30 = 8941608 30 30
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICC.int_mode31 = 8941608 31 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int0 = 8941612 0 0
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int1 = 8941612 1 1
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int2 = 8941612 2 2
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int3 = 8941612 3 3
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int4 = 8941612 4 4
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int5 = 8941612 5 5
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int6 = 8941612 6 6
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int7 = 8941612 7 7
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int8 = 8941612 8 8
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int9 = 8941612 9 9
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int10 = 8941612 10 10
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int11 = 8941612 11 11
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int12 = 8941612 12 12
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int13 = 8941612 13 13
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int14 = 8941612 14 14
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int15 = 8941612 15 15
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int16 = 8941612 16 16
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int17 = 8941612 17 17
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int18 = 8941612 18 18
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int19 = 8941612 19 19
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int20 = 8941612 20 20
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int21 = 8941612 21 21
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int22 = 8941612 22 22
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int23 = 8941612 23 23
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int24 = 8941612 24 24
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int25 = 8941612 25 25
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int26 = 8941612 26 26
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int27 = 8941612 27 27
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int28 = 8941612 28 28
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int29 = 8941612 29 29
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int30 = 8941612 30 30
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICR.int31 = 8941612 31 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked0 = 8941616 0 0
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked1 = 8941616 1 1
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked2 = 8941616 2 2
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked3 = 8941616 3 3
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked4 = 8941616 4 4
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked5 = 8941616 5 5
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked6 = 8941616 6 6
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked7 = 8941616 7 7
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked8 = 8941616 8 8
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked9 = 8941616 9 9
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked10 = 8941616 10 10
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked11 = 8941616 11 11
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked12 = 8941616 12 12
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked13 = 8941616 13 13
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked14 = 8941616 14 14
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked15 = 8941616 15 15
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked16 = 8941616 16 16
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked17 = 8941616 17 17
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked18 = 8941616 18 18
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked19 = 8941616 19 19
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked20 = 8941616 20 20
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked21 = 8941616 21 21
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked22 = 8941616 22 22
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked23 = 8941616 23 23
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked24 = 8941616 24 24
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked25 = 8941616 25 25
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked26 = 8941616 26 26
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked27 = 8941616 27 27
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked28 = 8941616 28 28
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked29 = 8941616 29 29
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked30 = 8941616 30 30
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICM.int_masked31 = 8941616 31 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set0 = 8941620 0 0
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set1 = 8941620 1 1
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set2 = 8941620 2 2
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set3 = 8941620 3 3
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set4 = 8941620 4 4
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set5 = 8941620 5 5
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set6 = 8941620 6 6
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set7 = 8941620 7 7
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set8 = 8941620 8 8
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set9 = 8941620 9 9
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set10 = 8941620 10 10
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set11 = 8941620 11 11
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set12 = 8941620 12 12
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set13 = 8941620 13 13
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set14 = 8941620 14 14
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set15 = 8941620 15 15
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set16 = 8941620 16 16
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set17 = 8941620 17 17
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set18 = 8941620 18 18
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set19 = 8941620 19 19
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set20 = 8941620 20 20
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set21 = 8941620 21 21
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set22 = 8941620 22 22
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set23 = 8941620 23 23
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set24 = 8941620 24 24
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set25 = 8941620 25 25
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set26 = 8941620 26 26
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set27 = 8941620 27 27
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set28 = 8941620 28 28
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set29 = 8941620 29 29
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set30 = 8941620 30 30
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.ICS.int_set31 = 8941620 31 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask1 = 8941624 0 0
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask2 = 8941624 1 1
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask3 = 8941624 2 2
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask4 = 8941624 3 3
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask5 = 8941624 4 4
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask6 = 8941624 5 5
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask7 = 8941624 6 6
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask8 = 8941624 7 7
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask9 = 8941624 8 8
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask10 = 8941624 9 9
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask11 = 8941624 10 10
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask12 = 8941624 11 11
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask13 = 8941624 12 12
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask14 = 8941624 13 13
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask15 = 8941624 14 14
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask16 = 8941624 15 15
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask17 = 8941624 16 16
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask18 = 8941624 17 17
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask19 = 8941624 18 18
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask20 = 8941624 19 19
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask21 = 8941624 20 20
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask22 = 8941624 21 21
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask23 = 8941624 22 22
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask24 = 8941624 23 23
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask25 = 8941624 24 24
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask26 = 8941624 25 25
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask27 = 8941624 26 26
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask28 = 8941624 27 27
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask29 = 8941624 28 28
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask30 = 8941624 29 29
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask31 = 8941624 30 30
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMV.mask32 = 8941624 31 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set0 = 8941628 0 0
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set1 = 8941628 1 1
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set2 = 8941628 2 2
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set3 = 8941628 3 3
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set4 = 8941628 4 4
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set5 = 8941628 5 5
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set6 = 8941628 6 6
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set7 = 8941628 7 7
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set8 = 8941628 8 8
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set9 = 8941628 9 9
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set10 = 8941628 10 10
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set11 = 8941628 11 11
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set12 = 8941628 12 12
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set13 = 8941628 13 13
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set14 = 8941628 14 14
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set15 = 8941628 15 15
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set16 = 8941628 16 16
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set17 = 8941628 17 17
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set18 = 8941628 18 18
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set19 = 8941628 19 19
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set20 = 8941628 20 20
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set21 = 8941628 21 21
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set22 = 8941628 22 22
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set23 = 8941628 23 23
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set24 = 8941628 24 24
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set25 = 8941628 25 25
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set26 = 8941628 26 26
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set27 = 8941628 27 27
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set28 = 8941628 28 28
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set29 = 8941628 29 29
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set30 = 8941628 30 30
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMS.mask_set31 = 8941628 31 31
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr0 = 8941632 0 0
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr1 = 8941632 1 1
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr2 = 8941632 2 2
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr3 = 8941632 3 3
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr4 = 8941632 4 4
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr5 = 8941632 5 5
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr6 = 8941632 6 6
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr7 = 8941632 7 7
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr8 = 8941632 8 8
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr9 = 8941632 9 9
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr10 = 8941632 10 10
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr11 = 8941632 11 11
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr12 = 8941632 12 12
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr13 = 8941632 13 13
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr14 = 8941632 14 14
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr15 = 8941632 15 15
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr16 = 8941632 16 16
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr17 = 8941632 17 17
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr18 = 8941632 18 18
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr19 = 8941632 19 19
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr20 = 8941632 20 20
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr21 = 8941632 21 21
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr22 = 8941632 22 22
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr23 = 8941632 23 23
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr24 = 8941632 24 24
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr25 = 8941632 25 25
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr26 = 8941632 26 26
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr27 = 8941632 27 27
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr28 = 8941632 28 28
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr29 = 8941632 29 29
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr30 = 8941632 30 30
MAC_RGF.MAC_CNT0.CNT_ICR.CNT_TX_ICR.IMC.mask_clr31 = 8941632 31 31
MAC_RGF.MAC_CNT0.CHNL0.RAM = 8941636 0 18431
MAC_RGF.MAC_CNT0.CHNL0.RD_CTRL = 8943940 0 63
MAC_RGF.MAC_CNT0.CHNL0.RAM.q_rx = 8941636 0 1023
MAC_RGF.MAC_CNT0.CHNL0.RAM.dest_rx = 8941764 0 4095
MAC_RGF.MAC_CNT0.CHNL0.RAM.tot_rx = 8942276 0 2047
MAC_RGF.MAC_CNT0.CHNL0.RAM.lu_rx = 8942532 0 2047
MAC_RGF.MAC_CNT0.CHNL0.RAM.q_tx = 8942788 0 1023
MAC_RGF.MAC_CNT0.CHNL0.RAM.dest_tx = 8942916 0 4095
MAC_RGF.MAC_CNT0.CHNL0.RAM.tot_tx = 8943428 0 2047
MAC_RGF.MAC_CNT0.CHNL0.RAM.lu_tx = 8943684 0 2047
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.0 = 8941636 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.4 = 8941640 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.8 = 8941644 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.12 = 8941648 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.16 = 8941652 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.20 = 8941656 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.24 = 8941660 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.28 = 8941664 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.32 = 8941668 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.36 = 8941672 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.40 = 8941676 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.44 = 8941680 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.48 = 8941684 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.52 = 8941688 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.56 = 8941692 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.60 = 8941696 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.64 = 8941700 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.68 = 8941704 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.72 = 8941708 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.76 = 8941712 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.80 = 8941716 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.84 = 8941720 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.88 = 8941724 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.92 = 8941728 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.96 = 8941732 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.100 = 8941736 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.104 = 8941740 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.108 = 8941744 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.112 = 8941748 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.116 = 8941752 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.120 = 8941756 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_RX.q_rx.124 = 8941760 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.0 = 8941764 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.4 = 8941768 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.8 = 8941772 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.12 = 8941776 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.16 = 8941780 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.20 = 8941784 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.24 = 8941788 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.28 = 8941792 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.32 = 8941796 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.36 = 8941800 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.40 = 8941804 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.44 = 8941808 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.48 = 8941812 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.52 = 8941816 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.56 = 8941820 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.60 = 8941824 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.64 = 8941828 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.68 = 8941832 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.72 = 8941836 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.76 = 8941840 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.80 = 8941844 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.84 = 8941848 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.88 = 8941852 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.92 = 8941856 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.96 = 8941860 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.100 = 8941864 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.104 = 8941868 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.108 = 8941872 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.112 = 8941876 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.116 = 8941880 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.120 = 8941884 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.124 = 8941888 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.128 = 8941892 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.132 = 8941896 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.136 = 8941900 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.140 = 8941904 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.144 = 8941908 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.148 = 8941912 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.152 = 8941916 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.156 = 8941920 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.160 = 8941924 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.164 = 8941928 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.168 = 8941932 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.172 = 8941936 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.176 = 8941940 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.180 = 8941944 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.184 = 8941948 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.188 = 8941952 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.192 = 8941956 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.196 = 8941960 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.200 = 8941964 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.204 = 8941968 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.208 = 8941972 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.212 = 8941976 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.216 = 8941980 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.220 = 8941984 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.224 = 8941988 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.228 = 8941992 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.232 = 8941996 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.236 = 8942000 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.240 = 8942004 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.244 = 8942008 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.248 = 8942012 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.252 = 8942016 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.256 = 8942020 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.260 = 8942024 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.264 = 8942028 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.268 = 8942032 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.272 = 8942036 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.276 = 8942040 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.280 = 8942044 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.284 = 8942048 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.288 = 8942052 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.292 = 8942056 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.296 = 8942060 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.300 = 8942064 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.304 = 8942068 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.308 = 8942072 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.312 = 8942076 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.316 = 8942080 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.320 = 8942084 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.324 = 8942088 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.328 = 8942092 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.332 = 8942096 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.336 = 8942100 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.340 = 8942104 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.344 = 8942108 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.348 = 8942112 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.352 = 8942116 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.356 = 8942120 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.360 = 8942124 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.364 = 8942128 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.368 = 8942132 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.372 = 8942136 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.376 = 8942140 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.380 = 8942144 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.384 = 8942148 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.388 = 8942152 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.392 = 8942156 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.396 = 8942160 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.400 = 8942164 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.404 = 8942168 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.408 = 8942172 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.412 = 8942176 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.416 = 8942180 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.420 = 8942184 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.424 = 8942188 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.428 = 8942192 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.432 = 8942196 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.436 = 8942200 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.440 = 8942204 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.444 = 8942208 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.448 = 8942212 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.452 = 8942216 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.456 = 8942220 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.460 = 8942224 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.464 = 8942228 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.468 = 8942232 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.472 = 8942236 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.476 = 8942240 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.480 = 8942244 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.484 = 8942248 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.488 = 8942252 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.492 = 8942256 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.496 = 8942260 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.500 = 8942264 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.504 = 8942268 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_RX.dest_rx.508 = 8942272 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.0 = 8942276 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.4 = 8942280 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.8 = 8942284 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.12 = 8942288 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.16 = 8942292 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.20 = 8942296 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.24 = 8942300 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.28 = 8942304 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.32 = 8942308 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.36 = 8942312 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.40 = 8942316 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.44 = 8942320 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.48 = 8942324 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.52 = 8942328 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.56 = 8942332 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.60 = 8942336 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.64 = 8942340 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.68 = 8942344 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.72 = 8942348 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.76 = 8942352 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.80 = 8942356 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.84 = 8942360 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.88 = 8942364 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.92 = 8942368 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.96 = 8942372 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.100 = 8942376 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.104 = 8942380 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.108 = 8942384 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.112 = 8942388 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.116 = 8942392 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.120 = 8942396 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.124 = 8942400 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.128 = 8942404 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.132 = 8942408 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.136 = 8942412 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.140 = 8942416 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.144 = 8942420 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.148 = 8942424 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.152 = 8942428 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.156 = 8942432 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.160 = 8942436 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.164 = 8942440 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.168 = 8942444 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.172 = 8942448 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.176 = 8942452 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.180 = 8942456 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.184 = 8942460 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.188 = 8942464 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.192 = 8942468 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.196 = 8942472 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.200 = 8942476 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.204 = 8942480 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.208 = 8942484 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.212 = 8942488 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.216 = 8942492 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.220 = 8942496 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.224 = 8942500 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.228 = 8942504 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.232 = 8942508 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.236 = 8942512 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.240 = 8942516 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.244 = 8942520 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.248 = 8942524 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_RX.tot_rx.252 = 8942528 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.0 = 8942532 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.4 = 8942536 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.8 = 8942540 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.12 = 8942544 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.16 = 8942548 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.20 = 8942552 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.24 = 8942556 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.28 = 8942560 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.32 = 8942564 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.36 = 8942568 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.40 = 8942572 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.44 = 8942576 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.48 = 8942580 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.52 = 8942584 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.56 = 8942588 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.60 = 8942592 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.64 = 8942596 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.68 = 8942600 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.72 = 8942604 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.76 = 8942608 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.80 = 8942612 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.84 = 8942616 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.88 = 8942620 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.92 = 8942624 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.96 = 8942628 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.100 = 8942632 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.104 = 8942636 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.108 = 8942640 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.112 = 8942644 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.116 = 8942648 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.120 = 8942652 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.124 = 8942656 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.128 = 8942660 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.132 = 8942664 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.136 = 8942668 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.140 = 8942672 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.144 = 8942676 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.148 = 8942680 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.152 = 8942684 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.156 = 8942688 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.160 = 8942692 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.164 = 8942696 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.168 = 8942700 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.172 = 8942704 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.176 = 8942708 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.180 = 8942712 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.184 = 8942716 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.188 = 8942720 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.192 = 8942724 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.196 = 8942728 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.200 = 8942732 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.204 = 8942736 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.208 = 8942740 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.212 = 8942744 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.216 = 8942748 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.220 = 8942752 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.224 = 8942756 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.228 = 8942760 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.232 = 8942764 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.236 = 8942768 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.240 = 8942772 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.244 = 8942776 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.248 = 8942780 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_RX.lu_rx.252 = 8942784 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.0 = 8942788 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.4 = 8942792 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.8 = 8942796 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.12 = 8942800 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.16 = 8942804 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.20 = 8942808 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.24 = 8942812 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.28 = 8942816 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.32 = 8942820 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.36 = 8942824 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.40 = 8942828 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.44 = 8942832 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.48 = 8942836 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.52 = 8942840 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.56 = 8942844 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.60 = 8942848 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.64 = 8942852 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.68 = 8942856 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.72 = 8942860 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.76 = 8942864 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.80 = 8942868 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.84 = 8942872 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.88 = 8942876 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.92 = 8942880 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.96 = 8942884 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.100 = 8942888 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.104 = 8942892 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.108 = 8942896 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.112 = 8942900 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.116 = 8942904 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.120 = 8942908 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.Q_TX.q_tx.124 = 8942912 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.0 = 8942916 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.4 = 8942920 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.8 = 8942924 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.12 = 8942928 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.16 = 8942932 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.20 = 8942936 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.24 = 8942940 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.28 = 8942944 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.32 = 8942948 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.36 = 8942952 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.40 = 8942956 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.44 = 8942960 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.48 = 8942964 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.52 = 8942968 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.56 = 8942972 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.60 = 8942976 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.64 = 8942980 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.68 = 8942984 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.72 = 8942988 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.76 = 8942992 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.80 = 8942996 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.84 = 8943000 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.88 = 8943004 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.92 = 8943008 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.96 = 8943012 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.100 = 8943016 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.104 = 8943020 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.108 = 8943024 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.112 = 8943028 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.116 = 8943032 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.120 = 8943036 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.124 = 8943040 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.128 = 8943044 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.132 = 8943048 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.136 = 8943052 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.140 = 8943056 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.144 = 8943060 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.148 = 8943064 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.152 = 8943068 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.156 = 8943072 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.160 = 8943076 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.164 = 8943080 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.168 = 8943084 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.172 = 8943088 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.176 = 8943092 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.180 = 8943096 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.184 = 8943100 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.188 = 8943104 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.192 = 8943108 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.196 = 8943112 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.200 = 8943116 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.204 = 8943120 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.208 = 8943124 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.212 = 8943128 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.216 = 8943132 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.220 = 8943136 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.224 = 8943140 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.228 = 8943144 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.232 = 8943148 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.236 = 8943152 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.240 = 8943156 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.244 = 8943160 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.248 = 8943164 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.252 = 8943168 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.256 = 8943172 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.260 = 8943176 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.264 = 8943180 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.268 = 8943184 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.272 = 8943188 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.276 = 8943192 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.280 = 8943196 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.284 = 8943200 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.288 = 8943204 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.292 = 8943208 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.296 = 8943212 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.300 = 8943216 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.304 = 8943220 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.308 = 8943224 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.312 = 8943228 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.316 = 8943232 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.320 = 8943236 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.324 = 8943240 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.328 = 8943244 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.332 = 8943248 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.336 = 8943252 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.340 = 8943256 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.344 = 8943260 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.348 = 8943264 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.352 = 8943268 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.356 = 8943272 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.360 = 8943276 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.364 = 8943280 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.368 = 8943284 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.372 = 8943288 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.376 = 8943292 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.380 = 8943296 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.384 = 8943300 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.388 = 8943304 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.392 = 8943308 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.396 = 8943312 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.400 = 8943316 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.404 = 8943320 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.408 = 8943324 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.412 = 8943328 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.416 = 8943332 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.420 = 8943336 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.424 = 8943340 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.428 = 8943344 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.432 = 8943348 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.436 = 8943352 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.440 = 8943356 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.444 = 8943360 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.448 = 8943364 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.452 = 8943368 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.456 = 8943372 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.460 = 8943376 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.464 = 8943380 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.468 = 8943384 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.472 = 8943388 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.476 = 8943392 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.480 = 8943396 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.484 = 8943400 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.488 = 8943404 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.492 = 8943408 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.496 = 8943412 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.500 = 8943416 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.504 = 8943420 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.DEST_TX.dest_tx.508 = 8943424 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.0 = 8943428 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.4 = 8943432 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.8 = 8943436 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.12 = 8943440 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.16 = 8943444 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.20 = 8943448 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.24 = 8943452 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.28 = 8943456 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.32 = 8943460 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.36 = 8943464 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.40 = 8943468 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.44 = 8943472 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.48 = 8943476 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.52 = 8943480 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.56 = 8943484 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.60 = 8943488 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.64 = 8943492 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.68 = 8943496 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.72 = 8943500 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.76 = 8943504 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.80 = 8943508 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.84 = 8943512 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.88 = 8943516 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.92 = 8943520 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.96 = 8943524 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.100 = 8943528 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.104 = 8943532 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.108 = 8943536 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.112 = 8943540 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.116 = 8943544 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.120 = 8943548 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.124 = 8943552 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.128 = 8943556 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.132 = 8943560 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.136 = 8943564 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.140 = 8943568 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.144 = 8943572 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.148 = 8943576 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.152 = 8943580 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.156 = 8943584 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.160 = 8943588 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.164 = 8943592 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.168 = 8943596 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.172 = 8943600 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.176 = 8943604 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.180 = 8943608 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.184 = 8943612 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.188 = 8943616 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.192 = 8943620 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.196 = 8943624 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.200 = 8943628 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.204 = 8943632 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.208 = 8943636 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.212 = 8943640 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.216 = 8943644 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.220 = 8943648 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.224 = 8943652 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.228 = 8943656 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.232 = 8943660 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.236 = 8943664 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.240 = 8943668 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.244 = 8943672 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.248 = 8943676 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.TOT_TX.tot_tx.252 = 8943680 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.0 = 8943684 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.4 = 8943688 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.8 = 8943692 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.12 = 8943696 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.16 = 8943700 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.20 = 8943704 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.24 = 8943708 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.28 = 8943712 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.32 = 8943716 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.36 = 8943720 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.40 = 8943724 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.44 = 8943728 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.48 = 8943732 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.52 = 8943736 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.56 = 8943740 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.60 = 8943744 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.64 = 8943748 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.68 = 8943752 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.72 = 8943756 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.76 = 8943760 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.80 = 8943764 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.84 = 8943768 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.88 = 8943772 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.92 = 8943776 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.96 = 8943780 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.100 = 8943784 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.104 = 8943788 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.108 = 8943792 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.112 = 8943796 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.116 = 8943800 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.120 = 8943804 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.124 = 8943808 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.128 = 8943812 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.132 = 8943816 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.136 = 8943820 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.140 = 8943824 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.144 = 8943828 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.148 = 8943832 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.152 = 8943836 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.156 = 8943840 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.160 = 8943844 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.164 = 8943848 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.168 = 8943852 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.172 = 8943856 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.176 = 8943860 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.180 = 8943864 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.184 = 8943868 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.188 = 8943872 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.192 = 8943876 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.196 = 8943880 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.200 = 8943884 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.204 = 8943888 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.208 = 8943892 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.212 = 8943896 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.216 = 8943900 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.220 = 8943904 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.224 = 8943908 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.228 = 8943912 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.232 = 8943916 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.236 = 8943920 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.240 = 8943924 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.244 = 8943928 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.248 = 8943932 0 31
MAC_RGF.MAC_CNT0.CHNL0.RAM.LU_TX.lu_tx.252 = 8943936 0 31
MAC_RGF.MAC_CNT0.CHNL0.RD_CTRL.MAC_MAC_RGF_MAC_CNT_CHNL0_RD_CTRL_0 = 8943940 0 31
MAC_RGF.MAC_CNT0.CHNL0.RD_CTRL.MAC_MAC_RGF_MAC_CNT_CHNL0_RD_CTRL_1 = 8943944 0 31
MAC_RGF.MAC_CNT0.CHNL0.RD_CTRL.MAC_MAC_RGF_MAC_CNT_CHNL0_RD_CTRL_0.clr_on_rd = 8943940 0 0
MAC_RGF.MAC_CNT0.CHNL0.RD_CTRL.MAC_MAC_RGF_MAC_CNT_CHNL0_RD_CTRL_0.rd_64 = 8943940 1 1
MAC_RGF.MAC_CNT0.CHNL0.RD_CTRL.MAC_MAC_RGF_MAC_CNT_CHNL0_RD_CTRL_0.reserved.3065 = 8943940 2 31
MAC_RGF.MAC_CNT0.CHNL0.RD_CTRL.MAC_MAC_RGF_MAC_CNT_CHNL0_RD_CTRL_1.rd_data_64 = 8943944 0 31
MAC_RGF.MAC_CNT1.CHNL1 = 8945664 0 18495
MAC_RGF.MAC_CNT1.Rsvd2.3068 = 8947976 0 14271
MAC_RGF.MAC_CNT1.CHNL1.RAM = 8945664 0 18431
MAC_RGF.MAC_CNT1.CHNL1.RD_CTRL = 8947968 0 63
MAC_RGF.MAC_CNT1.CHNL1.RAM.q_rx = 8945664 0 1023
MAC_RGF.MAC_CNT1.CHNL1.RAM.dest_rx = 8945792 0 4095
MAC_RGF.MAC_CNT1.CHNL1.RAM.tot_rx = 8946304 0 2047
MAC_RGF.MAC_CNT1.CHNL1.RAM.lu_rx = 8946560 0 2047
MAC_RGF.MAC_CNT1.CHNL1.RAM.q_tx = 8946816 0 1023
MAC_RGF.MAC_CNT1.CHNL1.RAM.dest_tx = 8946944 0 4095
MAC_RGF.MAC_CNT1.CHNL1.RAM.tot_tx = 8947456 0 2047
MAC_RGF.MAC_CNT1.CHNL1.RAM.lu_tx = 8947712 0 2047
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.0 = 8945664 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.4 = 8945668 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.8 = 8945672 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.12 = 8945676 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.16 = 8945680 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.20 = 8945684 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.24 = 8945688 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.28 = 8945692 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.32 = 8945696 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.36 = 8945700 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.40 = 8945704 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.44 = 8945708 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.48 = 8945712 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.52 = 8945716 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.56 = 8945720 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.60 = 8945724 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.64 = 8945728 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.68 = 8945732 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.72 = 8945736 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.76 = 8945740 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.80 = 8945744 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.84 = 8945748 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.88 = 8945752 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.92 = 8945756 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.96 = 8945760 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.100 = 8945764 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.104 = 8945768 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.108 = 8945772 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.112 = 8945776 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.116 = 8945780 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.120 = 8945784 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_RX.q_rx.124 = 8945788 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.0 = 8945792 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.4 = 8945796 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.8 = 8945800 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.12 = 8945804 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.16 = 8945808 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.20 = 8945812 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.24 = 8945816 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.28 = 8945820 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.32 = 8945824 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.36 = 8945828 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.40 = 8945832 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.44 = 8945836 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.48 = 8945840 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.52 = 8945844 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.56 = 8945848 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.60 = 8945852 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.64 = 8945856 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.68 = 8945860 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.72 = 8945864 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.76 = 8945868 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.80 = 8945872 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.84 = 8945876 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.88 = 8945880 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.92 = 8945884 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.96 = 8945888 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.100 = 8945892 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.104 = 8945896 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.108 = 8945900 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.112 = 8945904 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.116 = 8945908 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.120 = 8945912 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.124 = 8945916 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.128 = 8945920 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.132 = 8945924 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.136 = 8945928 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.140 = 8945932 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.144 = 8945936 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.148 = 8945940 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.152 = 8945944 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.156 = 8945948 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.160 = 8945952 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.164 = 8945956 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.168 = 8945960 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.172 = 8945964 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.176 = 8945968 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.180 = 8945972 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.184 = 8945976 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.188 = 8945980 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.192 = 8945984 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.196 = 8945988 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.200 = 8945992 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.204 = 8945996 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.208 = 8946000 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.212 = 8946004 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.216 = 8946008 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.220 = 8946012 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.224 = 8946016 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.228 = 8946020 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.232 = 8946024 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.236 = 8946028 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.240 = 8946032 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.244 = 8946036 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.248 = 8946040 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.252 = 8946044 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.256 = 8946048 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.260 = 8946052 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.264 = 8946056 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.268 = 8946060 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.272 = 8946064 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.276 = 8946068 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.280 = 8946072 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.284 = 8946076 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.288 = 8946080 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.292 = 8946084 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.296 = 8946088 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.300 = 8946092 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.304 = 8946096 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.308 = 8946100 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.312 = 8946104 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.316 = 8946108 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.320 = 8946112 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.324 = 8946116 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.328 = 8946120 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.332 = 8946124 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.336 = 8946128 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.340 = 8946132 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.344 = 8946136 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.348 = 8946140 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.352 = 8946144 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.356 = 8946148 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.360 = 8946152 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.364 = 8946156 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.368 = 8946160 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.372 = 8946164 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.376 = 8946168 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.380 = 8946172 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.384 = 8946176 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.388 = 8946180 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.392 = 8946184 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.396 = 8946188 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.400 = 8946192 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.404 = 8946196 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.408 = 8946200 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.412 = 8946204 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.416 = 8946208 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.420 = 8946212 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.424 = 8946216 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.428 = 8946220 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.432 = 8946224 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.436 = 8946228 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.440 = 8946232 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.444 = 8946236 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.448 = 8946240 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.452 = 8946244 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.456 = 8946248 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.460 = 8946252 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.464 = 8946256 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.468 = 8946260 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.472 = 8946264 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.476 = 8946268 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.480 = 8946272 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.484 = 8946276 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.488 = 8946280 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.492 = 8946284 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.496 = 8946288 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.500 = 8946292 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.504 = 8946296 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_RX.dest_rx.508 = 8946300 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.0 = 8946304 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.4 = 8946308 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.8 = 8946312 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.12 = 8946316 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.16 = 8946320 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.20 = 8946324 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.24 = 8946328 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.28 = 8946332 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.32 = 8946336 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.36 = 8946340 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.40 = 8946344 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.44 = 8946348 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.48 = 8946352 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.52 = 8946356 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.56 = 8946360 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.60 = 8946364 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.64 = 8946368 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.68 = 8946372 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.72 = 8946376 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.76 = 8946380 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.80 = 8946384 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.84 = 8946388 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.88 = 8946392 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.92 = 8946396 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.96 = 8946400 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.100 = 8946404 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.104 = 8946408 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.108 = 8946412 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.112 = 8946416 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.116 = 8946420 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.120 = 8946424 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.124 = 8946428 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.128 = 8946432 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.132 = 8946436 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.136 = 8946440 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.140 = 8946444 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.144 = 8946448 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.148 = 8946452 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.152 = 8946456 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.156 = 8946460 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.160 = 8946464 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.164 = 8946468 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.168 = 8946472 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.172 = 8946476 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.176 = 8946480 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.180 = 8946484 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.184 = 8946488 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.188 = 8946492 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.192 = 8946496 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.196 = 8946500 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.200 = 8946504 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.204 = 8946508 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.208 = 8946512 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.212 = 8946516 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.216 = 8946520 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.220 = 8946524 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.224 = 8946528 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.228 = 8946532 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.232 = 8946536 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.236 = 8946540 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.240 = 8946544 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.244 = 8946548 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.248 = 8946552 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_RX.tot_rx.252 = 8946556 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.0 = 8946560 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.4 = 8946564 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.8 = 8946568 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.12 = 8946572 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.16 = 8946576 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.20 = 8946580 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.24 = 8946584 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.28 = 8946588 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.32 = 8946592 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.36 = 8946596 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.40 = 8946600 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.44 = 8946604 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.48 = 8946608 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.52 = 8946612 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.56 = 8946616 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.60 = 8946620 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.64 = 8946624 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.68 = 8946628 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.72 = 8946632 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.76 = 8946636 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.80 = 8946640 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.84 = 8946644 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.88 = 8946648 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.92 = 8946652 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.96 = 8946656 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.100 = 8946660 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.104 = 8946664 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.108 = 8946668 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.112 = 8946672 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.116 = 8946676 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.120 = 8946680 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.124 = 8946684 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.128 = 8946688 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.132 = 8946692 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.136 = 8946696 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.140 = 8946700 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.144 = 8946704 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.148 = 8946708 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.152 = 8946712 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.156 = 8946716 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.160 = 8946720 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.164 = 8946724 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.168 = 8946728 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.172 = 8946732 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.176 = 8946736 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.180 = 8946740 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.184 = 8946744 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.188 = 8946748 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.192 = 8946752 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.196 = 8946756 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.200 = 8946760 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.204 = 8946764 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.208 = 8946768 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.212 = 8946772 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.216 = 8946776 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.220 = 8946780 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.224 = 8946784 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.228 = 8946788 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.232 = 8946792 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.236 = 8946796 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.240 = 8946800 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.244 = 8946804 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.248 = 8946808 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_RX.lu_rx.252 = 8946812 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.0 = 8946816 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.4 = 8946820 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.8 = 8946824 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.12 = 8946828 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.16 = 8946832 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.20 = 8946836 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.24 = 8946840 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.28 = 8946844 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.32 = 8946848 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.36 = 8946852 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.40 = 8946856 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.44 = 8946860 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.48 = 8946864 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.52 = 8946868 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.56 = 8946872 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.60 = 8946876 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.64 = 8946880 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.68 = 8946884 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.72 = 8946888 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.76 = 8946892 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.80 = 8946896 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.84 = 8946900 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.88 = 8946904 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.92 = 8946908 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.96 = 8946912 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.100 = 8946916 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.104 = 8946920 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.108 = 8946924 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.112 = 8946928 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.116 = 8946932 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.120 = 8946936 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.Q_TX.q_tx.124 = 8946940 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.0 = 8946944 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.4 = 8946948 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.8 = 8946952 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.12 = 8946956 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.16 = 8946960 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.20 = 8946964 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.24 = 8946968 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.28 = 8946972 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.32 = 8946976 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.36 = 8946980 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.40 = 8946984 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.44 = 8946988 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.48 = 8946992 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.52 = 8946996 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.56 = 8947000 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.60 = 8947004 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.64 = 8947008 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.68 = 8947012 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.72 = 8947016 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.76 = 8947020 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.80 = 8947024 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.84 = 8947028 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.88 = 8947032 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.92 = 8947036 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.96 = 8947040 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.100 = 8947044 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.104 = 8947048 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.108 = 8947052 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.112 = 8947056 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.116 = 8947060 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.120 = 8947064 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.124 = 8947068 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.128 = 8947072 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.132 = 8947076 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.136 = 8947080 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.140 = 8947084 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.144 = 8947088 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.148 = 8947092 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.152 = 8947096 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.156 = 8947100 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.160 = 8947104 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.164 = 8947108 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.168 = 8947112 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.172 = 8947116 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.176 = 8947120 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.180 = 8947124 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.184 = 8947128 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.188 = 8947132 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.192 = 8947136 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.196 = 8947140 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.200 = 8947144 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.204 = 8947148 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.208 = 8947152 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.212 = 8947156 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.216 = 8947160 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.220 = 8947164 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.224 = 8947168 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.228 = 8947172 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.232 = 8947176 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.236 = 8947180 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.240 = 8947184 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.244 = 8947188 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.248 = 8947192 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.252 = 8947196 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.256 = 8947200 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.260 = 8947204 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.264 = 8947208 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.268 = 8947212 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.272 = 8947216 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.276 = 8947220 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.280 = 8947224 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.284 = 8947228 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.288 = 8947232 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.292 = 8947236 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.296 = 8947240 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.300 = 8947244 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.304 = 8947248 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.308 = 8947252 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.312 = 8947256 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.316 = 8947260 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.320 = 8947264 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.324 = 8947268 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.328 = 8947272 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.332 = 8947276 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.336 = 8947280 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.340 = 8947284 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.344 = 8947288 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.348 = 8947292 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.352 = 8947296 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.356 = 8947300 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.360 = 8947304 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.364 = 8947308 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.368 = 8947312 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.372 = 8947316 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.376 = 8947320 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.380 = 8947324 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.384 = 8947328 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.388 = 8947332 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.392 = 8947336 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.396 = 8947340 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.400 = 8947344 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.404 = 8947348 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.408 = 8947352 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.412 = 8947356 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.416 = 8947360 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.420 = 8947364 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.424 = 8947368 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.428 = 8947372 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.432 = 8947376 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.436 = 8947380 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.440 = 8947384 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.444 = 8947388 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.448 = 8947392 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.452 = 8947396 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.456 = 8947400 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.460 = 8947404 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.464 = 8947408 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.468 = 8947412 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.472 = 8947416 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.476 = 8947420 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.480 = 8947424 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.484 = 8947428 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.488 = 8947432 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.492 = 8947436 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.496 = 8947440 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.500 = 8947444 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.504 = 8947448 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.DEST_TX.dest_tx.508 = 8947452 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.0 = 8947456 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.4 = 8947460 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.8 = 8947464 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.12 = 8947468 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.16 = 8947472 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.20 = 8947476 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.24 = 8947480 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.28 = 8947484 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.32 = 8947488 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.36 = 8947492 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.40 = 8947496 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.44 = 8947500 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.48 = 8947504 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.52 = 8947508 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.56 = 8947512 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.60 = 8947516 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.64 = 8947520 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.68 = 8947524 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.72 = 8947528 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.76 = 8947532 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.80 = 8947536 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.84 = 8947540 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.88 = 8947544 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.92 = 8947548 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.96 = 8947552 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.100 = 8947556 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.104 = 8947560 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.108 = 8947564 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.112 = 8947568 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.116 = 8947572 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.120 = 8947576 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.124 = 8947580 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.128 = 8947584 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.132 = 8947588 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.136 = 8947592 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.140 = 8947596 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.144 = 8947600 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.148 = 8947604 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.152 = 8947608 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.156 = 8947612 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.160 = 8947616 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.164 = 8947620 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.168 = 8947624 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.172 = 8947628 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.176 = 8947632 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.180 = 8947636 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.184 = 8947640 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.188 = 8947644 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.192 = 8947648 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.196 = 8947652 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.200 = 8947656 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.204 = 8947660 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.208 = 8947664 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.212 = 8947668 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.216 = 8947672 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.220 = 8947676 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.224 = 8947680 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.228 = 8947684 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.232 = 8947688 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.236 = 8947692 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.240 = 8947696 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.244 = 8947700 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.248 = 8947704 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.TOT_TX.tot_tx.252 = 8947708 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.0 = 8947712 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.4 = 8947716 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.8 = 8947720 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.12 = 8947724 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.16 = 8947728 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.20 = 8947732 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.24 = 8947736 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.28 = 8947740 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.32 = 8947744 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.36 = 8947748 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.40 = 8947752 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.44 = 8947756 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.48 = 8947760 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.52 = 8947764 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.56 = 8947768 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.60 = 8947772 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.64 = 8947776 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.68 = 8947780 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.72 = 8947784 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.76 = 8947788 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.80 = 8947792 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.84 = 8947796 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.88 = 8947800 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.92 = 8947804 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.96 = 8947808 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.100 = 8947812 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.104 = 8947816 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.108 = 8947820 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.112 = 8947824 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.116 = 8947828 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.120 = 8947832 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.124 = 8947836 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.128 = 8947840 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.132 = 8947844 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.136 = 8947848 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.140 = 8947852 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.144 = 8947856 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.148 = 8947860 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.152 = 8947864 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.156 = 8947868 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.160 = 8947872 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.164 = 8947876 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.168 = 8947880 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.172 = 8947884 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.176 = 8947888 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.180 = 8947892 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.184 = 8947896 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.188 = 8947900 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.192 = 8947904 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.196 = 8947908 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.200 = 8947912 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.204 = 8947916 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.208 = 8947920 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.212 = 8947924 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.216 = 8947928 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.220 = 8947932 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.224 = 8947936 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.228 = 8947940 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.232 = 8947944 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.236 = 8947948 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.240 = 8947952 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.244 = 8947956 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.248 = 8947960 0 31
MAC_RGF.MAC_CNT1.CHNL1.RAM.LU_TX.lu_tx.252 = 8947964 0 31
MAC_RGF.MAC_CNT1.CHNL1.RD_CTRL.MAC_MAC_RGF_MAC_CNT_CHNL1_RD_CTRL_0 = 8947968 0 31
MAC_RGF.MAC_CNT1.CHNL1.RD_CTRL.MAC_MAC_RGF_MAC_CNT_CHNL1_RD_CTRL_1 = 8947972 0 31
MAC_RGF.MAC_CNT1.CHNL1.RD_CTRL.MAC_MAC_RGF_MAC_CNT_CHNL1_RD_CTRL_0.clr_on_rd = 8947968 0 0
MAC_RGF.MAC_CNT1.CHNL1.RD_CTRL.MAC_MAC_RGF_MAC_CNT_CHNL1_RD_CTRL_0.rd_64 = 8947968 1 1
MAC_RGF.MAC_CNT1.CHNL1.RD_CTRL.MAC_MAC_RGF_MAC_CNT_CHNL1_RD_CTRL_0.reserved.3067 = 8947968 2 31
MAC_RGF.MAC_CNT1.CHNL1.RD_CTRL.MAC_MAC_RGF_MAC_CNT_CHNL1_RD_CTRL_1.rd_data_64 = 8947972 0 31
CAF_RGF = 8949760 0 13759
CAF_RGF.AFE = 8949760 0 1247
CAF_RGF.BB = 8949916 0 255
CAF_RGF.COMMON = 8949948 0 31
CAF_RGF.IF = 8949952 0 31
CAF_RGF.LO = 8949956 0 63
CAF_RGF.RFC = 8949964 0 3935
CAF_RGF.FLAT_FIL = 8950456 0 1375
CAF_RGF.S_SENSOR_CONTROL = 8950628 0 383
CAF_RGF.S_RFC_CONTROL = 8950676 0 767
CAF_RGF.S_PLL5_CONTROL = 8950772 0 319
CAF_RGF.S_FS8_CONTROL = 8950812 0 639
CAF_RGF.CAF_ICR = 8950892 0 223
CAF_RGF.S_ANA_SPARE = 8950920 0 287
CAF_RGF.S_DIG_SPARE = 8950956 0 159
CAF_RGF.ABIF_IFC_RO = 8950976 0 831
CAF_RGF.PHY_TOF = 8951080 0 767
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_ = 8951176 0 2047
CAF_RGF.S_DC_CANCEL_SAR = 8951432 0 159
CAF_RGF.S_CCA = 8951452 0 159
CAF_RGF.S_PHY_TOP_SPARE = 8951472 0 63
CAF_RGF.AFE.AFE_STATUS = 8949760 0 31
CAF_RGF.AFE.AFE_RST = 8949764 0 31
CAF_RGF.AFE.AFE_DEBUG = 8949768 0 31
CAF_RGF.AFE.AFE_EN = 8949772 0 31
CAF_RGF.AFE.AFE_MASK = 8949776 0 31
CAF_RGF.AFE.AFE_CTRL = 8949780 0 415
CAF_RGF.AFE.FS_CALIBRATION = 8949832 0 447
CAF_RGF.AFE.AFE_ICR = 8949888 0 223
CAF_RGF.AFE.AFE_STATUS.CAF_CAF_RGF_AFE_STATUS_0 = 8949760 0 31
CAF_RGF.AFE.AFE_STATUS.CAF_CAF_RGF_AFE_STATUS_0.plly_vcocaldone.3069 = 8949760 0 0
CAF_RGF.AFE.AFE_STATUS.CAF_CAF_RGF_AFE_STATUS_0.plly_locked.3070 = 8949760 1 1
CAF_RGF.AFE.AFE_STATUS.CAF_CAF_RGF_AFE_STATUS_0.reserved.3071 = 8949760 2 2
CAF_RGF.AFE.AFE_STATUS.CAF_CAF_RGF_AFE_STATUS_0.plly_vcobnd.3072 = 8949760 3 8
CAF_RGF.AFE.AFE_STATUS.CAF_CAF_RGF_AFE_STATUS_0.reserved.3073 = 8949760 9 9
CAF_RGF.AFE.AFE_STATUS.CAF_CAF_RGF_AFE_STATUS_0.fsy_vclo.3074 = 8949760 10 10
CAF_RGF.AFE.AFE_STATUS.CAF_CAF_RGF_AFE_STATUS_0.fsy_vchi.3075 = 8949760 11 11
CAF_RGF.AFE.AFE_STATUS.CAF_CAF_RGF_AFE_STATUS_0.fsy_locked_no_qual.3076 = 8949760 12 12
CAF_RGF.AFE.AFE_STATUS.CAF_CAF_RGF_AFE_STATUS_0.fsy_locked.3077 = 8949760 13 13
CAF_RGF.AFE.AFE_STATUS.CAF_CAF_RGF_AFE_STATUS_0.reserved.3078 = 8949760 14 31
CAF_RGF.AFE.AFE_RST.CAF_CAF_RGF_AFE_RST_0 = 8949764 0 31
CAF_RGF.AFE.AFE_RST.CAF_CAF_RGF_AFE_RST_0.fsy_rst_n.3079 = 8949764 0 0
CAF_RGF.AFE.AFE_RST.CAF_CAF_RGF_AFE_RST_0.reserved.3080 = 8949764 1 1
CAF_RGF.AFE.AFE_RST.CAF_CAF_RGF_AFE_RST_0.plly_rst_n.3081 = 8949764 2 2
CAF_RGF.AFE.AFE_RST.CAF_CAF_RGF_AFE_RST_0.iqdacy_rst_n.3082 = 8949764 3 3
CAF_RGF.AFE.AFE_RST.CAF_CAF_RGF_AFE_RST_0.iqadcy_rst_n.3083 = 8949764 4 4
CAF_RGF.AFE.AFE_RST.CAF_CAF_RGF_AFE_RST_0.reserved.3084 = 8949764 5 7
CAF_RGF.AFE.AFE_RST.CAF_CAF_RGF_AFE_RST_0.adc_dynamic_stdby_en.3085 = 8949764 8 8
CAF_RGF.AFE.AFE_RST.CAF_CAF_RGF_AFE_RST_0.reserved.3086 = 8949764 9 11
CAF_RGF.AFE.AFE_RST.CAF_CAF_RGF_AFE_RST_0.adc_stdby2rst_n_rise_cycles.3087 = 8949764 12 19
CAF_RGF.AFE.AFE_RST.CAF_CAF_RGF_AFE_RST_0.adc_stdby2rst_n_fall_cycles.3088 = 8949764 20 27
CAF_RGF.AFE.AFE_RST.CAF_CAF_RGF_AFE_RST_0.rfc_afe_adc_dyn_fsm_curr.3089 = 8949764 28 29
CAF_RGF.AFE.AFE_RST.CAF_CAF_RGF_AFE_RST_0.reserved.3090 = 8949764 30 31
CAF_RGF.AFE.AFE_DEBUG.CAF_CAF_RGF_AFE_DEBUG_0 = 8949768 0 31
CAF_RGF.AFE.AFE_DEBUG.CAF_CAF_RGF_AFE_DEBUG_0.bby_atben.3091 = 8949768 0 0
CAF_RGF.AFE.AFE_DEBUG.CAF_CAF_RGF_AFE_DEBUG_0.oscy_atben.3092 = 8949768 1 1
CAF_RGF.AFE.AFE_DEBUG.CAF_CAF_RGF_AFE_DEBUG_0.plly_atben.3093 = 8949768 2 2
CAF_RGF.AFE.AFE_DEBUG.CAF_CAF_RGF_AFE_DEBUG_0.fsy_atben.3094 = 8949768 3 3
CAF_RGF.AFE.AFE_DEBUG.CAF_CAF_RGF_AFE_DEBUG_0.reserved.3095 = 8949768 4 4
CAF_RGF.AFE.AFE_DEBUG.CAF_CAF_RGF_AFE_DEBUG_0.iqadcy_atben.3096 = 8949768 5 5
CAF_RGF.AFE.AFE_DEBUG.CAF_CAF_RGF_AFE_DEBUG_0.iqdacy_atben.3097 = 8949768 6 6
CAF_RGF.AFE.AFE_DEBUG.CAF_CAF_RGF_AFE_DEBUG_0.fsy_vcocal.3098 = 8949768 7 7
CAF_RGF.AFE.AFE_DEBUG.CAF_CAF_RGF_AFE_DEBUG_0.pll_fbd_2_64.3099 = 8949768 8 8
CAF_RGF.AFE.AFE_DEBUG.CAF_CAF_RGF_AFE_DEBUG_0.plly_startvcocal.3100 = 8949768 9 9
CAF_RGF.AFE.AFE_DEBUG.CAF_CAF_RGF_AFE_DEBUG_0.plly_bypvcocal.3101 = 8949768 10 10
CAF_RGF.AFE.AFE_DEBUG.CAF_CAF_RGF_AFE_DEBUG_0.reserved.3102 = 8949768 11 11
CAF_RGF.AFE.AFE_DEBUG.CAF_CAF_RGF_AFE_DEBUG_0.iqadcy_stdby.3103 = 8949768 12 12
CAF_RGF.AFE.AFE_DEBUG.CAF_CAF_RGF_AFE_DEBUG_0.iqdacy_stdby.3104 = 8949768 13 13
CAF_RGF.AFE.AFE_DEBUG.CAF_CAF_RGF_AFE_DEBUG_0.reserved.3105 = 8949768 14 31
CAF_RGF.AFE.AFE_EN.CAF_CAF_RGF_AFE_EN_0 = 8949772 0 31
CAF_RGF.AFE.AFE_EN.CAF_CAF_RGF_AFE_EN_0.oscy_clkbufen.3106 = 8949772 0 0
CAF_RGF.AFE.AFE_EN.CAF_CAF_RGF_AFE_EN_0.fsy_en.3107 = 8949772 1 1
CAF_RGF.AFE.AFE_EN.CAF_CAF_RGF_AFE_EN_0.reserved.3108 = 8949772 2 2
CAF_RGF.AFE.AFE_EN.CAF_CAF_RGF_AFE_EN_0.iadcy_en.3109 = 8949772 3 3
CAF_RGF.AFE.AFE_EN.CAF_CAF_RGF_AFE_EN_0.qadcy_en.3110 = 8949772 4 4
CAF_RGF.AFE.AFE_EN.CAF_CAF_RGF_AFE_EN_0.idacy_en.3111 = 8949772 5 5
CAF_RGF.AFE.AFE_EN.CAF_CAF_RGF_AFE_EN_0.qdacy_en.3112 = 8949772 6 6
CAF_RGF.AFE.AFE_EN.CAF_CAF_RGF_AFE_EN_0.plly_en.3113 = 8949772 7 7
CAF_RGF.AFE.AFE_EN.CAF_CAF_RGF_AFE_EN_0.plly_extclken.3114 = 8949772 8 8
CAF_RGF.AFE.AFE_EN.CAF_CAF_RGF_AFE_EN_0.plly_div8clken.3115 = 8949772 9 9
CAF_RGF.AFE.AFE_EN.CAF_CAF_RGF_AFE_EN_0.plly_div12clken.3116 = 8949772 10 10
CAF_RGF.AFE.AFE_EN.CAF_CAF_RGF_AFE_EN_0.plly_div24clken.3117 = 8949772 11 11
CAF_RGF.AFE.AFE_EN.CAF_CAF_RGF_AFE_EN_0.plly_divnclken.3118 = 8949772 12 12
CAF_RGF.AFE.AFE_EN.CAF_CAF_RGF_AFE_EN_0.reserved.3119 = 8949772 13 31
CAF_RGF.AFE.AFE_MASK.CAF_CAF_RGF_AFE_MASK_0 = 8949776 0 31
CAF_RGF.AFE.AFE_MASK.CAF_CAF_RGF_AFE_MASK_0.force_pll_lock.3120 = 8949776 0 0
CAF_RGF.AFE.AFE_MASK.CAF_CAF_RGF_AFE_MASK_0.mac_adc_cmd_mask.3121 = 8949776 1 1
CAF_RGF.AFE.AFE_MASK.CAF_CAF_RGF_AFE_MASK_0.mac_dac_cmd_mask.3122 = 8949776 2 2
CAF_RGF.AFE.AFE_MASK.CAF_CAF_RGF_AFE_MASK_0.mac_fsy_cmd_en.3123 = 8949776 3 3
CAF_RGF.AFE.AFE_MASK.CAF_CAF_RGF_AFE_MASK_0.reserved.3124 = 8949776 4 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_0 = 8949780 0 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_1 = 8949784 0 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_2 = 8949788 0 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_3 = 8949792 0 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_4 = 8949796 0 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_5 = 8949800 0 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_6 = 8949804 0 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_7 = 8949808 0 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_8 = 8949812 0 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_9 = 8949816 0 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_10 = 8949820 0 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_11 = 8949824 0 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_AFE_CTRL_12 = 8949828 0 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_0.oscy_atbsel.3125 = 8949780 0 3
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_0.reserved.3126 = 8949780 4 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_1.plly_atbsel.3127 = 8949784 0 3
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_1.plly_divn.3128 = 8949784 4 5
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_1.plly_cpgain.3129 = 8949784 6 8
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_1.plly_vcobndset.3130 = 8949784 9 14
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_1.reserved.3131 = 8949784 15 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_2.plly_vcovtrim.3132 = 8949788 0 2
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_2.plly_ctrim.3133 = 8949788 3 8
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_2.plly_ptrim.3134 = 8949788 9 14
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_2.reserved.3135 = 8949788 15 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_3.fsy_atbsel.3136 = 8949792 0 3
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_3.fsy_vcovtrim.3137 = 8949792 4 6
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_3.fsy_ctrim.3138 = 8949792 7 12
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_3.reserved.3139 = 8949792 13 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_4.fsy_ptrim.3140 = 8949796 0 5
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_4.fsy_cpgain.3141 = 8949796 6 8
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_4.fsy_vcoband.3142 = 8949796 9 15
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_4.reserved.3143 = 8949796 16 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_5.fsy_fbdiv.3144 = 8949800 0 6
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_5.reserved.3145 = 8949800 7 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_6.reserved.3146 = 8949804 0 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_7.reserved.3147 = 8949808 0 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_8.iqdacy_atbsel.3148 = 8949812 0 3
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_8.iqdacy_selout.3149 = 8949812 4 5
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_8.iqdacy_ctrim.3150 = 8949812 6 11
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_8.reserved.3151 = 8949812 12 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_9.iqdacy_ptrim.3152 = 8949816 0 5
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_9.iqdacy_fssel.3153 = 8949816 6 11
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_9.iqadcy_atbsel.3154 = 8949816 12 15
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_9.reserved.3155 = 8949816 16 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_10.iqadcy_selin.3156 = 8949820 0 1
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_10.iqadcy_refsel.3157 = 8949820 2 4
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_10.iqadcy_dctrim.3158 = 8949820 5 7
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_10.iqadcy_iextsel.3159 = 8949820 8 10
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_10.reserved.3160 = 8949820 11 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_11.iqadcy_ctrim.3161 = 8949824 0 5
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_11.iqadcy_ptrim.3162 = 8949824 6 11
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_11.iqadcy_rintsel.3163 = 8949824 12 15
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_CTRL_11.reserved.3164 = 8949824 16 31
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_AFE_CTRL_12.fs_bypass_en.3165 = 8949828 0 0
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_AFE_CTRL_12.fs_flbk_en.3166 = 8949828 1 1
CAF_RGF.AFE.AFE_CTRL.CAF_CAF_RGF_AFE_AFE_CTRL_12.reserved.3167 = 8949828 2 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_MEAS_CTRL = 8949832 0 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_MEAS_STAT = 8949836 0 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_CAL_TH_L = 8949840 0 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_CAL_TH_H = 8949844 0 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_CAL_RES_L = 8949848 0 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_CAL_RES_H = 8949852 0 31
CAF_RGF.AFE.FS_CALIBRATION.CAF_CAF_RGF_FS_CALIBRATION_6 = 8949856 0 31
CAF_RGF.AFE.FS_CALIBRATION.CAF_CAF_RGF_FS_CALIBRATION_7 = 8949860 0 31
CAF_RGF.AFE.FS_CALIBRATION.CAF_CAF_RGF_FS_CALIBRATION_8 = 8949864 0 31
CAF_RGF.AFE.FS_CALIBRATION.CAF_CAF_RGF_FS_CALIBRATION_9 = 8949868 0 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_STLE_TH_L = 8949872 0 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_STLE_TH_H = 8949876 0 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_STLE_RES_L = 8949880 0 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_STLE_RES_H = 8949884 0 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_MEAS_CTRL.fs_cal_cnt_en.3168 = 8949832 0 0
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_MEAS_CTRL.fs_cal_cnt_clr.3169 = 8949832 1 1
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_MEAS_CTRL.reserved.3170 = 8949832 2 2
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_MEAS_CTRL.reserved.3171 = 8949832 3 3
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_MEAS_CTRL.fs_stle_cnt_en.3172 = 8949832 4 4
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_MEAS_CTRL.fs_stle_cnt_clr.3173 = 8949832 5 5
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_MEAS_CTRL.reserved.3174 = 8949832 6 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_MEAS_STAT.fs_cal_cnt_equal_th_dly1.3175 = 8949836 0 0
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_MEAS_STAT.reserved.3176 = 8949836 1 1
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_MEAS_STAT.fs_settle_cnt_equal_th.3177 = 8949836 2 2
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_MEAS_STAT.reserved.3178 = 8949836 3 3
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_MEAS_STAT.fs_fsy_phaseslip_sync.3179 = 8949836 4 4
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_MEAS_STAT.reserved.3180 = 8949836 5 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_CAL_TH_L.fs_cal_th_low.3181 = 8949840 0 15
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_CAL_TH_L.reserved.3182 = 8949840 16 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_CAL_TH_H.fs_cal_th_high.3183 = 8949844 0 15
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_CAL_TH_H.reserved.3184 = 8949844 16 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_CAL_RES_L.afe_cal_cnt_fs_freq_low.3185 = 8949848 0 15
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_CAL_RES_L.reserved.3186 = 8949848 16 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_CAL_RES_H.afe_cal_cnt_fs_freq_high.3187 = 8949852 0 7
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_CAL_RES_H.reserved.3188 = 8949852 8 31
CAF_RGF.AFE.FS_CALIBRATION.CAF_CAF_RGF_FS_CALIBRATION_6.reserved.3189 = 8949856 0 31
CAF_RGF.AFE.FS_CALIBRATION.CAF_CAF_RGF_FS_CALIBRATION_7.reserved.3190 = 8949860 0 31
CAF_RGF.AFE.FS_CALIBRATION.CAF_CAF_RGF_FS_CALIBRATION_8.reserved.3191 = 8949864 0 31
CAF_RGF.AFE.FS_CALIBRATION.CAF_CAF_RGF_FS_CALIBRATION_9.reserved.3192 = 8949868 0 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_STLE_TH_L.fs_stle_th_low.3193 = 8949872 0 15
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_STLE_TH_L.reserved.3194 = 8949872 16 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_STLE_TH_H.fs_stle_th_high.3195 = 8949876 0 15
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_STLE_TH_H.reserved.3196 = 8949876 16 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_STLE_RES_L.afe_regs_fs_settle_cnt_low.3197 = 8949880 0 15
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_STLE_RES_L.reserved.3198 = 8949880 16 31
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_STLE_RES_H.afe_regs_fs_settle_cnt_high.3199 = 8949884 0 7
CAF_RGF.AFE.FS_CALIBRATION.AFE_FS_STLE_RES_H.reserved.3200 = 8949884 8 31
CAF_RGF.AFE.AFE_ICR.ICC = 8949888 0 31
CAF_RGF.AFE.AFE_ICR.ICR = 8949892 0 31
CAF_RGF.AFE.AFE_ICR.ICM = 8949896 0 31
CAF_RGF.AFE.AFE_ICR.ICS = 8949900 0 31
CAF_RGF.AFE.AFE_ICR.IMV = 8949904 0 31
CAF_RGF.AFE.AFE_ICR.IMS = 8949908 0 31
CAF_RGF.AFE.AFE_ICR.IMC = 8949912 0 31
CAF_RGF.AFE.AFE_ICR.ICC.fs_cal_cnt_equal_th_mode.3201 = 8949888 0 0
CAF_RGF.AFE.AFE_ICR.ICC.reserved.3202 = 8949888 1 1
CAF_RGF.AFE.AFE_ICR.ICC.fs_settle_cnt_equal_th_mode.3203 = 8949888 2 2
CAF_RGF.AFE.AFE_ICR.ICC.reserved.3204 = 8949888 3 3
CAF_RGF.AFE.AFE_ICR.ICC.plly_vcocaldone_pos_mode.3205 = 8949888 4 4
CAF_RGF.AFE.AFE_ICR.ICC.plly_locked_pos_mode.3206 = 8949888 5 5
CAF_RGF.AFE.AFE_ICR.ICC.fsy_vclo_pos_mode.3207 = 8949888 6 6
CAF_RGF.AFE.AFE_ICR.ICC.fsy_vchi_pos_mode.3208 = 8949888 7 7
CAF_RGF.AFE.AFE_ICR.ICC.fsy_locked_pos_mode.3209 = 8949888 8 8
CAF_RGF.AFE.AFE_ICR.ICC.plly_vcocaldone_neg_mode.3210 = 8949888 9 9
CAF_RGF.AFE.AFE_ICR.ICC.plly_locked_neg_mode.3211 = 8949888 10 10
CAF_RGF.AFE.AFE_ICR.ICC.fsy_vclo_neg_mode.3212 = 8949888 11 11
CAF_RGF.AFE.AFE_ICR.ICC.fsy_vchi_neg_mode.3213 = 8949888 12 12
CAF_RGF.AFE.AFE_ICR.ICC.fsy_locked_neg_mode.3214 = 8949888 13 13
CAF_RGF.AFE.AFE_ICR.ICC.reserved.3215 = 8949888 14 31
CAF_RGF.AFE.AFE_ICR.ICR.fs_cal_cnt_equal_th.3216 = 8949892 0 0
CAF_RGF.AFE.AFE_ICR.ICR.reserved.3217 = 8949892 1 1
CAF_RGF.AFE.AFE_ICR.ICR.fs_settle_cnt_equal_th.3218 = 8949892 2 2
CAF_RGF.AFE.AFE_ICR.ICR.reserved.3219 = 8949892 3 3
CAF_RGF.AFE.AFE_ICR.ICR.plly_vcocaldone_pos.3220 = 8949892 4 4
CAF_RGF.AFE.AFE_ICR.ICR.plly_locked_pos.3221 = 8949892 5 5
CAF_RGF.AFE.AFE_ICR.ICR.fsy_vclo_pos.3222 = 8949892 6 6
CAF_RGF.AFE.AFE_ICR.ICR.fsy_vchi_pos.3223 = 8949892 7 7
CAF_RGF.AFE.AFE_ICR.ICR.fsy_locked_pos.3224 = 8949892 8 8
CAF_RGF.AFE.AFE_ICR.ICR.plly_vcocaldone_neg.3225 = 8949892 9 9
CAF_RGF.AFE.AFE_ICR.ICR.plly_locked_neg.3226 = 8949892 10 10
CAF_RGF.AFE.AFE_ICR.ICR.fsy_vclo_neg.3227 = 8949892 11 11
CAF_RGF.AFE.AFE_ICR.ICR.fsy_vchi_neg.3228 = 8949892 12 12
CAF_RGF.AFE.AFE_ICR.ICR.fsy_locked_neg.3229 = 8949892 13 13
CAF_RGF.AFE.AFE_ICR.ICR.reserved.3230 = 8949892 14 31
CAF_RGF.AFE.AFE_ICR.ICM.fs_cal_cnt_equal_th_masked.3231 = 8949896 0 0
CAF_RGF.AFE.AFE_ICR.ICM.reserved.3232 = 8949896 1 1
CAF_RGF.AFE.AFE_ICR.ICM.fs_settle_cnt_equal_th_masked.3233 = 8949896 2 2
CAF_RGF.AFE.AFE_ICR.ICM.reserved.3234 = 8949896 3 3
CAF_RGF.AFE.AFE_ICR.ICM.plly_vcocaldone_pos_masked.3235 = 8949896 4 4
CAF_RGF.AFE.AFE_ICR.ICM.plly_locked_pos_masked.3236 = 8949896 5 5
CAF_RGF.AFE.AFE_ICR.ICM.fsy_vclo_pos_masked.3237 = 8949896 6 6
CAF_RGF.AFE.AFE_ICR.ICM.fsy_vchi_pos_masked.3238 = 8949896 7 7
CAF_RGF.AFE.AFE_ICR.ICM.fsy_locked_pos_masked.3239 = 8949896 8 8
CAF_RGF.AFE.AFE_ICR.ICM.plly_vcocaldone_neg_masked.3240 = 8949896 9 9
CAF_RGF.AFE.AFE_ICR.ICM.plly_locked_neg_masked.3241 = 8949896 10 10
CAF_RGF.AFE.AFE_ICR.ICM.fsy_vclo_neg_masked.3242 = 8949896 11 11
CAF_RGF.AFE.AFE_ICR.ICM.fsy_vchi_neg_masked.3243 = 8949896 12 12
CAF_RGF.AFE.AFE_ICR.ICM.fsy_locked_neg_masked.3244 = 8949896 13 13
CAF_RGF.AFE.AFE_ICR.ICM.reserved.3245 = 8949896 14 31
CAF_RGF.AFE.AFE_ICR.ICS.fs_cal_cnt_equal_th_set.3246 = 8949900 0 0
CAF_RGF.AFE.AFE_ICR.ICS.reserved.3247 = 8949900 1 1
CAF_RGF.AFE.AFE_ICR.ICS.fs_settle_cnt_equal_th_set.3248 = 8949900 2 2
CAF_RGF.AFE.AFE_ICR.ICS.reserved.3249 = 8949900 3 3
CAF_RGF.AFE.AFE_ICR.ICS.plly_vcocaldone_pos_set.3250 = 8949900 4 4
CAF_RGF.AFE.AFE_ICR.ICS.plly_locked_pos_set.3251 = 8949900 5 5
CAF_RGF.AFE.AFE_ICR.ICS.fsy_vclo_pos_set.3252 = 8949900 6 6
CAF_RGF.AFE.AFE_ICR.ICS.fsy_vchi_pos_set.3253 = 8949900 7 7
CAF_RGF.AFE.AFE_ICR.ICS.fsy_locked_pos_set.3254 = 8949900 8 8
CAF_RGF.AFE.AFE_ICR.ICS.plly_vcocaldone_neg_set.3255 = 8949900 9 9
CAF_RGF.AFE.AFE_ICR.ICS.plly_locked_neg_set.3256 = 8949900 10 10
CAF_RGF.AFE.AFE_ICR.ICS.fsy_vclo_neg_set.3257 = 8949900 11 11
CAF_RGF.AFE.AFE_ICR.ICS.fsy_vchi_neg_set.3258 = 8949900 12 12
CAF_RGF.AFE.AFE_ICR.ICS.fsy_locked_neg_set.3259 = 8949900 13 13
CAF_RGF.AFE.AFE_ICR.ICS.reserved.3260 = 8949900 14 31
CAF_RGF.AFE.AFE_ICR.IMV.fs_cal_cnt_equal_th_mask.3261 = 8949904 0 0
CAF_RGF.AFE.AFE_ICR.IMV.reserved.3262 = 8949904 1 1
CAF_RGF.AFE.AFE_ICR.IMV.fs_settle_cnt_equal_th_mask.3263 = 8949904 2 2
CAF_RGF.AFE.AFE_ICR.IMV.reserved.3264 = 8949904 3 3
CAF_RGF.AFE.AFE_ICR.IMV.plly_vcocaldone_pos_mask.3265 = 8949904 4 4
CAF_RGF.AFE.AFE_ICR.IMV.plly_locked_pos_mask.3266 = 8949904 5 5
CAF_RGF.AFE.AFE_ICR.IMV.fsy_vclo_pos_mask.3267 = 8949904 6 6
CAF_RGF.AFE.AFE_ICR.IMV.fsy_vchi_pos_mask.3268 = 8949904 7 7
CAF_RGF.AFE.AFE_ICR.IMV.fsy_locked_pos_mask.3269 = 8949904 8 8
CAF_RGF.AFE.AFE_ICR.IMV.plly_vcocaldone_neg_mask.3270 = 8949904 9 9
CAF_RGF.AFE.AFE_ICR.IMV.plly_locked_neg_mask.3271 = 8949904 10 10
CAF_RGF.AFE.AFE_ICR.IMV.fsy_vclo_neg_mask.3272 = 8949904 11 11
CAF_RGF.AFE.AFE_ICR.IMV.fsy_vchi_neg_mask.3273 = 8949904 12 12
CAF_RGF.AFE.AFE_ICR.IMV.fsy_locked_neg_mask.3274 = 8949904 13 13
CAF_RGF.AFE.AFE_ICR.IMV.reserved.3275 = 8949904 14 31
CAF_RGF.AFE.AFE_ICR.IMS.fs_cal_cnt_equal_th_mask_set.3276 = 8949908 0 0
CAF_RGF.AFE.AFE_ICR.IMS.reserved.3277 = 8949908 1 1
CAF_RGF.AFE.AFE_ICR.IMS.fs_settle_cnt_equal_th_mask_set.3278 = 8949908 2 2
CAF_RGF.AFE.AFE_ICR.IMS.reserved.3279 = 8949908 3 3
CAF_RGF.AFE.AFE_ICR.IMS.plly_vcocaldone_pos_mask_set.3280 = 8949908 4 4
CAF_RGF.AFE.AFE_ICR.IMS.plly_locked_pos_mask_set.3281 = 8949908 5 5
CAF_RGF.AFE.AFE_ICR.IMS.fsy_vclo_pos_mask_set.3282 = 8949908 6 6
CAF_RGF.AFE.AFE_ICR.IMS.fsy_vchi_pos_mask_set.3283 = 8949908 7 7
CAF_RGF.AFE.AFE_ICR.IMS.fsy_locked_pos_mask_set.3284 = 8949908 8 8
CAF_RGF.AFE.AFE_ICR.IMS.plly_vcocaldone_neg_mask_set.3285 = 8949908 9 9
CAF_RGF.AFE.AFE_ICR.IMS.plly_locked_neg_mask_set.3286 = 8949908 10 10
CAF_RGF.AFE.AFE_ICR.IMS.fsy_vclo_neg_mask_set.3287 = 8949908 11 11
CAF_RGF.AFE.AFE_ICR.IMS.fsy_vchi_neg_mask_set.3288 = 8949908 12 12
CAF_RGF.AFE.AFE_ICR.IMS.fsy_locked_neg_mask_set.3289 = 8949908 13 13
CAF_RGF.AFE.AFE_ICR.IMS.reserved.3290 = 8949908 14 31
CAF_RGF.AFE.AFE_ICR.IMC.fs_cal_cnt_equal_th_mask_clr.3291 = 8949912 0 0
CAF_RGF.AFE.AFE_ICR.IMC.reserved.3292 = 8949912 1 1
CAF_RGF.AFE.AFE_ICR.IMC.fs_clrtle_cnt_equal_th_mask_clr.3293 = 8949912 2 2
CAF_RGF.AFE.AFE_ICR.IMC.reserved.3294 = 8949912 3 3
CAF_RGF.AFE.AFE_ICR.IMC.plly_vcocaldone_pos_mask_clr.3295 = 8949912 4 4
CAF_RGF.AFE.AFE_ICR.IMC.plly_locked_pos_mask_clr.3296 = 8949912 5 5
CAF_RGF.AFE.AFE_ICR.IMC.fsy_vclo_pos_mask_clr.3297 = 8949912 6 6
CAF_RGF.AFE.AFE_ICR.IMC.fsy_vchi_pos_mask_clr.3298 = 8949912 7 7
CAF_RGF.AFE.AFE_ICR.IMC.fsy_locked_pos_mask_clr.3299 = 8949912 8 8
CAF_RGF.AFE.AFE_ICR.IMC.plly_vcocaldone_neg_mask_clr.3300 = 8949912 9 9
CAF_RGF.AFE.AFE_ICR.IMC.plly_locked_neg_mask_clr.3301 = 8949912 10 10
CAF_RGF.AFE.AFE_ICR.IMC.fsy_vclo_neg_mask_clr.3302 = 8949912 11 11
CAF_RGF.AFE.AFE_ICR.IMC.fsy_vchi_neg_mask_clr.3303 = 8949912 12 12
CAF_RGF.AFE.AFE_ICR.IMC.fsy_locked_neg_mask_clr.3304 = 8949912 13 13
CAF_RGF.AFE.AFE_ICR.IMC.reserved.3305 = 8949912 14 31
CAF_RGF.BB.TX = 8949916 0 63
CAF_RGF.BB.RX = 8949924 0 63
CAF_RGF.BB.DEBUG = 8949932 0 63
CAF_RGF.BB.MISC = 8949940 0 63
CAF_RGF.BB.TX.CAF_CAF_RGF_BB_TX_0 = 8949916 0 31
CAF_RGF.BB.TX.CAF_CAF_RGF_BB_TX_1 = 8949920 0 31
CAF_RGF.BB.TX.CAF_CAF_RGF_BB_TX_0.bbx_tx_reserved_31_0.3306 = 8949916 0 31
CAF_RGF.BB.TX.CAF_CAF_RGF_BB_TX_1.bbx_tx_reserved_39_32.3307 = 8949920 0 7
CAF_RGF.BB.TX.CAF_CAF_RGF_BB_TX_1.bbx_aft_tx_i_12.3308 = 8949920 8 11
CAF_RGF.BB.TX.CAF_CAF_RGF_BB_TX_1.bbx_aft_tx_q_12.3309 = 8949920 12 15
CAF_RGF.BB.TX.CAF_CAF_RGF_BB_TX_1.reserved.3310 = 8949920 16 31
CAF_RGF.BB.RX.CAF_CAF_RGF_BB_RX_0 = 8949924 0 31
CAF_RGF.BB.RX.CAF_CAF_RGF_BB_RX_1 = 8949928 0 31
CAF_RGF.BB.RX.CAF_CAF_RGF_BB_RX_0.bbx_rx_reserved_31_0.3311 = 8949924 0 31
CAF_RGF.BB.RX.CAF_CAF_RGF_BB_RX_1.bbx_rx_reserved_39_32.3312 = 8949928 0 7
CAF_RGF.BB.RX.CAF_CAF_RGF_BB_RX_1.reserved.3313 = 8949928 8 31
CAF_RGF.BB.DEBUG.CAF_CAF_RGF_BB_DEBUG_0 = 8949932 0 31
CAF_RGF.BB.DEBUG.CAF_CAF_RGF_BB_DEBUG_1 = 8949936 0 31
CAF_RGF.BB.DEBUG.CAF_CAF_RGF_BB_DEBUG_0.bbx_actb_sel_i.3314 = 8949932 0 7
CAF_RGF.BB.DEBUG.CAF_CAF_RGF_BB_DEBUG_0.bbx_actb_sel_q.3315 = 8949932 8 15
CAF_RGF.BB.DEBUG.CAF_CAF_RGF_BB_DEBUG_0.bbx_lb_i.3316 = 8949932 16 19
CAF_RGF.BB.DEBUG.CAF_CAF_RGF_BB_DEBUG_0.bbx_lb_q.3317 = 8949932 20 23
CAF_RGF.BB.DEBUG.CAF_CAF_RGF_BB_DEBUG_0.reserved.3318 = 8949932 24 31
CAF_RGF.BB.DEBUG.CAF_CAF_RGF_BB_DEBUG_1.bbx_atb_sel_i.3319 = 8949936 0 15
CAF_RGF.BB.DEBUG.CAF_CAF_RGF_BB_DEBUG_1.bbx_atb_sel_q.3320 = 8949936 16 31
CAF_RGF.BB.MISC.CAF_CAF_RGF_BB_MISC_0 = 8949940 0 31
CAF_RGF.BB.MISC.CAF_CAF_RGF_BB_MISC_1 = 8949944 0 31
CAF_RGF.BB.MISC.CAF_CAF_RGF_BB_MISC_0.bbx_aft_rxi_12.3321 = 8949940 0 3
CAF_RGF.BB.MISC.CAF_CAF_RGF_BB_MISC_0.bbx_aft_rxq_12.3322 = 8949940 4 7
CAF_RGF.BB.MISC.CAF_CAF_RGF_BB_MISC_0.bbx_tx_rx_reserved.3323 = 8949940 8 27
CAF_RGF.BB.MISC.CAF_CAF_RGF_BB_MISC_0.reserved.3324 = 8949940 28 31
CAF_RGF.BB.MISC.CAF_CAF_RGF_BB_MISC_1.bbx_dac_fs_18.3325 = 8949944 0 13
CAF_RGF.BB.MISC.CAF_CAF_RGF_BB_MISC_1.reserved.3326 = 8949944 14 31
CAF_RGF.COMMON.CAF_CAF_RGF_COMMON_0 = 8949948 0 31
CAF_RGF.COMMON.CAF_CAF_RGF_COMMON_0.bbx_bg_ctrim.3327 = 8949948 0 5
CAF_RGF.COMMON.CAF_CAF_RGF_COMMON_0.bbx_bg_ptrim.3328 = 8949948 6 11
CAF_RGF.COMMON.CAF_CAF_RGF_COMMON_0.bbx_bgen.3329 = 8949948 12 12
CAF_RGF.COMMON.CAF_CAF_RGF_COMMON_0.reserved.3330 = 8949948 13 31
CAF_RGF.IF.CAF_CAF_RGF_IF_0 = 8949952 0 31
CAF_RGF.IF.CAF_CAF_RGF_IF_0.bbx_bbif_sw.3331 = 8949952 0 0
CAF_RGF.IF.CAF_CAF_RGF_IF_0.if_txlodrv_ctrl.3332 = 8949952 1 4
CAF_RGF.IF.CAF_CAF_RGF_IF_0.if_rxlodrv_ctrl.3333 = 8949952 5 8
CAF_RGF.IF.CAF_CAF_RGF_IF_0.if_txlodrv_pwdn.3334 = 8949952 9 9
CAF_RGF.IF.CAF_CAF_RGF_IF_0.if_rxlodrv_pwdn.3335 = 8949952 10 10
CAF_RGF.IF.CAF_CAF_RGF_IF_0.if_txamp1_ctrl.3336 = 8949952 11 14
CAF_RGF.IF.CAF_CAF_RGF_IF_0.if_rxamp1_ctrl.3337 = 8949952 15 18
CAF_RGF.IF.CAF_CAF_RGF_IF_0.if_rxamp2_ctrl.3338 = 8949952 19 22
CAF_RGF.IF.CAF_CAF_RGF_IF_0.reserved.3339 = 8949952 23 31
CAF_RGF.LO.LO_CHAIN = 8949956 0 31
CAF_RGF.LO.LO_CANCELLATION_DAC = 8949960 0 31
CAF_RGF.LO.LO_CHAIN.mul_715_ctrl.3340 = 8949956 0 5
CAF_RGF.LO.LO_CHAIN.lo_amp15a_ctrl.3341 = 8949956 6 9
CAF_RGF.LO.LO_CHAIN.lo_amp15b_ctrl.3342 = 8949956 10 13
CAF_RGF.LO.LO_CHAIN.lo_amp15c_ctrl.3343 = 8949956 14 17
CAF_RGF.LO.LO_CHAIN.lo_amp8_ctrl.3344 = 8949956 18 21
CAF_RGF.LO.LO_CHAIN.reserved.3345 = 8949956 22 31
CAF_RGF.LO.LO_CANCELLATION_DAC.reserved.3346 = 8949960 0 8
CAF_RGF.LO.LO_CANCELLATION_DAC.reserved.3347 = 8949960 9 17
CAF_RGF.LO.LO_CANCELLATION_DAC.mix_lo_leak_i_off.3348 = 8949960 18 18
CAF_RGF.LO.LO_CANCELLATION_DAC.mix_lo_leak_q_off.3349 = 8949960 19 19
CAF_RGF.LO.LO_CANCELLATION_DAC.reserved.3350 = 8949960 20 31
CAF_RGF.RFC.RFC_DIG = 8949964 0 1087
CAF_RGF.RFC.RFC_ABIF = 8950100 0 2847
CAF_RGF.RFC.RFC_DIG.RFC_INDR_ACC_TABLE = 8949964 0 127
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG = 8949980 0 959
CAF_RGF.RFC.RFC_DIG.RFC_INDR_ACC_TABLE.STAT_CTL = 8949964 0 31
CAF_RGF.RFC.RFC_DIG.RFC_INDR_ACC_TABLE.OPCODE_LEN = 8949968 0 31
CAF_RGF.RFC.RFC_DIG.RFC_INDR_ACC_TABLE.ADDRESS = 8949972 0 31
CAF_RGF.RFC.RFC_DIG.RFC_INDR_ACC_TABLE.INDR_DATA_0 = 8949976 0 31
CAF_RGF.RFC.RFC_DIG.RFC_INDR_ACC_TABLE.STAT_CTL.status = 8949964 0 7
CAF_RGF.RFC.RFC_DIG.RFC_INDR_ACC_TABLE.STAT_CTL.reserved.3351 = 8949964 8 28
CAF_RGF.RFC.RFC_DIG.RFC_INDR_ACC_TABLE.STAT_CTL.busy = 8949964 29 29
CAF_RGF.RFC.RFC_DIG.RFC_INDR_ACC_TABLE.STAT_CTL.go = 8949964 30 30
CAF_RGF.RFC.RFC_DIG.RFC_INDR_ACC_TABLE.STAT_CTL.lock = 8949964 31 31
CAF_RGF.RFC.RFC_DIG.RFC_INDR_ACC_TABLE.OPCODE_LEN.be_length = 8949968 0 15
CAF_RGF.RFC.RFC_DIG.RFC_INDR_ACC_TABLE.OPCODE_LEN.opcode = 8949968 16 30
CAF_RGF.RFC.RFC_DIG.RFC_INDR_ACC_TABLE.OPCODE_LEN.wr = 8949968 31 31
CAF_RGF.RFC.RFC_DIG.RFC_INDR_ACC_TABLE.ADDRESS.address = 8949972 0 31
CAF_RGF.RFC.RFC_DIG.RFC_INDR_ACC_TABLE.INDR_DATA_0.data_0 = 8949976 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL = 8949980 0 479
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM = 8950040 0 351
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE = 8950084 0 127
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_0 = 8949980 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_1 = 8949984 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_CTL_2 = 8949988 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_CTL_3 = 8949992 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_2 = 8949996 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_3 = 8950000 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_4 = 8950004 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_5 = 8950008 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_6 = 8950012 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_7 = 8950016 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT = 8950020 0 159
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_0.manch_mode.3352 = 8949980 0 0
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_0.rd_cmd_clk_mode.3353 = 8949980 1 1
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_0.wr_cmd_clk_mode.3354 = 8949980 2 2
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_0.fpga_mode.3355 = 8949980 3 3
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_0.reserved.3356 = 8949980 4 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_1.fw_st_mode = 8949984 0 0
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_1.mac_st_mode = 8949984 1 1
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_1.reserved.3357 = 8949984 2 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_CTL_2.fw_st_num_of_cmd = 8949988 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_CTL_3.mac_st_num_of_cmd = 8949992 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_2.fw_st_comp_data = 8949996 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_3.mac_st_comp_data = 8950000 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_4.fw_st_ipg = 8950004 0 15
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_4.mac_st_ipg = 8950004 16 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_5.pre_cmd_cnt = 8950008 0 15
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_5.watchdog_cnt = 8950008 16 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_6.post_rx2tx_cmd_cnt = 8950012 0 15
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_6.post_tx2tx_cmd_cnt = 8950012 16 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_7.txrx_off_delay_cnt = 8950016 0 7
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_7.txrx_on_delay_cnt = 8950016 8 15
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_7.reserved.3358 = 8950016 16 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_0 = 8950020 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_1 = 8950024 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_2 = 8950028 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_3 = 8950032 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.ERR_STATUS = 8950036 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_0.valid_rd_resp_cnt = 8950020 0 14
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_0.valid_rd_resp_cnt_rst = 8950020 15 15
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_0.fw_go_when_busy_err_cnt = 8950020 16 30
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_0.fw_go_when_busy_rst = 8950020 31 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_1.mac_go_when_busy_err_cnt = 8950024 0 14
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_1.mac_go_when_busy_rst = 8950024 15 15
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_1.watchdog_set_err_cnt = 8950024 16 30
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_1.watchdog_set_rst = 8950024 31 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_2.rd_resp_dev_id_err_cnt = 8950028 0 14
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_2.rd_resp_dev_id_rst = 8950028 15 15
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_2.rd_resp_opcode_err_cnt = 8950028 16 30
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_2.rd_resp_opcode_rst = 8950028 31 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_3.rd_resp_data_err_cnt = 8950032 0 14
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_3.rd_resp_data_rst = 8950032 15 15
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_3.valid_wr_req_cnt = 8950032 16 30
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.CAF_RGF_RFC_STAT_3.valid_wr_req_rst = 8950032 31 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.ERR_STATUS.rd_resp_data_err = 8950036 0 0
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.ERR_STATUS.rd_resp_opcode_err = 8950036 1 1
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.ERR_STATUS.rd_resp_dev_id_err = 8950036 2 2
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.ERR_STATUS.watchdog_set_err = 8950036 3 3
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.ERR_STATUS.mac_go_when_busy_err = 8950036 4 4
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.ERR_STATUS.fw_go_when_busy_err = 8950036 5 5
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.RFC_STAT.ERR_STATUS.reserved.3359 = 8950036 6 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.CAF_CAF_RGF_RFC_RFC_DIG_RFC_MDM_0 = 8950040 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.CAF_CAF_RGF_RFC_RFC_DIG_RFC_MDM_1 = 8950044 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.CAF_CAF_RGF_RFC_RFC_DIG_RFC_MDM_2 = 8950048 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.CAF_CAF_RGF_RFC_RFC_DIG_RFC_MDM_3 = 8950052 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT = 8950056 0 223
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.CAF_CAF_RGF_RFC_RFC_DIG_RFC_MDM_0.crc_mode = 8950040 0 1
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.CAF_CAF_RGF_RFC_RFC_DIG_RFC_MDM_0.sfd_mode.3360 = 8950040 2 3
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.CAF_CAF_RGF_RFC_RFC_DIG_RFC_MDM_0.idle_force_mode = 8950040 4 4
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.CAF_CAF_RGF_RFC_RFC_DIG_RFC_MDM_0.idle_force_val = 8950040 5 5
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.CAF_CAF_RGF_RFC_RFC_DIG_RFC_MDM_0.mdm_stt_crc_clr = 8950040 6 6
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.CAF_CAF_RGF_RFC_RFC_DIG_RFC_MDM_0.mdm_stt_sfd_clr = 8950040 7 7
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.CAF_CAF_RGF_RFC_RFC_DIG_RFC_MDM_0.reserved.3361 = 8950040 8 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.CAF_CAF_RGF_RFC_RFC_DIG_RFC_MDM_1.liv_hw_reset_val.3362 = 8950044 0 6
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.CAF_CAF_RGF_RFC_RFC_DIG_RFC_MDM_1.txrx_bypass_mode = 8950044 7 7
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.CAF_CAF_RGF_RFC_RFC_DIG_RFC_MDM_1.rfcd_tx_en = 8950044 8 8
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.CAF_CAF_RGF_RFC_RFC_DIG_RFC_MDM_1.rfcd_rx_en = 8950044 9 9
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.CAF_CAF_RGF_RFC_RFC_DIG_RFC_MDM_1.reserved.3363 = 8950044 10 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.CAF_CAF_RGF_RFC_RFC_DIG_RFC_MDM_2.sfd_word.3364 = 8950048 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.CAF_CAF_RGF_RFC_RFC_DIG_RFC_MDM_3.idle_pattern = 8950052 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.MDM_STAT_0 = 8950056 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.MDM_STAT_1 = 8950060 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_MDM_2 = 8950064 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_MDM_3 = 8950068 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_MDM_4 = 8950072 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_CAF_RGF_TOP_RFC_RFC_DIG_RFC_DIG_CFG_2 = 8950076 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_CAF_RGF_TOP_RFC_RFC_DIG_RFC_DIG_CFG_3 = 8950080 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.MDM_STAT_0.mdm_stt_man_odd_0_sfd_ok.3365 = 8950056 0 3
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.MDM_STAT_0.mdm_stt_man_even_0_sfd_ok.3366 = 8950056 4 7
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.MDM_STAT_0.mdm_stt_man_odd_90_sfd_ok.3367 = 8950056 8 11
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.MDM_STAT_0.mdm_stt_man_even_90_sfd_ok.3368 = 8950056 12 15
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.MDM_STAT_0.mdm_stt_man_odd_180_sfd_ok.3369 = 8950056 16 19
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.MDM_STAT_0.mdm_stt_man_even_180_sfd_ok.3370 = 8950056 20 23
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.MDM_STAT_0.mdm_stt_man_odd_270_sfd_ok.3371 = 8950056 24 27
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.MDM_STAT_0.mdm_stt_man_even_270_sfd_ok.3372 = 8950056 28 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.MDM_STAT_1.mdm_stt_man_odd_0_crc_ok.3373 = 8950060 0 11
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.MDM_STAT_1.reserved.3374 = 8950060 12 15
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.MDM_STAT_1.mdm_stt_man_even_0_crc_ok.3375 = 8950060 16 27
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.MDM_STAT_1.reserved.3376 = 8950060 28 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_MDM_2.mdm_stt_man_odd_90_crc_ok.3377 = 8950064 0 11
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_MDM_2.reserved.3378 = 8950064 12 15
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_MDM_2.mdm_stt_man_even_90_crc_ok.3379 = 8950064 16 27
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_MDM_2.reserved.3380 = 8950064 28 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_MDM_3.mdm_stt_man_odd_180_crc_ok.3381 = 8950068 0 11
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_MDM_3.reserved.3382 = 8950068 12 15
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_MDM_3.mdm_stt_man_even_180_crc_ok.3383 = 8950068 16 27
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_MDM_3.reserved.3384 = 8950068 28 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_MDM_4.mdm_stt_man_odd_270_crc_ok.3385 = 8950072 0 11
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_MDM_4.reserved.3386 = 8950072 12 15
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_MDM_4.mdm_stt_man_even_270_crc_ok.3387 = 8950072 16 27
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_RFC_RFC_DIG_RFC_DIG_CFG_RFC_MDM_4.reserved.3388 = 8950072 28 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_CAF_RGF_TOP_RFC_RFC_DIG_RFC_DIG_CFG_2.mdm_stt_rx_sfd_ok.3389 = 8950076 0 15
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_CAF_RGF_TOP_RFC_RFC_DIG_RFC_DIG_CFG_2.mdm_stt_rx_crc_err.3390 = 8950076 16 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_CAF_RGF_TOP_RFC_RFC_DIG_RFC_DIG_CFG_3.mdm_stt_rx_crc_ok.3391 = 8950080 0 23
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_MDM.MDM_STAT.CAF_CAF_RGF_CAF_RGF_TOP_RFC_RFC_DIG_RFC_DIG_CFG_3.reserved.3392 = 8950080 24 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_0 = 8950084 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_1 = 8950088 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_2 = 8950092 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_3 = 8950096 0 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_0.op00_data_len = 8950084 0 6
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_0.reserved.3393 = 8950084 7 7
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_0.op01_data_len = 8950084 8 14
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_0.reserved.3394 = 8950084 15 15
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_0.op02_data_len = 8950084 16 22
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_0.reserved.3395 = 8950084 23 23
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_0.op03_data_len = 8950084 24 30
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_0.reserved.3396 = 8950084 31 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_1.op04_data_len = 8950088 0 6
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_1.reserved.3397 = 8950088 7 7
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_1.op05_data_len = 8950088 8 14
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_1.reserved.3398 = 8950088 15 15
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_1.op06_data_len = 8950088 16 22
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_1.reserved.3399 = 8950088 23 23
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_1.op07_data_len = 8950088 24 30
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_1.reserved.3400 = 8950088 31 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_2.op08_data_len = 8950092 0 6
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_2.reserved.3401 = 8950092 7 7
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_2.op09_data_len = 8950092 8 14
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_2.reserved.3402 = 8950092 15 15
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_2.op10_data_len = 8950092 16 22
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_2.reserved.3403 = 8950092 23 23
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_2.op11_data_len = 8950092 24 30
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_2.reserved.3404 = 8950092 31 31
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_3.op12_data_len = 8950096 0 6
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_3.reserved.3405 = 8950096 7 7
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_3.op13_data_len = 8950096 8 14
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_3.reserved.3406 = 8950096 15 15
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_3.op14_data_len = 8950096 16 22
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_3.reserved.3407 = 8950096 23 23
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_3.op15_data_len = 8950096 24 30
CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_3.reserved.3408 = 8950096 31 31
CAF_RGF.RFC.RFC_ABIF.CFG = 8950100 0 63
CAF_RGF.RFC.RFC_ABIF.BB_RX = 8950108 0 703
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE = 8950196 0 1023
CAF_RGF.RFC.RFC_ABIF.BB_TX = 8950324 0 607
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY = 8950400 0 383
CAF_RGF.RFC.RFC_ABIF.AFE = 8950448 0 63
CAF_RGF.RFC.RFC_ABIF.CFG.CAF_CAF_RGF_RFC_RFC_ABIF_CFG_0 = 8950100 0 31
CAF_RGF.RFC.RFC_ABIF.CFG.CAF_CAF_RGF_RFC_RFC_ABIF_CFG_1 = 8950104 0 31
CAF_RGF.RFC.RFC_ABIF.CFG.CAF_CAF_RGF_RFC_RFC_ABIF_CFG_0.tx_drvr_pd = 8950100 0 3
CAF_RGF.RFC.RFC_ABIF.CFG.CAF_CAF_RGF_RFC_RFC_ABIF_CFG_0.tx_drvr_pu = 8950100 4 7
CAF_RGF.RFC.RFC_ABIF.CFG.CAF_CAF_RGF_RFC_RFC_ABIF_CFG_0.rx_term_ctrl = 8950100 8 10
CAF_RGF.RFC.RFC_ABIF.CFG.CAF_CAF_RGF_RFC_RFC_ABIF_CFG_0.rx_rdac_en = 8950100 11 11
CAF_RGF.RFC.RFC_ABIF.CFG.CAF_CAF_RGF_RFC_RFC_ABIF_CFG_0.rx_rdac_ctrl = 8950100 12 15
CAF_RGF.RFC.RFC_ABIF.CFG.CAF_CAF_RGF_RFC_RFC_ABIF_CFG_0.rx_anafe_en = 8950100 16 16
CAF_RGF.RFC.RFC_ABIF.CFG.CAF_CAF_RGF_RFC_RFC_ABIF_CFG_0.clkgen_ana_en.3409 = 8950100 17 17
CAF_RGF.RFC.RFC_ABIF.CFG.CAF_CAF_RGF_RFC_RFC_ABIF_CFG_0.clkgen_div5sel.3410 = 8950100 18 18
CAF_RGF.RFC.RFC_ABIF.CFG.CAF_CAF_RGF_RFC_RFC_ABIF_CFG_0.cntpath_en.3411 = 8950100 19 19
CAF_RGF.RFC.RFC_ABIF.CFG.CAF_CAF_RGF_RFC_RFC_ABIF_CFG_0.clkgen_divlo.3412 = 8950100 20 26
CAF_RGF.RFC.RFC_ABIF.CFG.CAF_CAF_RGF_RFC_RFC_ABIF_CFG_0.reserved.3413 = 8950100 27 31
CAF_RGF.RFC.RFC_ABIF.CFG.CAF_CAF_RGF_RFC_RFC_ABIF_CFG_1.clkgen_divhi.3414 = 8950104 0 6
CAF_RGF.RFC.RFC_ABIF.CFG.CAF_CAF_RGF_RFC_RFC_ABIF_CFG_1.clkgen_reset.3415 = 8950104 7 7
CAF_RGF.RFC.RFC_ABIF.CFG.CAF_CAF_RGF_RFC_RFC_ABIF_CFG_1.reserved.3416 = 8950104 8 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC = 8950108 0 127
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q = 8950124 0 223
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I = 8950152 0 223
CAF_RGF.RFC.RFC_ABIF.BB_RX.INDR_ACC = 8950180 0 127
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_CTL = 8950108 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_STAT = 8950112 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE = 8950116 0 63
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_CTL.vga1_st1_gain_w.3417 = 8950108 0 0
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_CTL.vga1_st2_gain_w.3418 = 8950108 1 6
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_CTL.vga_unused_w.3419 = 8950108 7 7
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_CTL.vga2_st1_gain_w.3420 = 8950108 8 8
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_CTL.vga2_st2_gain_w.3421 = 8950108 9 11
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_CTL.vga2_st3_gain_w.3422 = 8950108 12 14
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_CTL.vga2_st4_gain_w.3423 = 8950108 15 22
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_CTL.vga_ctrl_unused_w.3424 = 8950108 23 23
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_CTL.rsvd_3_0_w.3425 = 8950108 24 27
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_CTL.rsvd_19_16_w.3426 = 8950108 28 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_STAT.vga1_st1_gain_r.3427 = 8950112 0 0
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_STAT.vga1_st2_gain_r.3428 = 8950112 1 6
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_STAT.vga_unused_r.3429 = 8950112 7 7
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_STAT.vga2_st1_gain_r.3430 = 8950112 8 8
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_STAT.vga2_st2_gain_r.3431 = 8950112 9 11
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_STAT.vga2_st3_gain_r.3432 = 8950112 12 14
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_STAT.vga2_st4_gain_r.3433 = 8950112 15 22
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_STAT.vga_ctrl_unused_r.3434 = 8950112 23 23
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_STAT.rsvd_3_0_r.3435 = 8950112 24 27
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.BB_RX_AGC_STAT.rsvd_19_16_r.3436 = 8950112 28 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_CTL = 8950116 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_VAL = 8950120 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_CTL.vga1_st1_gain_en.3437 = 8950116 0 0
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_CTL.vga1_st2_gain_en.3438 = 8950116 1 1
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_CTL.vga_unused_en.3439 = 8950116 2 2
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_CTL.vga2_st1_gain_en.3440 = 8950116 3 3
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_CTL.vga2_st2_gain_en.3441 = 8950116 4 4
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_CTL.vga2_st3_gain_en.3442 = 8950116 5 5
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_CTL.vga2_st4_gain_en.3443 = 8950116 6 6
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_CTL.vga_ctrl_unused_en.3444 = 8950116 7 7
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_CTL.rsvd_3_0_en.3445 = 8950116 8 8
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_CTL.rsvd_19_16_en.3446 = 8950116 9 9
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_CTL.reserved.3447 = 8950116 10 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_VAL.vga1_st1_gain_val.3448 = 8950120 0 0
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_VAL.vga1_st2_gain_val.3449 = 8950120 1 6
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_VAL.vga_unused_val.3450 = 8950120 7 7
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_VAL.vga2_st1_gain_val.3451 = 8950120 8 8
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_VAL.vga2_st2_gain_val.3452 = 8950120 9 11
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_VAL.vga2_st3_gain_val.3453 = 8950120 12 14
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_VAL.vga2_st4_gain_val.3454 = 8950120 15 22
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_VAL.vga_ctrl_unused_val.3455 = 8950120 23 23
CAF_RGF.RFC.RFC_ABIF.BB_RX.AGC.FORCE.BB_RX_AGC_FORCE_VAL.reserved.3456 = 8950120 24 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_CTRL_0 = 8950124 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_CTRL_1 = 8950128 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_STAT_0 = 8950132 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_STAT_1 = 8950136 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE = 8950140 0 95
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_CTRL_0.vga1_st2_w.3457 = 8950124 0 4
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_CTRL_0.vga1_st1_w.3458 = 8950124 5 9
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_CTRL_0.vga2_st3_w.3459 = 8950124 10 14
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_CTRL_0.vga2_st2_w.3460 = 8950124 15 21
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_CTRL_0.vga2_st1_w.3461 = 8950124 22 26
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_CTRL_0.unused_29_27_w.3462 = 8950124 27 29
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_CTRL_0.reserved.3463 = 8950124 30 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_CTRL_1.vga2_st4_w.3464 = 8950128 0 4
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_CTRL_1.rxamp_w.3465 = 8950128 5 9
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_CTRL_1.unused_49_40_w.3466 = 8950128 10 19
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_CTRL_1.reserved.3467 = 8950128 20 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_STAT_0.vga1_st2_r.3468 = 8950132 0 4
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_STAT_0.vga1_st1_r.3469 = 8950132 5 9
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_STAT_0.vga2_st3_r.3470 = 8950132 10 14
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_STAT_0.vga2_st2_r.3471 = 8950132 15 21
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_STAT_0.vga2_st1_r.3472 = 8950132 22 26
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_STAT_0.unused_29_27_r.3473 = 8950132 27 29
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_STAT_0.reserved.3474 = 8950132 30 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_STAT_1.vga2_st4_r.3475 = 8950136 0 4
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_STAT_1.rxamp_r.3476 = 8950136 5 9
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_STAT_1.unused_49_40_r.3477 = 8950136 10 19
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.BB_RX_DCOC_Q_STAT_1.reserved.3478 = 8950136 20 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_CTL = 8950140 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_VAL_0 = 8950144 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_VAL_1 = 8950148 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_CTL.vga1_st2_en.3479 = 8950140 0 0
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_CTL.vga1_st1_en.3480 = 8950140 1 1
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_CTL.vga2_st3_en.3481 = 8950140 2 2
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_CTL.vga2_st2_en.3482 = 8950140 3 3
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_CTL.vga2_st1_en.3483 = 8950140 4 4
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_CTL.unused_29_27_en.3484 = 8950140 5 5
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_CTL.vga2_st4_en.3485 = 8950140 6 6
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_CTL.rxamp_en.3486 = 8950140 7 7
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_CTL.unused_49_40_en.3487 = 8950140 8 8
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_CTL.reserved.3488 = 8950140 9 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_VAL_0.vga1_st2_val.3489 = 8950144 0 4
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_VAL_0.vga1_st1_val.3490 = 8950144 5 9
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_VAL_0.vga2_st3_val.3491 = 8950144 10 14
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_VAL_0.vga2_st2_val.3492 = 8950144 15 21
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_VAL_0.vga2_st1_val.3493 = 8950144 22 26
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_VAL_0.unused_29_27_val.3494 = 8950144 27 29
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_VAL_0.reserved.3495 = 8950144 30 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_VAL_1.vga2_st4_val.3496 = 8950148 0 4
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_VAL_1.rxamp_val.3497 = 8950148 5 9
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_VAL_1.unused_49_40_val.3498 = 8950148 10 19
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_Q.FORCE.BB_RX_DCOC_Q_FORCE_VAL_1.reserved.3499 = 8950148 20 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_CTRL_0 = 8950152 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_CTRL_1 = 8950156 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_STAT_0 = 8950160 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_STAT_1 = 8950164 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE = 8950168 0 95
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_CTRL_0.vga1_st2_w.3500 = 8950152 0 4
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_CTRL_0.vga1_st1_w.3501 = 8950152 5 9
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_CTRL_0.vga2_st3_w.3502 = 8950152 10 14
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_CTRL_0.vga2_st2_w.3503 = 8950152 15 21
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_CTRL_0.vga2_st1_w.3504 = 8950152 22 26
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_CTRL_0.unused_29_27_w.3505 = 8950152 27 29
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_CTRL_0.reserved.3506 = 8950152 30 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_CTRL_1.vga2_st4_w.3507 = 8950156 0 4
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_CTRL_1.rxamp_w.3508 = 8950156 5 9
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_CTRL_1.unused_49_40_w.3509 = 8950156 10 19
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_CTRL_1.reserved.3510 = 8950156 20 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_STAT_0.vga1_st2_r.3511 = 8950160 0 4
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_STAT_0.vga1_st1_r.3512 = 8950160 5 9
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_STAT_0.vga2_st3_r.3513 = 8950160 10 14
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_STAT_0.vga2_st2_r.3514 = 8950160 15 21
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_STAT_0.vga2_st1_r.3515 = 8950160 22 26
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_STAT_0.unused_29_27_r.3516 = 8950160 27 29
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_STAT_0.reserved.3517 = 8950160 30 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_STAT_1.vga2_st4_r.3518 = 8950164 0 4
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_STAT_1.rxamp_r.3519 = 8950164 5 9
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_STAT_1.unused_49_40_r.3520 = 8950164 10 19
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.BB_RX_DCOC_I_STAT_1.reserved.3521 = 8950164 20 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_CTL = 8950168 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_VAL_0 = 8950172 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_VAL_1 = 8950176 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_CTL.vga1_st2_en.3522 = 8950168 0 0
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_CTL.vga1_st1_en.3523 = 8950168 1 1
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_CTL.vga2_st3_en.3524 = 8950168 2 2
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_CTL.vga2_st2_en.3525 = 8950168 3 3
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_CTL.vga2_st1_en.3526 = 8950168 4 4
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_CTL.unused_29_27_en.3527 = 8950168 5 5
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_CTL.vga2_st4_en.3528 = 8950168 6 6
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_CTL.rxamp_en.3529 = 8950168 7 7
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_CTL.unused_49_40_en.3530 = 8950168 8 8
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_CTL.reserved.3531 = 8950168 9 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_VAL_0.vga1_st2_val.3532 = 8950172 0 4
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_VAL_0.vga1_st1_val.3533 = 8950172 5 9
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_VAL_0.vga2_st3_val.3534 = 8950172 10 14
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_VAL_0.vga2_st2_val.3535 = 8950172 15 21
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_VAL_0.vga2_st1_val.3536 = 8950172 22 26
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_VAL_0.unused_29_27_val.3537 = 8950172 27 29
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_VAL_0.reserved.3538 = 8950172 30 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_VAL_1.vga2_st4_val.3539 = 8950176 0 4
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_VAL_1.rxamp_val.3540 = 8950176 5 9
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_VAL_1.unused_49_40_val.3541 = 8950176 10 19
CAF_RGF.RFC.RFC_ABIF.BB_RX.DCOC_I.FORCE.BB_RX_DCOC_I_FORCE_VAL_1.reserved.3542 = 8950176 20 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.INDR_ACC.STAT_CTL.3548 = 8950180 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.INDR_ACC.OPCODE_LEN.3552 = 8950184 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.INDR_ACC.ADDRESS = 8950188 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.INDR_ACC.INDR_DATA_0 = 8950192 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.INDR_ACC.STAT_CTL.3548.status.3543 = 8950180 0 7
CAF_RGF.RFC.RFC_ABIF.BB_RX.INDR_ACC.STAT_CTL.3548.reserved.3544 = 8950180 8 28
CAF_RGF.RFC.RFC_ABIF.BB_RX.INDR_ACC.STAT_CTL.3548.busy.3545 = 8950180 29 29
CAF_RGF.RFC.RFC_ABIF.BB_RX.INDR_ACC.STAT_CTL.3548.go.3546 = 8950180 30 30
CAF_RGF.RFC.RFC_ABIF.BB_RX.INDR_ACC.STAT_CTL.3548.lock.3547 = 8950180 31 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.INDR_ACC.OPCODE_LEN.3552.be_length.3549 = 8950184 0 15
CAF_RGF.RFC.RFC_ABIF.BB_RX.INDR_ACC.OPCODE_LEN.3552.opcode.3550 = 8950184 16 30
CAF_RGF.RFC.RFC_ABIF.BB_RX.INDR_ACC.OPCODE_LEN.3552.wr.3551 = 8950184 31 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.INDR_ACC.ADDRESS.address.3553 = 8950188 0 31
CAF_RGF.RFC.RFC_ABIF.BB_RX.INDR_ACC.INDR_DATA_0.data_0.3554 = 8950192 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<0> = 8950196 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<1> = 8950200 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<2> = 8950204 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<3> = 8950208 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<4> = 8950212 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<5> = 8950216 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<6> = 8950220 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<7> = 8950224 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<8> = 8950228 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<9> = 8950232 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<10> = 8950236 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<11> = 8950240 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<12> = 8950244 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<13> = 8950248 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<14> = 8950252 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<15> = 8950256 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<16> = 8950260 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<17> = 8950264 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<18> = 8950268 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<19> = 8950272 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<20> = 8950276 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<21> = 8950280 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<22> = 8950284 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<23> = 8950288 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<24> = 8950292 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<25> = 8950296 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<26> = 8950300 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<27> = 8950304 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<28> = 8950308 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<29> = 8950312 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<30> = 8950316 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<31> = 8950320 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<0>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950196 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<0>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950196 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<0>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950196 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<1>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950200 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<1>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950200 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<1>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950200 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<2>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950204 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<2>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950204 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<2>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950204 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<3>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950208 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<3>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950208 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<3>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950208 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<4>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950212 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<4>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950212 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<4>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950212 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<5>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950216 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<5>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950216 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<5>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950216 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<6>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950220 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<6>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950220 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<6>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950220 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<7>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950224 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<7>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950224 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<7>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950224 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<8>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950228 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<8>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950228 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<8>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950228 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<9>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950232 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<9>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950232 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<9>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950232 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<10>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950236 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<10>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950236 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<10>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950236 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<11>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950240 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<11>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950240 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<11>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950240 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<12>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950244 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<12>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950244 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<12>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950244 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<13>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950248 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<13>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950248 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<13>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950248 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<14>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950252 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<14>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950252 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<14>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950252 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<15>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950256 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<15>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950256 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<15>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950256 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<16>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950260 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<16>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950260 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<16>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950260 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<17>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950264 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<17>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950264 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<17>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950264 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<18>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950268 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<18>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950268 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<18>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950268 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<19>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950272 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<19>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950272 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<19>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950272 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<20>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950276 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<20>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950276 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<20>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950276 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<21>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950280 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<21>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950280 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<21>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950280 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<22>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950284 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<22>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950284 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<22>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950284 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<23>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950288 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<23>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950288 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<23>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950288 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<24>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950292 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<24>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950292 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<24>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950292 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<25>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950296 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<25>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950296 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<25>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950296 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<26>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950300 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<26>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950300 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<26>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950300 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<27>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950304 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<27>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950304 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<27>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950304 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<28>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950308 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<28>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950308 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<28>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950308 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<29>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950312 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<29>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950312 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<29>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950312 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<30>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950316 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<30>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950316 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<30>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950316 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<31>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0 = 8950320 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<31>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 8950320 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<31>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.reserved.3555 = 8950320 5 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN = 8950324 0 127
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_I = 8950340 0 127
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_Q = 8950356 0 127
CAF_RGF.RFC.RFC_ABIF.BB_TX.DAC_FS = 8950372 0 95
CAF_RGF.RFC.RFC_ABIF.BB_TX.INDR_ACC = 8950384 0 127
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.BB_TX_GAIN_CTL = 8950324 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.BB_TX_GAIN_STAT = 8950328 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.FORCE = 8950332 0 63
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.BB_TX_GAIN_CTL.st3_gain_w.3556 = 8950324 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.BB_TX_GAIN_CTL.st2_gain_w.3557 = 8950324 5 6
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.BB_TX_GAIN_CTL.st1_gain_w.3558 = 8950324 7 7
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.BB_TX_GAIN_CTL.mix_lo_leak_i_w.3559 = 8950324 8 16
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.BB_TX_GAIN_CTL.mix_lo_leak_q_w.3560 = 8950324 17 25
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.BB_TX_GAIN_CTL.rsvd_26_21_w.3561 = 8950324 26 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.BB_TX_GAIN_STAT.st3_gain_r.3562 = 8950328 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.BB_TX_GAIN_STAT.st2_gain_r.3563 = 8950328 5 6
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.BB_TX_GAIN_STAT.st1_gain_r.3564 = 8950328 7 7
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.BB_TX_GAIN_STAT.mix_lo_leak_i_r.3565 = 8950328 8 16
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.BB_TX_GAIN_STAT.mix_lo_leak_q_r.3566 = 8950328 17 25
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.BB_TX_GAIN_STAT.rsvd_26_21_r.3567 = 8950328 26 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.FORCE.BB_TX_GAIN_FORCE_CTL = 8950332 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.FORCE.BB_TX_GAIN_FORCE_VALUE = 8950336 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.FORCE.BB_TX_GAIN_FORCE_CTL.st3_gain_en.3568 = 8950332 0 0
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.FORCE.BB_TX_GAIN_FORCE_CTL.st2_gain_en.3569 = 8950332 1 1
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.FORCE.BB_TX_GAIN_FORCE_CTL.st1_gain_en.3570 = 8950332 2 2
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.FORCE.BB_TX_GAIN_FORCE_CTL.mix_lo_leak_i_en.3571 = 8950332 3 3
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.FORCE.BB_TX_GAIN_FORCE_CTL.mix_lo_leak_q_en.3572 = 8950332 4 4
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.FORCE.BB_TX_GAIN_FORCE_CTL.rsvd_26_21_en.3573 = 8950332 5 5
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.FORCE.BB_TX_GAIN_FORCE_CTL.reserved.3574 = 8950332 6 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.FORCE.BB_TX_GAIN_FORCE_VALUE.st3_gain_val.3575 = 8950336 0 4
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.FORCE.BB_TX_GAIN_FORCE_VALUE.st2_gain_val.3576 = 8950336 5 6
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.FORCE.BB_TX_GAIN_FORCE_VALUE.st1_gain_val.3577 = 8950336 7 7
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.FORCE.BB_TX_GAIN_FORCE_VALUE.mix_lo_leak_i_val.3578 = 8950336 8 16
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.FORCE.BB_TX_GAIN_FORCE_VALUE.mix_lo_leak_q_val.3579 = 8950336 17 25
CAF_RGF.RFC.RFC_ABIF.BB_TX.GAIN.FORCE.BB_TX_GAIN_FORCE_VALUE.reserved.3580 = 8950336 26 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_I.BB_TX_DCOC_I_CTL = 8950340 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_I.BB_TX_DCOC_I_STAT = 8950344 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_I.FORCE = 8950348 0 63
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_I.BB_TX_DCOC_I_CTL.val_w.3581 = 8950340 0 7
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_I.BB_TX_DCOC_I_CTL.tx_rsvd_12_8_w.3582 = 8950340 8 12
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_I.BB_TX_DCOC_I_CTL.reserved.3583 = 8950340 13 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_I.BB_TX_DCOC_I_STAT.val_r.3584 = 8950344 0 7
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_I.BB_TX_DCOC_I_STAT.tx_rsvd_12_8_r.3585 = 8950344 8 12
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_I.BB_TX_DCOC_I_STAT.reserved.3586 = 8950344 13 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_I.FORCE.BB_TX_DCOC_I_FORCE_VAL = 8950348 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_I.FORCE.BB_TX_DCOC_I_FORCE_CTL = 8950352 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_I.FORCE.BB_TX_DCOC_I_FORCE_VAL.val_en.3587 = 8950348 0 0
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_I.FORCE.BB_TX_DCOC_I_FORCE_VAL.tx_rsvd_12_8_en.3588 = 8950348 1 1
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_I.FORCE.BB_TX_DCOC_I_FORCE_VAL.reserved.3589 = 8950348 2 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_I.FORCE.BB_TX_DCOC_I_FORCE_CTL.val.3590 = 8950352 0 7
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_I.FORCE.BB_TX_DCOC_I_FORCE_CTL.reserved.3591 = 8950352 8 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_Q.BB_TX_DCOC_I_CTL = 8950356 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_Q.BB_TX_DCOC_Q_STAT = 8950360 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_Q.FORCE = 8950364 0 63
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_Q.BB_TX_DCOC_I_CTL.val_w.3592 = 8950356 0 7
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_Q.BB_TX_DCOC_I_CTL.tx_rsvd_20_16_w.3593 = 8950356 8 12
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_Q.BB_TX_DCOC_I_CTL.reserved.3594 = 8950356 13 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_Q.BB_TX_DCOC_Q_STAT.val_r.3595 = 8950360 0 7
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_Q.BB_TX_DCOC_Q_STAT.tx_rsvd_20_16_r.3596 = 8950360 8 12
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_Q.BB_TX_DCOC_Q_STAT.reserved.3597 = 8950360 13 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_Q.FORCE.BB_TX_DCOC_Q_FORCE_VAL = 8950364 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_Q.FORCE.BB_TX_DCOC_Q_FORCE_CTL = 8950368 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_Q.FORCE.BB_TX_DCOC_Q_FORCE_VAL.val_en.3598 = 8950364 0 0
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_Q.FORCE.BB_TX_DCOC_Q_FORCE_VAL.tx_rsvd_20_16_en.3599 = 8950364 1 1
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_Q.FORCE.BB_TX_DCOC_Q_FORCE_VAL.reserved.3600 = 8950364 2 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_Q.FORCE.BB_TX_DCOC_Q_FORCE_CTL.val.3601 = 8950368 0 7
CAF_RGF.RFC.RFC_ABIF.BB_TX.DCOC_Q.FORCE.BB_TX_DCOC_Q_FORCE_CTL.reserved.3602 = 8950368 8 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DAC_FS.BB_TX_DAC_FS_CTL = 8950372 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DAC_FS.BB_TX_DAC_FS_STS = 8950376 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DAC_FS.FORCE = 8950380 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DAC_FS.BB_TX_DAC_FS_CTL.val_w.3603 = 8950372 0 1
CAF_RGF.RFC.RFC_ABIF.BB_TX.DAC_FS.BB_TX_DAC_FS_CTL.reserved.3604 = 8950372 2 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DAC_FS.BB_TX_DAC_FS_STS.val_r.3605 = 8950376 0 1
CAF_RGF.RFC.RFC_ABIF.BB_TX.DAC_FS.BB_TX_DAC_FS_STS.reserved.3606 = 8950376 2 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DAC_FS.FORCE.BB_TX_DAC_FS_FORCE_CTL = 8950380 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.DAC_FS.FORCE.BB_TX_DAC_FS_FORCE_CTL.val_en.3607 = 8950380 0 0
CAF_RGF.RFC.RFC_ABIF.BB_TX.DAC_FS.FORCE.BB_TX_DAC_FS_FORCE_CTL.reserved.3608 = 8950380 1 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.INDR_ACC.STAT_CTL.3614 = 8950384 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.INDR_ACC.OPCODE_LEN.3618 = 8950388 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.INDR_ACC.ADDRESS = 8950392 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.INDR_ACC.INDR_DATA_0 = 8950396 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.INDR_ACC.STAT_CTL.3614.status.3609 = 8950384 0 7
CAF_RGF.RFC.RFC_ABIF.BB_TX.INDR_ACC.STAT_CTL.3614.reserved.3610 = 8950384 8 28
CAF_RGF.RFC.RFC_ABIF.BB_TX.INDR_ACC.STAT_CTL.3614.busy.3611 = 8950384 29 29
CAF_RGF.RFC.RFC_ABIF.BB_TX.INDR_ACC.STAT_CTL.3614.go.3612 = 8950384 30 30
CAF_RGF.RFC.RFC_ABIF.BB_TX.INDR_ACC.STAT_CTL.3614.lock.3613 = 8950384 31 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.INDR_ACC.OPCODE_LEN.3618.be_length.3615 = 8950388 0 15
CAF_RGF.RFC.RFC_ABIF.BB_TX.INDR_ACC.OPCODE_LEN.3618.opcode.3616 = 8950388 16 30
CAF_RGF.RFC.RFC_ABIF.BB_TX.INDR_ACC.OPCODE_LEN.3618.wr.3617 = 8950388 31 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.INDR_ACC.ADDRESS.address.3619 = 8950392 0 31
CAF_RGF.RFC.RFC_ABIF.BB_TX.INDR_ACC.INDR_DATA_0.data_0.3620 = 8950396 0 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_RX = 8950400 0 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_TX = 8950404 0 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_COM = 8950408 0 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.DAC = 8950412 0 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.ADC = 8950416 0 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.SPARE = 8950420 0 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_RX_CTRL = 8950424 0 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_TX_CTRL = 8950428 0 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_COM_CTRL = 8950432 0 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.DAC_CTRL = 8950436 0 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.ADC_CTRL = 8950440 0 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.SPARE_CTRL = 8950444 0 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_RX.bbx_rx_on_cnt.3621 = 8950400 0 7
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_RX.bbx_rx_off_cnt.3622 = 8950400 8 15
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_RX.reserved.3623 = 8950400 16 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_TX.bbx_tx_on_cnt.3624 = 8950404 0 7
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_TX.bbx_tx_off_cnt.3625 = 8950404 8 15
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_TX.reserved.3626 = 8950404 16 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_COM.bbx_com_on_cnt.3627 = 8950408 0 7
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_COM.bbx_com_off_cnt.3628 = 8950408 8 15
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_COM.reserved.3629 = 8950408 16 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.DAC.dac_on_cnt.3630 = 8950412 0 7
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.DAC.dac_off_cnt.3631 = 8950412 8 15
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.DAC.reserved.3632 = 8950412 16 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.ADC.adc_on_cnt.3633 = 8950416 0 7
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.ADC.adc_off_cnt.3634 = 8950416 8 15
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.ADC.reserved.3635 = 8950416 16 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.SPARE.spare_on_cnt.3636 = 8950420 0 7
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.SPARE.spare_off_cnt.3637 = 8950420 8 15
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.SPARE.reserved.3638 = 8950420 16 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_RX_CTRL.bbx_rx_stdby_mode.3639 = 8950424 0 0
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_RX_CTRL.bbx_rx_pwdn_force.3640 = 8950424 1 1
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_RX_CTRL.bbx_rx_stdby_force.3641 = 8950424 2 2
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_RX_CTRL.reserved.3642 = 8950424 3 3
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_RX_CTRL.bbx_rx_pwdn_force_val.3643 = 8950424 4 11
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_RX_CTRL.bbx_rx_pwdn_mask.3644 = 8950424 12 19
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_RX_CTRL.bbx_rx_stdby_force_val.3645 = 8950424 20 20
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_RX_CTRL.bbx_rx_stdby_mask.3646 = 8950424 21 21
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_RX_CTRL.reserved.3647 = 8950424 22 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_TX_CTRL.bbx_tx_stdby_mode.3648 = 8950428 0 0
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_TX_CTRL.bbx_tx_pwdn_force.3649 = 8950428 1 1
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_TX_CTRL.bbx_tx_stdby_force.3650 = 8950428 2 2
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_TX_CTRL.reserved.3651 = 8950428 3 3
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_TX_CTRL.bbx_tx_pwdn_force_val.3652 = 8950428 4 7
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_TX_CTRL.reserved.3653 = 8950428 8 11
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_TX_CTRL.bbx_tx_pwdn_mask.3654 = 8950428 12 15
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_TX_CTRL.reserved.3655 = 8950428 16 19
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_TX_CTRL.bbx_tx_stdby_force_val.3656 = 8950428 20 20
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_TX_CTRL.bbx_tx_stdby_mask.3657 = 8950428 21 21
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_TX_CTRL.reserved.3658 = 8950428 22 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_COM_CTRL.reserved.3659 = 8950432 0 0
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_COM_CTRL.bbx_com_pwdn_force.3660 = 8950432 1 1
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_COM_CTRL.reserved.3661 = 8950432 2 3
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_COM_CTRL.bbx_com_pwdn_force_val.3662 = 8950432 4 11
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_COM_CTRL.bbx_com_pwdn_mask.3663 = 8950432 12 19
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.BBX_COM_CTRL.reserved.3664 = 8950432 20 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.DAC_CTRL.dac_stdby_mode.3665 = 8950436 0 0
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.DAC_CTRL.dac_pwdn_force.3666 = 8950436 1 1
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.DAC_CTRL.dac_stdby_force.3667 = 8950436 2 2
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.DAC_CTRL.reserved.3668 = 8950436 3 3
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.DAC_CTRL.dac_pwdn_force_val.3669 = 8950436 4 5
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.DAC_CTRL.reserved.3670 = 8950436 6 11
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.DAC_CTRL.dac_pwdn_mask.3671 = 8950436 12 13
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.DAC_CTRL.reserved.3672 = 8950436 14 19
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.DAC_CTRL.dac_stdby_force_val.3673 = 8950436 20 20
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.DAC_CTRL.dac_stdby_mask.3674 = 8950436 21 21
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.DAC_CTRL.reserved.3675 = 8950436 22 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.ADC_CTRL.adc_stdby_mode.3676 = 8950440 0 0
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.ADC_CTRL.adc_pwdn_force.3677 = 8950440 1 1
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.ADC_CTRL.adc_stdby_force.3678 = 8950440 2 2
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.ADC_CTRL.reserved.3679 = 8950440 3 3
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.ADC_CTRL.adc_pwdn_force_val.3680 = 8950440 4 5
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.ADC_CTRL.reserved.3681 = 8950440 6 11
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.ADC_CTRL.adc_pwdn_mask.3682 = 8950440 12 13
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.ADC_CTRL.reserved.3683 = 8950440 14 19
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.ADC_CTRL.adc_stdby_force_val.3684 = 8950440 20 20
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.ADC_CTRL.adc_stdby_mask.3685 = 8950440 21 21
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.ADC_CTRL.reserved.3686 = 8950440 22 31
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.SPARE_CTRL.spare_stdby_mode.3687 = 8950444 0 0
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.SPARE_CTRL.spare_pwdn_force.3688 = 8950444 1 1
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.SPARE_CTRL.spare_stdby_force.3689 = 8950444 2 2
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.SPARE_CTRL.reserved.3690 = 8950444 3 3
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.SPARE_CTRL.spare_pwdn_force_val.3691 = 8950444 4 11
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.SPARE_CTRL.spare_pwdn_mask.3692 = 8950444 12 19
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.SPARE_CTRL.spare_stdby_force_val.3693 = 8950444 20 20
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.SPARE_CTRL.spare_stdby_mask.3694 = 8950444 21 21
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.SPARE_CTRL.reserved.3695 = 8950444 22 23
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.SPARE_CTRL.spare_tx_on_en.3696 = 8950444 24 24
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.SPARE_CTRL.spare_rx_on_en.3697 = 8950444 25 25
CAF_RGF.RFC.RFC_ABIF.TXRX_PWDN_STDBY.SPARE_CTRL.reserved.3698 = 8950444 26 31
CAF_RGF.RFC.RFC_ABIF.AFE.FSY_GAIN = 8950448 0 31
CAF_RGF.RFC.RFC_ABIF.AFE.CAF_CAF_RGF_RFC_RFC_ABIF_AFE_1 = 8950452 0 31
CAF_RGF.RFC.RFC_ABIF.AFE.FSY_GAIN.fsy_gain_rise_wait_low.3699 = 8950448 0 7
CAF_RGF.RFC.RFC_ABIF.AFE.FSY_GAIN.fsy_gain_rise_wait_mid.3700 = 8950448 8 15
CAF_RGF.RFC.RFC_ABIF.AFE.FSY_GAIN.fsy_gain_low_val.3701 = 8950448 16 18
CAF_RGF.RFC.RFC_ABIF.AFE.FSY_GAIN.fsy_gain_mid_val.3702 = 8950448 19 21
CAF_RGF.RFC.RFC_ABIF.AFE.FSY_GAIN.fsy_gain_high_val.3703 = 8950448 22 24
CAF_RGF.RFC.RFC_ABIF.AFE.FSY_GAIN.fsy_gain_force_mode.3704 = 8950448 25 25
CAF_RGF.RFC.RFC_ABIF.AFE.FSY_GAIN.fsy_gain_force_val.3705 = 8950448 26 28
CAF_RGF.RFC.RFC_ABIF.AFE.FSY_GAIN.reserved.3706 = 8950448 29 31
CAF_RGF.RFC.RFC_ABIF.AFE.CAF_CAF_RGF_RFC_RFC_ABIF_AFE_1.flbk_en.3707 = 8950452 0 0
CAF_RGF.RFC.RFC_ABIF.AFE.CAF_CAF_RGF_RFC_RFC_ABIF_AFE_1.rx_hyst_ctrl = 8950452 1 2
CAF_RGF.RFC.RFC_ABIF.AFE.CAF_CAF_RGF_RFC_RFC_ABIF_AFE_1.reserved.3708 = 8950452 3 31
CAF_RGF.FLAT_FIL.TX = 8950456 0 639
CAF_RGF.FLAT_FIL.RX = 8950536 0 639
CAF_RGF.FLAT_FIL.CONTROL = 8950616 0 95
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_0 = 8950456 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_1 = 8950460 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_2 = 8950464 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_3 = 8950468 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_4 = 8950472 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_0 = 8950476 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_1 = 8950480 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_2 = 8950484 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_3 = 8950488 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_4 = 8950492 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_0 = 8950496 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_1 = 8950500 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_2 = 8950504 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_3 = 8950508 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_4 = 8950512 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_0 = 8950516 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_1 = 8950520 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_2 = 8950524 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_3 = 8950528 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_4 = 8950532 0 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_0.tx_flt_coeff_ii_0.3709 = 8950456 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_0.tx_flt_coeff_ii_1.3710 = 8950456 8 15
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_0.tx_flt_coeff_ii_2.3711 = 8950456 16 23
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_0.tx_flt_coeff_ii_3.3712 = 8950456 24 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_1.tx_flt_coeff_ii_4.3713 = 8950460 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_1.tx_flt_coeff_ii_5.3714 = 8950460 8 15
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_1.tx_flt_coeff_ii_6.3715 = 8950460 16 23
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_1.tx_flt_coeff_ii_7.3716 = 8950460 24 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_2.tx_flt_coeff_ii_8.3717 = 8950464 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_2.tx_flt_coeff_ii_9.3718 = 8950464 8 15
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_2.tx_flt_coeff_ii_10.3719 = 8950464 16 23
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_2.tx_flt_coeff_ii_11.3720 = 8950464 24 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_3.tx_flt_coeff_ii_12.3721 = 8950468 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_3.tx_flt_coeff_ii_13.3722 = 8950468 8 15
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_3.tx_flt_coeff_ii_14.3723 = 8950468 16 23
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_3.tx_flt_coeff_ii_15.3724 = 8950468 24 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_4.tx_flt_coeff_ii_16.3725 = 8950472 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_II_VEC_4.reserved.3726 = 8950472 8 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_0.tx_flt_coeff_iq_0.3727 = 8950476 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_0.tx_flt_coeff_iq_1.3728 = 8950476 8 15
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_0.tx_flt_coeff_iq_2.3729 = 8950476 16 23
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_0.tx_flt_coeff_iq_3.3730 = 8950476 24 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_1.tx_flt_coeff_iq_4.3731 = 8950480 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_1.tx_flt_coeff_iq_5.3732 = 8950480 8 15
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_1.tx_flt_coeff_iq_6.3733 = 8950480 16 23
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_1.tx_flt_coeff_iq_7.3734 = 8950480 24 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_2.tx_flt_coeff_iq_8.3735 = 8950484 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_2.tx_flt_coeff_iq_9.3736 = 8950484 8 15
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_2.tx_flt_coeff_iq_10.3737 = 8950484 16 23
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_2.tx_flt_coeff_iq_11.3738 = 8950484 24 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_3.tx_flt_coeff_iq_12.3739 = 8950488 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_3.tx_flt_coeff_iq_13.3740 = 8950488 8 15
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_3.tx_flt_coeff_iq_14.3741 = 8950488 16 23
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_3.tx_flt_coeff_iq_15.3742 = 8950488 24 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_4.tx_flt_coeff_iq_16.3743 = 8950492 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_IQ_VEC_4.reserved.3744 = 8950492 8 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_0.tx_flt_coeff_qq_0.3745 = 8950496 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_0.tx_flt_coeff_qq_1.3746 = 8950496 8 15
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_0.tx_flt_coeff_qq_2.3747 = 8950496 16 23
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_0.tx_flt_coeff_qq_3.3748 = 8950496 24 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_1.tx_flt_coeff_qq_4.3749 = 8950500 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_1.tx_flt_coeff_qq_5.3750 = 8950500 8 15
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_1.tx_flt_coeff_qq_6.3751 = 8950500 16 23
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_1.tx_flt_coeff_qq_7.3752 = 8950500 24 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_2.tx_flt_coeff_qq_8.3753 = 8950504 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_2.tx_flt_coeff_qq_9.3754 = 8950504 8 15
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_2.tx_flt_coeff_qq_10.3755 = 8950504 16 23
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_2.tx_flt_coeff_qq_11.3756 = 8950504 24 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_3.tx_flt_coeff_qq_12.3757 = 8950508 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_3.tx_flt_coeff_qq_13.3758 = 8950508 8 15
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_3.tx_flt_coeff_qq_14.3759 = 8950508 16 23
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_3.tx_flt_coeff_qq_15.3760 = 8950508 24 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_4.tx_flt_coeff_qq_16.3761 = 8950512 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QQ_VEC_4.reserved.3762 = 8950512 8 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_0.tx_flt_coeff_qi_0.3763 = 8950516 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_0.tx_flt_coeff_qi_1.3764 = 8950516 8 15
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_0.tx_flt_coeff_qi_2.3765 = 8950516 16 23
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_0.tx_flt_coeff_qi_3.3766 = 8950516 24 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_1.tx_flt_coeff_qi_4.3767 = 8950520 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_1.tx_flt_coeff_qi_5.3768 = 8950520 8 15
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_1.tx_flt_coeff_qi_6.3769 = 8950520 16 23
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_1.tx_flt_coeff_qi_7.3770 = 8950520 24 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_2.tx_flt_coeff_qi_8.3771 = 8950524 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_2.tx_flt_coeff_qi_9.3772 = 8950524 8 15
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_2.tx_flt_coeff_qi_10.3773 = 8950524 16 23
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_2.tx_flt_coeff_qi_11.3774 = 8950524 24 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_3.tx_flt_coeff_qi_12.3775 = 8950528 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_3.tx_flt_coeff_qi_13.3776 = 8950528 8 15
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_3.tx_flt_coeff_qi_14.3777 = 8950528 16 23
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_3.tx_flt_coeff_qi_15.3778 = 8950528 24 31
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_4.tx_flt_coeff_qi_16.3779 = 8950532 0 7
CAF_RGF.FLAT_FIL.TX.CAF_RGF_FLAT_FLT_TX_COEFF_QI_VEC_4.reserved.3780 = 8950532 8 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_0 = 8950536 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_1 = 8950540 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_2 = 8950544 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_3 = 8950548 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_4 = 8950552 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_0 = 8950556 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_1 = 8950560 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_2 = 8950564 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_3 = 8950568 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_4 = 8950572 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_0 = 8950576 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_1 = 8950580 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_2 = 8950584 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_3 = 8950588 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_4 = 8950592 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_0 = 8950596 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_1 = 8950600 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_2 = 8950604 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_3 = 8950608 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_4 = 8950612 0 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_0.rx_flt_coeff_ii_0.3781 = 8950536 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_0.rx_flt_coeff_ii_1.3782 = 8950536 8 15
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_0.rx_flt_coeff_ii_2.3783 = 8950536 16 23
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_0.rx_flt_coeff_ii_3.3784 = 8950536 24 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_1.rx_flt_coeff_ii_4.3785 = 8950540 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_1.rx_flt_coeff_ii_5.3786 = 8950540 8 15
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_1.rx_flt_coeff_ii_6.3787 = 8950540 16 23
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_1.rx_flt_coeff_ii_7.3788 = 8950540 24 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_2.rx_flt_coeff_ii_8.3789 = 8950544 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_2.rx_flt_coeff_ii_9.3790 = 8950544 8 15
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_2.rx_flt_coeff_ii_10.3791 = 8950544 16 23
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_2.rx_flt_coeff_ii_11.3792 = 8950544 24 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_3.rx_flt_coeff_ii_12.3793 = 8950548 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_3.rx_flt_coeff_ii_13.3794 = 8950548 8 15
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_3.rx_flt_coeff_ii_14.3795 = 8950548 16 23
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_3.rx_flt_coeff_ii_15.3796 = 8950548 24 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_4.rx_flt_coeff_ii_16.3797 = 8950552 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_II_VEC_4.reserved.3798 = 8950552 8 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_0.rx_flt_coeff_iq_0.3799 = 8950556 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_0.rx_flt_coeff_iq_1.3800 = 8950556 8 15
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_0.rx_flt_coeff_iq_2.3801 = 8950556 16 23
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_0.rx_flt_coeff_iq_3.3802 = 8950556 24 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_1.rx_flt_coeff_iq_4.3803 = 8950560 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_1.rx_flt_coeff_iq_5.3804 = 8950560 8 15
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_1.rx_flt_coeff_iq_6.3805 = 8950560 16 23
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_1.rx_flt_coeff_iq_7.3806 = 8950560 24 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_2.rx_flt_coeff_iq_8.3807 = 8950564 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_2.rx_flt_coeff_iq_9.3808 = 8950564 8 15
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_2.rx_flt_coeff_iq_10.3809 = 8950564 16 23
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_2.rx_flt_coeff_iq_11.3810 = 8950564 24 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_3.rx_flt_coeff_iq_12.3811 = 8950568 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_3.rx_flt_coeff_iq_13.3812 = 8950568 8 15
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_3.rx_flt_coeff_iq_14.3813 = 8950568 16 23
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_3.rx_flt_coeff_iq_15.3814 = 8950568 24 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_4.rx_flt_coeff_iq_16.3815 = 8950572 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_IQ_VEC_4.reserved.3816 = 8950572 8 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_0.rx_flt_coeff_qq_0.3817 = 8950576 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_0.rx_flt_coeff_qq_1.3818 = 8950576 8 15
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_0.rx_flt_coeff_qq_2.3819 = 8950576 16 23
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_0.rx_flt_coeff_qq_3.3820 = 8950576 24 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_1.rx_flt_coeff_qq_4.3821 = 8950580 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_1.rx_flt_coeff_qq_5.3822 = 8950580 8 15
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_1.rx_flt_coeff_qq_6.3823 = 8950580 16 23
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_1.rx_flt_coeff_qq_7.3824 = 8950580 24 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_2.rx_flt_coeff_qq_8.3825 = 8950584 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_2.rx_flt_coeff_qq_9.3826 = 8950584 8 15
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_2.rx_flt_coeff_qq_10.3827 = 8950584 16 23
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_2.rx_flt_coeff_qq_11.3828 = 8950584 24 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_3.rx_flt_coeff_qq_12.3829 = 8950588 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_3.rx_flt_coeff_qq_13.3830 = 8950588 8 15
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_3.rx_flt_coeff_qq_14.3831 = 8950588 16 23
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_3.rx_flt_coeff_qq_15.3832 = 8950588 24 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_4.rx_flt_coeff_qq_16.3833 = 8950592 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QQ_VEC_4.reserved.3834 = 8950592 8 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_0.rx_flt_coeff_qi_0.3835 = 8950596 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_0.rx_flt_coeff_qi_1.3836 = 8950596 8 15
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_0.rx_flt_coeff_qi_2.3837 = 8950596 16 23
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_0.rx_flt_coeff_qi_3.3838 = 8950596 24 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_1.rx_flt_coeff_qi_4.3839 = 8950600 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_1.rx_flt_coeff_qi_5.3840 = 8950600 8 15
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_1.rx_flt_coeff_qi_6.3841 = 8950600 16 23
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_1.rx_flt_coeff_qi_7.3842 = 8950600 24 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_2.rx_flt_coeff_qi_8.3843 = 8950604 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_2.rx_flt_coeff_qi_9.3844 = 8950604 8 15
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_2.rx_flt_coeff_qi_10.3845 = 8950604 16 23
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_2.rx_flt_coeff_qi_11.3846 = 8950604 24 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_3.rx_flt_coeff_qi_12.3847 = 8950608 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_3.rx_flt_coeff_qi_13.3848 = 8950608 8 15
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_3.rx_flt_coeff_qi_14.3849 = 8950608 16 23
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_3.rx_flt_coeff_qi_15.3850 = 8950608 24 31
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_4.rx_flt_coeff_qi_16.3851 = 8950612 0 7
CAF_RGF.FLAT_FIL.RX.CAF_RGF_FLAT_FLT_RX_COEFF_QI_VEC_4.reserved.3852 = 8950612 8 31
CAF_RGF.FLAT_FIL.CONTROL.CAF_CAF_RGF_FLAT_FIL_CONTROL_0 = 8950616 0 31
CAF_RGF.FLAT_FIL.CONTROL.CAF_CAF_RGF_FLAT_FIL_CONTROL_1 = 8950620 0 31
CAF_RGF.FLAT_FIL.CONTROL.CAF_CAF_RGF_FLAT_FIL_CONTROL_2 = 8950624 0 31
CAF_RGF.FLAT_FIL.CONTROL.CAF_CAF_RGF_FLAT_FIL_CONTROL_0.tx_flt_bypass.3853 = 8950616 0 0
CAF_RGF.FLAT_FIL.CONTROL.CAF_CAF_RGF_FLAT_FIL_CONTROL_0.rx_flt_bypass.3854 = 8950616 1 1
CAF_RGF.FLAT_FIL.CONTROL.CAF_CAF_RGF_FLAT_FIL_CONTROL_0.reserved.3855 = 8950616 2 31
CAF_RGF.FLAT_FIL.CONTROL.CAF_CAF_RGF_FLAT_FIL_CONTROL_1.flat_fil_rx_cg_off_th.3856 = 8950620 0 7
CAF_RGF.FLAT_FIL.CONTROL.CAF_CAF_RGF_FLAT_FIL_CONTROL_1.flat_fil_rx_cg_on_th.3857 = 8950620 8 15
CAF_RGF.FLAT_FIL.CONTROL.CAF_CAF_RGF_FLAT_FIL_CONTROL_1.flat_fil_rx_sw_th.3858 = 8950620 16 23
CAF_RGF.FLAT_FIL.CONTROL.CAF_CAF_RGF_FLAT_FIL_CONTROL_1.flat_fil_tx_cg_off_th.3859 = 8950620 24 31
CAF_RGF.FLAT_FIL.CONTROL.CAF_CAF_RGF_FLAT_FIL_CONTROL_2.flat_fil_tx_cg_on_th.3860 = 8950624 0 7
CAF_RGF.FLAT_FIL.CONTROL.CAF_CAF_RGF_FLAT_FIL_CONTROL_2.flat_fil_tx_sw_th.3861 = 8950624 8 15
CAF_RGF.FLAT_FIL.CONTROL.CAF_CAF_RGF_FLAT_FIL_CONTROL_2.reserved.3862 = 8950624 16 31
CAF_RGF.S_SENSOR_CONTROL.SNS_BANDGAP_CONFIG = 8950628 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_0 = 8950632 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_1 = 8950636 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_2 = 8950640 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_3 = 8950644 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_4 = 8950648 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_5 = 8950652 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_6 = 8950656 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_7 = 8950660 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_SHIFT = 8950664 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_TB_CONFIG = 8950668 0 31
CAF_RGF.S_SENSOR_CONTROL.SNC_FEEDBACK = 8950672 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_BANDGAP_CONFIG.sns_en_bg = 8950628 0 0
CAF_RGF.S_SENSOR_CONTROL.SNS_BANDGAP_CONFIG.sns_en_therm = 8950628 1 1
CAF_RGF.S_SENSOR_CONTROL.SNS_BANDGAP_CONFIG.sns_sby = 8950628 2 2
CAF_RGF.S_SENSOR_CONTROL.SNS_BANDGAP_CONFIG.reserved.3863 = 8950628 3 3
CAF_RGF.S_SENSOR_CONTROL.SNS_BANDGAP_CONFIG.sns_src_control = 8950628 4 4
CAF_RGF.S_SENSOR_CONTROL.SNS_BANDGAP_CONFIG.reserved.3864 = 8950628 5 7
CAF_RGF.S_SENSOR_CONTROL.SNS_BANDGAP_CONFIG.sns_cal_bgptrim = 8950628 8 13
CAF_RGF.S_SENSOR_CONTROL.SNS_BANDGAP_CONFIG.reserved.3865 = 8950628 14 15
CAF_RGF.S_SENSOR_CONTROL.SNS_BANDGAP_CONFIG.sns_cal_bgctrim = 8950628 16 21
CAF_RGF.S_SENSOR_CONTROL.SNS_BANDGAP_CONFIG.reserved.3866 = 8950628 22 23
CAF_RGF.S_SENSOR_CONTROL.SNS_BANDGAP_CONFIG.sns_cal_thermalptat = 8950628 24 29
CAF_RGF.S_SENSOR_CONTROL.SNS_BANDGAP_CONFIG.reserved.3867 = 8950628 30 31
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_0.sns_cal_therm_0 = 8950632 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_1.sns_cal_therm_1 = 8950636 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_2.sns_cal_therm_2 = 8950640 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_3.sns_cal_therm_3 = 8950644 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_4.sns_cal_therm_4 = 8950648 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_5.sns_cal_therm_5 = 8950652 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_6.sns_cal_therm_6 = 8950656 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_7.sns_cal_therm_7 = 8950660 0 31
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_SHIFT.sns_cal_therm_up = 8950664 0 2
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_SHIFT.sns_cal_therm_down = 8950664 3 5
CAF_RGF.S_SENSOR_CONTROL.SNS_THERM_SHIFT.reserved.3868 = 8950664 6 31
CAF_RGF.S_SENSOR_CONTROL.SNS_TB_CONFIG.sns_cal_set = 8950668 0 15
CAF_RGF.S_SENSOR_CONTROL.SNS_TB_CONFIG.sns_ctrl_tbsel = 8950668 16 31
CAF_RGF.S_SENSOR_CONTROL.SNC_FEEDBACK.abif_sns_dig_vcompout = 8950672 0 0
CAF_RGF.S_SENSOR_CONTROL.SNC_FEEDBACK.reserved.3869 = 8950672 1 7
CAF_RGF.S_SENSOR_CONTROL.SNC_FEEDBACK.abif_sns_dig_cal_fdbk = 8950672 8 23
CAF_RGF.S_SENSOR_CONTROL.SNC_FEEDBACK.reserved.3870 = 8950672 24 31
CAF_RGF.S_RFC_CONTROL.RFCD_RESET_N = 8950676 0 31
CAF_RGF.S_RFC_CONTROL.TXRX_SFD_MODE = 8950680 0 31
CAF_RGF.S_RFC_CONTROL.TX_SFD_WORD = 8950684 0 31
CAF_RGF.S_RFC_CONTROL.RX_SFD_WORD = 8950688 0 31
CAF_RGF.S_RFC_CONTROL.RFCA_CLK_DYNAMIC_MODE = 8950692 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_ODD_0_SFD_OK = 8950696 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_EVEN_0_SFD_OK = 8950700 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_ODD_90_SFD_OK = 8950704 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_EVEN_90_SFD_OK = 8950708 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_ODD_180_SFD_OK = 8950712 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_EVEN_180_SFD_OK = 8950716 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_ODD_270_SFD_OK = 8950720 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_EVEN_270_SFD_OK = 8950724 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_ODD_0_CRC_OK = 8950728 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_EVEN_0_CRC_OK = 8950732 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_ODD_90_CRC_OK = 8950736 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_EVEN_90_CRC_OK = 8950740 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_ODD_180_CRC_OK = 8950744 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_EVEN_180_CRC_OK = 8950748 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_ODD_270_CRC_OK = 8950752 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_EVEN_270_CRC_OK = 8950756 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_RX_SFD_OK = 8950760 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_RX_CRC_OK = 8950764 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_RX_CRC_ERR = 8950768 0 31
CAF_RGF.S_RFC_CONTROL.RFCD_RESET_N.rfcd_reset_n = 8950676 0 0
CAF_RGF.S_RFC_CONTROL.RFCD_RESET_N.reserved.3871 = 8950676 1 31
CAF_RGF.S_RFC_CONTROL.TXRX_SFD_MODE.tx_sfd_mode = 8950680 0 4
CAF_RGF.S_RFC_CONTROL.TXRX_SFD_MODE.reserved.3872 = 8950680 5 7
CAF_RGF.S_RFC_CONTROL.TXRX_SFD_MODE.rx_sfd_mode = 8950680 8 12
CAF_RGF.S_RFC_CONTROL.TXRX_SFD_MODE.reserved.3873 = 8950680 13 15
CAF_RGF.S_RFC_CONTROL.TXRX_SFD_MODE.rfc_mdm_vld_mask = 8950680 16 23
CAF_RGF.S_RFC_CONTROL.TXRX_SFD_MODE.reserved.3874 = 8950680 24 31
CAF_RGF.S_RFC_CONTROL.TX_SFD_WORD.tx_sfd_word = 8950684 0 31
CAF_RGF.S_RFC_CONTROL.RX_SFD_WORD.rx_sfd_word = 8950688 0 31
CAF_RGF.S_RFC_CONTROL.RFCA_CLK_DYNAMIC_MODE.rfca_clk_dynamic_mode = 8950692 0 0
CAF_RGF.S_RFC_CONTROL.RFCA_CLK_DYNAMIC_MODE.rfca_tx_pwdn_at_idle = 8950692 1 1
CAF_RGF.S_RFC_CONTROL.RFCA_CLK_DYNAMIC_MODE.reserved.3875 = 8950692 2 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_ODD_0_SFD_OK.mdm_stt_man_odd_0_sfd_ok = 8950696 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_EVEN_0_SFD_OK.mdm_stt_man_even_0_sfd_ok = 8950700 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_ODD_90_SFD_OK.mdm_stt_man_odd_90_sfd_ok = 8950704 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_EVEN_90_SFD_OK.mdm_stt_man_even_90_sfd_ok = 8950708 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_ODD_180_SFD_OK.mdm_stt_man_odd_180_sfd_ok = 8950712 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_EVEN_180_SFD_OK.mdm_stt_man_even_180_sfd_ok = 8950716 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_ODD_270_SFD_OK.mdm_stt_man_odd_270_sfd_ok = 8950720 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_EVEN_270_SFD_OK.mdm_stt_man_even_270_sfd_ok = 8950724 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_ODD_0_CRC_OK.mdm_stt_man_odd_0_crc_ok = 8950728 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_EVEN_0_CRC_OK.mdm_stt_man_even_0_crc_ok = 8950732 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_ODD_90_CRC_OK.mdm_stt_man_odd_90_crc_ok = 8950736 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_EVEN_90_CRC_OK.mdm_stt_man_even_90_crc_ok = 8950740 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_ODD_180_CRC_OK.mdm_stt_man_odd_180_crc_ok = 8950744 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_EVEN_180_CRC_OK.mdm_stt_man_even_180_crc_ok = 8950748 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_ODD_270_CRC_OK.mdm_stt_man_odd_270_crc_ok = 8950752 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_EVEN_270_CRC_OK.mdm_stt_man_even_270_crc_ok = 8950756 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_RX_SFD_OK.mdm_stt_rx_sfd_ok = 8950760 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_RX_CRC_OK.mdm_stt_rx_crc_ok = 8950764 0 31
CAF_RGF.S_RFC_CONTROL.MDM_STAT_RX_CRC_ERR.mdm_stt_rx_crc_err = 8950768 0 31
CAF_RGF.S_PLL5_CONTROL.PLL5_CONTROL = 8950772 0 31
CAF_RGF.S_PLL5_CONTROL.PLL5_CONFIG_INT = 8950776 0 31
CAF_RGF.S_PLL5_CONTROL.PLL5_CONFIG_FRACT = 8950780 0 31
CAF_RGF.S_PLL5_CONTROL.PLL5_CAL_CONFIG = 8950784 0 31
CAF_RGF.S_PLL5_CONTROL.PLL5_PROG_CONFIG = 8950788 0 31
CAF_RGF.S_PLL5_CONTROL.PLL5_PROG_OVERRIDE = 8950792 0 31
CAF_RGF.S_PLL5_CONTROL.PLL5_MONITORSIGS = 8950796 0 31
CAF_RGF.S_PLL5_CONTROL.PLL5_TEST_CONFIG = 8950800 0 31
CAF_RGF.S_PLL5_CONTROL.PLL5_DIG_INDICATORS_RO = 8950804 0 31
CAF_RGF.S_PLL5_CONTROL.PLL5_ANA_INDICATORS_RO = 8950808 0 31
CAF_RGF.S_PLL5_CONTROL.PLL5_CONTROL.pll5_pllen = 8950772 0 0
CAF_RGF.S_PLL5_CONTROL.PLL5_CONTROL.pll5_vcoeni = 8950772 1 1
CAF_RGF.S_PLL5_CONTROL.PLL5_CONTROL.pll5_dsmpd = 8950772 2 2
CAF_RGF.S_PLL5_CONTROL.PLL5_CONTROL.pll5_fout16pd = 8950772 3 3
CAF_RGF.S_PLL5_CONTROL.PLL5_CONTROL.pll5_cal_reset = 8950772 4 4
CAF_RGF.S_PLL5_CONTROL.PLL5_CONTROL.pll5_cal_enable = 8950772 5 5
CAF_RGF.S_PLL5_CONTROL.PLL5_CONTROL.pll5_cal_alarm_enable = 8950772 6 6
CAF_RGF.S_PLL5_CONTROL.PLL5_CONTROL.reserved.3876 = 8950772 7 31
CAF_RGF.S_PLL5_CONTROL.PLL5_CONFIG_INT.pll5_div_val_int = 8950776 0 9
CAF_RGF.S_PLL5_CONTROL.PLL5_CONFIG_INT.reserved.3877 = 8950776 10 31
CAF_RGF.S_PLL5_CONTROL.PLL5_CONFIG_FRACT.pll5_div_val_fract = 8950780 0 23
CAF_RGF.S_PLL5_CONTROL.PLL5_CONFIG_FRACT.reserved.3878 = 8950780 24 31
CAF_RGF.S_PLL5_CONTROL.PLL5_CAL_CONFIG.pll5_vpk_min = 8950784 0 2
CAF_RGF.S_PLL5_CONTROL.PLL5_CAL_CONFIG.reserved.3879 = 8950784 3 3
CAF_RGF.S_PLL5_CONTROL.PLL5_CAL_CONFIG.pll5_vpk_max = 8950784 4 6
CAF_RGF.S_PLL5_CONTROL.PLL5_CAL_CONFIG.reserved.3880 = 8950784 7 7
CAF_RGF.S_PLL5_CONTROL.PLL5_CAL_CONFIG.pll5_vctrl_min = 8950784 8 10
CAF_RGF.S_PLL5_CONTROL.PLL5_CAL_CONFIG.reserved.3881 = 8950784 11 11
CAF_RGF.S_PLL5_CONTROL.PLL5_CAL_CONFIG.pll5_vctrl_max = 8950784 12 14
CAF_RGF.S_PLL5_CONTROL.PLL5_CAL_CONFIG.reserved.3882 = 8950784 15 15
CAF_RGF.S_PLL5_CONTROL.PLL5_CAL_CONFIG.pll5_target_amp = 8950784 16 18
CAF_RGF.S_PLL5_CONTROL.PLL5_CAL_CONFIG.reserved.3883 = 8950784 19 31
CAF_RGF.S_PLL5_CONTROL.PLL5_PROG_CONFIG.pll5_refdiv = 8950788 0 1
CAF_RGF.S_PLL5_CONTROL.PLL5_PROG_CONFIG.reserved.3884 = 8950788 2 3
CAF_RGF.S_PLL5_CONTROL.PLL5_PROG_CONFIG.pll5_selvdd = 8950788 4 4
CAF_RGF.S_PLL5_CONTROL.PLL5_PROG_CONFIG.reserved.3885 = 8950788 5 31
CAF_RGF.S_PLL5_CONTROL.PLL5_PROG_OVERRIDE.pll5_acal_def = 8950792 0 3
CAF_RGF.S_PLL5_CONTROL.PLL5_PROG_OVERRIDE.reserved.3886 = 8950792 4 6
CAF_RGF.S_PLL5_CONTROL.PLL5_PROG_OVERRIDE.pll5_acal_override = 8950792 7 7
CAF_RGF.S_PLL5_CONTROL.PLL5_PROG_OVERRIDE.pll5_fcal_def = 8950792 8 13
CAF_RGF.S_PLL5_CONTROL.PLL5_PROG_OVERRIDE.reserved.3887 = 8950792 14 14
CAF_RGF.S_PLL5_CONTROL.PLL5_PROG_OVERRIDE.pll5_fcal_override = 8950792 15 15
CAF_RGF.S_PLL5_CONTROL.PLL5_PROG_OVERRIDE.pll5_qpiprog_def = 8950792 16 19
CAF_RGF.S_PLL5_CONTROL.PLL5_PROG_OVERRIDE.reserved.3888 = 8950792 20 22
CAF_RGF.S_PLL5_CONTROL.PLL5_PROG_OVERRIDE.pll5_qpiprog_override = 8950792 23 23
CAF_RGF.S_PLL5_CONTROL.PLL5_PROG_OVERRIDE.pll5_cal_active_def = 8950792 24 24
CAF_RGF.S_PLL5_CONTROL.PLL5_PROG_OVERRIDE.pll5_cal_active_override = 8950792 25 25
CAF_RGF.S_PLL5_CONTROL.PLL5_PROG_OVERRIDE.reserved.3889 = 8950792 26 31
CAF_RGF.S_PLL5_CONTROL.PLL5_MONITORSIGS.pll5_monitorsigs = 8950796 0 15
CAF_RGF.S_PLL5_CONTROL.PLL5_MONITORSIGS.reserved.3890 = 8950796 16 31
CAF_RGF.S_PLL5_CONTROL.PLL5_TEST_CONFIG.pll5_dtesten = 8950800 0 0
CAF_RGF.S_PLL5_CONTROL.PLL5_TEST_CONFIG.reserved.3891 = 8950800 1 3
CAF_RGF.S_PLL5_CONTROL.PLL5_TEST_CONFIG.pll5_dtestsel = 8950800 4 6
CAF_RGF.S_PLL5_CONTROL.PLL5_TEST_CONFIG.reserved.3892 = 8950800 7 7
CAF_RGF.S_PLL5_CONTROL.PLL5_TEST_CONFIG.pll5_dtestin = 8950800 8 8
CAF_RGF.S_PLL5_CONTROL.PLL5_TEST_CONFIG.reserved.3893 = 8950800 9 11
CAF_RGF.S_PLL5_CONTROL.PLL5_TEST_CONFIG.pll5_atesten = 8950800 12 12
CAF_RGF.S_PLL5_CONTROL.PLL5_TEST_CONFIG.reserved.3894 = 8950800 13 15
CAF_RGF.S_PLL5_CONTROL.PLL5_TEST_CONFIG.pll5_atestsel = 8950800 16 19
CAF_RGF.S_PLL5_CONTROL.PLL5_TEST_CONFIG.reserved.3895 = 8950800 20 31
CAF_RGF.S_PLL5_CONTROL.PLL5_DIG_INDICATORS_RO.caf_pll5_fbdiv = 8950804 0 9
CAF_RGF.S_PLL5_CONTROL.PLL5_DIG_INDICATORS_RO.reserved.3896 = 8950804 10 11
CAF_RGF.S_PLL5_CONTROL.PLL5_DIG_INDICATORS_RO.caf_pll5_vcoiprog = 8950804 12 15
CAF_RGF.S_PLL5_CONTROL.PLL5_DIG_INDICATORS_RO.caf_pll5_vcocali = 8950804 16 21
CAF_RGF.S_PLL5_CONTROL.PLL5_DIG_INDICATORS_RO.reserved.3897 = 8950804 22 23
CAF_RGF.S_PLL5_CONTROL.PLL5_DIG_INDICATORS_RO.caf_pll5_qpiprog = 8950804 24 27
CAF_RGF.S_PLL5_CONTROL.PLL5_DIG_INDICATORS_RO.caf_pll5_lfcalibrate = 8950804 28 28
CAF_RGF.S_PLL5_CONTROL.PLL5_DIG_INDICATORS_RO.caf_pll5_dsmpd = 8950804 29 29
CAF_RGF.S_PLL5_CONTROL.PLL5_DIG_INDICATORS_RO.caf_pll5_cal_alarm_enable = 8950804 30 30
CAF_RGF.S_PLL5_CONTROL.PLL5_DIG_INDICATORS_RO.cafp5_cal_alarm = 8950804 31 31
CAF_RGF.S_PLL5_CONTROL.PLL5_ANA_INDICATORS_RO.abif_pll5_vcoadcoutt = 8950808 0 6
CAF_RGF.S_PLL5_CONTROL.PLL5_ANA_INDICATORS_RO.reserved.3898 = 8950808 7 7
CAF_RGF.S_PLL5_CONTROL.PLL5_ANA_INDICATORS_RO.abif_pll5_lfadcoutt = 8950808 8 15
CAF_RGF.S_PLL5_CONTROL.PLL5_ANA_INDICATORS_RO.abif_pll5_dtestout = 8950808 16 16
CAF_RGF.S_PLL5_CONTROL.PLL5_ANA_INDICATORS_RO.reserved.3899 = 8950808 17 31
CAF_RGF.S_FS8_CONTROL.FS8_CONTROL = 8950812 0 31
CAF_RGF.S_FS8_CONTROL.FS8_CH1_CONFIG_INT = 8950816 0 31
CAF_RGF.S_FS8_CONTROL.FS8_CH1_CONFIG_FRACT = 8950820 0 31
CAF_RGF.S_FS8_CONTROL.FS8_CH2_CONFIG_INT = 8950824 0 31
CAF_RGF.S_FS8_CONTROL.FS8_CH2_CONFIG_FRACT = 8950828 0 31
CAF_RGF.S_FS8_CONTROL.FS8_CH3_CONFIG_INT = 8950832 0 31
CAF_RGF.S_FS8_CONTROL.FS8_CH3_CONFIG_FRACT = 8950836 0 31
CAF_RGF.S_FS8_CONTROL.FS8_CH4_CONFIG_INT = 8950840 0 31
CAF_RGF.S_FS8_CONTROL.FS8_CH4_CONFIG_FRACT = 8950844 0 31
CAF_RGF.S_FS8_CONTROL.FS8_CAL_CONFIG = 8950848 0 31
CAF_RGF.S_FS8_CONTROL.FS8_PROG_CONFIG = 8950852 0 31
CAF_RGF.S_FS8_CONTROL.FS8_CH1_OVERRIDE_VALUES = 8950856 0 31
CAF_RGF.S_FS8_CONTROL.FS8_CH2_OVERRIDE_VALUES = 8950860 0 31
CAF_RGF.S_FS8_CONTROL.FS8_CH3_OVERRIDE_VALUES = 8950864 0 31
CAF_RGF.S_FS8_CONTROL.FS8_CH4_OVERRIDE_VALUES = 8950868 0 31
CAF_RGF.S_FS8_CONTROL.FS8_PROG_OVERRIDE = 8950872 0 31
CAF_RGF.S_FS8_CONTROL.FS8_MONITORSIGS = 8950876 0 31
CAF_RGF.S_FS8_CONTROL.FS8_TEST_CONFIG = 8950880 0 31
CAF_RGF.S_FS8_CONTROL.FS8_DIG_INDICATORS_RO = 8950884 0 31
CAF_RGF.S_FS8_CONTROL.FS8_ANA_INDICATORS_RO = 8950888 0 31
CAF_RGF.S_FS8_CONTROL.FS8_CONTROL.fs8_pllen = 8950812 0 0
CAF_RGF.S_FS8_CONTROL.FS8_CONTROL.fs8_vcoeni = 8950812 1 1
CAF_RGF.S_FS8_CONTROL.FS8_CONTROL.fs8_dsmpd = 8950812 2 2
CAF_RGF.S_FS8_CONTROL.FS8_CONTROL.fs8_fout8pd = 8950812 3 3
CAF_RGF.S_FS8_CONTROL.FS8_CONTROL.fs8_cal_reset = 8950812 4 4
CAF_RGF.S_FS8_CONTROL.FS8_CONTROL.fs8_cal_enable = 8950812 5 5
CAF_RGF.S_FS8_CONTROL.FS8_CONTROL.fs8_cal_alarm_enable = 8950812 6 6
CAF_RGF.S_FS8_CONTROL.FS8_CONTROL.reserved.3900 = 8950812 7 15
CAF_RGF.S_FS8_CONTROL.FS8_CONTROL.fs8_channel_num = 8950812 16 19
CAF_RGF.S_FS8_CONTROL.FS8_CONTROL.reserved.3901 = 8950812 20 31
CAF_RGF.S_FS8_CONTROL.FS8_CH1_CONFIG_INT.fs8_div_val_int_ch1 = 8950816 0 9
CAF_RGF.S_FS8_CONTROL.FS8_CH1_CONFIG_INT.reserved.3902 = 8950816 10 31
CAF_RGF.S_FS8_CONTROL.FS8_CH1_CONFIG_FRACT.fs8_div_val_fract_ch1 = 8950820 0 23
CAF_RGF.S_FS8_CONTROL.FS8_CH1_CONFIG_FRACT.reserved.3903 = 8950820 24 31
CAF_RGF.S_FS8_CONTROL.FS8_CH2_CONFIG_INT.fs8_div_val_int_ch2 = 8950824 0 9
CAF_RGF.S_FS8_CONTROL.FS8_CH2_CONFIG_INT.reserved.3904 = 8950824 10 31
CAF_RGF.S_FS8_CONTROL.FS8_CH2_CONFIG_FRACT.fs8_div_val_fract_ch2 = 8950828 0 23
CAF_RGF.S_FS8_CONTROL.FS8_CH2_CONFIG_FRACT.reserved.3905 = 8950828 24 31
CAF_RGF.S_FS8_CONTROL.FS8_CH3_CONFIG_INT.fs8_div_val_int_ch3 = 8950832 0 9
CAF_RGF.S_FS8_CONTROL.FS8_CH3_CONFIG_INT.reserved.3906 = 8950832 10 31
CAF_RGF.S_FS8_CONTROL.FS8_CH3_CONFIG_FRACT.fs8_div_val_fract_ch3 = 8950836 0 23
CAF_RGF.S_FS8_CONTROL.FS8_CH3_CONFIG_FRACT.reserved.3907 = 8950836 24 31
CAF_RGF.S_FS8_CONTROL.FS8_CH4_CONFIG_INT.fs8_div_val_int_ch4 = 8950840 0 9
CAF_RGF.S_FS8_CONTROL.FS8_CH4_CONFIG_INT.reserved.3908 = 8950840 10 31
CAF_RGF.S_FS8_CONTROL.FS8_CH4_CONFIG_FRACT.fs8_div_val_fract_ch4 = 8950844 0 23
CAF_RGF.S_FS8_CONTROL.FS8_CH4_CONFIG_FRACT.reserved.3909 = 8950844 24 31
CAF_RGF.S_FS8_CONTROL.FS8_CAL_CONFIG.fs8_vpk_min = 8950848 0 2
CAF_RGF.S_FS8_CONTROL.FS8_CAL_CONFIG.reserved.3910 = 8950848 3 3
CAF_RGF.S_FS8_CONTROL.FS8_CAL_CONFIG.fs8_vpk_max = 8950848 4 6
CAF_RGF.S_FS8_CONTROL.FS8_CAL_CONFIG.reserved.3911 = 8950848 7 7
CAF_RGF.S_FS8_CONTROL.FS8_CAL_CONFIG.fs8_vctrl_min = 8950848 8 10
CAF_RGF.S_FS8_CONTROL.FS8_CAL_CONFIG.reserved.3912 = 8950848 11 11
CAF_RGF.S_FS8_CONTROL.FS8_CAL_CONFIG.fs8_vctrl_max = 8950848 12 14
CAF_RGF.S_FS8_CONTROL.FS8_CAL_CONFIG.reserved.3913 = 8950848 15 15
CAF_RGF.S_FS8_CONTROL.FS8_CAL_CONFIG.fs8_target_amp = 8950848 16 18
CAF_RGF.S_FS8_CONTROL.FS8_CAL_CONFIG.reserved.3914 = 8950848 19 31
CAF_RGF.S_FS8_CONTROL.FS8_PROG_CONFIG.fs8_refdiv = 8950852 0 1
CAF_RGF.S_FS8_CONTROL.FS8_PROG_CONFIG.reserved.3915 = 8950852 2 3
CAF_RGF.S_FS8_CONTROL.FS8_PROG_CONFIG.fs8_selvdd = 8950852 4 4
CAF_RGF.S_FS8_CONTROL.FS8_PROG_CONFIG.reserved.3916 = 8950852 5 31
CAF_RGF.S_FS8_CONTROL.FS8_CH1_OVERRIDE_VALUES.fs8_acal_ch1 = 8950856 0 3
CAF_RGF.S_FS8_CONTROL.FS8_CH1_OVERRIDE_VALUES.reserved.3917 = 8950856 4 7
CAF_RGF.S_FS8_CONTROL.FS8_CH1_OVERRIDE_VALUES.fs8_fcal_ch1 = 8950856 8 13
CAF_RGF.S_FS8_CONTROL.FS8_CH1_OVERRIDE_VALUES.reserved.3918 = 8950856 14 15
CAF_RGF.S_FS8_CONTROL.FS8_CH1_OVERRIDE_VALUES.fs8_qpiprog_ch1 = 8950856 16 19
CAF_RGF.S_FS8_CONTROL.FS8_CH1_OVERRIDE_VALUES.reserved.3919 = 8950856 20 31
CAF_RGF.S_FS8_CONTROL.FS8_CH2_OVERRIDE_VALUES.fs8_acal_ch2 = 8950860 0 3
CAF_RGF.S_FS8_CONTROL.FS8_CH2_OVERRIDE_VALUES.reserved.3920 = 8950860 4 7
CAF_RGF.S_FS8_CONTROL.FS8_CH2_OVERRIDE_VALUES.fs8_fcal_ch2 = 8950860 8 13
CAF_RGF.S_FS8_CONTROL.FS8_CH2_OVERRIDE_VALUES.reserved.3921 = 8950860 14 15
CAF_RGF.S_FS8_CONTROL.FS8_CH2_OVERRIDE_VALUES.fs8_qpiprog_ch2 = 8950860 16 19
CAF_RGF.S_FS8_CONTROL.FS8_CH2_OVERRIDE_VALUES.reserved.3922 = 8950860 20 31
CAF_RGF.S_FS8_CONTROL.FS8_CH3_OVERRIDE_VALUES.fs8_acal_ch3 = 8950864 0 3
CAF_RGF.S_FS8_CONTROL.FS8_CH3_OVERRIDE_VALUES.reserved.3923 = 8950864 4 7
CAF_RGF.S_FS8_CONTROL.FS8_CH3_OVERRIDE_VALUES.fs8_fcal_ch3 = 8950864 8 13
CAF_RGF.S_FS8_CONTROL.FS8_CH3_OVERRIDE_VALUES.reserved.3924 = 8950864 14 15
CAF_RGF.S_FS8_CONTROL.FS8_CH3_OVERRIDE_VALUES.fs8_qpiprog_ch3 = 8950864 16 19
CAF_RGF.S_FS8_CONTROL.FS8_CH3_OVERRIDE_VALUES.reserved.3925 = 8950864 20 31
CAF_RGF.S_FS8_CONTROL.FS8_CH4_OVERRIDE_VALUES.fs8_acal_ch4 = 8950868 0 3
CAF_RGF.S_FS8_CONTROL.FS8_CH4_OVERRIDE_VALUES.reserved.3926 = 8950868 4 7
CAF_RGF.S_FS8_CONTROL.FS8_CH4_OVERRIDE_VALUES.fs8_fcal_ch4 = 8950868 8 13
CAF_RGF.S_FS8_CONTROL.FS8_CH4_OVERRIDE_VALUES.reserved.3927 = 8950868 14 15
CAF_RGF.S_FS8_CONTROL.FS8_CH4_OVERRIDE_VALUES.fs8_qpiprog_ch4 = 8950868 16 19
CAF_RGF.S_FS8_CONTROL.FS8_CH4_OVERRIDE_VALUES.reserved.3928 = 8950868 20 31
CAF_RGF.S_FS8_CONTROL.FS8_PROG_OVERRIDE.fs8_acal_override = 8950872 0 0
CAF_RGF.S_FS8_CONTROL.FS8_PROG_OVERRIDE.reserved.3929 = 8950872 1 3
CAF_RGF.S_FS8_CONTROL.FS8_PROG_OVERRIDE.fs8_fcal_override = 8950872 4 4
CAF_RGF.S_FS8_CONTROL.FS8_PROG_OVERRIDE.reserved.3930 = 8950872 5 7
CAF_RGF.S_FS8_CONTROL.FS8_PROG_OVERRIDE.fs8_qpiprog_override = 8950872 8 8
CAF_RGF.S_FS8_CONTROL.FS8_PROG_OVERRIDE.reserved.3931 = 8950872 9 11
CAF_RGF.S_FS8_CONTROL.FS8_PROG_OVERRIDE.fs8_cal_active_def = 8950872 12 12
CAF_RGF.S_FS8_CONTROL.FS8_PROG_OVERRIDE.fs8_cal_active_override = 8950872 13 13
CAF_RGF.S_FS8_CONTROL.FS8_PROG_OVERRIDE.reserved.3932 = 8950872 14 31
CAF_RGF.S_FS8_CONTROL.FS8_MONITORSIGS.fs8_monitorsigs = 8950876 0 15
CAF_RGF.S_FS8_CONTROL.FS8_MONITORSIGS.reserved.3933 = 8950876 16 31
CAF_RGF.S_FS8_CONTROL.FS8_TEST_CONFIG.fs8_dtesten = 8950880 0 0
CAF_RGF.S_FS8_CONTROL.FS8_TEST_CONFIG.reserved.3934 = 8950880 1 3
CAF_RGF.S_FS8_CONTROL.FS8_TEST_CONFIG.fs8_dtestsel = 8950880 4 6
CAF_RGF.S_FS8_CONTROL.FS8_TEST_CONFIG.reserved.3935 = 8950880 7 7
CAF_RGF.S_FS8_CONTROL.FS8_TEST_CONFIG.fs8_dtestin = 8950880 8 8
CAF_RGF.S_FS8_CONTROL.FS8_TEST_CONFIG.reserved.3936 = 8950880 9 11
CAF_RGF.S_FS8_CONTROL.FS8_TEST_CONFIG.fs8_atesten = 8950880 12 12
CAF_RGF.S_FS8_CONTROL.FS8_TEST_CONFIG.reserved.3937 = 8950880 13 15
CAF_RGF.S_FS8_CONTROL.FS8_TEST_CONFIG.fs8_atestsel = 8950880 16 19
CAF_RGF.S_FS8_CONTROL.FS8_TEST_CONFIG.reserved.3938 = 8950880 20 31
CAF_RGF.S_FS8_CONTROL.FS8_DIG_INDICATORS_RO.caf_fs8_fbdiv = 8950884 0 9
CAF_RGF.S_FS8_CONTROL.FS8_DIG_INDICATORS_RO.reserved.3939 = 8950884 10 11
CAF_RGF.S_FS8_CONTROL.FS8_DIG_INDICATORS_RO.caf_fs8_vcoiprog = 8950884 12 15
CAF_RGF.S_FS8_CONTROL.FS8_DIG_INDICATORS_RO.caf_fs8_vcocali = 8950884 16 21
CAF_RGF.S_FS8_CONTROL.FS8_DIG_INDICATORS_RO.reserved.3940 = 8950884 22 23
CAF_RGF.S_FS8_CONTROL.FS8_DIG_INDICATORS_RO.caf_fs8_qpiprog = 8950884 24 27
CAF_RGF.S_FS8_CONTROL.FS8_DIG_INDICATORS_RO.caf_fs8_lfcalibrate = 8950884 28 28
CAF_RGF.S_FS8_CONTROL.FS8_DIG_INDICATORS_RO.caf_fs8_dsmpd = 8950884 29 29
CAF_RGF.S_FS8_CONTROL.FS8_DIG_INDICATORS_RO.caf_fs8_cal_alarm_enable = 8950884 30 30
CAF_RGF.S_FS8_CONTROL.FS8_DIG_INDICATORS_RO.caff8_cal_alarm = 8950884 31 31
CAF_RGF.S_FS8_CONTROL.FS8_ANA_INDICATORS_RO.abif_fs8_vcoadcoutt = 8950888 0 6
CAF_RGF.S_FS8_CONTROL.FS8_ANA_INDICATORS_RO.reserved.3941 = 8950888 7 7
CAF_RGF.S_FS8_CONTROL.FS8_ANA_INDICATORS_RO.abif_fs8_lfadcoutt = 8950888 8 15
CAF_RGF.S_FS8_CONTROL.FS8_ANA_INDICATORS_RO.abif_fs8_dtestout = 8950888 16 16
CAF_RGF.S_FS8_CONTROL.FS8_ANA_INDICATORS_RO.reserved.3942 = 8950888 17 31
CAF_RGF.CAF_ICR.ICC = 8950892 0 31
CAF_RGF.CAF_ICR.ICR = 8950896 0 31
CAF_RGF.CAF_ICR.ICM = 8950900 0 31
CAF_RGF.CAF_ICR.ICS = 8950904 0 31
CAF_RGF.CAF_ICR.IMV = 8950908 0 31
CAF_RGF.CAF_ICR.IMS = 8950912 0 31
CAF_RGF.CAF_ICR.IMC = 8950916 0 31
CAF_RGF.CAF_ICR.ICC.int1_mode = 8950892 0 0
CAF_RGF.CAF_ICR.ICC.int2_mode = 8950892 1 1
CAF_RGF.CAF_ICR.ICC.int3_mode = 8950892 2 2
CAF_RGF.CAF_ICR.ICC.int4_mode = 8950892 3 3
CAF_RGF.CAF_ICR.ICC.int5_mode = 8950892 4 4
CAF_RGF.CAF_ICR.ICC.int6_mode = 8950892 5 5
CAF_RGF.CAF_ICR.ICC.int7_mode = 8950892 6 6
CAF_RGF.CAF_ICR.ICC.int8_mode = 8950892 7 7
CAF_RGF.CAF_ICR.ICC.int9_mode = 8950892 8 8
CAF_RGF.CAF_ICR.ICC.int10_mode = 8950892 9 9
CAF_RGF.CAF_ICR.ICC.reserved.3943 = 8950892 10 31
CAF_RGF.CAF_ICR.ICR.int1 = 8950896 0 0
CAF_RGF.CAF_ICR.ICR.int2 = 8950896 1 1
CAF_RGF.CAF_ICR.ICR.int3 = 8950896 2 2
CAF_RGF.CAF_ICR.ICR.int4 = 8950896 3 3
CAF_RGF.CAF_ICR.ICR.int5 = 8950896 4 4
CAF_RGF.CAF_ICR.ICR.int6 = 8950896 5 5
CAF_RGF.CAF_ICR.ICR.int7 = 8950896 6 6
CAF_RGF.CAF_ICR.ICR.int8 = 8950896 7 7
CAF_RGF.CAF_ICR.ICR.int9 = 8950896 8 8
CAF_RGF.CAF_ICR.ICR.int10 = 8950896 9 9
CAF_RGF.CAF_ICR.ICR.reserved.3944 = 8950896 10 31
CAF_RGF.CAF_ICR.ICM.int1_masked = 8950900 0 0
CAF_RGF.CAF_ICR.ICM.int2_masked = 8950900 1 1
CAF_RGF.CAF_ICR.ICM.int3_masked = 8950900 2 2
CAF_RGF.CAF_ICR.ICM.int4_masked = 8950900 3 3
CAF_RGF.CAF_ICR.ICM.int5_masked = 8950900 4 4
CAF_RGF.CAF_ICR.ICM.int6_masked = 8950900 5 5
CAF_RGF.CAF_ICR.ICM.int7_masked = 8950900 6 6
CAF_RGF.CAF_ICR.ICM.int8_masked = 8950900 7 7
CAF_RGF.CAF_ICR.ICM.int9_masked = 8950900 8 8
CAF_RGF.CAF_ICR.ICM.int10_masked = 8950900 9 9
CAF_RGF.CAF_ICR.ICM.reserved.3945 = 8950900 10 31
CAF_RGF.CAF_ICR.ICS.int_set1 = 8950904 0 0
CAF_RGF.CAF_ICR.ICS.int_set2 = 8950904 1 1
CAF_RGF.CAF_ICR.ICS.int_set3 = 8950904 2 2
CAF_RGF.CAF_ICR.ICS.int_set4 = 8950904 3 3
CAF_RGF.CAF_ICR.ICS.int_set5 = 8950904 4 4
CAF_RGF.CAF_ICR.ICS.int_set6 = 8950904 5 5
CAF_RGF.CAF_ICR.ICS.int_set7 = 8950904 6 6
CAF_RGF.CAF_ICR.ICS.int_set8 = 8950904 7 7
CAF_RGF.CAF_ICR.ICS.int_set9 = 8950904 8 8
CAF_RGF.CAF_ICR.ICS.int_set10 = 8950904 9 9
CAF_RGF.CAF_ICR.ICS.reserved.3946 = 8950904 10 31
CAF_RGF.CAF_ICR.IMV.mask1 = 8950908 0 0
CAF_RGF.CAF_ICR.IMV.mask2 = 8950908 1 1
CAF_RGF.CAF_ICR.IMV.mask3 = 8950908 2 2
CAF_RGF.CAF_ICR.IMV.mask4 = 8950908 3 3
CAF_RGF.CAF_ICR.IMV.mask5 = 8950908 4 4
CAF_RGF.CAF_ICR.IMV.mask6 = 8950908 5 5
CAF_RGF.CAF_ICR.IMV.mask7 = 8950908 6 6
CAF_RGF.CAF_ICR.IMV.mask8 = 8950908 7 7
CAF_RGF.CAF_ICR.IMV.mask9 = 8950908 8 8
CAF_RGF.CAF_ICR.IMV.mask10 = 8950908 9 9
CAF_RGF.CAF_ICR.IMV.reserved.3947 = 8950908 10 31
CAF_RGF.CAF_ICR.IMS.mask_set1 = 8950912 0 0
CAF_RGF.CAF_ICR.IMS.mask_set2 = 8950912 1 1
CAF_RGF.CAF_ICR.IMS.mask_set3 = 8950912 2 2
CAF_RGF.CAF_ICR.IMS.mask_set4 = 8950912 3 3
CAF_RGF.CAF_ICR.IMS.mask_set5 = 8950912 4 4
CAF_RGF.CAF_ICR.IMS.mask_set6 = 8950912 5 5
CAF_RGF.CAF_ICR.IMS.mask_set7 = 8950912 6 6
CAF_RGF.CAF_ICR.IMS.mask_set8 = 8950912 7 7
CAF_RGF.CAF_ICR.IMS.mask_set9 = 8950912 8 8
CAF_RGF.CAF_ICR.IMS.mask_set10 = 8950912 9 9
CAF_RGF.CAF_ICR.IMS.reserved.3948 = 8950912 10 31
CAF_RGF.CAF_ICR.IMC.mask_clr1 = 8950916 0 0
CAF_RGF.CAF_ICR.IMC.mask_clr2 = 8950916 1 1
CAF_RGF.CAF_ICR.IMC.mask_clr3 = 8950916 2 2
CAF_RGF.CAF_ICR.IMC.mask_clr4 = 8950916 3 3
CAF_RGF.CAF_ICR.IMC.mask_clr5 = 8950916 4 4
CAF_RGF.CAF_ICR.IMC.mask_clr6 = 8950916 5 5
CAF_RGF.CAF_ICR.IMC.mask_clr7 = 8950916 6 6
CAF_RGF.CAF_ICR.IMC.mask_clr8 = 8950916 7 7
CAF_RGF.CAF_ICR.IMC.mask_clr9 = 8950916 8 8
CAF_RGF.CAF_ICR.IMC.mask_clr10 = 8950916 9 9
CAF_RGF.CAF_ICR.IMC.reserved.3949 = 8950916 10 31
CAF_RGF.S_ANA_SPARE.CAF_RX_SPARE_0 = 8950920 0 31
CAF_RGF.S_ANA_SPARE.CAF_RX_SPARE_1 = 8950924 0 31
CAF_RGF.S_ANA_SPARE.CAF_RX_SPARE_2 = 8950928 0 31
CAF_RGF.S_ANA_SPARE.CAF_TX_SPARE_0 = 8950932 0 31
CAF_RGF.S_ANA_SPARE.CAF_TX_SPARE_1 = 8950936 0 31
CAF_RGF.S_ANA_SPARE.CAF_TX_SPARE_2 = 8950940 0 31
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0 = 8950944 0 31
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_1 = 8950948 0 31
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_2 = 8950952 0 31
CAF_RGF.S_ANA_SPARE.CAF_RX_SPARE_0.rx_spare_0 = 8950920 0 31
CAF_RGF.S_ANA_SPARE.CAF_RX_SPARE_1.rx_spare_1 = 8950924 0 31
CAF_RGF.S_ANA_SPARE.CAF_RX_SPARE_2.rx_spare_2 = 8950928 0 31
CAF_RGF.S_ANA_SPARE.CAF_TX_SPARE_0.bbfilter_cntrl1 = 8950932 0 0
CAF_RGF.S_ANA_SPARE.CAF_TX_SPARE_0.bbfilter_cntrl2 = 8950932 1 1
CAF_RGF.S_ANA_SPARE.CAF_TX_SPARE_0.bbfilter_cntrl3 = 8950932 2 2
CAF_RGF.S_ANA_SPARE.CAF_TX_SPARE_0.bbfilter_cntrl4 = 8950932 3 3
CAF_RGF.S_ANA_SPARE.CAF_TX_SPARE_0.tx_spare0__4_31 = 8950932 4 31
CAF_RGF.S_ANA_SPARE.CAF_TX_SPARE_1.tx_spare_1 = 8950936 0 31
CAF_RGF.S_ANA_SPARE.CAF_TX_SPARE_2.tx_spare_2 = 8950940 0 31
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.common_spare0__0_4 = 8950944 0 4
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.lo_7p5_cmlbuf_ctrl = 8950944 5 8
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.lo_7p5_csbuf1_ctrl = 8950944 9 12
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.lo_7p5_csbuf2_ctrl = 8950944 13 16
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.lo_7p5_gc_ctrl = 8950944 17 20
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.lo_7p5_cmlbuf_pwdn = 8950944 21 21
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.lo_7p5_csbuf1_pwdn = 8950944 22 22
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.lo_7p5_csbuf2_pwdn = 8950944 23 23
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.lo_7p5_gc_pwdn = 8950944 24 24
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.dacpack_lo_pwdn = 8950944 25 25
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.dacpack_ifadet_pwdn = 8950944 26 26
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.dacpack_ckbuf_pwdn = 8950944 27 27
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.dacpack_7p5_pwdn = 8950944 28 28
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.mircore_50_poly_pwdn = 8950944 29 29
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.mircore_50_abs_pwdn = 8950944 30 30
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.mircore_12_poly_pwdn = 8950944 31 31
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_1.mircore_12_abs_pwdn = 8950948 0 0
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_1.mult_buf2_ctrl = 8950948 1 4
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_1.mult_buf2_pwdn = 8950948 5 5
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_1.fs_vreg_ctrl = 8950948 6 9
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_1.fs_vreg_pwdn = 8950948 10 10
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_1.sns_adc_comp_ctrl = 8950948 11 14
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_1.sns_adc_comp_pwdn = 8950948 15 15
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_1.common_spare1__16_31 = 8950948 16 31
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_2.common_spare_2 = 8950952 0 31
CAF_RGF.S_DIG_SPARE.CAF_SPARE_0 = 8950956 0 31
CAF_RGF.S_DIG_SPARE.CAF_SPARE_1 = 8950960 0 31
CAF_RGF.S_DIG_SPARE.CAF_SPARE_2 = 8950964 0 31
CAF_RGF.S_DIG_SPARE.CAF_SPARE_3 = 8950968 0 31
CAF_RGF.S_DIG_SPARE.CAF_SPARE_RO = 8950972 0 31
CAF_RGF.S_DIG_SPARE.CAF_SPARE_0.spare_0 = 8950956 0 31
CAF_RGF.S_DIG_SPARE.CAF_SPARE_1.spare_1 = 8950960 0 31
CAF_RGF.S_DIG_SPARE.CAF_SPARE_2.spare_2 = 8950964 0 31
CAF_RGF.S_DIG_SPARE.CAF_SPARE_3.spare_3 = 8950968 0 31
CAF_RGF.S_DIG_SPARE.CAF_SPARE_RO.caf_spare_ro_0 = 8950972 0 31
CAF_RGF.ABIF_IFC_RO.ADC_IFC_CTRL = 8950976 0 31
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIP0 = 8950980 0 31
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIP1 = 8950984 0 31
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIN0 = 8950988 0 31
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIN1 = 8950992 0 31
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQP0 = 8950996 0 31
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQP1 = 8951000 0 31
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQN0 = 8951004 0 31
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQN1 = 8951008 0 31
CAF_RGF.ABIF_IFC_RO.DAC_IFC_CTRL = 8951012 0 31
CAF_RGF.ABIF_IFC_RO.FS8_IFC_CTRL = 8951016 0 31
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_0 = 8951020 0 31
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_1 = 8951024 0 31
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_0 = 8951028 0 31
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_1 = 8951032 0 31
CAF_RGF.ABIF_IFC_RO.LOD_IFC_CTRL_2 = 8951036 0 31
CAF_RGF.ABIF_IFC_RO.RFC_IFC_CTRL = 8951040 0 31
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_0 = 8951044 0 31
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_1 = 8951048 0 31
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_2 = 8951052 0 31
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_3 = 8951056 0 31
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_4 = 8951060 0 31
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_0 = 8951064 0 31
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_1 = 8951068 0 31
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_2 = 8951072 0 31
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_3 = 8951076 0 31
CAF_RGF.ABIF_IFC_RO.ADC_IFC_CTRL.caf_adc_pwdn = 8950976 0 0
CAF_RGF.ABIF_IFC_RO.ADC_IFC_CTRL.caf_adc_sby = 8950976 1 1
CAF_RGF.ABIF_IFC_RO.ADC_IFC_CTRL.reserved.3950 = 8950976 2 31
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIP0.caf_adc_dcip0 = 8950980 0 4
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIP0.reserved.3951 = 8950980 5 7
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIP0.caf_adc_dcip1 = 8950980 8 12
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIP0.reserved.3952 = 8950980 13 15
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIP0.caf_adc_dcip2 = 8950980 16 20
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIP0.reserved.3953 = 8950980 21 23
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIP0.caf_adc_dcip3 = 8950980 24 28
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIP0.reserved.3954 = 8950980 29 31
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIP1.caf_adc_dcip4 = 8950984 0 4
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIP1.reserved.3955 = 8950984 5 7
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIP1.caf_adc_dcip5 = 8950984 8 12
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIP1.reserved.3956 = 8950984 13 15
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIP1.caf_adc_dcip6 = 8950984 16 20
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIP1.reserved.3957 = 8950984 21 23
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIP1.caf_adc_dcip7 = 8950984 24 28
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIP1.reserved.3958 = 8950984 29 31
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIN0.caf_adc_dcin0 = 8950988 0 4
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIN0.reserved.3959 = 8950988 5 7
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIN0.caf_adc_dcin1 = 8950988 8 12
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIN0.reserved.3960 = 8950988 13 15
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIN0.caf_adc_dcin2 = 8950988 16 20
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIN0.reserved.3961 = 8950988 21 23
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIN0.caf_adc_dcin3 = 8950988 24 28
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIN0.reserved.3962 = 8950988 29 31
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIN1.caf_adc_dcin4 = 8950992 0 4
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIN1.reserved.3963 = 8950992 5 7
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIN1.caf_adc_dcin5 = 8950992 8 12
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIN1.reserved.3964 = 8950992 13 15
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIN1.caf_adc_dcin6 = 8950992 16 20
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIN1.reserved.3965 = 8950992 21 23
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIN1.caf_adc_dcin7 = 8950992 24 28
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCIN1.reserved.3966 = 8950992 29 31
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQP0.caf_adc_dcqp0 = 8950996 0 4
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQP0.reserved.3967 = 8950996 5 7
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQP0.caf_adc_dcqp1 = 8950996 8 12
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQP0.reserved.3968 = 8950996 13 15
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQP0.caf_adc_dcqp2 = 8950996 16 20
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQP0.reserved.3969 = 8950996 21 23
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQP0.caf_adc_dcqp3 = 8950996 24 28
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQP0.reserved.3970 = 8950996 29 31
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQP1.caf_adc_dcqp4 = 8951000 0 4
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQP1.reserved.3971 = 8951000 5 7
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQP1.caf_adc_dcqp5 = 8951000 8 12
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQP1.reserved.3972 = 8951000 13 15
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQP1.caf_adc_dcqp6 = 8951000 16 20
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQP1.reserved.3973 = 8951000 21 23
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQP1.caf_adc_dcqp7 = 8951000 24 28
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQP1.reserved.3974 = 8951000 29 31
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQN0.caf_adc_dcqn0 = 8951004 0 4
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQN0.reserved.3975 = 8951004 5 7
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQN0.caf_adc_dcqn1 = 8951004 8 12
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQN0.reserved.3976 = 8951004 13 15
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQN0.caf_adc_dcqn2 = 8951004 16 20
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQN0.reserved.3977 = 8951004 21 23
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQN0.caf_adc_dcqn3 = 8951004 24 28
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQN0.reserved.3978 = 8951004 29 31
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQN1.caf_adc_dcqn4 = 8951008 0 4
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQN1.reserved.3979 = 8951008 5 7
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQN1.caf_adc_dcqn5 = 8951008 8 12
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQN1.reserved.3980 = 8951008 13 15
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQN1.caf_adc_dcqn6 = 8951008 16 20
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQN1.reserved.3981 = 8951008 21 23
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQN1.caf_adc_dcqn7 = 8951008 24 28
CAF_RGF.ABIF_IFC_RO.ADC_IFC_DCQN1.reserved.3982 = 8951008 29 31
CAF_RGF.ABIF_IFC_RO.DAC_IFC_CTRL.caf_dac_rst_n = 8951012 0 0
CAF_RGF.ABIF_IFC_RO.DAC_IFC_CTRL.reserved.3983 = 8951012 1 3
CAF_RGF.ABIF_IFC_RO.DAC_IFC_CTRL.caf_idacy_en = 8951012 4 4
CAF_RGF.ABIF_IFC_RO.DAC_IFC_CTRL.reserved.3984 = 8951012 5 7
CAF_RGF.ABIF_IFC_RO.DAC_IFC_CTRL.caf_qdacy_en = 8951012 8 8
CAF_RGF.ABIF_IFC_RO.DAC_IFC_CTRL.reserved.3985 = 8951012 9 11
CAF_RGF.ABIF_IFC_RO.DAC_IFC_CTRL.caf_iqdacy_sby = 8951012 12 12
CAF_RGF.ABIF_IFC_RO.DAC_IFC_CTRL.reserved.3986 = 8951012 13 15
CAF_RGF.ABIF_IFC_RO.DAC_IFC_CTRL.caf_iqdacy_fssel = 8951012 16 21
CAF_RGF.ABIF_IFC_RO.DAC_IFC_CTRL.reserved.3987 = 8951012 22 31
CAF_RGF.ABIF_IFC_RO.FS8_IFC_CTRL.caf_fs8_fout8pd = 8951016 0 0
CAF_RGF.ABIF_IFC_RO.FS8_IFC_CTRL.reserved.3988 = 8951016 1 31
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_0.caf_iftx_stg1_pwdn = 8951020 0 0
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_0.caf_iftx_stg2_pwdn = 8951020 1 1
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_0.caf_iftx_stg3_pwdn = 8951020 2 2
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_0.caf_ifrx_stg1_pwdn = 8951020 3 3
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_0.caf_ifrx_stg2_pwdn = 8951020 4 4
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_0.caf_ifrx_stg3_pwdn = 8951020 5 5
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_0.reserved.3989 = 8951020 6 7
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_0.caf_tx_gc_if = 8951020 8 12
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_0.reserved.3990 = 8951020 13 15
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_0.caf_rx_gc_if = 8951020 16 20
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_0.reserved.3991 = 8951020 21 31
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_1.caf_iftx_stg1_ctrl = 8951024 0 3
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_1.caf_iftx_stg2_ctrl = 8951024 4 7
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_1.caf_iftx_stg3_ctrl = 8951024 8 11
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_1.caf_ifrx_stg1_ctrl = 8951024 12 15
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_1.caf_ifrx_stg2_ctrl = 8951024 16 19
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_1.caf_ifrx_stg3_ctrl = 8951024 20 23
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_1.caf_if_txrx_sw = 8951024 24 27
CAF_RGF.ABIF_IFC_RO.IF_IFC_CTRL_1.reserved.3992 = 8951024 28 31
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_0.caf_7p5_stg1_pwdn = 8951028 0 0
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_0.caf_7p5_stg2_pwdn = 8951028 1 1
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_0.caf_7p5_xif_pwdn = 8951028 2 2
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_0.caf_mult_pwdn = 8951028 3 3
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_0.caf_mult_buf_pwdn = 8951028 4 4
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_0.caf_lodrvtx_i_pwdn = 8951028 5 5
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_0.caf_lodrvtx_q_pwdn = 8951028 6 6
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_0.caf_lodrvrx_i_pwdn = 8951028 7 7
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_0.caf_lodrvrx_q_pwdn = 8951028 8 8
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_0.reserved.3993 = 8951028 9 11
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_0.caf_7p5_stg1_ctrl = 8951028 12 15
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_0.caf_7p5_stg2_ctrl = 8951028 16 19
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_0.caf_7p5_xif_gc = 8951028 20 22
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_0.reserved.3994 = 8951028 23 23
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_0.caf_7p5_xif_ctrl = 8951028 24 27
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_0.reserved.3995 = 8951028 28 31
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_1.caf_mult_ctrl = 8951032 0 3
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_1.caf_mult_buf_ctrl = 8951032 4 7
CAF_RGF.ABIF_IFC_RO.LO_IFC_CTRL_1.reserved.3996 = 8951032 8 31
CAF_RGF.ABIF_IFC_RO.LOD_IFC_CTRL_2.caf_lodrvtx1_i_ctrl = 8951036 0 3
CAF_RGF.ABIF_IFC_RO.LOD_IFC_CTRL_2.caf_lodrvtx1_q_ctrl = 8951036 4 7
CAF_RGF.ABIF_IFC_RO.LOD_IFC_CTRL_2.caf_lodrvrx1_i_ctrl = 8951036 8 11
CAF_RGF.ABIF_IFC_RO.LOD_IFC_CTRL_2.caf_lodrvrx1_q_ctrl = 8951036 12 15
CAF_RGF.ABIF_IFC_RO.LOD_IFC_CTRL_2.caf_lodrvtx2_i_ctrl = 8951036 16 19
CAF_RGF.ABIF_IFC_RO.LOD_IFC_CTRL_2.caf_lodrvtx2_q_ctrl = 8951036 20 23
CAF_RGF.ABIF_IFC_RO.LOD_IFC_CTRL_2.caf_lodrvrx2_i_ctrl = 8951036 24 27
CAF_RGF.ABIF_IFC_RO.LOD_IFC_CTRL_2.caf_lodrvrx2_q_ctrl = 8951036 28 31
CAF_RGF.ABIF_IFC_RO.RFC_IFC_CTRL.caf_rfcd_rx_en = 8951040 0 0
CAF_RGF.ABIF_IFC_RO.RFC_IFC_CTRL.caf_rfcd_tx_en = 8951040 1 1
CAF_RGF.ABIF_IFC_RO.RFC_IFC_CTRL.caf_rfcd_mdm_tx_data = 8951040 2 2
CAF_RGF.ABIF_IFC_RO.RFC_IFC_CTRL.reserved.3997 = 8951040 3 31
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_0.caf_rvga_stg1_pwdn = 8951044 0 0
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_0.caf_rvga_stg2_pwdn = 8951044 1 1
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_0.caf_rvga_stg3_pwdn = 8951044 2 2
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_0.caf_rvga_stg4_pwdn = 8951044 3 3
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_0.caf_rvga_vcm_branch_pwdn = 8951044 4 4
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_0.caf_rvga_bias_circuit_pwdn = 8951044 5 5
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_0.reserved = 8951044 6 7
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_0.caf_rvga_sby = 8951044 8 8
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_0.reserved.3998 = 8951044 9 15
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_0.caf_stg1_gain_q = 8951044 16 18
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_0.caf_stg1_dcoc_q = 8951044 19 23
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_0.caf_stg1_gain_i = 8951044 24 26
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_0.caf_stg1_dcoc_i = 8951044 27 31
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_1.caf_stg2_gain_i = 8951048 0 2
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_1.caf_stg2_dcoc_i = 8951048 3 7
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_1.caf_stg3_gain_i = 8951048 8 10
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_1.caf_stg3_dcoc_i = 8951048 11 15
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_1.caf_stg4_gain_i = 8951048 16 18
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_1.caf_stg4_dcoc_i = 8951048 19 23
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_1.stg2_atten_i = 8951048 24 24
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_1.stg3_atten_i = 8951048 25 25
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_1.stg4_atten_i = 8951048 26 26
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_1.reserved.3999 = 8951048 27 27
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_1.stg1_fine_bias_i = 8951048 28 31
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_2.caf_stg2_gain_q = 8951052 0 2
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_2.caf_stg2_dcoc_q = 8951052 3 7
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_2.caf_stg3_gain_q = 8951052 8 10
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_2.caf_stg3_dcoc_q = 8951052 11 15
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_2.caf_stg4_gain_q = 8951052 16 18
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_2.caf_stg4_dcoc_q = 8951052 19 23
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_2.stg2_atten_q = 8951052 24 24
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_2.stg3_atten_q = 8951052 25 25
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_2.stg4_atten_q = 8951052 26 26
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_2.reserved.4000 = 8951052 27 27
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_2.stg1_fine_bias_q = 8951052 28 31
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_3.caf_rvga_stg1_dcoc_dac_pwdn = 8951056 0 0
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_3.caf_rvga_stg2_dcoc_dac_pwdn = 8951056 1 1
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_3.caf_rvga_stg3_dcoc_dac_pwdn = 8951056 2 2
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_3.caf_rvga_stg4_dcoc_dac_pwdn = 8951056 3 3
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_3.reserved = 8951056 4 7
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_3.caf_rvga_gear = 8951056 8 12
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_3.reserved.4001 = 8951056 13 31
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_4.caf_rvga_bias1 = 8951060 0 3
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_4.caf_rvga_bias2 = 8951060 4 7
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_4.caf_rvga_bias3 = 8951060 8 11
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_4.caf_rvga_bias4 = 8951060 12 15
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_4.caf_rvga_bias5 = 8951060 16 19
CAF_RGF.ABIF_IFC_RO.RVGA_IFC_CTRL_4.reserved.4002 = 8951060 20 31
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_0.caf_tvga_pwdn = 8951064 0 3
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_0.caf_tvga_sby = 8951064 4 4
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_0.reserved.4003 = 8951064 5 7
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_0.caf_tvga_gain1_i = 8951064 8 15
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_0.caf_tvga_gain2_i = 8951064 16 23
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_0.caf_tvga_gain3_i = 8951064 24 31
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_1.reserved.4004 = 8951068 0 7
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_1.caf_tvga_gain1_q = 8951068 8 15
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_1.caf_tvga_gain2_q = 8951068 16 23
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_1.caf_tvga_gain3_q = 8951068 24 31
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_2.caf_tvga_bias1 = 8951072 0 3
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_2.caf_tvga_bias2 = 8951072 4 7
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_2.caf_tvga_bias3 = 8951072 8 11
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_2.caf_tmx_gate_ctrl = 8951072 12 19
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_2.reserved.4005 = 8951072 20 31
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_3.caf_tvga_lo_leak_i_off = 8951076 0 0
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_3.caf_tvga_lo_leak_q_off = 8951076 1 1
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_3.reserved.4006 = 8951076 2 3
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_3.caf_lo_leak_ctrl_i = 8951076 4 10
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_3.caf_lo_leak_gain_i = 8951076 11 12
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_3.reserved.4007 = 8951076 13 15
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_3.caf_lo_leak_ctrl_q = 8951076 16 22
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_3.caf_lo_leak_gain_q = 8951076 23 24
CAF_RGF.ABIF_IFC_RO.TVGA_IFC_CTRL_3.reserved.4008 = 8951076 25 31
CAF_RGF.PHY_TOF.PHY_TOF_CONTROL = 8951080 0 31
CAF_RGF.PHY_TOF.PHY_TOF_LIMIT = 8951084 0 31
CAF_RGF.PHY_TOF.PHY_TOF_PULSE = 8951088 0 31
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL1 = 8951092 0 31
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL2 = 8951096 0 31
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL3 = 8951100 0 31
CAF_RGF.PHY_TOF.PHY_TOF_TX_TO_RX_LIMIT = 8951104 0 31
CAF_RGF.PHY_TOF.PHY_TOF_RX_TO_TX_LIMIT = 8951108 0 31
CAF_RGF.PHY_TOF.PHY_TOF_TX_OFFSET_DP = 8951112 0 31
CAF_RGF.PHY_TOF.PHY_TOF_TX_OFFSET_CP = 8951116 0 31
CAF_RGF.PHY_TOF.PHY_TOF_RX_OFFSET_DP = 8951120 0 31
CAF_RGF.PHY_TOF.PHY_TOF_RX_OFFSET_CP = 8951124 0 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_AVG = 8951128 0 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_LOCK = 8951132 0 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_AVG_LOCK = 8951136 0 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_ERROR_LOCK = 8951140 0 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOD = 8951144 0 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOA = 8951148 0 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOA_CRC_OK = 8951152 0 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOD_LOCK = 8951156 0 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOA_LOCK = 8951160 0 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_RDY = 8951164 0 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_RX_TIMING = 8951168 0 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_RX_TIMING_LOCK = 8951172 0 31
CAF_RGF.PHY_TOF.PHY_TOF_CONTROL.tof_en = 8951080 0 0
CAF_RGF.PHY_TOF.PHY_TOF_CONTROL.reserved.4009 = 8951080 1 7
CAF_RGF.PHY_TOF.PHY_TOF_CONTROL.tof_phy_en = 8951080 8 8
CAF_RGF.PHY_TOF.PHY_TOF_CONTROL.reserved.4010 = 8951080 9 15
CAF_RGF.PHY_TOF.PHY_TOF_CONTROL.tof_ts_mode = 8951080 16 16
CAF_RGF.PHY_TOF.PHY_TOF_CONTROL.tof_rx_timing_mode = 8951080 17 17
CAF_RGF.PHY_TOF.PHY_TOF_CONTROL.reserved.4011 = 8951080 18 23
CAF_RGF.PHY_TOF.PHY_TOF_CONTROL.tof_one_tap_alpha = 8951080 24 27
CAF_RGF.PHY_TOF.PHY_TOF_CONTROL.reserved.4012 = 8951080 28 31
CAF_RGF.PHY_TOF.PHY_TOF_LIMIT.tof_tx_cnt_limit = 8951084 0 2
CAF_RGF.PHY_TOF.PHY_TOF_LIMIT.reserved.4013 = 8951084 3 7
CAF_RGF.PHY_TOF.PHY_TOF_LIMIT.tof_rx_cnt_limit = 8951084 8 10
CAF_RGF.PHY_TOF.PHY_TOF_LIMIT.reserved.4014 = 8951084 11 15
CAF_RGF.PHY_TOF.PHY_TOF_LIMIT.tof_calc_limit = 8951084 16 25
CAF_RGF.PHY_TOF.PHY_TOF_LIMIT.reserved.4015 = 8951084 26 31
CAF_RGF.PHY_TOF.PHY_TOF_PULSE.tof_unlock = 8951088 0 0
CAF_RGF.PHY_TOF.PHY_TOF_PULSE.reserved.4016 = 8951088 1 7
CAF_RGF.PHY_TOF.PHY_TOF_PULSE.tof_clear_tx = 8951088 8 8
CAF_RGF.PHY_TOF.PHY_TOF_PULSE.reserved.4017 = 8951088 9 15
CAF_RGF.PHY_TOF.PHY_TOF_PULSE.tof_clear_rx = 8951088 16 16
CAF_RGF.PHY_TOF.PHY_TOF_PULSE.reserved.4018 = 8951088 17 23
CAF_RGF.PHY_TOF.PHY_TOF_PULSE.reserved.4019 = 8951088 24 31
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL1.tof_rx_ext_ina_frac_sel = 8951092 0 4
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL1.reserved.4020 = 8951092 5 7
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL1.tof_rx_use_ext_ina_frac_sel = 8951092 8 8
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL1.reserved.4021 = 8951092 9 15
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL1.tof_rx_ext_ina_intra_slot_timesync = 8951092 16 21
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL1.reserved.4022 = 8951092 22 23
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL1.tof_rx_use_ext_ina_intra_slot_timesync = 8951092 24 24
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL1.reserved.4023 = 8951092 25 31
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL2.tof_rx_ext_ina_timesync_precursor = 8951096 0 5
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL2.reserved.4024 = 8951096 6 7
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL2.tof_rx_use_ext_ina_timesync_precursor = 8951096 8 8
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL2.reserved.4025 = 8951096 9 15
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL2.reserved.4026 = 8951096 16 31
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL3.tof_rx_ext_ch_est_timing = 8951100 0 11
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL3.reserved.4027 = 8951100 12 15
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL3.tof_rx_use_ext_ch_est_timing = 8951100 16 16
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL3.reserved.4028 = 8951100 17 23
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL3.tof_rx_ext_ma = 8951100 24 24
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL3.tof_rx_use_ext_ma = 8951100 25 25
CAF_RGF.PHY_TOF.PHY_TOF_EXTERNAL3.reserved.4029 = 8951100 26 31
CAF_RGF.PHY_TOF.PHY_TOF_TX_TO_RX_LIMIT.tof_tx_to_rx_limit = 8951104 0 31
CAF_RGF.PHY_TOF.PHY_TOF_RX_TO_TX_LIMIT.tof_rx_to_tx_limit = 8951108 0 31
CAF_RGF.PHY_TOF.PHY_TOF_TX_OFFSET_DP.tof_tx_offset_dp = 8951112 0 31
CAF_RGF.PHY_TOF.PHY_TOF_TX_OFFSET_CP.tof_tx_offset_cp = 8951116 0 31
CAF_RGF.PHY_TOF.PHY_TOF_RX_OFFSET_DP.tof_rx_offset_dp = 8951120 0 31
CAF_RGF.PHY_TOF.PHY_TOF_RX_OFFSET_CP.tof_rx_offset_cp = 8951124 0 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_AVG.tof_out_tof_avg = 8951128 0 9
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_AVG.reserved.4030 = 8951128 10 15
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_AVG.tof_out_tof_avg_rdy = 8951128 16 16
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_AVG.reserved.4031 = 8951128 17 23
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_AVG.reserved.4032 = 8951128 24 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_LOCK.tof_out_tof_lock = 8951132 0 9
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_LOCK.reserved.4033 = 8951132 10 15
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_LOCK.tof_out_tof_lock_rdy = 8951132 16 16
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_LOCK.reserved.4034 = 8951132 17 23
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_LOCK.reserved.4035 = 8951132 24 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_AVG_LOCK.tof_out_tof_avg_lock = 8951136 0 9
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_AVG_LOCK.reserved.4036 = 8951136 10 15
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_AVG_LOCK.tof_out_tof_avg_lock_rdy = 8951136 16 16
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_AVG_LOCK.reserved.4037 = 8951136 17 23
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_AVG_LOCK.reserved.4038 = 8951136 24 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_ERROR_LOCK.tof_out_error_lock = 8951140 0 7
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_ERROR_LOCK.tof_out_error_lock_rdy = 8951140 8 8
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_ERROR_LOCK.reserved.4039 = 8951140 9 15
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOF_ERROR_LOCK.reserved.4040 = 8951140 16 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOD.tof_out_tod = 8951144 0 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOA.tof_out_toa = 8951148 0 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOA_CRC_OK.tof_out_toa_crc_ok = 8951152 0 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOD_LOCK.tof_out_tod_lock = 8951156 0 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_TOA_LOCK.tof_out_toa_lock = 8951160 0 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_RDY.tof_out_tod_rdy = 8951164 0 0
CAF_RGF.PHY_TOF.PHY_TOF_OUT_RDY.reserved.4041 = 8951164 1 7
CAF_RGF.PHY_TOF.PHY_TOF_OUT_RDY.tof_out_toa_rdy = 8951164 8 8
CAF_RGF.PHY_TOF.PHY_TOF_OUT_RDY.reserved.4042 = 8951164 9 15
CAF_RGF.PHY_TOF.PHY_TOF_OUT_RDY.tof_out_tod_lock_rdy = 8951164 16 16
CAF_RGF.PHY_TOF.PHY_TOF_OUT_RDY.reserved.4043 = 8951164 17 23
CAF_RGF.PHY_TOF.PHY_TOF_OUT_RDY.tof_out_toa_lock_rdy = 8951164 24 24
CAF_RGF.PHY_TOF.PHY_TOF_OUT_RDY.reserved.4044 = 8951164 25 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_RX_TIMING.tof_out_rx_timing_comp = 8951168 0 23
CAF_RGF.PHY_TOF.PHY_TOF_OUT_RX_TIMING.tof_out_rx_timing_comp_rdy = 8951168 24 24
CAF_RGF.PHY_TOF.PHY_TOF_OUT_RX_TIMING.reserved.4045 = 8951168 25 31
CAF_RGF.PHY_TOF.PHY_TOF_OUT_RX_TIMING_LOCK.tof_out_rx_timing_comp_lock = 8951172 0 23
CAF_RGF.PHY_TOF.PHY_TOF_OUT_RX_TIMING_LOCK.tof_out_rx_timing_comp_lock_rdy = 8951172 24 24
CAF_RGF.PHY_TOF.PHY_TOF_OUT_RX_TIMING_LOCK.reserved.4046 = 8951172 25 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<0> = 8951176 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<1> = 8951180 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<2> = 8951184 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<3> = 8951188 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<4> = 8951192 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<5> = 8951196 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<6> = 8951200 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<7> = 8951204 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<8> = 8951208 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<9> = 8951212 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<10> = 8951216 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<11> = 8951220 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<12> = 8951224 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<13> = 8951228 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<14> = 8951232 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<15> = 8951236 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<16> = 8951240 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<17> = 8951244 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<18> = 8951248 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<19> = 8951252 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<20> = 8951256 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<21> = 8951260 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<22> = 8951264 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<23> = 8951268 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<24> = 8951272 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<25> = 8951276 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<26> = 8951280 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<27> = 8951284 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<28> = 8951288 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<29> = 8951292 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<30> = 8951296 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<31> = 8951300 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<32> = 8951304 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<33> = 8951308 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<34> = 8951312 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<35> = 8951316 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<36> = 8951320 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<37> = 8951324 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<38> = 8951328 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<39> = 8951332 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<40> = 8951336 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<41> = 8951340 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<42> = 8951344 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<43> = 8951348 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<44> = 8951352 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<45> = 8951356 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<46> = 8951360 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<47> = 8951364 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<48> = 8951368 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<49> = 8951372 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<50> = 8951376 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<51> = 8951380 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<52> = 8951384 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<53> = 8951388 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<54> = 8951392 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<55> = 8951396 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<56> = 8951400 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<57> = 8951404 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<58> = 8951408 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<59> = 8951412 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<60> = 8951416 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<61> = 8951420 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<62> = 8951424 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<63> = 8951428 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<0>.RGF_DC_IQ_BB_GAIN = 8951176 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<0>.RGF_DC_IQ_BB_GAIN.dc_i = 8951176 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<0>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951176 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<0>.RGF_DC_IQ_BB_GAIN.dc_q = 8951176 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<0>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951176 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<1>.RGF_DC_IQ_BB_GAIN = 8951180 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<1>.RGF_DC_IQ_BB_GAIN.dc_i = 8951180 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<1>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951180 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<1>.RGF_DC_IQ_BB_GAIN.dc_q = 8951180 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<1>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951180 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<2>.RGF_DC_IQ_BB_GAIN = 8951184 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<2>.RGF_DC_IQ_BB_GAIN.dc_i = 8951184 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<2>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951184 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<2>.RGF_DC_IQ_BB_GAIN.dc_q = 8951184 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<2>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951184 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<3>.RGF_DC_IQ_BB_GAIN = 8951188 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<3>.RGF_DC_IQ_BB_GAIN.dc_i = 8951188 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<3>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951188 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<3>.RGF_DC_IQ_BB_GAIN.dc_q = 8951188 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<3>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951188 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<4>.RGF_DC_IQ_BB_GAIN = 8951192 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<4>.RGF_DC_IQ_BB_GAIN.dc_i = 8951192 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<4>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951192 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<4>.RGF_DC_IQ_BB_GAIN.dc_q = 8951192 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<4>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951192 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<5>.RGF_DC_IQ_BB_GAIN = 8951196 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<5>.RGF_DC_IQ_BB_GAIN.dc_i = 8951196 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<5>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951196 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<5>.RGF_DC_IQ_BB_GAIN.dc_q = 8951196 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<5>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951196 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<6>.RGF_DC_IQ_BB_GAIN = 8951200 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<6>.RGF_DC_IQ_BB_GAIN.dc_i = 8951200 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<6>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951200 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<6>.RGF_DC_IQ_BB_GAIN.dc_q = 8951200 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<6>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951200 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<7>.RGF_DC_IQ_BB_GAIN = 8951204 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<7>.RGF_DC_IQ_BB_GAIN.dc_i = 8951204 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<7>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951204 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<7>.RGF_DC_IQ_BB_GAIN.dc_q = 8951204 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<7>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951204 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<8>.RGF_DC_IQ_BB_GAIN = 8951208 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<8>.RGF_DC_IQ_BB_GAIN.dc_i = 8951208 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<8>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951208 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<8>.RGF_DC_IQ_BB_GAIN.dc_q = 8951208 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<8>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951208 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<9>.RGF_DC_IQ_BB_GAIN = 8951212 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<9>.RGF_DC_IQ_BB_GAIN.dc_i = 8951212 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<9>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951212 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<9>.RGF_DC_IQ_BB_GAIN.dc_q = 8951212 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<9>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951212 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<10>.RGF_DC_IQ_BB_GAIN = 8951216 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<10>.RGF_DC_IQ_BB_GAIN.dc_i = 8951216 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<10>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951216 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<10>.RGF_DC_IQ_BB_GAIN.dc_q = 8951216 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<10>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951216 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<11>.RGF_DC_IQ_BB_GAIN = 8951220 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<11>.RGF_DC_IQ_BB_GAIN.dc_i = 8951220 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<11>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951220 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<11>.RGF_DC_IQ_BB_GAIN.dc_q = 8951220 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<11>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951220 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<12>.RGF_DC_IQ_BB_GAIN = 8951224 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<12>.RGF_DC_IQ_BB_GAIN.dc_i = 8951224 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<12>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951224 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<12>.RGF_DC_IQ_BB_GAIN.dc_q = 8951224 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<12>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951224 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<13>.RGF_DC_IQ_BB_GAIN = 8951228 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<13>.RGF_DC_IQ_BB_GAIN.dc_i = 8951228 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<13>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951228 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<13>.RGF_DC_IQ_BB_GAIN.dc_q = 8951228 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<13>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951228 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<14>.RGF_DC_IQ_BB_GAIN = 8951232 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<14>.RGF_DC_IQ_BB_GAIN.dc_i = 8951232 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<14>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951232 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<14>.RGF_DC_IQ_BB_GAIN.dc_q = 8951232 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<14>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951232 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<15>.RGF_DC_IQ_BB_GAIN = 8951236 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<15>.RGF_DC_IQ_BB_GAIN.dc_i = 8951236 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<15>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951236 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<15>.RGF_DC_IQ_BB_GAIN.dc_q = 8951236 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<15>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951236 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<16>.RGF_DC_IQ_BB_GAIN = 8951240 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<16>.RGF_DC_IQ_BB_GAIN.dc_i = 8951240 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<16>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951240 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<16>.RGF_DC_IQ_BB_GAIN.dc_q = 8951240 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<16>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951240 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<17>.RGF_DC_IQ_BB_GAIN = 8951244 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<17>.RGF_DC_IQ_BB_GAIN.dc_i = 8951244 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<17>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951244 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<17>.RGF_DC_IQ_BB_GAIN.dc_q = 8951244 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<17>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951244 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<18>.RGF_DC_IQ_BB_GAIN = 8951248 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<18>.RGF_DC_IQ_BB_GAIN.dc_i = 8951248 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<18>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951248 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<18>.RGF_DC_IQ_BB_GAIN.dc_q = 8951248 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<18>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951248 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<19>.RGF_DC_IQ_BB_GAIN = 8951252 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<19>.RGF_DC_IQ_BB_GAIN.dc_i = 8951252 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<19>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951252 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<19>.RGF_DC_IQ_BB_GAIN.dc_q = 8951252 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<19>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951252 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<20>.RGF_DC_IQ_BB_GAIN = 8951256 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<20>.RGF_DC_IQ_BB_GAIN.dc_i = 8951256 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<20>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951256 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<20>.RGF_DC_IQ_BB_GAIN.dc_q = 8951256 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<20>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951256 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<21>.RGF_DC_IQ_BB_GAIN = 8951260 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<21>.RGF_DC_IQ_BB_GAIN.dc_i = 8951260 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<21>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951260 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<21>.RGF_DC_IQ_BB_GAIN.dc_q = 8951260 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<21>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951260 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<22>.RGF_DC_IQ_BB_GAIN = 8951264 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<22>.RGF_DC_IQ_BB_GAIN.dc_i = 8951264 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<22>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951264 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<22>.RGF_DC_IQ_BB_GAIN.dc_q = 8951264 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<22>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951264 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<23>.RGF_DC_IQ_BB_GAIN = 8951268 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<23>.RGF_DC_IQ_BB_GAIN.dc_i = 8951268 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<23>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951268 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<23>.RGF_DC_IQ_BB_GAIN.dc_q = 8951268 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<23>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951268 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<24>.RGF_DC_IQ_BB_GAIN = 8951272 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<24>.RGF_DC_IQ_BB_GAIN.dc_i = 8951272 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<24>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951272 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<24>.RGF_DC_IQ_BB_GAIN.dc_q = 8951272 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<24>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951272 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<25>.RGF_DC_IQ_BB_GAIN = 8951276 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<25>.RGF_DC_IQ_BB_GAIN.dc_i = 8951276 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<25>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951276 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<25>.RGF_DC_IQ_BB_GAIN.dc_q = 8951276 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<25>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951276 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<26>.RGF_DC_IQ_BB_GAIN = 8951280 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<26>.RGF_DC_IQ_BB_GAIN.dc_i = 8951280 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<26>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951280 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<26>.RGF_DC_IQ_BB_GAIN.dc_q = 8951280 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<26>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951280 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<27>.RGF_DC_IQ_BB_GAIN = 8951284 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<27>.RGF_DC_IQ_BB_GAIN.dc_i = 8951284 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<27>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951284 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<27>.RGF_DC_IQ_BB_GAIN.dc_q = 8951284 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<27>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951284 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<28>.RGF_DC_IQ_BB_GAIN = 8951288 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<28>.RGF_DC_IQ_BB_GAIN.dc_i = 8951288 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<28>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951288 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<28>.RGF_DC_IQ_BB_GAIN.dc_q = 8951288 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<28>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951288 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<29>.RGF_DC_IQ_BB_GAIN = 8951292 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<29>.RGF_DC_IQ_BB_GAIN.dc_i = 8951292 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<29>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951292 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<29>.RGF_DC_IQ_BB_GAIN.dc_q = 8951292 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<29>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951292 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<30>.RGF_DC_IQ_BB_GAIN = 8951296 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<30>.RGF_DC_IQ_BB_GAIN.dc_i = 8951296 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<30>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951296 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<30>.RGF_DC_IQ_BB_GAIN.dc_q = 8951296 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<30>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951296 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<31>.RGF_DC_IQ_BB_GAIN = 8951300 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<31>.RGF_DC_IQ_BB_GAIN.dc_i = 8951300 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<31>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951300 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<31>.RGF_DC_IQ_BB_GAIN.dc_q = 8951300 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<31>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951300 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<32>.RGF_DC_IQ_BB_GAIN = 8951304 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<32>.RGF_DC_IQ_BB_GAIN.dc_i = 8951304 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<32>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951304 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<32>.RGF_DC_IQ_BB_GAIN.dc_q = 8951304 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<32>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951304 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<33>.RGF_DC_IQ_BB_GAIN = 8951308 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<33>.RGF_DC_IQ_BB_GAIN.dc_i = 8951308 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<33>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951308 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<33>.RGF_DC_IQ_BB_GAIN.dc_q = 8951308 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<33>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951308 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<34>.RGF_DC_IQ_BB_GAIN = 8951312 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<34>.RGF_DC_IQ_BB_GAIN.dc_i = 8951312 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<34>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951312 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<34>.RGF_DC_IQ_BB_GAIN.dc_q = 8951312 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<34>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951312 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<35>.RGF_DC_IQ_BB_GAIN = 8951316 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<35>.RGF_DC_IQ_BB_GAIN.dc_i = 8951316 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<35>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951316 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<35>.RGF_DC_IQ_BB_GAIN.dc_q = 8951316 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<35>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951316 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<36>.RGF_DC_IQ_BB_GAIN = 8951320 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<36>.RGF_DC_IQ_BB_GAIN.dc_i = 8951320 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<36>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951320 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<36>.RGF_DC_IQ_BB_GAIN.dc_q = 8951320 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<36>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951320 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<37>.RGF_DC_IQ_BB_GAIN = 8951324 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<37>.RGF_DC_IQ_BB_GAIN.dc_i = 8951324 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<37>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951324 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<37>.RGF_DC_IQ_BB_GAIN.dc_q = 8951324 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<37>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951324 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<38>.RGF_DC_IQ_BB_GAIN = 8951328 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<38>.RGF_DC_IQ_BB_GAIN.dc_i = 8951328 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<38>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951328 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<38>.RGF_DC_IQ_BB_GAIN.dc_q = 8951328 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<38>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951328 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<39>.RGF_DC_IQ_BB_GAIN = 8951332 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<39>.RGF_DC_IQ_BB_GAIN.dc_i = 8951332 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<39>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951332 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<39>.RGF_DC_IQ_BB_GAIN.dc_q = 8951332 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<39>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951332 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<40>.RGF_DC_IQ_BB_GAIN = 8951336 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<40>.RGF_DC_IQ_BB_GAIN.dc_i = 8951336 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<40>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951336 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<40>.RGF_DC_IQ_BB_GAIN.dc_q = 8951336 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<40>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951336 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<41>.RGF_DC_IQ_BB_GAIN = 8951340 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<41>.RGF_DC_IQ_BB_GAIN.dc_i = 8951340 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<41>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951340 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<41>.RGF_DC_IQ_BB_GAIN.dc_q = 8951340 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<41>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951340 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<42>.RGF_DC_IQ_BB_GAIN = 8951344 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<42>.RGF_DC_IQ_BB_GAIN.dc_i = 8951344 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<42>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951344 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<42>.RGF_DC_IQ_BB_GAIN.dc_q = 8951344 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<42>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951344 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<43>.RGF_DC_IQ_BB_GAIN = 8951348 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<43>.RGF_DC_IQ_BB_GAIN.dc_i = 8951348 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<43>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951348 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<43>.RGF_DC_IQ_BB_GAIN.dc_q = 8951348 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<43>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951348 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<44>.RGF_DC_IQ_BB_GAIN = 8951352 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<44>.RGF_DC_IQ_BB_GAIN.dc_i = 8951352 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<44>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951352 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<44>.RGF_DC_IQ_BB_GAIN.dc_q = 8951352 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<44>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951352 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<45>.RGF_DC_IQ_BB_GAIN = 8951356 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<45>.RGF_DC_IQ_BB_GAIN.dc_i = 8951356 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<45>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951356 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<45>.RGF_DC_IQ_BB_GAIN.dc_q = 8951356 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<45>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951356 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<46>.RGF_DC_IQ_BB_GAIN = 8951360 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<46>.RGF_DC_IQ_BB_GAIN.dc_i = 8951360 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<46>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951360 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<46>.RGF_DC_IQ_BB_GAIN.dc_q = 8951360 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<46>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951360 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<47>.RGF_DC_IQ_BB_GAIN = 8951364 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<47>.RGF_DC_IQ_BB_GAIN.dc_i = 8951364 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<47>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951364 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<47>.RGF_DC_IQ_BB_GAIN.dc_q = 8951364 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<47>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951364 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<48>.RGF_DC_IQ_BB_GAIN = 8951368 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<48>.RGF_DC_IQ_BB_GAIN.dc_i = 8951368 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<48>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951368 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<48>.RGF_DC_IQ_BB_GAIN.dc_q = 8951368 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<48>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951368 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<49>.RGF_DC_IQ_BB_GAIN = 8951372 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<49>.RGF_DC_IQ_BB_GAIN.dc_i = 8951372 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<49>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951372 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<49>.RGF_DC_IQ_BB_GAIN.dc_q = 8951372 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<49>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951372 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<50>.RGF_DC_IQ_BB_GAIN = 8951376 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<50>.RGF_DC_IQ_BB_GAIN.dc_i = 8951376 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<50>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951376 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<50>.RGF_DC_IQ_BB_GAIN.dc_q = 8951376 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<50>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951376 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<51>.RGF_DC_IQ_BB_GAIN = 8951380 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<51>.RGF_DC_IQ_BB_GAIN.dc_i = 8951380 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<51>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951380 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<51>.RGF_DC_IQ_BB_GAIN.dc_q = 8951380 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<51>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951380 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<52>.RGF_DC_IQ_BB_GAIN = 8951384 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<52>.RGF_DC_IQ_BB_GAIN.dc_i = 8951384 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<52>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951384 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<52>.RGF_DC_IQ_BB_GAIN.dc_q = 8951384 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<52>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951384 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<53>.RGF_DC_IQ_BB_GAIN = 8951388 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<53>.RGF_DC_IQ_BB_GAIN.dc_i = 8951388 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<53>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951388 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<53>.RGF_DC_IQ_BB_GAIN.dc_q = 8951388 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<53>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951388 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<54>.RGF_DC_IQ_BB_GAIN = 8951392 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<54>.RGF_DC_IQ_BB_GAIN.dc_i = 8951392 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<54>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951392 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<54>.RGF_DC_IQ_BB_GAIN.dc_q = 8951392 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<54>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951392 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<55>.RGF_DC_IQ_BB_GAIN = 8951396 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<55>.RGF_DC_IQ_BB_GAIN.dc_i = 8951396 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<55>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951396 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<55>.RGF_DC_IQ_BB_GAIN.dc_q = 8951396 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<55>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951396 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<56>.RGF_DC_IQ_BB_GAIN = 8951400 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<56>.RGF_DC_IQ_BB_GAIN.dc_i = 8951400 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<56>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951400 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<56>.RGF_DC_IQ_BB_GAIN.dc_q = 8951400 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<56>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951400 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<57>.RGF_DC_IQ_BB_GAIN = 8951404 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<57>.RGF_DC_IQ_BB_GAIN.dc_i = 8951404 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<57>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951404 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<57>.RGF_DC_IQ_BB_GAIN.dc_q = 8951404 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<57>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951404 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<58>.RGF_DC_IQ_BB_GAIN = 8951408 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<58>.RGF_DC_IQ_BB_GAIN.dc_i = 8951408 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<58>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951408 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<58>.RGF_DC_IQ_BB_GAIN.dc_q = 8951408 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<58>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951408 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<59>.RGF_DC_IQ_BB_GAIN = 8951412 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<59>.RGF_DC_IQ_BB_GAIN.dc_i = 8951412 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<59>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951412 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<59>.RGF_DC_IQ_BB_GAIN.dc_q = 8951412 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<59>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951412 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<60>.RGF_DC_IQ_BB_GAIN = 8951416 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<60>.RGF_DC_IQ_BB_GAIN.dc_i = 8951416 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<60>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951416 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<60>.RGF_DC_IQ_BB_GAIN.dc_q = 8951416 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<60>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951416 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<61>.RGF_DC_IQ_BB_GAIN = 8951420 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<61>.RGF_DC_IQ_BB_GAIN.dc_i = 8951420 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<61>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951420 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<61>.RGF_DC_IQ_BB_GAIN.dc_q = 8951420 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<61>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951420 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<62>.RGF_DC_IQ_BB_GAIN = 8951424 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<62>.RGF_DC_IQ_BB_GAIN.dc_i = 8951424 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<62>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951424 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<62>.RGF_DC_IQ_BB_GAIN.dc_q = 8951424 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<62>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951424 23 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<63>.RGF_DC_IQ_BB_GAIN = 8951428 0 31
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<63>.RGF_DC_IQ_BB_GAIN.dc_i = 8951428 0 6
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<63>.RGF_DC_IQ_BB_GAIN.reserved.4047 = 8951428 7 15
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<63>.RGF_DC_IQ_BB_GAIN.dc_q = 8951428 16 22
CAF_RGF.S_DC_CANCEL_BB_GAIN_TBL_.<63>.RGF_DC_IQ_BB_GAIN.reserved.4048 = 8951428 23 31
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_I_SAR_0 = 8951432 0 31
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_I_SAR_1 = 8951436 0 31
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_Q_SAR_0 = 8951440 0 31
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_Q_SAR_1 = 8951444 0 31
CAF_RGF.S_DC_CANCEL_SAR.RGF_PHY_TOP_RX_DC_REMOVAL_BYPASS = 8951448 0 31
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_I_SAR_0.rgf_dc_i_sar_0 = 8951432 0 6
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_I_SAR_0.reserved.4049 = 8951432 7 7
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_I_SAR_0.rgf_dc_i_sar_1 = 8951432 8 14
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_I_SAR_0.reserved.4050 = 8951432 15 15
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_I_SAR_0.rgf_dc_i_sar_2 = 8951432 16 22
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_I_SAR_0.reserved.4051 = 8951432 23 23
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_I_SAR_0.rgf_dc_i_sar_3 = 8951432 24 30
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_I_SAR_0.reserved.4052 = 8951432 31 31
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_I_SAR_1.rgf_dc_i_sar_4 = 8951436 0 6
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_I_SAR_1.reserved.4053 = 8951436 7 7
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_I_SAR_1.rgf_dc_i_sar_5 = 8951436 8 14
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_I_SAR_1.reserved.4054 = 8951436 15 15
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_I_SAR_1.rgf_dc_i_sar_6 = 8951436 16 22
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_I_SAR_1.reserved.4055 = 8951436 23 23
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_I_SAR_1.rgf_dc_i_sar_7 = 8951436 24 30
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_I_SAR_1.reserved.4056 = 8951436 31 31
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_Q_SAR_0.rgf_dc_q_sar_0 = 8951440 0 6
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_Q_SAR_0.reserved.4057 = 8951440 7 7
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_Q_SAR_0.rgf_dc_q_sar_1 = 8951440 8 14
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_Q_SAR_0.reserved.4058 = 8951440 15 15
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_Q_SAR_0.rgf_dc_q_sar_2 = 8951440 16 22
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_Q_SAR_0.reserved.4059 = 8951440 23 23
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_Q_SAR_0.rgf_dc_q_sar_3 = 8951440 24 30
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_Q_SAR_0.reserved.4060 = 8951440 31 31
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_Q_SAR_1.rgf_dc_q_sar_4 = 8951444 0 6
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_Q_SAR_1.reserved.4061 = 8951444 7 7
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_Q_SAR_1.rgf_dc_q_sar_5 = 8951444 8 14
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_Q_SAR_1.reserved.4062 = 8951444 15 15
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_Q_SAR_1.rgf_dc_q_sar_6 = 8951444 16 22
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_Q_SAR_1.reserved.4063 = 8951444 23 23
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_Q_SAR_1.rgf_dc_q_sar_7 = 8951444 24 30
CAF_RGF.S_DC_CANCEL_SAR.RGF_DC_Q_SAR_1.reserved.4064 = 8951444 31 31
CAF_RGF.S_DC_CANCEL_SAR.RGF_PHY_TOP_RX_DC_REMOVAL_BYPASS.rgf_phy_top_rx_dc_removal_bypass = 8951448 0 0
CAF_RGF.S_DC_CANCEL_SAR.RGF_PHY_TOP_RX_DC_REMOVAL_BYPASS.reserved.4065 = 8951448 1 31
CAF_RGF.S_CCA.PHY_CCA_OLD_MODE = 8951452 0 31
CAF_RGF.S_CCA.PHY_CCA_GAIN_CALC_OFFSET = 8951456 0 31
CAF_RGF.S_CCA.PHY_CCA1_TH = 8951460 0 31
CAF_RGF.S_CCA.PHY_CCA2_TH = 8951464 0 31
CAF_RGF.S_CCA.PHY_RX_CCA = 8951468 0 31
CAF_RGF.S_CCA.PHY_CCA_OLD_MODE.phy_cca_old_mode = 8951452 0 0
CAF_RGF.S_CCA.PHY_CCA_OLD_MODE.reserved.4066 = 8951452 1 31
CAF_RGF.S_CCA.PHY_CCA_GAIN_CALC_OFFSET.phy_cca_gain_calc_offset = 8951456 0 6
CAF_RGF.S_CCA.PHY_CCA_GAIN_CALC_OFFSET.reserved.4067 = 8951456 7 31
CAF_RGF.S_CCA.PHY_CCA1_TH.phy_cca1_th_up = 8951460 0 6
CAF_RGF.S_CCA.PHY_CCA1_TH.reserved.4068 = 8951460 7 7
CAF_RGF.S_CCA.PHY_CCA1_TH.phy_cca1_th_down = 8951460 8 14
CAF_RGF.S_CCA.PHY_CCA1_TH.reserved.4069 = 8951460 15 31
CAF_RGF.S_CCA.PHY_CCA2_TH.phy_cca2_cp_th_up = 8951464 0 6
CAF_RGF.S_CCA.PHY_CCA2_TH.reserved.4070 = 8951464 7 7
CAF_RGF.S_CCA.PHY_CCA2_TH.phy_cca2_cp_th_down = 8951464 8 14
CAF_RGF.S_CCA.PHY_CCA2_TH.reserved.4071 = 8951464 15 15
CAF_RGF.S_CCA.PHY_CCA2_TH.phy_cca2_dp_th_up = 8951464 16 22
CAF_RGF.S_CCA.PHY_CCA2_TH.reserved.4072 = 8951464 23 23
CAF_RGF.S_CCA.PHY_CCA2_TH.phy_cca2_dp_th_down = 8951464 24 30
CAF_RGF.S_CCA.PHY_CCA2_TH.reserved.4073 = 8951464 31 31
CAF_RGF.S_CCA.PHY_RX_CCA.phy_rx_cca = 8951468 0 2
CAF_RGF.S_CCA.PHY_RX_CCA.reserved.4074 = 8951468 3 31
CAF_RGF.S_PHY_TOP_SPARE.PHY_TOP_SPARE_0 = 8951472 0 31
CAF_RGF.S_PHY_TOP_SPARE.PHY_TOP_SPARE_1 = 8951476 0 31
CAF_RGF.S_PHY_TOP_SPARE.PHY_TOP_SPARE_0.phy_top_spare_0 = 8951472 0 31
CAF_RGF.S_PHY_TOP_SPARE.PHY_TOP_SPARE_1.phy_top_spare_1 = 8951476 0 31
CAFE_RGF = 8953856 0 32671
CAFE_RGF.S_GAIN_LOGIC = 8953856 0 28735
CAFE_RGF.S_SXD_CONTROL = 8957448 0 2047
CAFE_RGF.S_ADC_CONTROL = 8957704 0 447
CAFE_RGF.S_AMDET_CONTROL = 8957760 0 31
CAFE_RGF.S_TOP_BIAS_CONTROL = 8957764 0 63
CAFE_RGF.S_DAC_CONTROL = 8957772 0 95
CAFE_RGF.S_IF_CONTROL = 8957784 0 95
CAFE_RGF.S_LO_CONTROL = 8957796 0 511
CAFE_RGF.S_OSC_CONTROL = 8957860 0 159
CAFE_RGF.S_RXVGA_CONTROL = 8957880 0 255
CAFE_RGF.S_TXVGA_CONTROL = 8957912 0 127
CAFE_RGF.S_CONTROL_CONFIG = 8957928 0 95
CAFE_RGF.S_GAIN_LOGIC.TX_GAIN_FORCE = 8953856 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX = 8953860 0 4095
CAFE_RGF.S_GAIN_LOGIC.RX_AGC_FORCE = 8954372 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX = 8954376 0 24575
CAFE_RGF.S_GAIN_LOGIC.TX_GAIN_FORCE.tx_gain_force_en = 8953856 0 0
CAFE_RGF.S_GAIN_LOGIC.TX_GAIN_FORCE.tx_gain_force_val = 8953856 1 5
CAFE_RGF.S_GAIN_LOGIC.TX_GAIN_FORCE.tx_gain_rx_mode = 8953856 6 10
CAFE_RGF.S_GAIN_LOGIC.TX_GAIN_FORCE.tx_gain_stdby_mode = 8953856 11 15
CAFE_RGF.S_GAIN_LOGIC.TX_GAIN_FORCE.tx_gain_lpbk_mode = 8953856 16 20
CAFE_RGF.S_GAIN_LOGIC.TX_GAIN_FORCE.tx_gain_table_rm = 8953856 21 24
CAFE_RGF.S_GAIN_LOGIC.TX_GAIN_FORCE.rx_agc_table_rm = 8953856 25 28
CAFE_RGF.S_GAIN_LOGIC.TX_GAIN_FORCE.tx_gain_table_pg = 8953856 29 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN = 8953860 0 4095
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.table = 8953860 0 4095
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.0 = 8953860 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.4 = 8953864 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.8 = 8953868 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.12 = 8953872 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.16 = 8953876 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.20 = 8953880 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.24 = 8953884 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.28 = 8953888 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.32 = 8953892 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.36 = 8953896 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.40 = 8953900 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.44 = 8953904 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.48 = 8953908 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.52 = 8953912 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.56 = 8953916 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.60 = 8953920 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.64 = 8953924 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.68 = 8953928 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.72 = 8953932 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.76 = 8953936 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.80 = 8953940 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.84 = 8953944 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.88 = 8953948 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.92 = 8953952 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.96 = 8953956 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.100 = 8953960 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.104 = 8953964 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.108 = 8953968 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.112 = 8953972 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.116 = 8953976 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.120 = 8953980 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.124 = 8953984 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.128 = 8953988 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.132 = 8953992 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.136 = 8953996 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.140 = 8954000 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.144 = 8954004 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.148 = 8954008 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.152 = 8954012 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.156 = 8954016 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.160 = 8954020 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.164 = 8954024 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.168 = 8954028 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.172 = 8954032 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.176 = 8954036 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.180 = 8954040 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.184 = 8954044 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.188 = 8954048 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.192 = 8954052 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.196 = 8954056 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.200 = 8954060 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.204 = 8954064 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.208 = 8954068 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.212 = 8954072 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.216 = 8954076 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.220 = 8954080 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.224 = 8954084 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.228 = 8954088 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.232 = 8954092 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.236 = 8954096 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.240 = 8954100 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.244 = 8954104 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.248 = 8954108 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.252 = 8954112 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.256 = 8954116 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.260 = 8954120 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.264 = 8954124 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.268 = 8954128 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.272 = 8954132 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.276 = 8954136 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.280 = 8954140 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.284 = 8954144 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.288 = 8954148 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.292 = 8954152 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.296 = 8954156 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.300 = 8954160 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.304 = 8954164 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.308 = 8954168 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.312 = 8954172 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.316 = 8954176 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.320 = 8954180 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.324 = 8954184 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.328 = 8954188 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.332 = 8954192 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.336 = 8954196 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.340 = 8954200 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.344 = 8954204 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.348 = 8954208 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.352 = 8954212 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.356 = 8954216 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.360 = 8954220 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.364 = 8954224 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.368 = 8954228 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.372 = 8954232 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.376 = 8954236 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.380 = 8954240 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.384 = 8954244 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.388 = 8954248 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.392 = 8954252 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.396 = 8954256 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.400 = 8954260 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.404 = 8954264 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.408 = 8954268 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.412 = 8954272 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.416 = 8954276 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.420 = 8954280 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.424 = 8954284 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.428 = 8954288 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.432 = 8954292 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.436 = 8954296 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.440 = 8954300 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.444 = 8954304 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.448 = 8954308 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.452 = 8954312 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.456 = 8954316 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.460 = 8954320 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.464 = 8954324 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.468 = 8954328 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.472 = 8954332 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.476 = 8954336 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.480 = 8954340 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.484 = 8954344 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.488 = 8954348 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.492 = 8954352 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.496 = 8954356 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.500 = 8954360 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.504 = 8954364 0 31
CAFE_RGF.S_GAIN_LOGIC.S_TX.GAIN.TABLE.table.508 = 8954368 0 31
CAFE_RGF.S_GAIN_LOGIC.RX_AGC_FORCE.rx_agc_force_en = 8954372 0 0
CAFE_RGF.S_GAIN_LOGIC.RX_AGC_FORCE.rx_agc_force_val = 8954372 1 6
CAFE_RGF.S_GAIN_LOGIC.RX_AGC_FORCE.rx_agc_tx_mode = 8954372 7 12
CAFE_RGF.S_GAIN_LOGIC.RX_AGC_FORCE.rx_agc_stdby_mode = 8954372 13 18
CAFE_RGF.S_GAIN_LOGIC.RX_AGC_FORCE.rx_agc_lpbk_mode = 8954372 19 24
CAFE_RGF.S_GAIN_LOGIC.RX_AGC_FORCE.rx_adc_dc_force_en = 8954372 25 25
CAFE_RGF.S_GAIN_LOGIC.RX_AGC_FORCE.rx_agc_table_pg = 8954372 26 28
CAFE_RGF.S_GAIN_LOGIC.RX_AGC_FORCE.reserved.4075 = 8954372 29 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC = 8954376 0 24575
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.table0 = 8954376 0 8191
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.table1 = 8955400 0 16383
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.0 = 8954376 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.4 = 8954380 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.8 = 8954384 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.12 = 8954388 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.16 = 8954392 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.20 = 8954396 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.24 = 8954400 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.28 = 8954404 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.32 = 8954408 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.36 = 8954412 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.40 = 8954416 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.44 = 8954420 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.48 = 8954424 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.52 = 8954428 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.56 = 8954432 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.60 = 8954436 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.64 = 8954440 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.68 = 8954444 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.72 = 8954448 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.76 = 8954452 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.80 = 8954456 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.84 = 8954460 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.88 = 8954464 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.92 = 8954468 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.96 = 8954472 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.100 = 8954476 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.104 = 8954480 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.108 = 8954484 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.112 = 8954488 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.116 = 8954492 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.120 = 8954496 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.124 = 8954500 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.128 = 8954504 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.132 = 8954508 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.136 = 8954512 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.140 = 8954516 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.144 = 8954520 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.148 = 8954524 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.152 = 8954528 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.156 = 8954532 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.160 = 8954536 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.164 = 8954540 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.168 = 8954544 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.172 = 8954548 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.176 = 8954552 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.180 = 8954556 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.184 = 8954560 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.188 = 8954564 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.192 = 8954568 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.196 = 8954572 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.200 = 8954576 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.204 = 8954580 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.208 = 8954584 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.212 = 8954588 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.216 = 8954592 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.220 = 8954596 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.224 = 8954600 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.228 = 8954604 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.232 = 8954608 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.236 = 8954612 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.240 = 8954616 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.244 = 8954620 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.248 = 8954624 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.252 = 8954628 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.256 = 8954632 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.260 = 8954636 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.264 = 8954640 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.268 = 8954644 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.272 = 8954648 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.276 = 8954652 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.280 = 8954656 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.284 = 8954660 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.288 = 8954664 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.292 = 8954668 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.296 = 8954672 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.300 = 8954676 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.304 = 8954680 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.308 = 8954684 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.312 = 8954688 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.316 = 8954692 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.320 = 8954696 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.324 = 8954700 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.328 = 8954704 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.332 = 8954708 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.336 = 8954712 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.340 = 8954716 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.344 = 8954720 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.348 = 8954724 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.352 = 8954728 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.356 = 8954732 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.360 = 8954736 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.364 = 8954740 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.368 = 8954744 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.372 = 8954748 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.376 = 8954752 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.380 = 8954756 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.384 = 8954760 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.388 = 8954764 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.392 = 8954768 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.396 = 8954772 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.400 = 8954776 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.404 = 8954780 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.408 = 8954784 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.412 = 8954788 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.416 = 8954792 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.420 = 8954796 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.424 = 8954800 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.428 = 8954804 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.432 = 8954808 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.436 = 8954812 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.440 = 8954816 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.444 = 8954820 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.448 = 8954824 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.452 = 8954828 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.456 = 8954832 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.460 = 8954836 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.464 = 8954840 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.468 = 8954844 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.472 = 8954848 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.476 = 8954852 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.480 = 8954856 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.484 = 8954860 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.488 = 8954864 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.492 = 8954868 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.496 = 8954872 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.500 = 8954876 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.504 = 8954880 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.508 = 8954884 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.512 = 8954888 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.516 = 8954892 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.520 = 8954896 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.524 = 8954900 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.528 = 8954904 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.532 = 8954908 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.536 = 8954912 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.540 = 8954916 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.544 = 8954920 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.548 = 8954924 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.552 = 8954928 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.556 = 8954932 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.560 = 8954936 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.564 = 8954940 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.568 = 8954944 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.572 = 8954948 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.576 = 8954952 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.580 = 8954956 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.584 = 8954960 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.588 = 8954964 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.592 = 8954968 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.596 = 8954972 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.600 = 8954976 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.604 = 8954980 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.608 = 8954984 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.612 = 8954988 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.616 = 8954992 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.620 = 8954996 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.624 = 8955000 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.628 = 8955004 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.632 = 8955008 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.636 = 8955012 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.640 = 8955016 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.644 = 8955020 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.648 = 8955024 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.652 = 8955028 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.656 = 8955032 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.660 = 8955036 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.664 = 8955040 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.668 = 8955044 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.672 = 8955048 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.676 = 8955052 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.680 = 8955056 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.684 = 8955060 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.688 = 8955064 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.692 = 8955068 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.696 = 8955072 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.700 = 8955076 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.704 = 8955080 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.708 = 8955084 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.712 = 8955088 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.716 = 8955092 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.720 = 8955096 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.724 = 8955100 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.728 = 8955104 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.732 = 8955108 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.736 = 8955112 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.740 = 8955116 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.744 = 8955120 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.748 = 8955124 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.752 = 8955128 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.756 = 8955132 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.760 = 8955136 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.764 = 8955140 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.768 = 8955144 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.772 = 8955148 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.776 = 8955152 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.780 = 8955156 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.784 = 8955160 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.788 = 8955164 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.792 = 8955168 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.796 = 8955172 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.800 = 8955176 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.804 = 8955180 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.808 = 8955184 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.812 = 8955188 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.816 = 8955192 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.820 = 8955196 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.824 = 8955200 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.828 = 8955204 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.832 = 8955208 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.836 = 8955212 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.840 = 8955216 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.844 = 8955220 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.848 = 8955224 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.852 = 8955228 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.856 = 8955232 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.860 = 8955236 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.864 = 8955240 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.868 = 8955244 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.872 = 8955248 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.876 = 8955252 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.880 = 8955256 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.884 = 8955260 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.888 = 8955264 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.892 = 8955268 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.896 = 8955272 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.900 = 8955276 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.904 = 8955280 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.908 = 8955284 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.912 = 8955288 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.916 = 8955292 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.920 = 8955296 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.924 = 8955300 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.928 = 8955304 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.932 = 8955308 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.936 = 8955312 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.940 = 8955316 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.944 = 8955320 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.948 = 8955324 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.952 = 8955328 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.956 = 8955332 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.960 = 8955336 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.964 = 8955340 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.968 = 8955344 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.972 = 8955348 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.976 = 8955352 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.980 = 8955356 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.984 = 8955360 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.988 = 8955364 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.992 = 8955368 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.996 = 8955372 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.1000 = 8955376 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.1004 = 8955380 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.1008 = 8955384 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.1012 = 8955388 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.1016 = 8955392 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE0.table0.1020 = 8955396 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.0 = 8955400 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.4 = 8955404 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.8 = 8955408 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.12 = 8955412 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.16 = 8955416 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.20 = 8955420 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.24 = 8955424 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.28 = 8955428 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.32 = 8955432 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.36 = 8955436 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.40 = 8955440 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.44 = 8955444 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.48 = 8955448 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.52 = 8955452 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.56 = 8955456 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.60 = 8955460 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.64 = 8955464 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.68 = 8955468 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.72 = 8955472 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.76 = 8955476 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.80 = 8955480 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.84 = 8955484 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.88 = 8955488 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.92 = 8955492 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.96 = 8955496 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.100 = 8955500 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.104 = 8955504 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.108 = 8955508 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.112 = 8955512 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.116 = 8955516 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.120 = 8955520 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.124 = 8955524 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.128 = 8955528 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.132 = 8955532 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.136 = 8955536 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.140 = 8955540 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.144 = 8955544 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.148 = 8955548 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.152 = 8955552 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.156 = 8955556 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.160 = 8955560 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.164 = 8955564 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.168 = 8955568 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.172 = 8955572 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.176 = 8955576 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.180 = 8955580 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.184 = 8955584 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.188 = 8955588 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.192 = 8955592 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.196 = 8955596 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.200 = 8955600 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.204 = 8955604 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.208 = 8955608 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.212 = 8955612 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.216 = 8955616 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.220 = 8955620 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.224 = 8955624 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.228 = 8955628 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.232 = 8955632 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.236 = 8955636 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.240 = 8955640 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.244 = 8955644 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.248 = 8955648 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.252 = 8955652 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.256 = 8955656 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.260 = 8955660 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.264 = 8955664 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.268 = 8955668 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.272 = 8955672 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.276 = 8955676 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.280 = 8955680 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.284 = 8955684 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.288 = 8955688 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.292 = 8955692 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.296 = 8955696 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.300 = 8955700 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.304 = 8955704 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.308 = 8955708 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.312 = 8955712 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.316 = 8955716 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.320 = 8955720 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.324 = 8955724 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.328 = 8955728 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.332 = 8955732 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.336 = 8955736 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.340 = 8955740 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.344 = 8955744 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.348 = 8955748 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.352 = 8955752 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.356 = 8955756 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.360 = 8955760 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.364 = 8955764 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.368 = 8955768 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.372 = 8955772 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.376 = 8955776 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.380 = 8955780 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.384 = 8955784 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.388 = 8955788 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.392 = 8955792 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.396 = 8955796 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.400 = 8955800 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.404 = 8955804 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.408 = 8955808 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.412 = 8955812 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.416 = 8955816 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.420 = 8955820 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.424 = 8955824 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.428 = 8955828 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.432 = 8955832 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.436 = 8955836 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.440 = 8955840 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.444 = 8955844 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.448 = 8955848 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.452 = 8955852 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.456 = 8955856 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.460 = 8955860 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.464 = 8955864 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.468 = 8955868 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.472 = 8955872 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.476 = 8955876 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.480 = 8955880 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.484 = 8955884 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.488 = 8955888 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.492 = 8955892 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.496 = 8955896 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.500 = 8955900 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.504 = 8955904 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.508 = 8955908 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.512 = 8955912 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.516 = 8955916 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.520 = 8955920 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.524 = 8955924 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.528 = 8955928 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.532 = 8955932 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.536 = 8955936 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.540 = 8955940 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.544 = 8955944 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.548 = 8955948 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.552 = 8955952 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.556 = 8955956 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.560 = 8955960 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.564 = 8955964 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.568 = 8955968 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.572 = 8955972 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.576 = 8955976 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.580 = 8955980 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.584 = 8955984 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.588 = 8955988 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.592 = 8955992 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.596 = 8955996 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.600 = 8956000 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.604 = 8956004 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.608 = 8956008 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.612 = 8956012 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.616 = 8956016 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.620 = 8956020 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.624 = 8956024 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.628 = 8956028 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.632 = 8956032 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.636 = 8956036 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.640 = 8956040 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.644 = 8956044 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.648 = 8956048 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.652 = 8956052 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.656 = 8956056 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.660 = 8956060 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.664 = 8956064 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.668 = 8956068 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.672 = 8956072 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.676 = 8956076 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.680 = 8956080 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.684 = 8956084 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.688 = 8956088 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.692 = 8956092 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.696 = 8956096 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.700 = 8956100 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.704 = 8956104 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.708 = 8956108 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.712 = 8956112 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.716 = 8956116 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.720 = 8956120 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.724 = 8956124 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.728 = 8956128 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.732 = 8956132 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.736 = 8956136 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.740 = 8956140 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.744 = 8956144 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.748 = 8956148 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.752 = 8956152 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.756 = 8956156 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.760 = 8956160 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.764 = 8956164 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.768 = 8956168 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.772 = 8956172 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.776 = 8956176 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.780 = 8956180 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.784 = 8956184 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.788 = 8956188 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.792 = 8956192 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.796 = 8956196 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.800 = 8956200 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.804 = 8956204 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.808 = 8956208 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.812 = 8956212 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.816 = 8956216 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.820 = 8956220 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.824 = 8956224 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.828 = 8956228 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.832 = 8956232 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.836 = 8956236 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.840 = 8956240 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.844 = 8956244 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.848 = 8956248 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.852 = 8956252 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.856 = 8956256 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.860 = 8956260 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.864 = 8956264 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.868 = 8956268 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.872 = 8956272 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.876 = 8956276 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.880 = 8956280 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.884 = 8956284 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.888 = 8956288 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.892 = 8956292 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.896 = 8956296 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.900 = 8956300 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.904 = 8956304 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.908 = 8956308 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.912 = 8956312 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.916 = 8956316 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.920 = 8956320 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.924 = 8956324 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.928 = 8956328 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.932 = 8956332 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.936 = 8956336 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.940 = 8956340 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.944 = 8956344 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.948 = 8956348 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.952 = 8956352 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.956 = 8956356 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.960 = 8956360 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.964 = 8956364 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.968 = 8956368 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.972 = 8956372 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.976 = 8956376 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.980 = 8956380 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.984 = 8956384 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.988 = 8956388 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.992 = 8956392 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.996 = 8956396 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1000 = 8956400 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1004 = 8956404 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1008 = 8956408 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1012 = 8956412 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1016 = 8956416 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1020 = 8956420 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1024 = 8956424 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1028 = 8956428 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1032 = 8956432 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1036 = 8956436 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1040 = 8956440 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1044 = 8956444 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1048 = 8956448 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1052 = 8956452 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1056 = 8956456 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1060 = 8956460 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1064 = 8956464 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1068 = 8956468 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1072 = 8956472 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1076 = 8956476 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1080 = 8956480 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1084 = 8956484 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1088 = 8956488 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1092 = 8956492 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1096 = 8956496 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1100 = 8956500 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1104 = 8956504 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1108 = 8956508 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1112 = 8956512 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1116 = 8956516 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1120 = 8956520 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1124 = 8956524 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1128 = 8956528 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1132 = 8956532 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1136 = 8956536 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1140 = 8956540 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1144 = 8956544 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1148 = 8956548 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1152 = 8956552 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1156 = 8956556 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1160 = 8956560 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1164 = 8956564 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1168 = 8956568 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1172 = 8956572 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1176 = 8956576 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1180 = 8956580 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1184 = 8956584 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1188 = 8956588 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1192 = 8956592 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1196 = 8956596 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1200 = 8956600 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1204 = 8956604 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1208 = 8956608 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1212 = 8956612 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1216 = 8956616 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1220 = 8956620 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1224 = 8956624 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1228 = 8956628 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1232 = 8956632 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1236 = 8956636 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1240 = 8956640 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1244 = 8956644 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1248 = 8956648 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1252 = 8956652 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1256 = 8956656 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1260 = 8956660 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1264 = 8956664 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1268 = 8956668 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1272 = 8956672 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1276 = 8956676 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1280 = 8956680 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1284 = 8956684 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1288 = 8956688 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1292 = 8956692 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1296 = 8956696 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1300 = 8956700 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1304 = 8956704 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1308 = 8956708 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1312 = 8956712 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1316 = 8956716 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1320 = 8956720 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1324 = 8956724 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1328 = 8956728 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1332 = 8956732 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1336 = 8956736 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1340 = 8956740 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1344 = 8956744 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1348 = 8956748 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1352 = 8956752 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1356 = 8956756 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1360 = 8956760 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1364 = 8956764 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1368 = 8956768 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1372 = 8956772 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1376 = 8956776 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1380 = 8956780 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1384 = 8956784 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1388 = 8956788 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1392 = 8956792 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1396 = 8956796 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1400 = 8956800 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1404 = 8956804 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1408 = 8956808 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1412 = 8956812 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1416 = 8956816 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1420 = 8956820 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1424 = 8956824 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1428 = 8956828 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1432 = 8956832 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1436 = 8956836 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1440 = 8956840 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1444 = 8956844 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1448 = 8956848 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1452 = 8956852 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1456 = 8956856 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1460 = 8956860 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1464 = 8956864 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1468 = 8956868 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1472 = 8956872 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1476 = 8956876 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1480 = 8956880 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1484 = 8956884 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1488 = 8956888 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1492 = 8956892 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1496 = 8956896 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1500 = 8956900 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1504 = 8956904 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1508 = 8956908 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1512 = 8956912 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1516 = 8956916 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1520 = 8956920 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1524 = 8956924 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1528 = 8956928 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1532 = 8956932 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1536 = 8956936 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1540 = 8956940 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1544 = 8956944 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1548 = 8956948 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1552 = 8956952 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1556 = 8956956 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1560 = 8956960 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1564 = 8956964 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1568 = 8956968 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1572 = 8956972 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1576 = 8956976 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1580 = 8956980 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1584 = 8956984 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1588 = 8956988 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1592 = 8956992 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1596 = 8956996 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1600 = 8957000 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1604 = 8957004 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1608 = 8957008 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1612 = 8957012 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1616 = 8957016 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1620 = 8957020 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1624 = 8957024 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1628 = 8957028 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1632 = 8957032 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1636 = 8957036 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1640 = 8957040 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1644 = 8957044 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1648 = 8957048 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1652 = 8957052 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1656 = 8957056 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1660 = 8957060 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1664 = 8957064 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1668 = 8957068 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1672 = 8957072 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1676 = 8957076 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1680 = 8957080 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1684 = 8957084 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1688 = 8957088 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1692 = 8957092 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1696 = 8957096 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1700 = 8957100 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1704 = 8957104 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1708 = 8957108 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1712 = 8957112 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1716 = 8957116 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1720 = 8957120 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1724 = 8957124 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1728 = 8957128 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1732 = 8957132 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1736 = 8957136 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1740 = 8957140 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1744 = 8957144 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1748 = 8957148 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1752 = 8957152 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1756 = 8957156 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1760 = 8957160 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1764 = 8957164 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1768 = 8957168 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1772 = 8957172 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1776 = 8957176 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1780 = 8957180 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1784 = 8957184 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1788 = 8957188 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1792 = 8957192 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1796 = 8957196 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1800 = 8957200 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1804 = 8957204 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1808 = 8957208 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1812 = 8957212 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1816 = 8957216 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1820 = 8957220 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1824 = 8957224 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1828 = 8957228 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1832 = 8957232 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1836 = 8957236 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1840 = 8957240 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1844 = 8957244 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1848 = 8957248 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1852 = 8957252 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1856 = 8957256 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1860 = 8957260 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1864 = 8957264 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1868 = 8957268 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1872 = 8957272 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1876 = 8957276 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1880 = 8957280 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1884 = 8957284 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1888 = 8957288 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1892 = 8957292 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1896 = 8957296 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1900 = 8957300 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1904 = 8957304 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1908 = 8957308 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1912 = 8957312 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1916 = 8957316 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1920 = 8957320 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1924 = 8957324 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1928 = 8957328 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1932 = 8957332 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1936 = 8957336 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1940 = 8957340 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1944 = 8957344 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1948 = 8957348 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1952 = 8957352 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1956 = 8957356 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1960 = 8957360 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1964 = 8957364 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1968 = 8957368 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1972 = 8957372 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1976 = 8957376 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1980 = 8957380 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1984 = 8957384 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1988 = 8957388 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1992 = 8957392 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.1996 = 8957396 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.2000 = 8957400 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.2004 = 8957404 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.2008 = 8957408 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.2012 = 8957412 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.2016 = 8957416 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.2020 = 8957420 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.2024 = 8957424 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.2028 = 8957428 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.2032 = 8957432 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.2036 = 8957436 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.2040 = 8957440 0 31
CAFE_RGF.S_GAIN_LOGIC.S_RX.AGC.TABLE1.table1.2044 = 8957444 0 31
CAFE_RGF.S_SXD_CONTROL.ABIF_PWDN = 8957448 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL = 8957452 0 639
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL = 8957532 0 543
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL = 8957600 0 831
CAFE_RGF.S_SXD_CONTROL.ABIF_PWDN.abif_pwdn = 8957448 0 0
CAFE_RGF.S_SXD_CONTROL.ABIF_PWDN.sxd_reset = 8957448 1 1
CAFE_RGF.S_SXD_CONTROL.ABIF_PWDN.reserved.4076 = 8957448 2 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE = 8957452 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE = 8957456 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE = 8957460 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_PWDN_MODE = 8957464 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_LPBK_MODE = 8957468 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_0 = 8957472 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_1 = 8957476 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_2 = 8957480 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_3 = 8957484 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_4 = 8957488 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_0 = 8957492 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_1 = 8957496 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_2 = 8957500 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_3 = 8957504 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_4 = 8957508 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_0 = 8957512 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_1 = 8957516 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_2 = 8957520 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_3 = 8957524 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_4 = 8957528 0 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE.sxd_tx_domain_tx_mode_dac_rst_n = 8957452 0 0
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE.sxd_tx_domain_tx_mode_iqdac_en = 8957452 1 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE.sxd_tx_domain_tx_mode_iqdac_sby = 8957452 2 2
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE.sxd_tx_domain_tx_mode_tvga_pwdn = 8957452 3 6
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE.sxd_tx_domain_tx_mode_tvga_sby = 8957452 7 7
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE.sxd_tx_domain_tx_mode_tvga_lo_leak_i_off = 8957452 8 8
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE.sxd_tx_domain_tx_mode_tvga_lo_leak_q_off = 8957452 9 9
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE.sxd_tx_domain_tx_mode_iftx_stg1_pwdn = 8957452 10 10
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE.sxd_tx_domain_tx_mode_iftx_stg2_pwdn = 8957452 11 11
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE.sxd_tx_domain_tx_mode_iftx_stg3_pwdn = 8957452 12 12
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE.reserved.4077 = 8957452 13 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE.sxd_tx_domain_rx_mode_dac_rst_n = 8957456 0 0
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE.sxd_tx_domain_rx_mode_iqdac_en = 8957456 1 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE.sxd_tx_domain_rx_mode_iqdac_sby = 8957456 2 2
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE.sxd_tx_domain_rx_mode_tvga_pwdn = 8957456 3 6
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE.sxd_tx_domain_rx_mode_tvga_sby = 8957456 7 7
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE.sxd_tx_domain_rx_mode_tvga_lo_leak_i_off = 8957456 8 8
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE.sxd_tx_domain_rx_mode_tvga_lo_leak_q_off = 8957456 9 9
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE.sxd_tx_domain_rx_mode_iftx_stg1_pwdn = 8957456 10 10
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE.sxd_tx_domain_rx_mode_iftx_stg2_pwdn = 8957456 11 11
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE.sxd_tx_domain_rx_mode_iftx_stg3_pwdn = 8957456 12 12
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE.reserved.4078 = 8957456 13 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE.sxd_tx_domain_stdby_mode_dac_rst_n = 8957460 0 0
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE.sxd_tx_domain_stdby_mode_iqdac_en = 8957460 1 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE.sxd_tx_domain_stdby_mode_iqdac_sby = 8957460 2 2
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE.sxd_tx_domain_stdby_mode_tvga_pwdn = 8957460 3 6
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE.sxd_tx_domain_stdby_mode_tvga_sby = 8957460 7 7
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE.sxd_tx_domain_stdby_mode_tvga_lo_leak_i_off = 8957460 8 8
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE.sxd_tx_domain_stdby_mode_tvga_lo_leak_q_off = 8957460 9 9
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE.sxd_tx_domain_stdby_mode_iftx_stg1_pwdn = 8957460 10 10
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE.sxd_tx_domain_stdby_mode_iftx_stg2_pwdn = 8957460 11 11
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE.sxd_tx_domain_stdby_mode_iftx_stg3_pwdn = 8957460 12 12
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE.reserved.4079 = 8957460 13 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_PWDN_MODE.sxd_tx_domain_pwdn_mode_dac_rst_n = 8957464 0 0
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_PWDN_MODE.sxd_tx_domain_pwdn_mode_iqdac_en = 8957464 1 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_PWDN_MODE.sxd_tx_domain_pwdn_mode_iqdac_sby = 8957464 2 2
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_PWDN_MODE.sxd_tx_domain_pwdn_mode_tvga_pwdn = 8957464 3 6
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_PWDN_MODE.sxd_tx_domain_pwdn_mode_tvga_sby = 8957464 7 7
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_PWDN_MODE.sxd_tx_domain_pwdn_mode_tvga_lo_leak_i_off = 8957464 8 8
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_PWDN_MODE.sxd_tx_domain_pwdn_mode_tvga_lo_leak_q_off = 8957464 9 9
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_PWDN_MODE.sxd_tx_domain_pwdn_mode_iftx_stg1_pwdn = 8957464 10 10
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_PWDN_MODE.sxd_tx_domain_pwdn_mode_iftx_stg2_pwdn = 8957464 11 11
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_PWDN_MODE.sxd_tx_domain_pwdn_mode_iftx_stg3_pwdn = 8957464 12 12
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_PWDN_MODE.reserved.4080 = 8957464 13 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_LPBK_MODE.sxd_tx_domain_lpbk_mode_dac_rst_n = 8957468 0 0
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_LPBK_MODE.sxd_tx_domain_lpbk_mode_iqdac_en = 8957468 1 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_LPBK_MODE.sxd_tx_domain_lpbk_mode_iqdac_sby = 8957468 2 2
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_LPBK_MODE.sxd_tx_domain_lpbk_mode_tvga_pwdn = 8957468 3 6
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_LPBK_MODE.sxd_tx_domain_lpbk_mode_tvga_sby = 8957468 7 7
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_LPBK_MODE.sxd_tx_domain_lpbk_mode_tvga_lo_leak_i_off = 8957468 8 8
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_LPBK_MODE.sxd_tx_domain_lpbk_mode_tvga_lo_leak_q_off = 8957468 9 9
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_LPBK_MODE.sxd_tx_domain_lpbk_mode_iftx_stg1_pwdn = 8957468 10 10
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_LPBK_MODE.sxd_tx_domain_lpbk_mode_iftx_stg2_pwdn = 8957468 11 11
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_LPBK_MODE.sxd_tx_domain_lpbk_mode_iftx_stg3_pwdn = 8957468 12 12
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_LPBK_MODE.reserved.4081 = 8957468 13 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_0.sxd_tx_domain_tx_in_delay_dac_rst_n = 8957472 0 15
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_0.sxd_tx_domain_tx_in_delay_iqdac_en = 8957472 16 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_1.sxd_tx_domain_tx_in_delay_iqdac_sby = 8957476 0 15
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_1.sxd_tx_domain_tx_in_delay_tvga_pwdn = 8957476 16 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_2.sxd_tx_domain_tx_in_delay_tvga_sby = 8957480 0 15
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_2.sxd_tx_domain_tx_in_delay_tvga_lo_leak_i_off = 8957480 16 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_3.sxd_tx_domain_tx_in_delay_tvga_lo_leak_q_off = 8957484 0 15
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_3.sxd_tx_domain_tx_in_delay_iftx_stg1_pwdn = 8957484 16 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_4.sxd_tx_domain_tx_in_delay_iftx_stg2_pwdn = 8957488 0 15
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_4.sxd_tx_domain_tx_in_delay_iftx_stg3_pwdn = 8957488 16 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_0.sxd_tx_domain_rx_in_delay_dac_rst_n = 8957492 0 15
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_0.sxd_tx_domain_rx_in_delay_iqdac_en = 8957492 16 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_1.sxd_tx_domain_rx_in_delay_iqdac_sby = 8957496 0 15
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_1.sxd_tx_domain_rx_in_delay_tvga_pwdn = 8957496 16 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_2.sxd_tx_domain_rx_in_delay_tvga_sby = 8957500 0 15
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_2.sxd_tx_domain_rx_in_delay_tvga_lo_leak_i_off = 8957500 16 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_3.sxd_tx_domain_rx_in_delay_tvga_lo_leak_q_off = 8957504 0 15
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_3.sxd_tx_domain_rx_in_delay_iftx_stg1_pwdn = 8957504 16 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_4.sxd_tx_domain_rx_in_delay_iftx_stg2_pwdn = 8957508 0 15
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_4.sxd_tx_domain_rx_in_delay_iftx_stg3_pwdn = 8957508 16 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_0.sxd_tx_domain_stdby_in_delay_dac_rst_n = 8957512 0 15
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_0.sxd_tx_domain_stdby_in_delay_iqdac_en = 8957512 16 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_1.sxd_tx_domain_stdby_in_delay_iqdac_sby = 8957516 0 15
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_1.sxd_tx_domain_stdby_in_delay_tvga_pwdn = 8957516 16 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_2.sxd_tx_domain_stdby_in_delay_tvga_sby = 8957520 0 15
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_2.sxd_tx_domain_stdby_in_delay_tvga_lo_leak_i_off = 8957520 16 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_3.sxd_tx_domain_stdby_in_delay_tvga_lo_leak_q_off = 8957524 0 15
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_3.sxd_tx_domain_stdby_in_delay_iftx_stg1_pwdn = 8957524 16 31
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_4.sxd_tx_domain_stdby_in_delay_iftx_stg2_pwdn = 8957528 0 15
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_4.sxd_tx_domain_stdby_in_delay_iftx_stg3_pwdn = 8957528 16 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE = 8957532 0 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE = 8957536 0 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE = 8957540 0 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_PWDN_MODE = 8957544 0 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_LPBK_MODE = 8957548 0 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_0 = 8957552 0 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_1 = 8957556 0 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_2 = 8957560 0 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_3 = 8957564 0 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_0 = 8957568 0 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_1 = 8957572 0 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_2 = 8957576 0 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_3 = 8957580 0 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_0 = 8957584 0 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_1 = 8957588 0 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_2 = 8957592 0 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_3 = 8957596 0 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE.sxd_rx_domain_tx_mode_adc_pwdn = 8957532 0 0
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE.sxd_rx_domain_tx_mode_adc_sby = 8957532 1 1
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE.sxd_rx_domain_tx_mode_rvga_pwdn = 8957532 2 9
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE.sxd_rx_domain_tx_mode_rvga_sby = 8957532 10 10
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE.sxd_rx_domain_tx_mode_ifrx_stg1_pwdn = 8957532 11 11
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE.sxd_rx_domain_tx_mode_ifrx_stg2_pwdn = 8957532 12 12
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE.sxd_rx_domain_tx_mode_ifrx_stg3_pwdn = 8957532 13 13
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE.reserved.4082 = 8957532 14 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE.sxd_rx_domain_rx_mode_adc_pwdn = 8957536 0 0
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE.sxd_rx_domain_rx_mode_adc_sby = 8957536 1 1
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE.sxd_rx_domain_rx_mode_rvga_pwdn = 8957536 2 9
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE.sxd_rx_domain_rx_mode_rvga_sby = 8957536 10 10
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE.sxd_rx_domain_rx_mode_ifrx_stg1_pwdn = 8957536 11 11
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE.sxd_rx_domain_rx_mode_ifrx_stg2_pwdn = 8957536 12 12
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE.sxd_rx_domain_rx_mode_ifrx_stg3_pwdn = 8957536 13 13
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE.reserved.4083 = 8957536 14 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE.sxd_rx_domain_stdby_mode_adc_pwdn = 8957540 0 0
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE.sxd_rx_domain_stdby_mode_adc_sby = 8957540 1 1
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE.sxd_rx_domain_stdby_mode_rvga_pwdn = 8957540 2 9
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE.sxd_rx_domain_stdby_mode_rvga_sby = 8957540 10 10
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE.sxd_rx_domain_stdby_mode_ifrx_stg1_pwdn = 8957540 11 11
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE.sxd_rx_domain_stdby_mode_ifrx_stg2_pwdn = 8957540 12 12
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE.sxd_rx_domain_stdby_mode_ifrx_stg3_pwdn = 8957540 13 13
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE.reserved.4084 = 8957540 14 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_PWDN_MODE.sxd_rx_domain_pwdn_mode_adc_pwdn = 8957544 0 0
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_PWDN_MODE.sxd_rx_domain_pwdn_mode_adc_sby = 8957544 1 1
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_PWDN_MODE.sxd_rx_domain_pwdn_mode_rvga_pwdn = 8957544 2 9
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_PWDN_MODE.sxd_rx_domain_pwdn_mode_rvga_sby = 8957544 10 10
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_PWDN_MODE.sxd_rx_domain_pwdn_mode_ifrx_stg1_pwdn = 8957544 11 11
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_PWDN_MODE.sxd_rx_domain_pwdn_mode_ifrx_stg2_pwdn = 8957544 12 12
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_PWDN_MODE.sxd_rx_domain_pwdn_mode_ifrx_stg3_pwdn = 8957544 13 13
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_PWDN_MODE.reserved.4085 = 8957544 14 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_LPBK_MODE.sxd_rx_domain_lpbk_mode_adc_pwdn = 8957548 0 0
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_LPBK_MODE.sxd_rx_domain_lpbk_mode_adc_sby = 8957548 1 1
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_LPBK_MODE.sxd_rx_domain_lpbk_mode_rvga_pwdn = 8957548 2 9
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_LPBK_MODE.sxd_rx_domain_lpbk_mode_rvga_sby = 8957548 10 10
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_LPBK_MODE.sxd_rx_domain_lpbk_mode_ifrx_stg1_pwdn = 8957548 11 11
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_LPBK_MODE.sxd_rx_domain_lpbk_mode_ifrx_stg2_pwdn = 8957548 12 12
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_LPBK_MODE.sxd_rx_domain_lpbk_mode_ifrx_stg3_pwdn = 8957548 13 13
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_LPBK_MODE.reserved.4086 = 8957548 14 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_0.sxd_rx_domain_tx_in_delay_adc_pwdn = 8957552 0 15
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_0.sxd_rx_domain_tx_in_delay_adc_sby = 8957552 16 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_1.sxd_rx_domain_tx_in_delay_rvga_pwdn = 8957556 0 15
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_1.sxd_rx_domain_tx_in_delay_rvga_sby = 8957556 16 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_2.sxd_rx_domain_tx_in_delay_ifrx_stg1_pwdn = 8957560 0 15
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_2.sxd_rx_domain_tx_in_delay_ifrx_stg2_pwdn = 8957560 16 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_3.sxd_rx_domain_tx_in_delay_ifrx_stg3_pwdn = 8957564 0 15
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_3.reserved.4087 = 8957564 16 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_0.sxd_rx_domain_rx_in_delay_adc_pwdn = 8957568 0 15
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_0.sxd_rx_domain_rx_in_delay_adc_sby = 8957568 16 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_1.sxd_rx_domain_rx_in_delay_rvga_pwdn = 8957572 0 15
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_1.sxd_rx_domain_rx_in_delay_rvga_sby = 8957572 16 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_2.sxd_rx_domain_rx_in_delay_ifrx_stg1_pwdn = 8957576 0 15
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_2.sxd_rx_domain_rx_in_delay_ifrx_stg2_pwdn = 8957576 16 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_3.sxd_rx_domain_rx_in_delay_ifrx_stg3_pwdn = 8957580 0 15
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_3.reserved.4088 = 8957580 16 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_0.sxd_rx_domain_stdby_in_delay_adc_pwdn = 8957584 0 15
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_0.sxd_rx_domain_stdby_in_delay_adc_sby = 8957584 16 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_1.sxd_rx_domain_stdby_in_delay_rvga_pwdn = 8957588 0 15
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_1.sxd_rx_domain_stdby_in_delay_rvga_sby = 8957588 16 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_2.sxd_rx_domain_stdby_in_delay_ifrx_stg1_pwdn = 8957592 0 15
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_2.sxd_rx_domain_stdby_in_delay_ifrx_stg2_pwdn = 8957592 16 31
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_3.sxd_rx_domain_stdby_in_delay_ifrx_stg3_pwdn = 8957596 0 15
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_3.reserved.4089 = 8957596 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_TX_MODE = 8957600 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_RX_MODE = 8957604 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_STDBY_MODE = 8957608 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_PWDN_MODE = 8957612 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_LPBK_MODE = 8957616 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_0 = 8957620 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_1 = 8957624 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_2 = 8957628 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_3 = 8957632 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_4 = 8957636 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_5 = 8957640 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_6 = 8957644 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_0 = 8957648 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_1 = 8957652 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_2 = 8957656 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_3 = 8957660 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_4 = 8957664 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_5 = 8957668 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_6 = 8957672 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_0 = 8957676 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_1 = 8957680 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_2 = 8957684 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_3 = 8957688 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_4 = 8957692 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_5 = 8957696 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_6 = 8957700 0 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_TX_MODE.sxd_com_domain_tx_mode_7p5_stg1_pwdn = 8957600 0 0
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_TX_MODE.sxd_com_domain_tx_mode_7p5_stg2_pwdn = 8957600 1 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_TX_MODE.sxd_com_domain_tx_mode_7p5_xif_pwdn = 8957600 2 2
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_TX_MODE.sxd_com_domain_tx_mode_mult_pwdn = 8957600 3 3
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_TX_MODE.sxd_com_domain_tx_mode_mult_buf_pwdn = 8957600 4 4
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_TX_MODE.sxd_com_domain_tx_mode_lodrvtx_i_pwdn = 8957600 5 5
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_TX_MODE.sxd_com_domain_tx_mode_lodrvtx_q_pwdn = 8957600 6 6
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_TX_MODE.sxd_com_domain_tx_mode_lodrvrx_i_pwdn = 8957600 7 7
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_TX_MODE.sxd_com_domain_tx_mode_lodrvrx_q_pwdn = 8957600 8 8
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_TX_MODE.sxd_com_domain_tx_mode_txrx_sw = 8957600 9 12
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_TX_MODE.reserved.4090 = 8957600 13 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_RX_MODE.sxd_com_domain_rx_mode_7p5_stg1_pwdn = 8957604 0 0
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_RX_MODE.sxd_com_domain_rx_mode_7p5_stg2_pwdn = 8957604 1 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_RX_MODE.sxd_com_domain_rx_mode_7p5_xif_pwdn = 8957604 2 2
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_RX_MODE.sxd_com_domain_rx_mode_mult_pwdn = 8957604 3 3
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_RX_MODE.sxd_com_domain_rx_mode_mult_buf_pwdn = 8957604 4 4
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_RX_MODE.sxd_com_domain_rx_mode_lodrvtx_i_pwdn = 8957604 5 5
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_RX_MODE.sxd_com_domain_rx_mode_lodrvtx_q_pwdn = 8957604 6 6
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_RX_MODE.sxd_com_domain_rx_mode_lodrvrx_i_pwdn = 8957604 7 7
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_RX_MODE.sxd_com_domain_rx_mode_lodrvrx_q_pwdn = 8957604 8 8
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_RX_MODE.sxd_com_domain_rx_mode_txrx_sw = 8957604 9 12
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_RX_MODE.reserved.4091 = 8957604 13 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_STDBY_MODE.sxd_com_domain_stdby_mode_7p5_stg1_pwdn = 8957608 0 0
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_STDBY_MODE.sxd_com_domain_stdby_mode_7p5_stg2_pwdn = 8957608 1 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_STDBY_MODE.sxd_com_domain_stdby_mode_7p5_xif_pwdn = 8957608 2 2
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_STDBY_MODE.sxd_com_domain_stdby_mode_mult_pwdn = 8957608 3 3
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_STDBY_MODE.sxd_com_domain_stdby_mode_mult_buf_pwdn = 8957608 4 4
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_STDBY_MODE.sxd_com_domain_stdby_mode_lodrvtx_i_pwdn = 8957608 5 5
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_STDBY_MODE.sxd_com_domain_stdby_mode_lodrvtx_q_pwdn = 8957608 6 6
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_STDBY_MODE.sxd_com_domain_stdby_mode_lodrvrx_i_pwdn = 8957608 7 7
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_STDBY_MODE.sxd_com_domain_stdby_mode_lodrvrx_q_pwdn = 8957608 8 8
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_STDBY_MODE.sxd_com_domain_stdby_mode_txrx_sw = 8957608 9 12
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_STDBY_MODE.reserved.4092 = 8957608 13 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_PWDN_MODE.sxd_com_domain_pwdn_mode_7p5_stg1_pwdn = 8957612 0 0
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_PWDN_MODE.sxd_com_domain_pwdn_mode_7p5_stg2_pwdn = 8957612 1 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_PWDN_MODE.sxd_com_domain_pwdn_mode_7p5_xif_pwdn = 8957612 2 2
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_PWDN_MODE.sxd_com_domain_pwdn_mode_mult_pwdn = 8957612 3 3
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_PWDN_MODE.sxd_com_domain_pwdn_mode_mult_buf_pwdn = 8957612 4 4
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_PWDN_MODE.sxd_com_domain_pwdn_mode_lodrvtx_i_pwdn = 8957612 5 5
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_PWDN_MODE.sxd_com_domain_pwdn_mode_lodrvtx_q_pwdn = 8957612 6 6
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_PWDN_MODE.sxd_com_domain_pwdn_mode_lodrvrx_i_pwdn = 8957612 7 7
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_PWDN_MODE.sxd_com_domain_pwdn_mode_lodrvrx_q_pwdn = 8957612 8 8
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_PWDN_MODE.sxd_com_domain_pwdn_mode_txrx_sw = 8957612 9 12
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_PWDN_MODE.reserved.4093 = 8957612 13 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_LPBK_MODE.sxd_com_domain_lpbk_mode_7p5_stg1_pwdn = 8957616 0 0
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_LPBK_MODE.sxd_com_domain_lpbk_mode_7p5_stg2_pwdn = 8957616 1 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_LPBK_MODE.sxd_com_domain_lpbk_mode_7p5_xif_pwdn = 8957616 2 2
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_LPBK_MODE.sxd_com_domain_lpbk_mode_mult_pwdn = 8957616 3 3
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_LPBK_MODE.sxd_com_domain_lpbk_mode_mult_buf_pwdn = 8957616 4 4
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_LPBK_MODE.sxd_com_domain_lpbk_mode_lodrvtx_i_pwdn = 8957616 5 5
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_LPBK_MODE.sxd_com_domain_lpbk_mode_lodrvtx_q_pwdn = 8957616 6 6
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_LPBK_MODE.sxd_com_domain_lpbk_mode_lodrvrx_i_pwdn = 8957616 7 7
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_LPBK_MODE.sxd_com_domain_lpbk_mode_lodrvrx_q_pwdn = 8957616 8 8
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_LPBK_MODE.sxd_com_domain_lpbk_mode_txrx_sw = 8957616 9 12
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_LPBK_MODE.reserved.4094 = 8957616 13 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_0.sxd_com_domain_tx_in_delay_7p5_stg1_pwdn = 8957620 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_0.sxd_com_domain_tx_in_delay_7p5_stg2_pwdn = 8957620 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_1.sxd_com_domain_tx_in_delay_7p5_xif_pwdn = 8957624 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_1.sxd_com_domain_tx_in_delay_mult_pwdn = 8957624 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_2.sxd_com_domain_tx_in_delay_mult_buf_pwdn = 8957628 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_2.sxd_com_domain_tx_in_delay_lodrvtx_i_pwdn = 8957628 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_3.sxd_com_domain_tx_in_delay_lodrvtx_q_pwdn = 8957632 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_3.sxd_com_domain_tx_in_delay_lodrvrx_i_pwdn = 8957632 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_4.sxd_com_domain_tx_in_delay_lodrvrx_q_pwdn = 8957636 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_4.reserved.4095 = 8957636 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_5.sxd_com_domain_tx_in_delay_txrx_sw_0 = 8957640 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_5.sxd_com_domain_tx_in_delay_txrx_sw_1 = 8957640 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_6.sxd_com_domain_tx_in_delay_txrx_sw_2 = 8957644 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_6.sxd_com_domain_tx_in_delay_txrx_sw_3 = 8957644 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_0.sxd_com_domain_rx_in_delay_7p5_stg1_pwdn = 8957648 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_0.sxd_com_domain_rx_in_delay_7p5_stg2_pwdn = 8957648 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_1.sxd_com_domain_rx_in_delay_7p5_xif_pwdn = 8957652 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_1.sxd_com_domain_rx_in_delay_mult_pwdn = 8957652 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_2.sxd_com_domain_rx_in_delay_mult_buf_pwdn = 8957656 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_2.sxd_com_domain_rx_in_delay_lodrvtx_i_pwdn = 8957656 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_3.sxd_com_domain_rx_in_delay_lodrvtx_q_pwdn = 8957660 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_3.sxd_com_domain_rx_in_delay_lodrvrx_i_pwdn = 8957660 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_4.sxd_com_domain_rx_in_delay_lodrvrx_q_pwdn = 8957664 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_4.reserved.4096 = 8957664 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_5.sxd_com_domain_rx_in_delay_txrx_sw_0 = 8957668 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_5.sxd_com_domain_rx_in_delay_txrx_sw_1 = 8957668 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_6.sxd_com_domain_rx_in_delay_txrx_sw_2 = 8957672 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_6.sxd_com_domain_rx_in_delay_txrx_sw_3 = 8957672 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_0.sxd_com_domain_stdby_in_delay_7p5_stg1_pwdn = 8957676 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_0.sxd_com_domain_stdby_in_delay_7p5_stg2_pwdn = 8957676 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_1.sxd_com_domain_stdby_in_delay_7p5_xif_pwdn = 8957680 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_1.sxd_com_domain_stdby_in_delay_mult_pwdn = 8957680 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_2.sxd_com_domain_stdby_in_delay_mult_buf_pwdn = 8957684 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_2.sxd_com_domain_stdby_in_delay_lodrvtx_i_pwdn = 8957684 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_3.sxd_com_domain_stdby_in_delay_lodrvtx_q_pwdn = 8957688 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_3.sxd_com_domain_stdby_in_delay_lodrvrx_i_pwdn = 8957688 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_4.sxd_com_domain_stdby_in_delay_lodrvrx_q_pwdn = 8957692 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_4.reserved.4097 = 8957692 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_5.sxd_com_domain_stdby_in_delay_txrx_sw_0 = 8957696 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_5.sxd_com_domain_stdby_in_delay_txrx_sw_1 = 8957696 16 31
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_6.sxd_com_domain_stdby_in_delay_txrx_sw_2 = 8957700 0 15
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_6.sxd_com_domain_stdby_in_delay_txrx_sw_3 = 8957700 16 31
CAFE_RGF.S_ADC_CONTROL.ADC_CLOCK_CONTROL = 8957704 0 31
CAFE_RGF.S_ADC_CONTROL.ADC_CONFIG = 8957708 0 31
CAFE_RGF.S_ADC_CONTROL.ADC_DCIP0 = 8957712 0 31
CAFE_RGF.S_ADC_CONTROL.ADC_DCIP1 = 8957716 0 31
CAFE_RGF.S_ADC_CONTROL.ADC_DCIN0 = 8957720 0 31
CAFE_RGF.S_ADC_CONTROL.ADC_DCIN1 = 8957724 0 31
CAFE_RGF.S_ADC_CONTROL.ADC_DCQP0 = 8957728 0 31
CAFE_RGF.S_ADC_CONTROL.ADC_DCQP1 = 8957732 0 31
CAFE_RGF.S_ADC_CONTROL.ADC_DCQN0 = 8957736 0 31
CAFE_RGF.S_ADC_CONTROL.ADC_DCQN1 = 8957740 0 31
CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_I = 8957744 0 31
CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_Q = 8957748 0 31
CAFE_RGF.S_ADC_CONTROL.ADC_TBSEL_CAL = 8957752 0 31
CAFE_RGF.S_ADC_CONTROL.ADC_CAL_FDBK = 8957756 0 31
CAFE_RGF.S_ADC_CONTROL.ADC_CLOCK_CONTROL.adc_clk_pwdn = 8957704 0 0
CAFE_RGF.S_ADC_CONTROL.ADC_CLOCK_CONTROL.reserved.4098 = 8957704 1 3
CAFE_RGF.S_ADC_CONTROL.ADC_CLOCK_CONTROL.adc_rst_n = 8957704 4 4
CAFE_RGF.S_ADC_CONTROL.ADC_CLOCK_CONTROL.reserved.4099 = 8957704 5 31
CAFE_RGF.S_ADC_CONTROL.ADC_CONFIG.adc_wdtrk_en = 8957708 0 0
CAFE_RGF.S_ADC_CONTROL.ADC_CONFIG.adc_vregtrim = 8957708 1 4
CAFE_RGF.S_ADC_CONTROL.ADC_CONFIG.reserved.4100 = 8957708 5 31
CAFE_RGF.S_ADC_CONTROL.ADC_DCIP0.adc_dcip0 = 8957712 0 4
CAFE_RGF.S_ADC_CONTROL.ADC_DCIP0.reserved.4101 = 8957712 5 7
CAFE_RGF.S_ADC_CONTROL.ADC_DCIP0.adc_dcip1 = 8957712 8 12
CAFE_RGF.S_ADC_CONTROL.ADC_DCIP0.reserved.4102 = 8957712 13 15
CAFE_RGF.S_ADC_CONTROL.ADC_DCIP0.adc_dcip2 = 8957712 16 20
CAFE_RGF.S_ADC_CONTROL.ADC_DCIP0.reserved.4103 = 8957712 21 23
CAFE_RGF.S_ADC_CONTROL.ADC_DCIP0.adc_dcip3 = 8957712 24 28
CAFE_RGF.S_ADC_CONTROL.ADC_DCIP0.reserved.4104 = 8957712 29 31
CAFE_RGF.S_ADC_CONTROL.ADC_DCIP1.adc_dcip4 = 8957716 0 4
CAFE_RGF.S_ADC_CONTROL.ADC_DCIP1.reserved.4105 = 8957716 5 7
CAFE_RGF.S_ADC_CONTROL.ADC_DCIP1.adc_dcip5 = 8957716 8 12
CAFE_RGF.S_ADC_CONTROL.ADC_DCIP1.reserved.4106 = 8957716 13 15
CAFE_RGF.S_ADC_CONTROL.ADC_DCIP1.adc_dcip6 = 8957716 16 20
CAFE_RGF.S_ADC_CONTROL.ADC_DCIP1.reserved.4107 = 8957716 21 23
CAFE_RGF.S_ADC_CONTROL.ADC_DCIP1.adc_dcip7 = 8957716 24 28
CAFE_RGF.S_ADC_CONTROL.ADC_DCIP1.reserved.4108 = 8957716 29 31
CAFE_RGF.S_ADC_CONTROL.ADC_DCIN0.adc_dcin0 = 8957720 0 4
CAFE_RGF.S_ADC_CONTROL.ADC_DCIN0.reserved.4109 = 8957720 5 7
CAFE_RGF.S_ADC_CONTROL.ADC_DCIN0.adc_dcin1 = 8957720 8 12
CAFE_RGF.S_ADC_CONTROL.ADC_DCIN0.reserved.4110 = 8957720 13 15
CAFE_RGF.S_ADC_CONTROL.ADC_DCIN0.adc_dcin2 = 8957720 16 20
CAFE_RGF.S_ADC_CONTROL.ADC_DCIN0.reserved.4111 = 8957720 21 23
CAFE_RGF.S_ADC_CONTROL.ADC_DCIN0.adc_dcin3 = 8957720 24 28
CAFE_RGF.S_ADC_CONTROL.ADC_DCIN0.reserved.4112 = 8957720 29 31
CAFE_RGF.S_ADC_CONTROL.ADC_DCIN1.adc_dcin4 = 8957724 0 4
CAFE_RGF.S_ADC_CONTROL.ADC_DCIN1.reserved.4113 = 8957724 5 7
CAFE_RGF.S_ADC_CONTROL.ADC_DCIN1.adc_dcin5 = 8957724 8 12
CAFE_RGF.S_ADC_CONTROL.ADC_DCIN1.reserved.4114 = 8957724 13 15
CAFE_RGF.S_ADC_CONTROL.ADC_DCIN1.adc_dcin6 = 8957724 16 20
CAFE_RGF.S_ADC_CONTROL.ADC_DCIN1.reserved.4115 = 8957724 21 23
CAFE_RGF.S_ADC_CONTROL.ADC_DCIN1.adc_dcin7 = 8957724 24 28
CAFE_RGF.S_ADC_CONTROL.ADC_DCIN1.reserved.4116 = 8957724 29 31
CAFE_RGF.S_ADC_CONTROL.ADC_DCQP0.adc_dcqp0 = 8957728 0 4
CAFE_RGF.S_ADC_CONTROL.ADC_DCQP0.reserved.4117 = 8957728 5 7
CAFE_RGF.S_ADC_CONTROL.ADC_DCQP0.adc_dcqp1 = 8957728 8 12
CAFE_RGF.S_ADC_CONTROL.ADC_DCQP0.reserved.4118 = 8957728 13 15
CAFE_RGF.S_ADC_CONTROL.ADC_DCQP0.adc_dcqp2 = 8957728 16 20
CAFE_RGF.S_ADC_CONTROL.ADC_DCQP0.reserved.4119 = 8957728 21 23
CAFE_RGF.S_ADC_CONTROL.ADC_DCQP0.adc_dcqp3 = 8957728 24 28
CAFE_RGF.S_ADC_CONTROL.ADC_DCQP0.reserved.4120 = 8957728 29 31
CAFE_RGF.S_ADC_CONTROL.ADC_DCQP1.adc_dcqp4 = 8957732 0 4
CAFE_RGF.S_ADC_CONTROL.ADC_DCQP1.reserved.4121 = 8957732 5 7
CAFE_RGF.S_ADC_CONTROL.ADC_DCQP1.adc_dcqp5 = 8957732 8 12
CAFE_RGF.S_ADC_CONTROL.ADC_DCQP1.reserved.4122 = 8957732 13 15
CAFE_RGF.S_ADC_CONTROL.ADC_DCQP1.adc_dcqp6 = 8957732 16 20
CAFE_RGF.S_ADC_CONTROL.ADC_DCQP1.reserved.4123 = 8957732 21 23
CAFE_RGF.S_ADC_CONTROL.ADC_DCQP1.adc_dcqp7 = 8957732 24 28
CAFE_RGF.S_ADC_CONTROL.ADC_DCQP1.reserved.4124 = 8957732 29 31
CAFE_RGF.S_ADC_CONTROL.ADC_DCQN0.adc_dcqn0 = 8957736 0 4
CAFE_RGF.S_ADC_CONTROL.ADC_DCQN0.reserved.4125 = 8957736 5 7
CAFE_RGF.S_ADC_CONTROL.ADC_DCQN0.adc_dcqn1 = 8957736 8 12
CAFE_RGF.S_ADC_CONTROL.ADC_DCQN0.reserved.4126 = 8957736 13 15
CAFE_RGF.S_ADC_CONTROL.ADC_DCQN0.adc_dcqn2 = 8957736 16 20
CAFE_RGF.S_ADC_CONTROL.ADC_DCQN0.reserved.4127 = 8957736 21 23
CAFE_RGF.S_ADC_CONTROL.ADC_DCQN0.adc_dcqn3 = 8957736 24 28
CAFE_RGF.S_ADC_CONTROL.ADC_DCQN0.reserved.4128 = 8957736 29 31
CAFE_RGF.S_ADC_CONTROL.ADC_DCQN1.adc_dcqn4 = 8957740 0 4
CAFE_RGF.S_ADC_CONTROL.ADC_DCQN1.reserved.4129 = 8957740 5 7
CAFE_RGF.S_ADC_CONTROL.ADC_DCQN1.adc_dcqn5 = 8957740 8 12
CAFE_RGF.S_ADC_CONTROL.ADC_DCQN1.reserved.4130 = 8957740 13 15
CAFE_RGF.S_ADC_CONTROL.ADC_DCQN1.adc_dcqn6 = 8957740 16 20
CAFE_RGF.S_ADC_CONTROL.ADC_DCQN1.reserved.4131 = 8957740 21 23
CAFE_RGF.S_ADC_CONTROL.ADC_DCQN1.adc_dcqn7 = 8957740 24 28
CAFE_RGF.S_ADC_CONTROL.ADC_DCQN1.reserved.4132 = 8957740 29 31
CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_I.adc_i0_gc = 8957744 0 3
CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_I.adc_i1_gc = 8957744 4 7
CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_I.adc_i2_gc = 8957744 8 11
CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_I.adc_i3_gc = 8957744 12 15
CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_I.adc_i4_gc = 8957744 16 19
CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_I.adc_i5_gc = 8957744 20 23
CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_I.adc_i6_gc = 8957744 24 27
CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_I.adc_i7_gc = 8957744 28 31
CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_Q.adc_q0_gc = 8957748 0 3
CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_Q.adc_q1_gc = 8957748 4 7
CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_Q.adc_q2_gc = 8957748 8 11
CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_Q.adc_q3_gc = 8957748 12 15
CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_Q.adc_q4_gc = 8957748 16 19
CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_Q.adc_q5_gc = 8957748 20 23
CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_Q.adc_q6_gc = 8957748 24 27
CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_Q.adc_q7_gc = 8957748 28 31
CAFE_RGF.S_ADC_CONTROL.ADC_TBSEL_CAL.adc_tbsel = 8957752 0 7
CAFE_RGF.S_ADC_CONTROL.ADC_TBSEL_CAL.reserved.4133 = 8957752 8 15
CAFE_RGF.S_ADC_CONTROL.ADC_TBSEL_CAL.adc_cal_set = 8957752 16 31
CAFE_RGF.S_ADC_CONTROL.ADC_CAL_FDBK.abif_adc_dig_cal_fdbk = 8957756 0 15
CAFE_RGF.S_ADC_CONTROL.ADC_CAL_FDBK.reserved.4134 = 8957756 16 31
CAFE_RGF.S_AMDET_CONTROL.AMDET = 8957760 0 31
CAFE_RGF.S_AMDET_CONTROL.AMDET.adet_pwdn = 8957760 0 0
CAFE_RGF.S_AMDET_CONTROL.AMDET.reserved.4135 = 8957760 1 3
CAFE_RGF.S_AMDET_CONTROL.AMDET.adetamp_pwdn = 8957760 4 4
CAFE_RGF.S_AMDET_CONTROL.AMDET.reserved.4136 = 8957760 5 7
CAFE_RGF.S_AMDET_CONTROL.AMDET.adet_ctrl = 8957760 8 11
CAFE_RGF.S_AMDET_CONTROL.AMDET.adetamp_ctrl = 8957760 12 15
CAFE_RGF.S_AMDET_CONTROL.AMDET.reserved.4137 = 8957760 16 31
CAFE_RGF.S_TOP_BIAS_CONTROL.TOP_CONTROL = 8957764 0 31
CAFE_RGF.S_TOP_BIAS_CONTROL.VOLTREG_DCDC_CONTROL = 8957768 0 31
CAFE_RGF.S_TOP_BIAS_CONTROL.TOP_CONTROL.bias_tbsel = 8957764 0 7
CAFE_RGF.S_TOP_BIAS_CONTROL.TOP_CONTROL.atb_sel_osc_pwron_rst_h = 8957764 8 8
CAFE_RGF.S_TOP_BIAS_CONTROL.TOP_CONTROL.atb_sel_en_rvga_sw = 8957764 9 9
CAFE_RGF.S_TOP_BIAS_CONTROL.TOP_CONTROL.atb_sel_en_adc_sw = 8957764 10 10
CAFE_RGF.S_TOP_BIAS_CONTROL.TOP_CONTROL.atb_sel_en_bump_n_sw = 8957764 11 11
CAFE_RGF.S_TOP_BIAS_CONTROL.TOP_CONTROL.atb_sel_en_bump_p_sw = 8957764 12 12
CAFE_RGF.S_TOP_BIAS_CONTROL.TOP_CONTROL.atb_sel_bb_lpbk_en = 8957764 13 13
CAFE_RGF.S_TOP_BIAS_CONTROL.TOP_CONTROL.atb_sel_sf_buffer_ocm_ctrl = 8957764 14 17
CAFE_RGF.S_TOP_BIAS_CONTROL.TOP_CONTROL.abif_testport_sel_10_15 = 8957764 18 23
CAFE_RGF.S_TOP_BIAS_CONTROL.TOP_CONTROL.pll_ext = 8957764 24 24
CAFE_RGF.S_TOP_BIAS_CONTROL.TOP_CONTROL.reserved.4138 = 8957764 25 31
CAFE_RGF.S_TOP_BIAS_CONTROL.VOLTREG_DCDC_CONTROL.adc_vreg_ctrl = 8957768 0 3
CAFE_RGF.S_TOP_BIAS_CONTROL.VOLTREG_DCDC_CONTROL.adc_vreg_pwdn = 8957768 4 4
CAFE_RGF.S_TOP_BIAS_CONTROL.VOLTREG_DCDC_CONTROL.reserved.4139 = 8957768 5 7
CAFE_RGF.S_TOP_BIAS_CONTROL.VOLTREG_DCDC_CONTROL.osc_vreg_ctrl = 8957768 8 11
CAFE_RGF.S_TOP_BIAS_CONTROL.VOLTREG_DCDC_CONTROL.osc_vreg_pwdn = 8957768 12 12
CAFE_RGF.S_TOP_BIAS_CONTROL.VOLTREG_DCDC_CONTROL.reserved.4140 = 8957768 13 15
CAFE_RGF.S_TOP_BIAS_CONTROL.VOLTREG_DCDC_CONTROL.dcdc_coarse_1p1v = 8957768 16 16
CAFE_RGF.S_TOP_BIAS_CONTROL.VOLTREG_DCDC_CONTROL.dcdc_coarse_1p0v = 8957768 17 17
CAFE_RGF.S_TOP_BIAS_CONTROL.VOLTREG_DCDC_CONTROL.dcdc_coarse_0p75v = 8957768 18 18
CAFE_RGF.S_TOP_BIAS_CONTROL.VOLTREG_DCDC_CONTROL.dcdc_coarse_0p6v = 8957768 19 19
CAFE_RGF.S_TOP_BIAS_CONTROL.VOLTREG_DCDC_CONTROL.dcdc_tune_dac = 8957768 20 23
CAFE_RGF.S_TOP_BIAS_CONTROL.VOLTREG_DCDC_CONTROL.dcdc_tune_en = 8957768 24 24
CAFE_RGF.S_TOP_BIAS_CONTROL.VOLTREG_DCDC_CONTROL.reserved.4141 = 8957768 25 31
CAFE_RGF.S_DAC_CONTROL.DAC_CONFIG = 8957772 0 31
CAFE_RGF.S_DAC_CONTROL.DAC_TBSEL = 8957776 0 31
CAFE_RGF.S_DAC_CONTROL.DAC_CAL = 8957780 0 31
CAFE_RGF.S_DAC_CONTROL.DAC_CONFIG.force_dac_rst_n_val = 8957772 0 0
CAFE_RGF.S_DAC_CONTROL.DAC_CONFIG.reserved.4142 = 8957772 1 3
CAFE_RGF.S_DAC_CONTROL.DAC_CONFIG.force_dac_rst_n = 8957772 4 4
CAFE_RGF.S_DAC_CONTROL.DAC_CONFIG.reserved.4143 = 8957772 5 7
CAFE_RGF.S_DAC_CONTROL.DAC_CONFIG.iqdacy_selout = 8957772 8 9
CAFE_RGF.S_DAC_CONTROL.DAC_CONFIG.reserved.4144 = 8957772 10 31
CAFE_RGF.S_DAC_CONTROL.DAC_TBSEL.dac_tbsel = 8957776 0 7
CAFE_RGF.S_DAC_CONTROL.DAC_TBSEL.reserved.4145 = 8957776 8 31
CAFE_RGF.S_DAC_CONTROL.DAC_CAL.idacy_cal = 8957780 0 6
CAFE_RGF.S_DAC_CONTROL.DAC_CAL.reserved.4146 = 8957780 7 7
CAFE_RGF.S_DAC_CONTROL.DAC_CAL.qdacy_cal = 8957780 8 14
CAFE_RGF.S_DAC_CONTROL.DAC_CAL.reserved.4147 = 8957780 15 15
CAFE_RGF.S_DAC_CONTROL.DAC_CAL.idac_cal_en = 8957780 16 16
CAFE_RGF.S_DAC_CONTROL.DAC_CAL.qdac_cal_en = 8957780 17 17
CAFE_RGF.S_DAC_CONTROL.DAC_CAL.iqdac_atben = 8957780 18 18
CAFE_RGF.S_DAC_CONTROL.DAC_CAL.reserved.4148 = 8957780 19 31
CAFE_RGF.S_IF_CONTROL.IF_SWITCHES = 8957784 0 31
CAFE_RGF.S_IF_CONTROL.IF_TBSEL = 8957788 0 31
CAFE_RGF.S_IF_CONTROL.IF_MIXER = 8957792 0 31
CAFE_RGF.S_IF_CONTROL.IF_SWITCHES.if_txrx_sw = 8957784 0 3
CAFE_RGF.S_IF_CONTROL.IF_SWITCHES.ifout_ifdet_sw = 8957784 4 7
CAFE_RGF.S_IF_CONTROL.IF_SWITCHES.ifdet = 8957784 8 11
CAFE_RGF.S_IF_CONTROL.IF_SWITCHES.reserved.4149 = 8957784 12 31
CAFE_RGF.S_IF_CONTROL.IF_TBSEL.if_tbsel = 8957788 0 7
CAFE_RGF.S_IF_CONTROL.IF_TBSEL.reserved.4150 = 8957788 8 31
CAFE_RGF.S_IF_CONTROL.IF_MIXER.tmxi_gate_ctrl = 8957792 0 3
CAFE_RGF.S_IF_CONTROL.IF_MIXER.tmxq_gate_ctrl = 8957792 4 7
CAFE_RGF.S_IF_CONTROL.IF_MIXER.rmxi_gate_ctrl = 8957792 8 11
CAFE_RGF.S_IF_CONTROL.IF_MIXER.rmxq_gate_ctrl = 8957792 12 15
CAFE_RGF.S_IF_CONTROL.IF_MIXER.reserved.4151 = 8957792 16 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_1 = 8957796 0 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_2 = 8957800 0 31
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_TX_MODE = 8957804 0 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_1 = 8957808 0 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_2 = 8957812 0 31
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_RX_MODE = 8957816 0 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_STDBY_MODE_1 = 8957820 0 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_STDBY_MODE_2 = 8957824 0 31
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_STDBY_MODE = 8957828 0 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_PWDN_MODE_1 = 8957832 0 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_PWDN_MODE_2 = 8957836 0 31
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_PWDN_MODE = 8957840 0 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_1 = 8957844 0 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_2 = 8957848 0 31
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_LPBK_MODE = 8957852 0 31
CAFE_RGF.S_LO_CONTROL.LO_TBSEL = 8957856 0 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_1.lo_7p5_stg1_ctrl_tx_mode = 8957796 0 3
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_1.lo_7p5_stg2_ctrl_tx_mode = 8957796 4 7
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_1.mult_ctrl_tx_mode = 8957796 8 11
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_1.mult_buf_ctrl_tx_mode = 8957796 12 15
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_1.lodrvtx1_i_ctrl_tx_mode = 8957796 16 19
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_1.lodrvtx1_q_ctrl_tx_mode = 8957796 20 23
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_1.lodrvrx1_i_ctrl_tx_mode = 8957796 24 27
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_1.lodrvrx1_q_ctrl_tx_mode = 8957796 28 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_2.lodrvtx2_i_ctrl_tx_mode = 8957800 0 3
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_2.lodrvtx2_q_ctrl_tx_mode = 8957800 4 7
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_2.lodrvrx2_i_ctrl_tx_mode = 8957800 8 11
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_2.lodrvrx2_q_ctrl_tx_mode = 8957800 12 15
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_2.reserved.4152 = 8957800 16 31
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_TX_MODE.lo_7p5_xif_gc_tx_mode = 8957804 0 2
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_TX_MODE.lo_7p5_xif_ctrl_tx_mode = 8957804 3 6
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_TX_MODE.reserved.4153 = 8957804 7 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_1.lo_7p5_stg1_ctrl_rx_mode = 8957808 0 3
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_1.lo_7p5_stg2_ctrl_rx_mode = 8957808 4 7
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_1.mult_ctrl_rx_mode = 8957808 8 11
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_1.mult_buf_ctrl_rx_mode = 8957808 12 15
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_1.lodrvtx1_i_ctrl_rx_mode = 8957808 16 19
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_1.lodrvtx1_q_ctrl_rx_mode = 8957808 20 23
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_1.lodrvrx1_i_ctrl_rx_mode = 8957808 24 27
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_1.lodrvrx1_q_ctrl_rx_mode = 8957808 28 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_2.lodrvtx2_i_ctrl_rx_mode = 8957812 0 3
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_2.lodrvtx2_q_ctrl_rx_mode = 8957812 4 7
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_2.lodrvrx2_i_ctrl_rx_mode = 8957812 8 11
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_2.lodrvrx2_q_ctrl_rx_mode = 8957812 12 15
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_2.reserved.4154 = 8957812 16 31
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_RX_MODE.lo_7p5_xif_gc_rx_mode = 8957816 0 2
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_RX_MODE.lo_7p5_xif_ctrl_rx_mode = 8957816 3 6
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_RX_MODE.reserved.4155 = 8957816 7 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_STDBY_MODE_1.lo_7p5_stg1_ctrl_stdby_mode = 8957820 0 3
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_STDBY_MODE_1.lo_7p5_stg2_ctrl_stdby_mode = 8957820 4 7
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_STDBY_MODE_1.mult_ctrl_stdby_mode = 8957820 8 11
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_STDBY_MODE_1.mult_buf_ctrl_stdby_mode = 8957820 12 15
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_STDBY_MODE_1.lodrvtx1_i_ctrl_stdby_mode = 8957820 16 19
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_STDBY_MODE_1.lodrvtx1_q_ctrl_stdby_mode = 8957820 20 23
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_STDBY_MODE_1.lodrvrx1_i_ctrl_stdby_mode = 8957820 24 27
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_STDBY_MODE_1.lodrvrx1_q_ctrl_stdby_mode = 8957820 28 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_STDBY_MODE_2.lodrvtx2_i_ctrl_stdby_mode = 8957824 0 3
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_STDBY_MODE_2.lodrvtx2_q_ctrl_stdby_mode = 8957824 4 7
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_STDBY_MODE_2.lodrvrx2_i_ctrl_stdby_mode = 8957824 8 11
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_STDBY_MODE_2.lodrvrx2_q_ctrl_stdby_mode = 8957824 12 15
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_STDBY_MODE_2.reserved.4156 = 8957824 16 31
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_STDBY_MODE.lo_7p5_xif_gc_stdby_mode = 8957828 0 2
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_STDBY_MODE.lo_7p5_xif_ctrl_stdby_mode = 8957828 3 6
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_STDBY_MODE.reserved.4157 = 8957828 7 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_PWDN_MODE_1.lo_7p5_stg1_ctrl_pwdn_mode = 8957832 0 3
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_PWDN_MODE_1.lo_7p5_stg2_ctrl_pwdn_mode = 8957832 4 7
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_PWDN_MODE_1.mult_ctrl_pwdn_mode = 8957832 8 11
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_PWDN_MODE_1.mult_buf_ctrl_pwdn_mode = 8957832 12 15
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_PWDN_MODE_1.lodrvtx1_i_ctrl_pwdn_mode = 8957832 16 19
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_PWDN_MODE_1.lodrvtx1_q_ctrl_pwdn_mode = 8957832 20 23
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_PWDN_MODE_1.lodrvrx1_i_ctrl_pwdn_mode = 8957832 24 27
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_PWDN_MODE_1.lodrvrx1_q_ctrl_pwdn_mode = 8957832 28 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_PWDN_MODE_2.lodrvtx2_i_ctrl_pwdn_mode = 8957836 0 3
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_PWDN_MODE_2.lodrvtx2_q_ctrl_pwdn_mode = 8957836 4 7
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_PWDN_MODE_2.lodrvrx2_i_ctrl_pwdn_mode = 8957836 8 11
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_PWDN_MODE_2.lodrvrx2_q_ctrl_pwdn_mode = 8957836 12 15
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_PWDN_MODE_2.reserved.4158 = 8957836 16 31
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_PWDN_MODE.lo_7p5_xif_gc_pwdn_mode = 8957840 0 2
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_PWDN_MODE.lo_7p5_xif_ctrl_pwdn_mode = 8957840 3 6
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_PWDN_MODE.reserved.4159 = 8957840 7 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_1.lo_7p5_stg1_ctrl_lpbk_mode = 8957844 0 3
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_1.lo_7p5_stg2_ctrl_lpbk_mode = 8957844 4 7
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_1.mult_ctrl_lpbk_mode = 8957844 8 11
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_1.mult_buf_ctrl_lpbk_mode = 8957844 12 15
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_1.lodrvtx1_i_ctrl_lpbk_mode = 8957844 16 19
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_1.lodrvtx1_q_ctrl_lpbk_mode = 8957844 20 23
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_1.lodrvrx1_i_ctrl_lpbk_mode = 8957844 24 27
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_1.lodrvrx1_q_ctrl_lpbk_mode = 8957844 28 31
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_2.lodrvtx2_i_ctrl_lpbk_mode = 8957848 0 3
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_2.lodrvtx2_q_ctrl_lpbk_mode = 8957848 4 7
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_2.lodrvrx2_i_ctrl_lpbk_mode = 8957848 8 11
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_2.lodrvrx2_q_ctrl_lpbk_mode = 8957848 12 15
CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_2.reserved.4160 = 8957848 16 31
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_LPBK_MODE.lo_7p5_xif_gc_lpbk_mode = 8957852 0 2
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_LPBK_MODE.lo_7p5_xif_ctrl_lpbk_mode = 8957852 3 6
CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_LPBK_MODE.reserved.4161 = 8957852 7 31
CAFE_RGF.S_LO_CONTROL.LO_TBSEL.lo_tbsel = 8957856 0 7
CAFE_RGF.S_LO_CONTROL.LO_TBSEL.reserved.4162 = 8957856 8 31
CAFE_RGF.S_OSC_CONTROL.OSC_CONTROL = 8957860 0 31
CAFE_RGF.S_OSC_CONTROL.OSC_XTAL_STABLE_DELAY = 8957864 0 31
CAFE_RGF.S_OSC_CONTROL.OSC_ROSC_STABLE_DELAY = 8957868 0 31
CAFE_RGF.S_OSC_CONTROL.OSC_CONFIG = 8957872 0 31
CAFE_RGF.S_OSC_CONTROL.OSC_TB_CTRL = 8957876 0 31
CAFE_RGF.S_OSC_CONTROL.OSC_CONTROL.osc_xtal_en = 8957860 0 0
CAFE_RGF.S_OSC_CONTROL.OSC_CONTROL.osc_rosc_en = 8957860 1 1
CAFE_RGF.S_OSC_CONTROL.OSC_CONTROL.osc_sby = 8957860 2 2
CAFE_RGF.S_OSC_CONTROL.OSC_CONTROL.reserved.4163 = 8957860 3 31
CAFE_RGF.S_OSC_CONTROL.OSC_XTAL_STABLE_DELAY.osc_xtal_stable_delay = 8957864 0 31
CAFE_RGF.S_OSC_CONTROL.OSC_ROSC_STABLE_DELAY.osc_rosc_stable_delay = 8957868 0 31
CAFE_RGF.S_OSC_CONTROL.OSC_CONFIG.osc_cntr_trim = 8957872 0 2
CAFE_RGF.S_OSC_CONTROL.OSC_CONFIG.reserved.4164 = 8957872 3 3
CAFE_RGF.S_OSC_CONTROL.OSC_CONFIG.osc_rosc_trim = 8957872 4 9
CAFE_RGF.S_OSC_CONTROL.OSC_CONFIG.reserved.4165 = 8957872 10 11
CAFE_RGF.S_OSC_CONTROL.OSC_CONFIG.pll_vreg_ctrl = 8957872 12 15
CAFE_RGF.S_OSC_CONTROL.OSC_CONFIG.osc_temp_trim_4 = 8957872 16 16
CAFE_RGF.S_OSC_CONTROL.OSC_CONFIG.pll_vreg_pwdn = 8957872 17 17
CAFE_RGF.S_OSC_CONTROL.OSC_CONFIG.reserved.4166 = 8957872 18 19
CAFE_RGF.S_OSC_CONTROL.OSC_CONFIG.osc_clkbuf_en = 8957872 20 20
CAFE_RGF.S_OSC_CONTROL.OSC_CONFIG.reserved.4167 = 8957872 21 31
CAFE_RGF.S_OSC_CONTROL.OSC_TB_CTRL.osc_atben = 8957876 0 0
CAFE_RGF.S_OSC_CONTROL.OSC_TB_CTRL.osc_atbsel = 8957876 1 6
CAFE_RGF.S_OSC_CONTROL.OSC_TB_CTRL.reserved.4168 = 8957876 7 7
CAFE_RGF.S_OSC_CONTROL.OSC_TB_CTRL.osc_ctrl = 8957876 8 13
CAFE_RGF.S_OSC_CONTROL.OSC_TB_CTRL.reserved.4169 = 8957876 14 31
CAFE_RGF.S_RXVGA_CONTROL.RXVGA_TESTMODE = 8957880 0 31
CAFE_RGF.S_RXVGA_CONTROL.RXVGA_TBSEL = 8957884 0 31
CAFE_RGF.S_RXVGA_CONTROL.RXVGA_CAL_I_LOW = 8957888 0 31
CAFE_RGF.S_RXVGA_CONTROL.RXVGA_CAL_I_HIGH = 8957892 0 31
CAFE_RGF.S_RXVGA_CONTROL.RXVGA_CAL_Q_LOW = 8957896 0 31
CAFE_RGF.S_RXVGA_CONTROL.RXVGA_CAL_Q_HIGH = 8957900 0 31
CAFE_RGF.S_RXVGA_CONTROL.RVGA_CAL_FDBK = 8957904 0 31
CAFE_RGF.S_RXVGA_CONTROL.GEAR_CONTROL = 8957908 0 31
CAFE_RGF.S_RXVGA_CONTROL.RXVGA_TESTMODE.rvga_testmode = 8957880 0 3
CAFE_RGF.S_RXVGA_CONTROL.RXVGA_TESTMODE.reserved.4170 = 8957880 4 31
CAFE_RGF.S_RXVGA_CONTROL.RXVGA_TBSEL.rxvga_icm_p = 8957884 0 3
CAFE_RGF.S_RXVGA_CONTROL.RXVGA_TBSEL.rxvga_icm_n = 8957884 4 7
CAFE_RGF.S_RXVGA_CONTROL.RXVGA_TBSEL.reserved.4171 = 8957884 8 31
CAFE_RGF.S_RXVGA_CONTROL.RXVGA_CAL_I_LOW.rvga_cal_i_low = 8957888 0 31
CAFE_RGF.S_RXVGA_CONTROL.RXVGA_CAL_I_HIGH.rvga_cal_i_high = 8957892 0 17
CAFE_RGF.S_RXVGA_CONTROL.RXVGA_CAL_I_HIGH.reserved.4172 = 8957892 18 31
CAFE_RGF.S_RXVGA_CONTROL.RXVGA_CAL_Q_LOW.rvga_cal_q_low = 8957896 0 31
CAFE_RGF.S_RXVGA_CONTROL.RXVGA_CAL_Q_HIGH.rvga_cal_q_high = 8957900 0 17
CAFE_RGF.S_RXVGA_CONTROL.RXVGA_CAL_Q_HIGH.reserved.4173 = 8957900 18 31
CAFE_RGF.S_RXVGA_CONTROL.RVGA_CAL_FDBK.abif_rvga_dig_cal_fdbk = 8957904 0 15
CAFE_RGF.S_RXVGA_CONTROL.RVGA_CAL_FDBK.reserved.4174 = 8957904 16 31
CAFE_RGF.S_RXVGA_CONTROL.GEAR_CONTROL.rvga_gear_val = 8957908 0 4
CAFE_RGF.S_RXVGA_CONTROL.GEAR_CONTROL.reserved.4175 = 8957908 5 6
CAFE_RGF.S_RXVGA_CONTROL.GEAR_CONTROL.rvga_gear_en = 8957908 7 7
CAFE_RGF.S_RXVGA_CONTROL.GEAR_CONTROL.rvga_gear_duration = 8957908 8 17
CAFE_RGF.S_RXVGA_CONTROL.GEAR_CONTROL.reserved.4176 = 8957908 18 31
CAFE_RGF.S_TXVGA_CONTROL.TXVGA_TBSEL = 8957912 0 31
CAFE_RGF.S_TXVGA_CONTROL.TXVGA_CAL_I = 8957916 0 31
CAFE_RGF.S_TXVGA_CONTROL.TXVGA_CAL_Q = 8957920 0 31
CAFE_RGF.S_TXVGA_CONTROL.TXVGA_CAL_FDBK = 8957924 0 31
CAFE_RGF.S_TXVGA_CONTROL.TXVGA_TBSEL.tvga_testmode = 8957912 0 3
CAFE_RGF.S_TXVGA_CONTROL.TXVGA_TBSEL.reserved.4177 = 8957912 4 7
CAFE_RGF.S_TXVGA_CONTROL.TXVGA_TBSEL.tvga_tbsel = 8957912 8 23
CAFE_RGF.S_TXVGA_CONTROL.TXVGA_TBSEL.reserved.4178 = 8957912 24 31
CAFE_RGF.S_TXVGA_CONTROL.TXVGA_CAL_I.tvga_cal_i = 8957916 0 29
CAFE_RGF.S_TXVGA_CONTROL.TXVGA_CAL_I.reserved.4179 = 8957916 30 31
CAFE_RGF.S_TXVGA_CONTROL.TXVGA_CAL_Q.tvga_cal_q = 8957920 0 29
CAFE_RGF.S_TXVGA_CONTROL.TXVGA_CAL_Q.reserved.4180 = 8957920 30 31
CAFE_RGF.S_TXVGA_CONTROL.TXVGA_CAL_FDBK.abif_tvga_dig_cal_fdbk = 8957924 0 15
CAFE_RGF.S_TXVGA_CONTROL.TXVGA_CAL_FDBK.reserved.4181 = 8957924 16 31
CAFE_RGF.S_CONTROL_CONFIG.PHY_CONTROL = 8957928 0 31
CAFE_RGF.S_CONTROL_CONFIG.PLL_LOCK_STATUS = 8957932 0 31
CAFE_RGF.S_CONTROL_CONFIG.CONTROL_STATUS = 8957936 0 31
CAFE_RGF.S_CONTROL_CONFIG.PHY_CONTROL.phy_control_mode = 8957928 0 0
CAFE_RGF.S_CONTROL_CONFIG.PHY_CONTROL.stdby_mode_en = 8957928 1 1
CAFE_RGF.S_CONTROL_CONFIG.PHY_CONTROL.loopback_mode = 8957928 2 2
CAFE_RGF.S_CONTROL_CONFIG.PHY_CONTROL.reserved.4182 = 8957928 3 31
CAFE_RGF.S_CONTROL_CONFIG.PLL_LOCK_STATUS.abif_osc_dig_xtal_stable = 8957932 0 0
CAFE_RGF.S_CONTROL_CONFIG.PLL_LOCK_STATUS.abif_osc_dig_rosc_stable = 8957932 1 1
CAFE_RGF.S_CONTROL_CONFIG.PLL_LOCK_STATUS.abif_pll5_prelock = 8957932 2 2
CAFE_RGF.S_CONTROL_CONFIG.PLL_LOCK_STATUS.abif_pll5_lock = 8957932 3 3
CAFE_RGF.S_CONTROL_CONFIG.PLL_LOCK_STATUS.abif_fs8_prelock = 8957932 4 4
CAFE_RGF.S_CONTROL_CONFIG.PLL_LOCK_STATUS.abif_fs8_lock = 8957932 5 5
CAFE_RGF.S_CONTROL_CONFIG.PLL_LOCK_STATUS.reserved.4183 = 8957932 6 31
CAFE_RGF.S_CONTROL_CONFIG.CONTROL_STATUS.tx_mode = 8957936 0 0
CAFE_RGF.S_CONTROL_CONFIG.CONTROL_STATUS.rx_mode = 8957936 1 1
CAFE_RGF.S_CONTROL_CONFIG.CONTROL_STATUS.stdby_mode = 8957936 2 2
CAFE_RGF.S_CONTROL_CONFIG.CONTROL_STATUS.pwdn_mode = 8957936 3 3
CAFE_RGF.S_CONTROL_CONFIG.CONTROL_STATUS.lpbk_mode = 8957936 4 4
CAFE_RGF.S_CONTROL_CONFIG.CONTROL_STATUS.mcs_lock = 8957936 5 9
CAFE_RGF.S_CONTROL_CONFIG.CONTROL_STATUS.tpc_lock = 8957936 10 13
CAFE_RGF.S_CONTROL_CONFIG.CONTROL_STATUS.tx_gain_table_addr_locked = 8957936 14 18
CAFE_RGF.S_CONTROL_CONFIG.CONTROL_STATUS.rx_agc_table_addr_locked = 8957936 19 24
CAFE_RGF.S_CONTROL_CONFIG.CONTROL_STATUS.reserved.4184 = 8957936 25 31
PHY_STUB = 8931328 0 2047
PHY_STUB.VERSION = 8931328 0 31
PHY_STUB.STUB = 8931332 0 799
PHY_STUB.Rsvd1.4195 = 8931432 0 1215
PHY_STUB.VERSION.VER = 8931328 0 31
PHY_STUB.VERSION.VER.day = 8931328 0 7
PHY_STUB.VERSION.VER.month = 8931328 8 15
PHY_STUB.VERSION.VER.year = 8931328 16 23
PHY_STUB.VERSION.VER.flavor = 8931328 24 27
PHY_STUB.VERSION.VER.sub_version = 8931328 28 31
PHY_STUB.STUB.CTRL = 8931332 0 95
PHY_STUB.STUB.MCS_BER = 8931344 0 447
PHY_STUB.STUB.STAT = 8931400 0 95
PHY_STUB.STUB.FALSE_ALARM = 8931412 0 31
PHY_STUB.STUB.DEBUG = 8931416 0 127
PHY_STUB.STUB.CTRL.PHY_STUB_FPGA_PHY_STUB_CTRL_0 = 8931332 0 31
PHY_STUB.STUB.CTRL.PHY_STUB_PHY_STUB_STUB_CTRL_1 = 8931336 0 31
PHY_STUB.STUB.CTRL.PHY_STUB_PHY_STUB_STUB_CTRL_2 = 8931340 0 31
PHY_STUB.STUB.CTRL.PHY_STUB_FPGA_PHY_STUB_CTRL_0.err_en = 8931332 0 0
PHY_STUB.STUB.CTRL.PHY_STUB_FPGA_PHY_STUB_CTRL_0.reserved.4185 = 8931332 1 3
PHY_STUB.STUB.CTRL.PHY_STUB_FPGA_PHY_STUB_CTRL_0.seed_load = 8931332 4 4
PHY_STUB.STUB.CTRL.PHY_STUB_FPGA_PHY_STUB_CTRL_0.phy_info_en = 8931332 5 5
PHY_STUB.STUB.CTRL.PHY_STUB_FPGA_PHY_STUB_CTRL_0.reserved.4186 = 8931332 6 7
PHY_STUB.STUB.CTRL.PHY_STUB_FPGA_PHY_STUB_CTRL_0.pol_order = 8931332 8 12
PHY_STUB.STUB.CTRL.PHY_STUB_FPGA_PHY_STUB_CTRL_0.reserved.4187 = 8931332 13 15
PHY_STUB.STUB.CTRL.PHY_STUB_FPGA_PHY_STUB_CTRL_0.frame_err_ratio = 8931332 16 31
PHY_STUB.STUB.CTRL.PHY_STUB_PHY_STUB_STUB_CTRL_1.seed = 8931336 0 31
PHY_STUB.STUB.CTRL.PHY_STUB_PHY_STUB_STUB_CTRL_2.polynom = 8931340 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_FPGA_PHY_STUB_MCS_ERR_0 = 8931344 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_FPGA_PHY_STUB_MCS_ERR_1 = 8931348 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_2 = 8931352 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_3 = 8931356 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_4 = 8931360 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_5 = 8931364 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_6 = 8931368 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_7 = 8931372 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_8 = 8931376 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_9 = 8931380 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_10 = 8931384 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_11 = 8931388 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_12 = 8931392 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_13 = 8931396 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_FPGA_PHY_STUB_MCS_ERR_0.mcs00_err_ratio = 8931344 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_FPGA_PHY_STUB_MCS_ERR_1.mcs01_err_ratio = 8931348 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_2.mcs02_err_ratio = 8931352 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_3.mcs03_err_ratio = 8931356 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_4.mcs04_err_ratio = 8931360 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_5.mcs06_err_ratio = 8931364 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_6.mcs07_err_ratio = 8931368 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_7.mcs08_err_ratio = 8931372 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_8.mcs10_err_ratio = 8931376 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_9.mcs11_err_ratio = 8931380 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_10.mcs12_err_ratio = 8931384 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_11.mcs18_err_ratio = 8931388 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_12.mcs19_err_ratio = 8931392 0 31
PHY_STUB.STUB.MCS_BER.PHY_STUB_PHY_STUB_STUB_MCS_BER_13.mcs20_err_ratio = 8931396 0 31
PHY_STUB.STUB.STAT.PHY_STUB_PHY_STUB_STUB_STAT_0 = 8931400 0 31
PHY_STUB.STUB.STAT.PHY_STUB_PHY_STUB_STUB_STAT_1 = 8931404 0 31
PHY_STUB.STUB.STAT.PHY_STUB_PHY_STUB_STUB_STAT_2 = 8931408 0 31
PHY_STUB.STUB.STAT.PHY_STUB_PHY_STUB_STUB_STAT_0.cnt_clr = 8931400 0 0
PHY_STUB.STUB.STAT.PHY_STUB_PHY_STUB_STUB_STAT_0.reserved.4188 = 8931400 1 31
PHY_STUB.STUB.STAT.PHY_STUB_PHY_STUB_STUB_STAT_1.ber_cnt = 8931404 0 31
PHY_STUB.STUB.STAT.PHY_STUB_PHY_STUB_STUB_STAT_2.fer_tot_cnt = 8931408 0 15
PHY_STUB.STUB.STAT.PHY_STUB_PHY_STUB_STUB_STAT_2.fer_w_cca_cnt = 8931408 16 31
PHY_STUB.STUB.FALSE_ALARM.PHY_STUB_PHY_STUB_STUB_FALSE_ALARM_0 = 8931412 0 31
PHY_STUB.STUB.FALSE_ALARM.PHY_STUB_PHY_STUB_STUB_FALSE_ALARM_0.false_alarm_ratio = 8931412 0 15
PHY_STUB.STUB.FALSE_ALARM.PHY_STUB_PHY_STUB_STUB_FALSE_ALARM_0.false_alarm_cca0to2_ratio = 8931412 16 19
PHY_STUB.STUB.FALSE_ALARM.PHY_STUB_PHY_STUB_STUB_FALSE_ALARM_0.reserved.4189 = 8931412 20 31
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0 = 8931416 0 31
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_1 = 8931420 0 31
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_2 = 8931424 0 31
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_3 = 8931428 0 31
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.test_mode = 8931416 0 1
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.reserved.4190 = 8931416 2 2
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.test_en = 8931416 3 3
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.test_remote_rdy = 8931416 4 4
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.test_passed = 8931416 5 5
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.reserved.4191 = 8931416 6 7
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.loopback_en = 8931416 8 8
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.reserved.4192 = 8931416 9 11
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.direct_rd_wr_en = 8931416 12 12
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.reserved.4193 = 8931416 13 15
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.pll_pcie_locked_sync = 8931416 16 16
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.afe_plly_locked_sync = 8931416 17 17
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.HAPS_GPIO_4 = 8931416 18 18
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.HAPS_GPIO_5 = 8931416 19 19
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.pcie_ifc_test_en = 8931416 20 20
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.pcie_ifc_test_pass0 = 8931416 21 21
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.pcie_ifc_test_pass1 = 8931416 22 22
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.pcie_ifc_test_high = 8931416 23 23
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.pcie_ifc_test_rate = 8931416 24 24
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.reserved.4194 = 8931416 25 27
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_0.fpga_760_clk_debug = 8931416 28 31
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_1.direct_wr_value = 8931420 0 31
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_2.direct_rd_value_low = 8931424 0 31
PHY_STUB.STUB.DEBUG.PHY_STUB_PHY_STUB_STUB_DEBUG_3.direct_rd_value_high = 8931428 0 31
RX_QUEUE_HEAD = 0 0 22527
QUEUE_PARAMS = 2816 0 31
RX_QUEUE_HEAD.<0> = 0 0 703
RX_QUEUE_HEAD.<1> = 88 0 703
RX_QUEUE_HEAD.<2> = 176 0 703
RX_QUEUE_HEAD.<3> = 264 0 703
RX_QUEUE_HEAD.<4> = 352 0 703
RX_QUEUE_HEAD.<5> = 440 0 703
RX_QUEUE_HEAD.<6> = 528 0 703
RX_QUEUE_HEAD.<7> = 616 0 703
RX_QUEUE_HEAD.<8> = 704 0 703
RX_QUEUE_HEAD.<9> = 792 0 703
RX_QUEUE_HEAD.<10> = 880 0 703
RX_QUEUE_HEAD.<11> = 968 0 703
RX_QUEUE_HEAD.<12> = 1056 0 703
RX_QUEUE_HEAD.<13> = 1144 0 703
RX_QUEUE_HEAD.<14> = 1232 0 703
RX_QUEUE_HEAD.<15> = 1320 0 703
RX_QUEUE_HEAD.<16> = 1408 0 703
RX_QUEUE_HEAD.<17> = 1496 0 703
RX_QUEUE_HEAD.<18> = 1584 0 703
RX_QUEUE_HEAD.<19> = 1672 0 703
RX_QUEUE_HEAD.<20> = 1760 0 703
RX_QUEUE_HEAD.<21> = 1848 0 703
RX_QUEUE_HEAD.<22> = 1936 0 703
RX_QUEUE_HEAD.<23> = 2024 0 703
RX_QUEUE_HEAD.<24> = 2112 0 703
RX_QUEUE_HEAD.<25> = 2200 0 703
RX_QUEUE_HEAD.<26> = 2288 0 703
RX_QUEUE_HEAD.<27> = 2376 0 703
RX_QUEUE_HEAD.<28> = 2464 0 703
RX_QUEUE_HEAD.<29> = 2552 0 703
RX_QUEUE_HEAD.<30> = 2640 0 703
RX_QUEUE_HEAD.<31> = 2728 0 703
RX_QUEUE_HEAD.<0>.BUF = 0 0 255
RX_QUEUE_HEAD.<0>.BAP = 32 0 383
RX_QUEUE_HEAD.<0>.PARSER = 80 0 63
RX_QUEUE_HEAD.<0>.BUF.RING_PARAMS = 0 0 127
RX_QUEUE_HEAD.<0>.BUF.PAL = 16 0 127
RX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.payload_mac_ptr = 0 0 15
RX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.payload_pal_ptr = 2 0 15
RX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.payload_ring_len = 4 0 15
RX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.payload_ring_base = 6 0 15
RX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.dw2 = 8 0 31
RX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.dw3 = 12 0 31
RX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 8 0 11
RX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 8 12 23
RX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 8 24 31
RX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 12 0 3
RX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.DW3.num_mpdus = 12 4 15
RX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 12 16 27
RX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 12 28 28
RX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.DW3.reserved.4196 = 12 29 31
RX_QUEUE_HEAD.<0>.BUF.PAL.PN_0_31 = 16 0 31
RX_QUEUE_HEAD.<0>.BUF.PAL.PN_32_48 = 20 0 15
RX_QUEUE_HEAD.<0>.BUF.PAL.key = 22 0 15
RX_QUEUE_HEAD.<0>.BUF.PAL.dw2 = 24 0 31
RX_QUEUE_HEAD.<0>.BUF.PAL.dw3 = 28 0 31
RX_QUEUE_HEAD.<0>.BUF.PAL.KEY.index = 22 0 2
RX_QUEUE_HEAD.<0>.BUF.PAL.KEY.reserved.4197 = 22 3 15
RX_QUEUE_HEAD.<0>.BUF.PAL.DW2.ignore_mic_err = 24 0 0
RX_QUEUE_HEAD.<0>.BUF.PAL.DW2.ignore_replay = 24 1 1
RX_QUEUE_HEAD.<0>.BUF.PAL.DW2.de_aggregation_en = 24 2 2
RX_QUEUE_HEAD.<0>.BUF.PAL.DW2.reserved = 24 3 31
RX_QUEUE_HEAD.<0>.BUF.PAL.DW3.reserved.4198 = 28 0 22
RX_QUEUE_HEAD.<0>.BUF.PAL.DW3.qos_removal_en = 28 23 23
RX_QUEUE_HEAD.<0>.BUF.PAL.DW3.translate_type_en = 28 24 24
RX_QUEUE_HEAD.<0>.BUF.PAL.DW3.snap_removal_en = 28 25 25
RX_QUEUE_HEAD.<0>.BUF.PAL.DW3.vlan_insertion_en = 28 26 26
RX_QUEUE_HEAD.<0>.BUF.PAL.DW3.reserved.4199 = 28 27 31
RX_QUEUE_HEAD.<0>.BAP.BACK = 32 0 383
RX_QUEUE_HEAD.<0>.BAP.NON_BACK = 32 0 383
RX_QUEUE_HEAD.<0>.BAP.BACK.dw0 = 32 0 3
RX_QUEUE_HEAD.<0>.BAP.BACK.dw1 = 36 0 31
RX_QUEUE_HEAD.<0>.BAP.BACK.dw2 = 40 0 31
RX_QUEUE_HEAD.<0>.BAP.BACK.dw3 = 44 0 31
RX_QUEUE_HEAD.<0>.BAP.BACK.ba_bitmap = 48 0 31
RX_QUEUE_HEAD.<0>.BAP.BACK.dw8 = 64 0 31
RX_QUEUE_HEAD.<0>.BAP.BACK.reserved.4206 = 68 0 31
RX_QUEUE_HEAD.<0>.BAP.BACK.DW0.q_type = 32 0 3
RX_QUEUE_HEAD.<0>.BAP.BACK.DW0.tid = 32 4 7
RX_QUEUE_HEAD.<0>.BAP.BACK.DW0.win_start_r = 32 8 19
RX_QUEUE_HEAD.<0>.BAP.BACK.DW0.reserved.4200 = 32 20 23
RX_QUEUE_HEAD.<0>.BAP.BACK.DW0.start_r_idx = 32 24 31
RX_QUEUE_HEAD.<0>.BAP.BACK.DW1.win_end_r = 36 0 11
RX_QUEUE_HEAD.<0>.BAP.BACK.DW1.reserved.4201 = 36 12 15
RX_QUEUE_HEAD.<0>.BAP.BACK.DW1.win_start_b = 36 16 27
RX_QUEUE_HEAD.<0>.BAP.BACK.DW1.reserved.4202 = 36 28 31
RX_QUEUE_HEAD.<0>.BAP.BACK.DW2.win_end_b = 40 0 11
RX_QUEUE_HEAD.<0>.BAP.BACK.DW2.reserved.4203 = 40 12 15
RX_QUEUE_HEAD.<0>.BAP.BACK.DW2.win_size = 40 16 22
RX_QUEUE_HEAD.<0>.BAP.BACK.DW2.reserved.4204 = 40 23 23
RX_QUEUE_HEAD.<0>.BAP.BACK.DW2.tail_idx = 40 24 31
RX_QUEUE_HEAD.<0>.BAP.BACK.DW3.head_idx = 44 0 7
RX_QUEUE_HEAD.<0>.BAP.BACK.DW3.start_b_idx = 44 8 15
RX_QUEUE_HEAD.<0>.BAP.BACK.DW3.win_capacity_b = 44 16 23
RX_QUEUE_HEAD.<0>.BAP.BACK.DW3.num_of_buff = 44 24 31
RX_QUEUE_HEAD.<0>.BAP.BACK.DW8.received_trn = 64 0 7
RX_QUEUE_HEAD.<0>.BAP.BACK.DW8.reserved.4205 = 64 8 31
RX_QUEUE_HEAD.<0>.BAP.NON_BACK.dw0 = 32 0 31
RX_QUEUE_HEAD.<0>.BAP.NON_BACK.sn_limit = 36 0 15
RX_QUEUE_HEAD.<0>.BAP.NON_BACK.reserved.4209 = 52 0 31
RX_QUEUE_HEAD.<0>.BAP.NON_BACK.DW0.q_type = 32 0 3
RX_QUEUE_HEAD.<0>.BAP.NON_BACK.DW0.reserved.4207 = 32 4 7
RX_QUEUE_HEAD.<0>.BAP.NON_BACK.DW0.rx_trn_index = 32 8 15
RX_QUEUE_HEAD.<0>.BAP.NON_BACK.DW0.num_of_buff = 32 16 23
RX_QUEUE_HEAD.<0>.BAP.NON_BACK.DW0.reserved.4208 = 32 24 31
RX_QUEUE_HEAD.<0>.BAP.NON_BACK.SN_LIMIT.sn = 36 0 11
RX_QUEUE_HEAD.<0>.BAP.NON_BACK.SN_LIMIT.limit = 36 12 15
RX_QUEUE_HEAD.<0>.PARSER.dw0 = 80 0 15
RX_QUEUE_HEAD.<0>.PARSER.dw1 = 84 0 31
RX_QUEUE_HEAD.<0>.PARSER.DW0.reserved = 80 0 4
RX_QUEUE_HEAD.<0>.PARSER.DW0.q_fwd_en = 80 5 5
RX_QUEUE_HEAD.<0>.PARSER.DW0.q_back_en = 80 6 6
RX_QUEUE_HEAD.<0>.PARSER.DW0.phy_info_en = 80 7 7
RX_QUEUE_HEAD.<0>.PARSER.DW0.fwd_frame_parts = 80 8 15
RX_QUEUE_HEAD.<0>.PARSER.DW0.paired = 80 16 16
RX_QUEUE_HEAD.<0>.PARSER.DW0.sec_en = 80 17 17
RX_QUEUE_HEAD.<0>.PARSER.DW0.non_sec_en = 80 18 18
RX_QUEUE_HEAD.<0>.PARSER.DW0.crc_ignored = 80 19 19
RX_QUEUE_HEAD.<0>.PARSER.DW0.decrypt_bypass = 80 20 20
RX_QUEUE_HEAD.<0>.PARSER.DW0.min_body_size = 80 21 25
RX_QUEUE_HEAD.<0>.PARSER.DW0.qos_ack_policy = 80 26 27
RX_QUEUE_HEAD.<0>.PARSER.DW0.q_mi_icr_min_code = 80 28 31
RX_QUEUE_HEAD.<0>.PARSER.DW1.max_mpdu_size = 84 0 12
RX_QUEUE_HEAD.<0>.PARSER.DW1.reserved.4210 = 84 13 31
RX_QUEUE_HEAD.<1>.BUF = 88 0 255
RX_QUEUE_HEAD.<1>.BAP = 120 0 383
RX_QUEUE_HEAD.<1>.PARSER = 168 0 63
RX_QUEUE_HEAD.<1>.BUF.RING_PARAMS = 88 0 127
RX_QUEUE_HEAD.<1>.BUF.PAL = 104 0 127
RX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.payload_mac_ptr = 88 0 15
RX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.payload_pal_ptr = 90 0 15
RX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.payload_ring_len = 92 0 15
RX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.payload_ring_base = 94 0 15
RX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.dw2 = 96 0 31
RX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.dw3 = 100 0 31
RX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 96 0 11
RX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 96 12 23
RX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 96 24 31
RX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 100 0 3
RX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.DW3.num_mpdus = 100 4 15
RX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 100 16 27
RX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 100 28 28
RX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.DW3.reserved.4196 = 100 29 31
RX_QUEUE_HEAD.<1>.BUF.PAL.PN_0_31 = 104 0 31
RX_QUEUE_HEAD.<1>.BUF.PAL.PN_32_48 = 108 0 15
RX_QUEUE_HEAD.<1>.BUF.PAL.key = 110 0 15
RX_QUEUE_HEAD.<1>.BUF.PAL.dw2 = 112 0 31
RX_QUEUE_HEAD.<1>.BUF.PAL.dw3 = 116 0 31
RX_QUEUE_HEAD.<1>.BUF.PAL.KEY.index = 110 0 2
RX_QUEUE_HEAD.<1>.BUF.PAL.KEY.reserved.4197 = 110 3 15
RX_QUEUE_HEAD.<1>.BUF.PAL.DW2.ignore_mic_err = 112 0 0
RX_QUEUE_HEAD.<1>.BUF.PAL.DW2.ignore_replay = 112 1 1
RX_QUEUE_HEAD.<1>.BUF.PAL.DW2.de_aggregation_en = 112 2 2
RX_QUEUE_HEAD.<1>.BUF.PAL.DW2.reserved = 112 3 31
RX_QUEUE_HEAD.<1>.BUF.PAL.DW3.reserved.4198 = 116 0 22
RX_QUEUE_HEAD.<1>.BUF.PAL.DW3.qos_removal_en = 116 23 23
RX_QUEUE_HEAD.<1>.BUF.PAL.DW3.translate_type_en = 116 24 24
RX_QUEUE_HEAD.<1>.BUF.PAL.DW3.snap_removal_en = 116 25 25
RX_QUEUE_HEAD.<1>.BUF.PAL.DW3.vlan_insertion_en = 116 26 26
RX_QUEUE_HEAD.<1>.BUF.PAL.DW3.reserved.4199 = 116 27 31
RX_QUEUE_HEAD.<1>.BAP.BACK = 120 0 383
RX_QUEUE_HEAD.<1>.BAP.NON_BACK = 120 0 383
RX_QUEUE_HEAD.<1>.BAP.BACK.dw0 = 120 0 3
RX_QUEUE_HEAD.<1>.BAP.BACK.dw1 = 124 0 31
RX_QUEUE_HEAD.<1>.BAP.BACK.dw2 = 128 0 31
RX_QUEUE_HEAD.<1>.BAP.BACK.dw3 = 132 0 31
RX_QUEUE_HEAD.<1>.BAP.BACK.ba_bitmap = 136 0 31
RX_QUEUE_HEAD.<1>.BAP.BACK.dw8 = 152 0 31
RX_QUEUE_HEAD.<1>.BAP.BACK.reserved.4206 = 156 0 31
RX_QUEUE_HEAD.<1>.BAP.BACK.DW0.q_type = 120 0 3
RX_QUEUE_HEAD.<1>.BAP.BACK.DW0.tid = 120 4 7
RX_QUEUE_HEAD.<1>.BAP.BACK.DW0.win_start_r = 120 8 19
RX_QUEUE_HEAD.<1>.BAP.BACK.DW0.reserved.4200 = 120 20 23
RX_QUEUE_HEAD.<1>.BAP.BACK.DW0.start_r_idx = 120 24 31
RX_QUEUE_HEAD.<1>.BAP.BACK.DW1.win_end_r = 124 0 11
RX_QUEUE_HEAD.<1>.BAP.BACK.DW1.reserved.4201 = 124 12 15
RX_QUEUE_HEAD.<1>.BAP.BACK.DW1.win_start_b = 124 16 27
RX_QUEUE_HEAD.<1>.BAP.BACK.DW1.reserved.4202 = 124 28 31
RX_QUEUE_HEAD.<1>.BAP.BACK.DW2.win_end_b = 128 0 11
RX_QUEUE_HEAD.<1>.BAP.BACK.DW2.reserved.4203 = 128 12 15
RX_QUEUE_HEAD.<1>.BAP.BACK.DW2.win_size = 128 16 22
RX_QUEUE_HEAD.<1>.BAP.BACK.DW2.reserved.4204 = 128 23 23
RX_QUEUE_HEAD.<1>.BAP.BACK.DW2.tail_idx = 128 24 31
RX_QUEUE_HEAD.<1>.BAP.BACK.DW3.head_idx = 132 0 7
RX_QUEUE_HEAD.<1>.BAP.BACK.DW3.start_b_idx = 132 8 15
RX_QUEUE_HEAD.<1>.BAP.BACK.DW3.win_capacity_b = 132 16 23
RX_QUEUE_HEAD.<1>.BAP.BACK.DW3.num_of_buff = 132 24 31
RX_QUEUE_HEAD.<1>.BAP.BACK.DW8.received_trn = 152 0 7
RX_QUEUE_HEAD.<1>.BAP.BACK.DW8.reserved.4205 = 152 8 31
RX_QUEUE_HEAD.<1>.BAP.NON_BACK.dw0 = 120 0 31
RX_QUEUE_HEAD.<1>.BAP.NON_BACK.sn_limit = 124 0 15
RX_QUEUE_HEAD.<1>.BAP.NON_BACK.reserved.4209 = 140 0 31
RX_QUEUE_HEAD.<1>.BAP.NON_BACK.DW0.q_type = 120 0 3
RX_QUEUE_HEAD.<1>.BAP.NON_BACK.DW0.reserved.4207 = 120 4 7
RX_QUEUE_HEAD.<1>.BAP.NON_BACK.DW0.rx_trn_index = 120 8 15
RX_QUEUE_HEAD.<1>.BAP.NON_BACK.DW0.num_of_buff = 120 16 23
RX_QUEUE_HEAD.<1>.BAP.NON_BACK.DW0.reserved.4208 = 120 24 31
RX_QUEUE_HEAD.<1>.BAP.NON_BACK.SN_LIMIT.sn = 124 0 11
RX_QUEUE_HEAD.<1>.BAP.NON_BACK.SN_LIMIT.limit = 124 12 15
RX_QUEUE_HEAD.<1>.PARSER.dw0 = 168 0 15
RX_QUEUE_HEAD.<1>.PARSER.dw1 = 172 0 31
RX_QUEUE_HEAD.<1>.PARSER.DW0.reserved = 168 0 4
RX_QUEUE_HEAD.<1>.PARSER.DW0.q_fwd_en = 168 5 5
RX_QUEUE_HEAD.<1>.PARSER.DW0.q_back_en = 168 6 6
RX_QUEUE_HEAD.<1>.PARSER.DW0.phy_info_en = 168 7 7
RX_QUEUE_HEAD.<1>.PARSER.DW0.fwd_frame_parts = 168 8 15
RX_QUEUE_HEAD.<1>.PARSER.DW0.paired = 168 16 16
RX_QUEUE_HEAD.<1>.PARSER.DW0.sec_en = 168 17 17
RX_QUEUE_HEAD.<1>.PARSER.DW0.non_sec_en = 168 18 18
RX_QUEUE_HEAD.<1>.PARSER.DW0.crc_ignored = 168 19 19
RX_QUEUE_HEAD.<1>.PARSER.DW0.decrypt_bypass = 168 20 20
RX_QUEUE_HEAD.<1>.PARSER.DW0.min_body_size = 168 21 25
RX_QUEUE_HEAD.<1>.PARSER.DW0.qos_ack_policy = 168 26 27
RX_QUEUE_HEAD.<1>.PARSER.DW0.q_mi_icr_min_code = 168 28 31
RX_QUEUE_HEAD.<1>.PARSER.DW1.max_mpdu_size = 172 0 12
RX_QUEUE_HEAD.<1>.PARSER.DW1.reserved.4210 = 172 13 31
RX_QUEUE_HEAD.<2>.BUF = 176 0 255
RX_QUEUE_HEAD.<2>.BAP = 208 0 383
RX_QUEUE_HEAD.<2>.PARSER = 256 0 63
RX_QUEUE_HEAD.<2>.BUF.RING_PARAMS = 176 0 127
RX_QUEUE_HEAD.<2>.BUF.PAL = 192 0 127
RX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.payload_mac_ptr = 176 0 15
RX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.payload_pal_ptr = 178 0 15
RX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.payload_ring_len = 180 0 15
RX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.payload_ring_base = 182 0 15
RX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.dw2 = 184 0 31
RX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.dw3 = 188 0 31
RX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 184 0 11
RX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 184 12 23
RX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 184 24 31
RX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 188 0 3
RX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.DW3.num_mpdus = 188 4 15
RX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 188 16 27
RX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 188 28 28
RX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.DW3.reserved.4196 = 188 29 31
RX_QUEUE_HEAD.<2>.BUF.PAL.PN_0_31 = 192 0 31
RX_QUEUE_HEAD.<2>.BUF.PAL.PN_32_48 = 196 0 15
RX_QUEUE_HEAD.<2>.BUF.PAL.key = 198 0 15
RX_QUEUE_HEAD.<2>.BUF.PAL.dw2 = 200 0 31
RX_QUEUE_HEAD.<2>.BUF.PAL.dw3 = 204 0 31
RX_QUEUE_HEAD.<2>.BUF.PAL.KEY.index = 198 0 2
RX_QUEUE_HEAD.<2>.BUF.PAL.KEY.reserved.4197 = 198 3 15
RX_QUEUE_HEAD.<2>.BUF.PAL.DW2.ignore_mic_err = 200 0 0
RX_QUEUE_HEAD.<2>.BUF.PAL.DW2.ignore_replay = 200 1 1
RX_QUEUE_HEAD.<2>.BUF.PAL.DW2.de_aggregation_en = 200 2 2
RX_QUEUE_HEAD.<2>.BUF.PAL.DW2.reserved = 200 3 31
RX_QUEUE_HEAD.<2>.BUF.PAL.DW3.reserved.4198 = 204 0 22
RX_QUEUE_HEAD.<2>.BUF.PAL.DW3.qos_removal_en = 204 23 23
RX_QUEUE_HEAD.<2>.BUF.PAL.DW3.translate_type_en = 204 24 24
RX_QUEUE_HEAD.<2>.BUF.PAL.DW3.snap_removal_en = 204 25 25
RX_QUEUE_HEAD.<2>.BUF.PAL.DW3.vlan_insertion_en = 204 26 26
RX_QUEUE_HEAD.<2>.BUF.PAL.DW3.reserved.4199 = 204 27 31
RX_QUEUE_HEAD.<2>.BAP.BACK = 208 0 383
RX_QUEUE_HEAD.<2>.BAP.NON_BACK = 208 0 383
RX_QUEUE_HEAD.<2>.BAP.BACK.dw0 = 208 0 3
RX_QUEUE_HEAD.<2>.BAP.BACK.dw1 = 212 0 31
RX_QUEUE_HEAD.<2>.BAP.BACK.dw2 = 216 0 31
RX_QUEUE_HEAD.<2>.BAP.BACK.dw3 = 220 0 31
RX_QUEUE_HEAD.<2>.BAP.BACK.ba_bitmap = 224 0 31
RX_QUEUE_HEAD.<2>.BAP.BACK.dw8 = 240 0 31
RX_QUEUE_HEAD.<2>.BAP.BACK.reserved.4206 = 244 0 31
RX_QUEUE_HEAD.<2>.BAP.BACK.DW0.q_type = 208 0 3
RX_QUEUE_HEAD.<2>.BAP.BACK.DW0.tid = 208 4 7
RX_QUEUE_HEAD.<2>.BAP.BACK.DW0.win_start_r = 208 8 19
RX_QUEUE_HEAD.<2>.BAP.BACK.DW0.reserved.4200 = 208 20 23
RX_QUEUE_HEAD.<2>.BAP.BACK.DW0.start_r_idx = 208 24 31
RX_QUEUE_HEAD.<2>.BAP.BACK.DW1.win_end_r = 212 0 11
RX_QUEUE_HEAD.<2>.BAP.BACK.DW1.reserved.4201 = 212 12 15
RX_QUEUE_HEAD.<2>.BAP.BACK.DW1.win_start_b = 212 16 27
RX_QUEUE_HEAD.<2>.BAP.BACK.DW1.reserved.4202 = 212 28 31
RX_QUEUE_HEAD.<2>.BAP.BACK.DW2.win_end_b = 216 0 11
RX_QUEUE_HEAD.<2>.BAP.BACK.DW2.reserved.4203 = 216 12 15
RX_QUEUE_HEAD.<2>.BAP.BACK.DW2.win_size = 216 16 22
RX_QUEUE_HEAD.<2>.BAP.BACK.DW2.reserved.4204 = 216 23 23
RX_QUEUE_HEAD.<2>.BAP.BACK.DW2.tail_idx = 216 24 31
RX_QUEUE_HEAD.<2>.BAP.BACK.DW3.head_idx = 220 0 7
RX_QUEUE_HEAD.<2>.BAP.BACK.DW3.start_b_idx = 220 8 15
RX_QUEUE_HEAD.<2>.BAP.BACK.DW3.win_capacity_b = 220 16 23
RX_QUEUE_HEAD.<2>.BAP.BACK.DW3.num_of_buff = 220 24 31
RX_QUEUE_HEAD.<2>.BAP.BACK.DW8.received_trn = 240 0 7
RX_QUEUE_HEAD.<2>.BAP.BACK.DW8.reserved.4205 = 240 8 31
RX_QUEUE_HEAD.<2>.BAP.NON_BACK.dw0 = 208 0 31
RX_QUEUE_HEAD.<2>.BAP.NON_BACK.sn_limit = 212 0 15
RX_QUEUE_HEAD.<2>.BAP.NON_BACK.reserved.4209 = 228 0 31
RX_QUEUE_HEAD.<2>.BAP.NON_BACK.DW0.q_type = 208 0 3
RX_QUEUE_HEAD.<2>.BAP.NON_BACK.DW0.reserved.4207 = 208 4 7
RX_QUEUE_HEAD.<2>.BAP.NON_BACK.DW0.rx_trn_index = 208 8 15
RX_QUEUE_HEAD.<2>.BAP.NON_BACK.DW0.num_of_buff = 208 16 23
RX_QUEUE_HEAD.<2>.BAP.NON_BACK.DW0.reserved.4208 = 208 24 31
RX_QUEUE_HEAD.<2>.BAP.NON_BACK.SN_LIMIT.sn = 212 0 11
RX_QUEUE_HEAD.<2>.BAP.NON_BACK.SN_LIMIT.limit = 212 12 15
RX_QUEUE_HEAD.<2>.PARSER.dw0 = 256 0 15
RX_QUEUE_HEAD.<2>.PARSER.dw1 = 260 0 31
RX_QUEUE_HEAD.<2>.PARSER.DW0.reserved = 256 0 4
RX_QUEUE_HEAD.<2>.PARSER.DW0.q_fwd_en = 256 5 5
RX_QUEUE_HEAD.<2>.PARSER.DW0.q_back_en = 256 6 6
RX_QUEUE_HEAD.<2>.PARSER.DW0.phy_info_en = 256 7 7
RX_QUEUE_HEAD.<2>.PARSER.DW0.fwd_frame_parts = 256 8 15
RX_QUEUE_HEAD.<2>.PARSER.DW0.paired = 256 16 16
RX_QUEUE_HEAD.<2>.PARSER.DW0.sec_en = 256 17 17
RX_QUEUE_HEAD.<2>.PARSER.DW0.non_sec_en = 256 18 18
RX_QUEUE_HEAD.<2>.PARSER.DW0.crc_ignored = 256 19 19
RX_QUEUE_HEAD.<2>.PARSER.DW0.decrypt_bypass = 256 20 20
RX_QUEUE_HEAD.<2>.PARSER.DW0.min_body_size = 256 21 25
RX_QUEUE_HEAD.<2>.PARSER.DW0.qos_ack_policy = 256 26 27
RX_QUEUE_HEAD.<2>.PARSER.DW0.q_mi_icr_min_code = 256 28 31
RX_QUEUE_HEAD.<2>.PARSER.DW1.max_mpdu_size = 260 0 12
RX_QUEUE_HEAD.<2>.PARSER.DW1.reserved.4210 = 260 13 31
RX_QUEUE_HEAD.<3>.BUF = 264 0 255
RX_QUEUE_HEAD.<3>.BAP = 296 0 383
RX_QUEUE_HEAD.<3>.PARSER = 344 0 63
RX_QUEUE_HEAD.<3>.BUF.RING_PARAMS = 264 0 127
RX_QUEUE_HEAD.<3>.BUF.PAL = 280 0 127
RX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.payload_mac_ptr = 264 0 15
RX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.payload_pal_ptr = 266 0 15
RX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.payload_ring_len = 268 0 15
RX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.payload_ring_base = 270 0 15
RX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.dw2 = 272 0 31
RX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.dw3 = 276 0 31
RX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 272 0 11
RX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 272 12 23
RX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 272 24 31
RX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 276 0 3
RX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.DW3.num_mpdus = 276 4 15
RX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 276 16 27
RX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 276 28 28
RX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.DW3.reserved.4196 = 276 29 31
RX_QUEUE_HEAD.<3>.BUF.PAL.PN_0_31 = 280 0 31
RX_QUEUE_HEAD.<3>.BUF.PAL.PN_32_48 = 284 0 15
RX_QUEUE_HEAD.<3>.BUF.PAL.key = 286 0 15
RX_QUEUE_HEAD.<3>.BUF.PAL.dw2 = 288 0 31
RX_QUEUE_HEAD.<3>.BUF.PAL.dw3 = 292 0 31
RX_QUEUE_HEAD.<3>.BUF.PAL.KEY.index = 286 0 2
RX_QUEUE_HEAD.<3>.BUF.PAL.KEY.reserved.4197 = 286 3 15
RX_QUEUE_HEAD.<3>.BUF.PAL.DW2.ignore_mic_err = 288 0 0
RX_QUEUE_HEAD.<3>.BUF.PAL.DW2.ignore_replay = 288 1 1
RX_QUEUE_HEAD.<3>.BUF.PAL.DW2.de_aggregation_en = 288 2 2
RX_QUEUE_HEAD.<3>.BUF.PAL.DW2.reserved = 288 3 31
RX_QUEUE_HEAD.<3>.BUF.PAL.DW3.reserved.4198 = 292 0 22
RX_QUEUE_HEAD.<3>.BUF.PAL.DW3.qos_removal_en = 292 23 23
RX_QUEUE_HEAD.<3>.BUF.PAL.DW3.translate_type_en = 292 24 24
RX_QUEUE_HEAD.<3>.BUF.PAL.DW3.snap_removal_en = 292 25 25
RX_QUEUE_HEAD.<3>.BUF.PAL.DW3.vlan_insertion_en = 292 26 26
RX_QUEUE_HEAD.<3>.BUF.PAL.DW3.reserved.4199 = 292 27 31
RX_QUEUE_HEAD.<3>.BAP.BACK = 296 0 383
RX_QUEUE_HEAD.<3>.BAP.NON_BACK = 296 0 383
RX_QUEUE_HEAD.<3>.BAP.BACK.dw0 = 296 0 3
RX_QUEUE_HEAD.<3>.BAP.BACK.dw1 = 300 0 31
RX_QUEUE_HEAD.<3>.BAP.BACK.dw2 = 304 0 31
RX_QUEUE_HEAD.<3>.BAP.BACK.dw3 = 308 0 31
RX_QUEUE_HEAD.<3>.BAP.BACK.ba_bitmap = 312 0 31
RX_QUEUE_HEAD.<3>.BAP.BACK.dw8 = 328 0 31
RX_QUEUE_HEAD.<3>.BAP.BACK.reserved.4206 = 332 0 31
RX_QUEUE_HEAD.<3>.BAP.BACK.DW0.q_type = 296 0 3
RX_QUEUE_HEAD.<3>.BAP.BACK.DW0.tid = 296 4 7
RX_QUEUE_HEAD.<3>.BAP.BACK.DW0.win_start_r = 296 8 19
RX_QUEUE_HEAD.<3>.BAP.BACK.DW0.reserved.4200 = 296 20 23
RX_QUEUE_HEAD.<3>.BAP.BACK.DW0.start_r_idx = 296 24 31
RX_QUEUE_HEAD.<3>.BAP.BACK.DW1.win_end_r = 300 0 11
RX_QUEUE_HEAD.<3>.BAP.BACK.DW1.reserved.4201 = 300 12 15
RX_QUEUE_HEAD.<3>.BAP.BACK.DW1.win_start_b = 300 16 27
RX_QUEUE_HEAD.<3>.BAP.BACK.DW1.reserved.4202 = 300 28 31
RX_QUEUE_HEAD.<3>.BAP.BACK.DW2.win_end_b = 304 0 11
RX_QUEUE_HEAD.<3>.BAP.BACK.DW2.reserved.4203 = 304 12 15
RX_QUEUE_HEAD.<3>.BAP.BACK.DW2.win_size = 304 16 22
RX_QUEUE_HEAD.<3>.BAP.BACK.DW2.reserved.4204 = 304 23 23
RX_QUEUE_HEAD.<3>.BAP.BACK.DW2.tail_idx = 304 24 31
RX_QUEUE_HEAD.<3>.BAP.BACK.DW3.head_idx = 308 0 7
RX_QUEUE_HEAD.<3>.BAP.BACK.DW3.start_b_idx = 308 8 15
RX_QUEUE_HEAD.<3>.BAP.BACK.DW3.win_capacity_b = 308 16 23
RX_QUEUE_HEAD.<3>.BAP.BACK.DW3.num_of_buff = 308 24 31
RX_QUEUE_HEAD.<3>.BAP.BACK.DW8.received_trn = 328 0 7
RX_QUEUE_HEAD.<3>.BAP.BACK.DW8.reserved.4205 = 328 8 31
RX_QUEUE_HEAD.<3>.BAP.NON_BACK.dw0 = 296 0 31
RX_QUEUE_HEAD.<3>.BAP.NON_BACK.sn_limit = 300 0 15
RX_QUEUE_HEAD.<3>.BAP.NON_BACK.reserved.4209 = 316 0 31
RX_QUEUE_HEAD.<3>.BAP.NON_BACK.DW0.q_type = 296 0 3
RX_QUEUE_HEAD.<3>.BAP.NON_BACK.DW0.reserved.4207 = 296 4 7
RX_QUEUE_HEAD.<3>.BAP.NON_BACK.DW0.rx_trn_index = 296 8 15
RX_QUEUE_HEAD.<3>.BAP.NON_BACK.DW0.num_of_buff = 296 16 23
RX_QUEUE_HEAD.<3>.BAP.NON_BACK.DW0.reserved.4208 = 296 24 31
RX_QUEUE_HEAD.<3>.BAP.NON_BACK.SN_LIMIT.sn = 300 0 11
RX_QUEUE_HEAD.<3>.BAP.NON_BACK.SN_LIMIT.limit = 300 12 15
RX_QUEUE_HEAD.<3>.PARSER.dw0 = 344 0 15
RX_QUEUE_HEAD.<3>.PARSER.dw1 = 348 0 31
RX_QUEUE_HEAD.<3>.PARSER.DW0.reserved = 344 0 4
RX_QUEUE_HEAD.<3>.PARSER.DW0.q_fwd_en = 344 5 5
RX_QUEUE_HEAD.<3>.PARSER.DW0.q_back_en = 344 6 6
RX_QUEUE_HEAD.<3>.PARSER.DW0.phy_info_en = 344 7 7
RX_QUEUE_HEAD.<3>.PARSER.DW0.fwd_frame_parts = 344 8 15
RX_QUEUE_HEAD.<3>.PARSER.DW0.paired = 344 16 16
RX_QUEUE_HEAD.<3>.PARSER.DW0.sec_en = 344 17 17
RX_QUEUE_HEAD.<3>.PARSER.DW0.non_sec_en = 344 18 18
RX_QUEUE_HEAD.<3>.PARSER.DW0.crc_ignored = 344 19 19
RX_QUEUE_HEAD.<3>.PARSER.DW0.decrypt_bypass = 344 20 20
RX_QUEUE_HEAD.<3>.PARSER.DW0.min_body_size = 344 21 25
RX_QUEUE_HEAD.<3>.PARSER.DW0.qos_ack_policy = 344 26 27
RX_QUEUE_HEAD.<3>.PARSER.DW0.q_mi_icr_min_code = 344 28 31
RX_QUEUE_HEAD.<3>.PARSER.DW1.max_mpdu_size = 348 0 12
RX_QUEUE_HEAD.<3>.PARSER.DW1.reserved.4210 = 348 13 31
RX_QUEUE_HEAD.<4>.BUF = 352 0 255
RX_QUEUE_HEAD.<4>.BAP = 384 0 383
RX_QUEUE_HEAD.<4>.PARSER = 432 0 63
RX_QUEUE_HEAD.<4>.BUF.RING_PARAMS = 352 0 127
RX_QUEUE_HEAD.<4>.BUF.PAL = 368 0 127
RX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.payload_mac_ptr = 352 0 15
RX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.payload_pal_ptr = 354 0 15
RX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.payload_ring_len = 356 0 15
RX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.payload_ring_base = 358 0 15
RX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.dw2 = 360 0 31
RX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.dw3 = 364 0 31
RX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 360 0 11
RX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 360 12 23
RX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 360 24 31
RX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 364 0 3
RX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.DW3.num_mpdus = 364 4 15
RX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 364 16 27
RX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 364 28 28
RX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.DW3.reserved.4196 = 364 29 31
RX_QUEUE_HEAD.<4>.BUF.PAL.PN_0_31 = 368 0 31
RX_QUEUE_HEAD.<4>.BUF.PAL.PN_32_48 = 372 0 15
RX_QUEUE_HEAD.<4>.BUF.PAL.key = 374 0 15
RX_QUEUE_HEAD.<4>.BUF.PAL.dw2 = 376 0 31
RX_QUEUE_HEAD.<4>.BUF.PAL.dw3 = 380 0 31
RX_QUEUE_HEAD.<4>.BUF.PAL.KEY.index = 374 0 2
RX_QUEUE_HEAD.<4>.BUF.PAL.KEY.reserved.4197 = 374 3 15
RX_QUEUE_HEAD.<4>.BUF.PAL.DW2.ignore_mic_err = 376 0 0
RX_QUEUE_HEAD.<4>.BUF.PAL.DW2.ignore_replay = 376 1 1
RX_QUEUE_HEAD.<4>.BUF.PAL.DW2.de_aggregation_en = 376 2 2
RX_QUEUE_HEAD.<4>.BUF.PAL.DW2.reserved = 376 3 31
RX_QUEUE_HEAD.<4>.BUF.PAL.DW3.reserved.4198 = 380 0 22
RX_QUEUE_HEAD.<4>.BUF.PAL.DW3.qos_removal_en = 380 23 23
RX_QUEUE_HEAD.<4>.BUF.PAL.DW3.translate_type_en = 380 24 24
RX_QUEUE_HEAD.<4>.BUF.PAL.DW3.snap_removal_en = 380 25 25
RX_QUEUE_HEAD.<4>.BUF.PAL.DW3.vlan_insertion_en = 380 26 26
RX_QUEUE_HEAD.<4>.BUF.PAL.DW3.reserved.4199 = 380 27 31
RX_QUEUE_HEAD.<4>.BAP.BACK = 384 0 383
RX_QUEUE_HEAD.<4>.BAP.NON_BACK = 384 0 383
RX_QUEUE_HEAD.<4>.BAP.BACK.dw0 = 384 0 3
RX_QUEUE_HEAD.<4>.BAP.BACK.dw1 = 388 0 31
RX_QUEUE_HEAD.<4>.BAP.BACK.dw2 = 392 0 31
RX_QUEUE_HEAD.<4>.BAP.BACK.dw3 = 396 0 31
RX_QUEUE_HEAD.<4>.BAP.BACK.ba_bitmap = 400 0 31
RX_QUEUE_HEAD.<4>.BAP.BACK.dw8 = 416 0 31
RX_QUEUE_HEAD.<4>.BAP.BACK.reserved.4206 = 420 0 31
RX_QUEUE_HEAD.<4>.BAP.BACK.DW0.q_type = 384 0 3
RX_QUEUE_HEAD.<4>.BAP.BACK.DW0.tid = 384 4 7
RX_QUEUE_HEAD.<4>.BAP.BACK.DW0.win_start_r = 384 8 19
RX_QUEUE_HEAD.<4>.BAP.BACK.DW0.reserved.4200 = 384 20 23
RX_QUEUE_HEAD.<4>.BAP.BACK.DW0.start_r_idx = 384 24 31
RX_QUEUE_HEAD.<4>.BAP.BACK.DW1.win_end_r = 388 0 11
RX_QUEUE_HEAD.<4>.BAP.BACK.DW1.reserved.4201 = 388 12 15
RX_QUEUE_HEAD.<4>.BAP.BACK.DW1.win_start_b = 388 16 27
RX_QUEUE_HEAD.<4>.BAP.BACK.DW1.reserved.4202 = 388 28 31
RX_QUEUE_HEAD.<4>.BAP.BACK.DW2.win_end_b = 392 0 11
RX_QUEUE_HEAD.<4>.BAP.BACK.DW2.reserved.4203 = 392 12 15
RX_QUEUE_HEAD.<4>.BAP.BACK.DW2.win_size = 392 16 22
RX_QUEUE_HEAD.<4>.BAP.BACK.DW2.reserved.4204 = 392 23 23
RX_QUEUE_HEAD.<4>.BAP.BACK.DW2.tail_idx = 392 24 31
RX_QUEUE_HEAD.<4>.BAP.BACK.DW3.head_idx = 396 0 7
RX_QUEUE_HEAD.<4>.BAP.BACK.DW3.start_b_idx = 396 8 15
RX_QUEUE_HEAD.<4>.BAP.BACK.DW3.win_capacity_b = 396 16 23
RX_QUEUE_HEAD.<4>.BAP.BACK.DW3.num_of_buff = 396 24 31
RX_QUEUE_HEAD.<4>.BAP.BACK.DW8.received_trn = 416 0 7
RX_QUEUE_HEAD.<4>.BAP.BACK.DW8.reserved.4205 = 416 8 31
RX_QUEUE_HEAD.<4>.BAP.NON_BACK.dw0 = 384 0 31
RX_QUEUE_HEAD.<4>.BAP.NON_BACK.sn_limit = 388 0 15
RX_QUEUE_HEAD.<4>.BAP.NON_BACK.reserved.4209 = 404 0 31
RX_QUEUE_HEAD.<4>.BAP.NON_BACK.DW0.q_type = 384 0 3
RX_QUEUE_HEAD.<4>.BAP.NON_BACK.DW0.reserved.4207 = 384 4 7
RX_QUEUE_HEAD.<4>.BAP.NON_BACK.DW0.rx_trn_index = 384 8 15
RX_QUEUE_HEAD.<4>.BAP.NON_BACK.DW0.num_of_buff = 384 16 23
RX_QUEUE_HEAD.<4>.BAP.NON_BACK.DW0.reserved.4208 = 384 24 31
RX_QUEUE_HEAD.<4>.BAP.NON_BACK.SN_LIMIT.sn = 388 0 11
RX_QUEUE_HEAD.<4>.BAP.NON_BACK.SN_LIMIT.limit = 388 12 15
RX_QUEUE_HEAD.<4>.PARSER.dw0 = 432 0 15
RX_QUEUE_HEAD.<4>.PARSER.dw1 = 436 0 31
RX_QUEUE_HEAD.<4>.PARSER.DW0.reserved = 432 0 4
RX_QUEUE_HEAD.<4>.PARSER.DW0.q_fwd_en = 432 5 5
RX_QUEUE_HEAD.<4>.PARSER.DW0.q_back_en = 432 6 6
RX_QUEUE_HEAD.<4>.PARSER.DW0.phy_info_en = 432 7 7
RX_QUEUE_HEAD.<4>.PARSER.DW0.fwd_frame_parts = 432 8 15
RX_QUEUE_HEAD.<4>.PARSER.DW0.paired = 432 16 16
RX_QUEUE_HEAD.<4>.PARSER.DW0.sec_en = 432 17 17
RX_QUEUE_HEAD.<4>.PARSER.DW0.non_sec_en = 432 18 18
RX_QUEUE_HEAD.<4>.PARSER.DW0.crc_ignored = 432 19 19
RX_QUEUE_HEAD.<4>.PARSER.DW0.decrypt_bypass = 432 20 20
RX_QUEUE_HEAD.<4>.PARSER.DW0.min_body_size = 432 21 25
RX_QUEUE_HEAD.<4>.PARSER.DW0.qos_ack_policy = 432 26 27
RX_QUEUE_HEAD.<4>.PARSER.DW0.q_mi_icr_min_code = 432 28 31
RX_QUEUE_HEAD.<4>.PARSER.DW1.max_mpdu_size = 436 0 12
RX_QUEUE_HEAD.<4>.PARSER.DW1.reserved.4210 = 436 13 31
RX_QUEUE_HEAD.<5>.BUF = 440 0 255
RX_QUEUE_HEAD.<5>.BAP = 472 0 383
RX_QUEUE_HEAD.<5>.PARSER = 520 0 63
RX_QUEUE_HEAD.<5>.BUF.RING_PARAMS = 440 0 127
RX_QUEUE_HEAD.<5>.BUF.PAL = 456 0 127
RX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.payload_mac_ptr = 440 0 15
RX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.payload_pal_ptr = 442 0 15
RX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.payload_ring_len = 444 0 15
RX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.payload_ring_base = 446 0 15
RX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.dw2 = 448 0 31
RX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.dw3 = 452 0 31
RX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 448 0 11
RX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 448 12 23
RX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 448 24 31
RX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 452 0 3
RX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.DW3.num_mpdus = 452 4 15
RX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 452 16 27
RX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 452 28 28
RX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.DW3.reserved.4196 = 452 29 31
RX_QUEUE_HEAD.<5>.BUF.PAL.PN_0_31 = 456 0 31
RX_QUEUE_HEAD.<5>.BUF.PAL.PN_32_48 = 460 0 15
RX_QUEUE_HEAD.<5>.BUF.PAL.key = 462 0 15
RX_QUEUE_HEAD.<5>.BUF.PAL.dw2 = 464 0 31
RX_QUEUE_HEAD.<5>.BUF.PAL.dw3 = 468 0 31
RX_QUEUE_HEAD.<5>.BUF.PAL.KEY.index = 462 0 2
RX_QUEUE_HEAD.<5>.BUF.PAL.KEY.reserved.4197 = 462 3 15
RX_QUEUE_HEAD.<5>.BUF.PAL.DW2.ignore_mic_err = 464 0 0
RX_QUEUE_HEAD.<5>.BUF.PAL.DW2.ignore_replay = 464 1 1
RX_QUEUE_HEAD.<5>.BUF.PAL.DW2.de_aggregation_en = 464 2 2
RX_QUEUE_HEAD.<5>.BUF.PAL.DW2.reserved = 464 3 31
RX_QUEUE_HEAD.<5>.BUF.PAL.DW3.reserved.4198 = 468 0 22
RX_QUEUE_HEAD.<5>.BUF.PAL.DW3.qos_removal_en = 468 23 23
RX_QUEUE_HEAD.<5>.BUF.PAL.DW3.translate_type_en = 468 24 24
RX_QUEUE_HEAD.<5>.BUF.PAL.DW3.snap_removal_en = 468 25 25
RX_QUEUE_HEAD.<5>.BUF.PAL.DW3.vlan_insertion_en = 468 26 26
RX_QUEUE_HEAD.<5>.BUF.PAL.DW3.reserved.4199 = 468 27 31
RX_QUEUE_HEAD.<5>.BAP.BACK = 472 0 383
RX_QUEUE_HEAD.<5>.BAP.NON_BACK = 472 0 383
RX_QUEUE_HEAD.<5>.BAP.BACK.dw0 = 472 0 3
RX_QUEUE_HEAD.<5>.BAP.BACK.dw1 = 476 0 31
RX_QUEUE_HEAD.<5>.BAP.BACK.dw2 = 480 0 31
RX_QUEUE_HEAD.<5>.BAP.BACK.dw3 = 484 0 31
RX_QUEUE_HEAD.<5>.BAP.BACK.ba_bitmap = 488 0 31
RX_QUEUE_HEAD.<5>.BAP.BACK.dw8 = 504 0 31
RX_QUEUE_HEAD.<5>.BAP.BACK.reserved.4206 = 508 0 31
RX_QUEUE_HEAD.<5>.BAP.BACK.DW0.q_type = 472 0 3
RX_QUEUE_HEAD.<5>.BAP.BACK.DW0.tid = 472 4 7
RX_QUEUE_HEAD.<5>.BAP.BACK.DW0.win_start_r = 472 8 19
RX_QUEUE_HEAD.<5>.BAP.BACK.DW0.reserved.4200 = 472 20 23
RX_QUEUE_HEAD.<5>.BAP.BACK.DW0.start_r_idx = 472 24 31
RX_QUEUE_HEAD.<5>.BAP.BACK.DW1.win_end_r = 476 0 11
RX_QUEUE_HEAD.<5>.BAP.BACK.DW1.reserved.4201 = 476 12 15
RX_QUEUE_HEAD.<5>.BAP.BACK.DW1.win_start_b = 476 16 27
RX_QUEUE_HEAD.<5>.BAP.BACK.DW1.reserved.4202 = 476 28 31
RX_QUEUE_HEAD.<5>.BAP.BACK.DW2.win_end_b = 480 0 11
RX_QUEUE_HEAD.<5>.BAP.BACK.DW2.reserved.4203 = 480 12 15
RX_QUEUE_HEAD.<5>.BAP.BACK.DW2.win_size = 480 16 22
RX_QUEUE_HEAD.<5>.BAP.BACK.DW2.reserved.4204 = 480 23 23
RX_QUEUE_HEAD.<5>.BAP.BACK.DW2.tail_idx = 480 24 31
RX_QUEUE_HEAD.<5>.BAP.BACK.DW3.head_idx = 484 0 7
RX_QUEUE_HEAD.<5>.BAP.BACK.DW3.start_b_idx = 484 8 15
RX_QUEUE_HEAD.<5>.BAP.BACK.DW3.win_capacity_b = 484 16 23
RX_QUEUE_HEAD.<5>.BAP.BACK.DW3.num_of_buff = 484 24 31
RX_QUEUE_HEAD.<5>.BAP.BACK.DW8.received_trn = 504 0 7
RX_QUEUE_HEAD.<5>.BAP.BACK.DW8.reserved.4205 = 504 8 31
RX_QUEUE_HEAD.<5>.BAP.NON_BACK.dw0 = 472 0 31
RX_QUEUE_HEAD.<5>.BAP.NON_BACK.sn_limit = 476 0 15
RX_QUEUE_HEAD.<5>.BAP.NON_BACK.reserved.4209 = 492 0 31
RX_QUEUE_HEAD.<5>.BAP.NON_BACK.DW0.q_type = 472 0 3
RX_QUEUE_HEAD.<5>.BAP.NON_BACK.DW0.reserved.4207 = 472 4 7
RX_QUEUE_HEAD.<5>.BAP.NON_BACK.DW0.rx_trn_index = 472 8 15
RX_QUEUE_HEAD.<5>.BAP.NON_BACK.DW0.num_of_buff = 472 16 23
RX_QUEUE_HEAD.<5>.BAP.NON_BACK.DW0.reserved.4208 = 472 24 31
RX_QUEUE_HEAD.<5>.BAP.NON_BACK.SN_LIMIT.sn = 476 0 11
RX_QUEUE_HEAD.<5>.BAP.NON_BACK.SN_LIMIT.limit = 476 12 15
RX_QUEUE_HEAD.<5>.PARSER.dw0 = 520 0 15
RX_QUEUE_HEAD.<5>.PARSER.dw1 = 524 0 31
RX_QUEUE_HEAD.<5>.PARSER.DW0.reserved = 520 0 4
RX_QUEUE_HEAD.<5>.PARSER.DW0.q_fwd_en = 520 5 5
RX_QUEUE_HEAD.<5>.PARSER.DW0.q_back_en = 520 6 6
RX_QUEUE_HEAD.<5>.PARSER.DW0.phy_info_en = 520 7 7
RX_QUEUE_HEAD.<5>.PARSER.DW0.fwd_frame_parts = 520 8 15
RX_QUEUE_HEAD.<5>.PARSER.DW0.paired = 520 16 16
RX_QUEUE_HEAD.<5>.PARSER.DW0.sec_en = 520 17 17
RX_QUEUE_HEAD.<5>.PARSER.DW0.non_sec_en = 520 18 18
RX_QUEUE_HEAD.<5>.PARSER.DW0.crc_ignored = 520 19 19
RX_QUEUE_HEAD.<5>.PARSER.DW0.decrypt_bypass = 520 20 20
RX_QUEUE_HEAD.<5>.PARSER.DW0.min_body_size = 520 21 25
RX_QUEUE_HEAD.<5>.PARSER.DW0.qos_ack_policy = 520 26 27
RX_QUEUE_HEAD.<5>.PARSER.DW0.q_mi_icr_min_code = 520 28 31
RX_QUEUE_HEAD.<5>.PARSER.DW1.max_mpdu_size = 524 0 12
RX_QUEUE_HEAD.<5>.PARSER.DW1.reserved.4210 = 524 13 31
RX_QUEUE_HEAD.<6>.BUF = 528 0 255
RX_QUEUE_HEAD.<6>.BAP = 560 0 383
RX_QUEUE_HEAD.<6>.PARSER = 608 0 63
RX_QUEUE_HEAD.<6>.BUF.RING_PARAMS = 528 0 127
RX_QUEUE_HEAD.<6>.BUF.PAL = 544 0 127
RX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.payload_mac_ptr = 528 0 15
RX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.payload_pal_ptr = 530 0 15
RX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.payload_ring_len = 532 0 15
RX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.payload_ring_base = 534 0 15
RX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.dw2 = 536 0 31
RX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.dw3 = 540 0 31
RX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 536 0 11
RX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 536 12 23
RX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 536 24 31
RX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 540 0 3
RX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.DW3.num_mpdus = 540 4 15
RX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 540 16 27
RX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 540 28 28
RX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.DW3.reserved.4196 = 540 29 31
RX_QUEUE_HEAD.<6>.BUF.PAL.PN_0_31 = 544 0 31
RX_QUEUE_HEAD.<6>.BUF.PAL.PN_32_48 = 548 0 15
RX_QUEUE_HEAD.<6>.BUF.PAL.key = 550 0 15
RX_QUEUE_HEAD.<6>.BUF.PAL.dw2 = 552 0 31
RX_QUEUE_HEAD.<6>.BUF.PAL.dw3 = 556 0 31
RX_QUEUE_HEAD.<6>.BUF.PAL.KEY.index = 550 0 2
RX_QUEUE_HEAD.<6>.BUF.PAL.KEY.reserved.4197 = 550 3 15
RX_QUEUE_HEAD.<6>.BUF.PAL.DW2.ignore_mic_err = 552 0 0
RX_QUEUE_HEAD.<6>.BUF.PAL.DW2.ignore_replay = 552 1 1
RX_QUEUE_HEAD.<6>.BUF.PAL.DW2.de_aggregation_en = 552 2 2
RX_QUEUE_HEAD.<6>.BUF.PAL.DW2.reserved = 552 3 31
RX_QUEUE_HEAD.<6>.BUF.PAL.DW3.reserved.4198 = 556 0 22
RX_QUEUE_HEAD.<6>.BUF.PAL.DW3.qos_removal_en = 556 23 23
RX_QUEUE_HEAD.<6>.BUF.PAL.DW3.translate_type_en = 556 24 24
RX_QUEUE_HEAD.<6>.BUF.PAL.DW3.snap_removal_en = 556 25 25
RX_QUEUE_HEAD.<6>.BUF.PAL.DW3.vlan_insertion_en = 556 26 26
RX_QUEUE_HEAD.<6>.BUF.PAL.DW3.reserved.4199 = 556 27 31
RX_QUEUE_HEAD.<6>.BAP.BACK = 560 0 383
RX_QUEUE_HEAD.<6>.BAP.NON_BACK = 560 0 383
RX_QUEUE_HEAD.<6>.BAP.BACK.dw0 = 560 0 3
RX_QUEUE_HEAD.<6>.BAP.BACK.dw1 = 564 0 31
RX_QUEUE_HEAD.<6>.BAP.BACK.dw2 = 568 0 31
RX_QUEUE_HEAD.<6>.BAP.BACK.dw3 = 572 0 31
RX_QUEUE_HEAD.<6>.BAP.BACK.ba_bitmap = 576 0 31
RX_QUEUE_HEAD.<6>.BAP.BACK.dw8 = 592 0 31
RX_QUEUE_HEAD.<6>.BAP.BACK.reserved.4206 = 596 0 31
RX_QUEUE_HEAD.<6>.BAP.BACK.DW0.q_type = 560 0 3
RX_QUEUE_HEAD.<6>.BAP.BACK.DW0.tid = 560 4 7
RX_QUEUE_HEAD.<6>.BAP.BACK.DW0.win_start_r = 560 8 19
RX_QUEUE_HEAD.<6>.BAP.BACK.DW0.reserved.4200 = 560 20 23
RX_QUEUE_HEAD.<6>.BAP.BACK.DW0.start_r_idx = 560 24 31
RX_QUEUE_HEAD.<6>.BAP.BACK.DW1.win_end_r = 564 0 11
RX_QUEUE_HEAD.<6>.BAP.BACK.DW1.reserved.4201 = 564 12 15
RX_QUEUE_HEAD.<6>.BAP.BACK.DW1.win_start_b = 564 16 27
RX_QUEUE_HEAD.<6>.BAP.BACK.DW1.reserved.4202 = 564 28 31
RX_QUEUE_HEAD.<6>.BAP.BACK.DW2.win_end_b = 568 0 11
RX_QUEUE_HEAD.<6>.BAP.BACK.DW2.reserved.4203 = 568 12 15
RX_QUEUE_HEAD.<6>.BAP.BACK.DW2.win_size = 568 16 22
RX_QUEUE_HEAD.<6>.BAP.BACK.DW2.reserved.4204 = 568 23 23
RX_QUEUE_HEAD.<6>.BAP.BACK.DW2.tail_idx = 568 24 31
RX_QUEUE_HEAD.<6>.BAP.BACK.DW3.head_idx = 572 0 7
RX_QUEUE_HEAD.<6>.BAP.BACK.DW3.start_b_idx = 572 8 15
RX_QUEUE_HEAD.<6>.BAP.BACK.DW3.win_capacity_b = 572 16 23
RX_QUEUE_HEAD.<6>.BAP.BACK.DW3.num_of_buff = 572 24 31
RX_QUEUE_HEAD.<6>.BAP.BACK.DW8.received_trn = 592 0 7
RX_QUEUE_HEAD.<6>.BAP.BACK.DW8.reserved.4205 = 592 8 31
RX_QUEUE_HEAD.<6>.BAP.NON_BACK.dw0 = 560 0 31
RX_QUEUE_HEAD.<6>.BAP.NON_BACK.sn_limit = 564 0 15
RX_QUEUE_HEAD.<6>.BAP.NON_BACK.reserved.4209 = 580 0 31
RX_QUEUE_HEAD.<6>.BAP.NON_BACK.DW0.q_type = 560 0 3
RX_QUEUE_HEAD.<6>.BAP.NON_BACK.DW0.reserved.4207 = 560 4 7
RX_QUEUE_HEAD.<6>.BAP.NON_BACK.DW0.rx_trn_index = 560 8 15
RX_QUEUE_HEAD.<6>.BAP.NON_BACK.DW0.num_of_buff = 560 16 23
RX_QUEUE_HEAD.<6>.BAP.NON_BACK.DW0.reserved.4208 = 560 24 31
RX_QUEUE_HEAD.<6>.BAP.NON_BACK.SN_LIMIT.sn = 564 0 11
RX_QUEUE_HEAD.<6>.BAP.NON_BACK.SN_LIMIT.limit = 564 12 15
RX_QUEUE_HEAD.<6>.PARSER.dw0 = 608 0 15
RX_QUEUE_HEAD.<6>.PARSER.dw1 = 612 0 31
RX_QUEUE_HEAD.<6>.PARSER.DW0.reserved = 608 0 4
RX_QUEUE_HEAD.<6>.PARSER.DW0.q_fwd_en = 608 5 5
RX_QUEUE_HEAD.<6>.PARSER.DW0.q_back_en = 608 6 6
RX_QUEUE_HEAD.<6>.PARSER.DW0.phy_info_en = 608 7 7
RX_QUEUE_HEAD.<6>.PARSER.DW0.fwd_frame_parts = 608 8 15
RX_QUEUE_HEAD.<6>.PARSER.DW0.paired = 608 16 16
RX_QUEUE_HEAD.<6>.PARSER.DW0.sec_en = 608 17 17
RX_QUEUE_HEAD.<6>.PARSER.DW0.non_sec_en = 608 18 18
RX_QUEUE_HEAD.<6>.PARSER.DW0.crc_ignored = 608 19 19
RX_QUEUE_HEAD.<6>.PARSER.DW0.decrypt_bypass = 608 20 20
RX_QUEUE_HEAD.<6>.PARSER.DW0.min_body_size = 608 21 25
RX_QUEUE_HEAD.<6>.PARSER.DW0.qos_ack_policy = 608 26 27
RX_QUEUE_HEAD.<6>.PARSER.DW0.q_mi_icr_min_code = 608 28 31
RX_QUEUE_HEAD.<6>.PARSER.DW1.max_mpdu_size = 612 0 12
RX_QUEUE_HEAD.<6>.PARSER.DW1.reserved.4210 = 612 13 31
RX_QUEUE_HEAD.<7>.BUF = 616 0 255
RX_QUEUE_HEAD.<7>.BAP = 648 0 383
RX_QUEUE_HEAD.<7>.PARSER = 696 0 63
RX_QUEUE_HEAD.<7>.BUF.RING_PARAMS = 616 0 127
RX_QUEUE_HEAD.<7>.BUF.PAL = 632 0 127
RX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.payload_mac_ptr = 616 0 15
RX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.payload_pal_ptr = 618 0 15
RX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.payload_ring_len = 620 0 15
RX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.payload_ring_base = 622 0 15
RX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.dw2 = 624 0 31
RX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.dw3 = 628 0 31
RX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 624 0 11
RX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 624 12 23
RX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 624 24 31
RX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 628 0 3
RX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.DW3.num_mpdus = 628 4 15
RX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 628 16 27
RX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 628 28 28
RX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.DW3.reserved.4196 = 628 29 31
RX_QUEUE_HEAD.<7>.BUF.PAL.PN_0_31 = 632 0 31
RX_QUEUE_HEAD.<7>.BUF.PAL.PN_32_48 = 636 0 15
RX_QUEUE_HEAD.<7>.BUF.PAL.key = 638 0 15
RX_QUEUE_HEAD.<7>.BUF.PAL.dw2 = 640 0 31
RX_QUEUE_HEAD.<7>.BUF.PAL.dw3 = 644 0 31
RX_QUEUE_HEAD.<7>.BUF.PAL.KEY.index = 638 0 2
RX_QUEUE_HEAD.<7>.BUF.PAL.KEY.reserved.4197 = 638 3 15
RX_QUEUE_HEAD.<7>.BUF.PAL.DW2.ignore_mic_err = 640 0 0
RX_QUEUE_HEAD.<7>.BUF.PAL.DW2.ignore_replay = 640 1 1
RX_QUEUE_HEAD.<7>.BUF.PAL.DW2.de_aggregation_en = 640 2 2
RX_QUEUE_HEAD.<7>.BUF.PAL.DW2.reserved = 640 3 31
RX_QUEUE_HEAD.<7>.BUF.PAL.DW3.reserved.4198 = 644 0 22
RX_QUEUE_HEAD.<7>.BUF.PAL.DW3.qos_removal_en = 644 23 23
RX_QUEUE_HEAD.<7>.BUF.PAL.DW3.translate_type_en = 644 24 24
RX_QUEUE_HEAD.<7>.BUF.PAL.DW3.snap_removal_en = 644 25 25
RX_QUEUE_HEAD.<7>.BUF.PAL.DW3.vlan_insertion_en = 644 26 26
RX_QUEUE_HEAD.<7>.BUF.PAL.DW3.reserved.4199 = 644 27 31
RX_QUEUE_HEAD.<7>.BAP.BACK = 648 0 383
RX_QUEUE_HEAD.<7>.BAP.NON_BACK = 648 0 383
RX_QUEUE_HEAD.<7>.BAP.BACK.dw0 = 648 0 3
RX_QUEUE_HEAD.<7>.BAP.BACK.dw1 = 652 0 31
RX_QUEUE_HEAD.<7>.BAP.BACK.dw2 = 656 0 31
RX_QUEUE_HEAD.<7>.BAP.BACK.dw3 = 660 0 31
RX_QUEUE_HEAD.<7>.BAP.BACK.ba_bitmap = 664 0 31
RX_QUEUE_HEAD.<7>.BAP.BACK.dw8 = 680 0 31
RX_QUEUE_HEAD.<7>.BAP.BACK.reserved.4206 = 684 0 31
RX_QUEUE_HEAD.<7>.BAP.BACK.DW0.q_type = 648 0 3
RX_QUEUE_HEAD.<7>.BAP.BACK.DW0.tid = 648 4 7
RX_QUEUE_HEAD.<7>.BAP.BACK.DW0.win_start_r = 648 8 19
RX_QUEUE_HEAD.<7>.BAP.BACK.DW0.reserved.4200 = 648 20 23
RX_QUEUE_HEAD.<7>.BAP.BACK.DW0.start_r_idx = 648 24 31
RX_QUEUE_HEAD.<7>.BAP.BACK.DW1.win_end_r = 652 0 11
RX_QUEUE_HEAD.<7>.BAP.BACK.DW1.reserved.4201 = 652 12 15
RX_QUEUE_HEAD.<7>.BAP.BACK.DW1.win_start_b = 652 16 27
RX_QUEUE_HEAD.<7>.BAP.BACK.DW1.reserved.4202 = 652 28 31
RX_QUEUE_HEAD.<7>.BAP.BACK.DW2.win_end_b = 656 0 11
RX_QUEUE_HEAD.<7>.BAP.BACK.DW2.reserved.4203 = 656 12 15
RX_QUEUE_HEAD.<7>.BAP.BACK.DW2.win_size = 656 16 22
RX_QUEUE_HEAD.<7>.BAP.BACK.DW2.reserved.4204 = 656 23 23
RX_QUEUE_HEAD.<7>.BAP.BACK.DW2.tail_idx = 656 24 31
RX_QUEUE_HEAD.<7>.BAP.BACK.DW3.head_idx = 660 0 7
RX_QUEUE_HEAD.<7>.BAP.BACK.DW3.start_b_idx = 660 8 15
RX_QUEUE_HEAD.<7>.BAP.BACK.DW3.win_capacity_b = 660 16 23
RX_QUEUE_HEAD.<7>.BAP.BACK.DW3.num_of_buff = 660 24 31
RX_QUEUE_HEAD.<7>.BAP.BACK.DW8.received_trn = 680 0 7
RX_QUEUE_HEAD.<7>.BAP.BACK.DW8.reserved.4205 = 680 8 31
RX_QUEUE_HEAD.<7>.BAP.NON_BACK.dw0 = 648 0 31
RX_QUEUE_HEAD.<7>.BAP.NON_BACK.sn_limit = 652 0 15
RX_QUEUE_HEAD.<7>.BAP.NON_BACK.reserved.4209 = 668 0 31
RX_QUEUE_HEAD.<7>.BAP.NON_BACK.DW0.q_type = 648 0 3
RX_QUEUE_HEAD.<7>.BAP.NON_BACK.DW0.reserved.4207 = 648 4 7
RX_QUEUE_HEAD.<7>.BAP.NON_BACK.DW0.rx_trn_index = 648 8 15
RX_QUEUE_HEAD.<7>.BAP.NON_BACK.DW0.num_of_buff = 648 16 23
RX_QUEUE_HEAD.<7>.BAP.NON_BACK.DW0.reserved.4208 = 648 24 31
RX_QUEUE_HEAD.<7>.BAP.NON_BACK.SN_LIMIT.sn = 652 0 11
RX_QUEUE_HEAD.<7>.BAP.NON_BACK.SN_LIMIT.limit = 652 12 15
RX_QUEUE_HEAD.<7>.PARSER.dw0 = 696 0 15
RX_QUEUE_HEAD.<7>.PARSER.dw1 = 700 0 31
RX_QUEUE_HEAD.<7>.PARSER.DW0.reserved = 696 0 4
RX_QUEUE_HEAD.<7>.PARSER.DW0.q_fwd_en = 696 5 5
RX_QUEUE_HEAD.<7>.PARSER.DW0.q_back_en = 696 6 6
RX_QUEUE_HEAD.<7>.PARSER.DW0.phy_info_en = 696 7 7
RX_QUEUE_HEAD.<7>.PARSER.DW0.fwd_frame_parts = 696 8 15
RX_QUEUE_HEAD.<7>.PARSER.DW0.paired = 696 16 16
RX_QUEUE_HEAD.<7>.PARSER.DW0.sec_en = 696 17 17
RX_QUEUE_HEAD.<7>.PARSER.DW0.non_sec_en = 696 18 18
RX_QUEUE_HEAD.<7>.PARSER.DW0.crc_ignored = 696 19 19
RX_QUEUE_HEAD.<7>.PARSER.DW0.decrypt_bypass = 696 20 20
RX_QUEUE_HEAD.<7>.PARSER.DW0.min_body_size = 696 21 25
RX_QUEUE_HEAD.<7>.PARSER.DW0.qos_ack_policy = 696 26 27
RX_QUEUE_HEAD.<7>.PARSER.DW0.q_mi_icr_min_code = 696 28 31
RX_QUEUE_HEAD.<7>.PARSER.DW1.max_mpdu_size = 700 0 12
RX_QUEUE_HEAD.<7>.PARSER.DW1.reserved.4210 = 700 13 31
RX_QUEUE_HEAD.<8>.BUF = 704 0 255
RX_QUEUE_HEAD.<8>.BAP = 736 0 383
RX_QUEUE_HEAD.<8>.PARSER = 784 0 63
RX_QUEUE_HEAD.<8>.BUF.RING_PARAMS = 704 0 127
RX_QUEUE_HEAD.<8>.BUF.PAL = 720 0 127
RX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.payload_mac_ptr = 704 0 15
RX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.payload_pal_ptr = 706 0 15
RX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.payload_ring_len = 708 0 15
RX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.payload_ring_base = 710 0 15
RX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.dw2 = 712 0 31
RX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.dw3 = 716 0 31
RX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 712 0 11
RX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 712 12 23
RX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 712 24 31
RX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 716 0 3
RX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.DW3.num_mpdus = 716 4 15
RX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 716 16 27
RX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 716 28 28
RX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.DW3.reserved.4196 = 716 29 31
RX_QUEUE_HEAD.<8>.BUF.PAL.PN_0_31 = 720 0 31
RX_QUEUE_HEAD.<8>.BUF.PAL.PN_32_48 = 724 0 15
RX_QUEUE_HEAD.<8>.BUF.PAL.key = 726 0 15
RX_QUEUE_HEAD.<8>.BUF.PAL.dw2 = 728 0 31
RX_QUEUE_HEAD.<8>.BUF.PAL.dw3 = 732 0 31
RX_QUEUE_HEAD.<8>.BUF.PAL.KEY.index = 726 0 2
RX_QUEUE_HEAD.<8>.BUF.PAL.KEY.reserved.4197 = 726 3 15
RX_QUEUE_HEAD.<8>.BUF.PAL.DW2.ignore_mic_err = 728 0 0
RX_QUEUE_HEAD.<8>.BUF.PAL.DW2.ignore_replay = 728 1 1
RX_QUEUE_HEAD.<8>.BUF.PAL.DW2.de_aggregation_en = 728 2 2
RX_QUEUE_HEAD.<8>.BUF.PAL.DW2.reserved = 728 3 31
RX_QUEUE_HEAD.<8>.BUF.PAL.DW3.reserved.4198 = 732 0 22
RX_QUEUE_HEAD.<8>.BUF.PAL.DW3.qos_removal_en = 732 23 23
RX_QUEUE_HEAD.<8>.BUF.PAL.DW3.translate_type_en = 732 24 24
RX_QUEUE_HEAD.<8>.BUF.PAL.DW3.snap_removal_en = 732 25 25
RX_QUEUE_HEAD.<8>.BUF.PAL.DW3.vlan_insertion_en = 732 26 26
RX_QUEUE_HEAD.<8>.BUF.PAL.DW3.reserved.4199 = 732 27 31
RX_QUEUE_HEAD.<8>.BAP.BACK = 736 0 383
RX_QUEUE_HEAD.<8>.BAP.NON_BACK = 736 0 383
RX_QUEUE_HEAD.<8>.BAP.BACK.dw0 = 736 0 3
RX_QUEUE_HEAD.<8>.BAP.BACK.dw1 = 740 0 31
RX_QUEUE_HEAD.<8>.BAP.BACK.dw2 = 744 0 31
RX_QUEUE_HEAD.<8>.BAP.BACK.dw3 = 748 0 31
RX_QUEUE_HEAD.<8>.BAP.BACK.ba_bitmap = 752 0 31
RX_QUEUE_HEAD.<8>.BAP.BACK.dw8 = 768 0 31
RX_QUEUE_HEAD.<8>.BAP.BACK.reserved.4206 = 772 0 31
RX_QUEUE_HEAD.<8>.BAP.BACK.DW0.q_type = 736 0 3
RX_QUEUE_HEAD.<8>.BAP.BACK.DW0.tid = 736 4 7
RX_QUEUE_HEAD.<8>.BAP.BACK.DW0.win_start_r = 736 8 19
RX_QUEUE_HEAD.<8>.BAP.BACK.DW0.reserved.4200 = 736 20 23
RX_QUEUE_HEAD.<8>.BAP.BACK.DW0.start_r_idx = 736 24 31
RX_QUEUE_HEAD.<8>.BAP.BACK.DW1.win_end_r = 740 0 11
RX_QUEUE_HEAD.<8>.BAP.BACK.DW1.reserved.4201 = 740 12 15
RX_QUEUE_HEAD.<8>.BAP.BACK.DW1.win_start_b = 740 16 27
RX_QUEUE_HEAD.<8>.BAP.BACK.DW1.reserved.4202 = 740 28 31
RX_QUEUE_HEAD.<8>.BAP.BACK.DW2.win_end_b = 744 0 11
RX_QUEUE_HEAD.<8>.BAP.BACK.DW2.reserved.4203 = 744 12 15
RX_QUEUE_HEAD.<8>.BAP.BACK.DW2.win_size = 744 16 22
RX_QUEUE_HEAD.<8>.BAP.BACK.DW2.reserved.4204 = 744 23 23
RX_QUEUE_HEAD.<8>.BAP.BACK.DW2.tail_idx = 744 24 31
RX_QUEUE_HEAD.<8>.BAP.BACK.DW3.head_idx = 748 0 7
RX_QUEUE_HEAD.<8>.BAP.BACK.DW3.start_b_idx = 748 8 15
RX_QUEUE_HEAD.<8>.BAP.BACK.DW3.win_capacity_b = 748 16 23
RX_QUEUE_HEAD.<8>.BAP.BACK.DW3.num_of_buff = 748 24 31
RX_QUEUE_HEAD.<8>.BAP.BACK.DW8.received_trn = 768 0 7
RX_QUEUE_HEAD.<8>.BAP.BACK.DW8.reserved.4205 = 768 8 31
RX_QUEUE_HEAD.<8>.BAP.NON_BACK.dw0 = 736 0 31
RX_QUEUE_HEAD.<8>.BAP.NON_BACK.sn_limit = 740 0 15
RX_QUEUE_HEAD.<8>.BAP.NON_BACK.reserved.4209 = 756 0 31
RX_QUEUE_HEAD.<8>.BAP.NON_BACK.DW0.q_type = 736 0 3
RX_QUEUE_HEAD.<8>.BAP.NON_BACK.DW0.reserved.4207 = 736 4 7
RX_QUEUE_HEAD.<8>.BAP.NON_BACK.DW0.rx_trn_index = 736 8 15
RX_QUEUE_HEAD.<8>.BAP.NON_BACK.DW0.num_of_buff = 736 16 23
RX_QUEUE_HEAD.<8>.BAP.NON_BACK.DW0.reserved.4208 = 736 24 31
RX_QUEUE_HEAD.<8>.BAP.NON_BACK.SN_LIMIT.sn = 740 0 11
RX_QUEUE_HEAD.<8>.BAP.NON_BACK.SN_LIMIT.limit = 740 12 15
RX_QUEUE_HEAD.<8>.PARSER.dw0 = 784 0 15
RX_QUEUE_HEAD.<8>.PARSER.dw1 = 788 0 31
RX_QUEUE_HEAD.<8>.PARSER.DW0.reserved = 784 0 4
RX_QUEUE_HEAD.<8>.PARSER.DW0.q_fwd_en = 784 5 5
RX_QUEUE_HEAD.<8>.PARSER.DW0.q_back_en = 784 6 6
RX_QUEUE_HEAD.<8>.PARSER.DW0.phy_info_en = 784 7 7
RX_QUEUE_HEAD.<8>.PARSER.DW0.fwd_frame_parts = 784 8 15
RX_QUEUE_HEAD.<8>.PARSER.DW0.paired = 784 16 16
RX_QUEUE_HEAD.<8>.PARSER.DW0.sec_en = 784 17 17
RX_QUEUE_HEAD.<8>.PARSER.DW0.non_sec_en = 784 18 18
RX_QUEUE_HEAD.<8>.PARSER.DW0.crc_ignored = 784 19 19
RX_QUEUE_HEAD.<8>.PARSER.DW0.decrypt_bypass = 784 20 20
RX_QUEUE_HEAD.<8>.PARSER.DW0.min_body_size = 784 21 25
RX_QUEUE_HEAD.<8>.PARSER.DW0.qos_ack_policy = 784 26 27
RX_QUEUE_HEAD.<8>.PARSER.DW0.q_mi_icr_min_code = 784 28 31
RX_QUEUE_HEAD.<8>.PARSER.DW1.max_mpdu_size = 788 0 12
RX_QUEUE_HEAD.<8>.PARSER.DW1.reserved.4210 = 788 13 31
RX_QUEUE_HEAD.<9>.BUF = 792 0 255
RX_QUEUE_HEAD.<9>.BAP = 824 0 383
RX_QUEUE_HEAD.<9>.PARSER = 872 0 63
RX_QUEUE_HEAD.<9>.BUF.RING_PARAMS = 792 0 127
RX_QUEUE_HEAD.<9>.BUF.PAL = 808 0 127
RX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.payload_mac_ptr = 792 0 15
RX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.payload_pal_ptr = 794 0 15
RX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.payload_ring_len = 796 0 15
RX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.payload_ring_base = 798 0 15
RX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.dw2 = 800 0 31
RX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.dw3 = 804 0 31
RX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 800 0 11
RX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 800 12 23
RX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 800 24 31
RX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 804 0 3
RX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.DW3.num_mpdus = 804 4 15
RX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 804 16 27
RX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 804 28 28
RX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.DW3.reserved.4196 = 804 29 31
RX_QUEUE_HEAD.<9>.BUF.PAL.PN_0_31 = 808 0 31
RX_QUEUE_HEAD.<9>.BUF.PAL.PN_32_48 = 812 0 15
RX_QUEUE_HEAD.<9>.BUF.PAL.key = 814 0 15
RX_QUEUE_HEAD.<9>.BUF.PAL.dw2 = 816 0 31
RX_QUEUE_HEAD.<9>.BUF.PAL.dw3 = 820 0 31
RX_QUEUE_HEAD.<9>.BUF.PAL.KEY.index = 814 0 2
RX_QUEUE_HEAD.<9>.BUF.PAL.KEY.reserved.4197 = 814 3 15
RX_QUEUE_HEAD.<9>.BUF.PAL.DW2.ignore_mic_err = 816 0 0
RX_QUEUE_HEAD.<9>.BUF.PAL.DW2.ignore_replay = 816 1 1
RX_QUEUE_HEAD.<9>.BUF.PAL.DW2.de_aggregation_en = 816 2 2
RX_QUEUE_HEAD.<9>.BUF.PAL.DW2.reserved = 816 3 31
RX_QUEUE_HEAD.<9>.BUF.PAL.DW3.reserved.4198 = 820 0 22
RX_QUEUE_HEAD.<9>.BUF.PAL.DW3.qos_removal_en = 820 23 23
RX_QUEUE_HEAD.<9>.BUF.PAL.DW3.translate_type_en = 820 24 24
RX_QUEUE_HEAD.<9>.BUF.PAL.DW3.snap_removal_en = 820 25 25
RX_QUEUE_HEAD.<9>.BUF.PAL.DW3.vlan_insertion_en = 820 26 26
RX_QUEUE_HEAD.<9>.BUF.PAL.DW3.reserved.4199 = 820 27 31
RX_QUEUE_HEAD.<9>.BAP.BACK = 824 0 383
RX_QUEUE_HEAD.<9>.BAP.NON_BACK = 824 0 383
RX_QUEUE_HEAD.<9>.BAP.BACK.dw0 = 824 0 3
RX_QUEUE_HEAD.<9>.BAP.BACK.dw1 = 828 0 31
RX_QUEUE_HEAD.<9>.BAP.BACK.dw2 = 832 0 31
RX_QUEUE_HEAD.<9>.BAP.BACK.dw3 = 836 0 31
RX_QUEUE_HEAD.<9>.BAP.BACK.ba_bitmap = 840 0 31
RX_QUEUE_HEAD.<9>.BAP.BACK.dw8 = 856 0 31
RX_QUEUE_HEAD.<9>.BAP.BACK.reserved.4206 = 860 0 31
RX_QUEUE_HEAD.<9>.BAP.BACK.DW0.q_type = 824 0 3
RX_QUEUE_HEAD.<9>.BAP.BACK.DW0.tid = 824 4 7
RX_QUEUE_HEAD.<9>.BAP.BACK.DW0.win_start_r = 824 8 19
RX_QUEUE_HEAD.<9>.BAP.BACK.DW0.reserved.4200 = 824 20 23
RX_QUEUE_HEAD.<9>.BAP.BACK.DW0.start_r_idx = 824 24 31
RX_QUEUE_HEAD.<9>.BAP.BACK.DW1.win_end_r = 828 0 11
RX_QUEUE_HEAD.<9>.BAP.BACK.DW1.reserved.4201 = 828 12 15
RX_QUEUE_HEAD.<9>.BAP.BACK.DW1.win_start_b = 828 16 27
RX_QUEUE_HEAD.<9>.BAP.BACK.DW1.reserved.4202 = 828 28 31
RX_QUEUE_HEAD.<9>.BAP.BACK.DW2.win_end_b = 832 0 11
RX_QUEUE_HEAD.<9>.BAP.BACK.DW2.reserved.4203 = 832 12 15
RX_QUEUE_HEAD.<9>.BAP.BACK.DW2.win_size = 832 16 22
RX_QUEUE_HEAD.<9>.BAP.BACK.DW2.reserved.4204 = 832 23 23
RX_QUEUE_HEAD.<9>.BAP.BACK.DW2.tail_idx = 832 24 31
RX_QUEUE_HEAD.<9>.BAP.BACK.DW3.head_idx = 836 0 7
RX_QUEUE_HEAD.<9>.BAP.BACK.DW3.start_b_idx = 836 8 15
RX_QUEUE_HEAD.<9>.BAP.BACK.DW3.win_capacity_b = 836 16 23
RX_QUEUE_HEAD.<9>.BAP.BACK.DW3.num_of_buff = 836 24 31
RX_QUEUE_HEAD.<9>.BAP.BACK.DW8.received_trn = 856 0 7
RX_QUEUE_HEAD.<9>.BAP.BACK.DW8.reserved.4205 = 856 8 31
RX_QUEUE_HEAD.<9>.BAP.NON_BACK.dw0 = 824 0 31
RX_QUEUE_HEAD.<9>.BAP.NON_BACK.sn_limit = 828 0 15
RX_QUEUE_HEAD.<9>.BAP.NON_BACK.reserved.4209 = 844 0 31
RX_QUEUE_HEAD.<9>.BAP.NON_BACK.DW0.q_type = 824 0 3
RX_QUEUE_HEAD.<9>.BAP.NON_BACK.DW0.reserved.4207 = 824 4 7
RX_QUEUE_HEAD.<9>.BAP.NON_BACK.DW0.rx_trn_index = 824 8 15
RX_QUEUE_HEAD.<9>.BAP.NON_BACK.DW0.num_of_buff = 824 16 23
RX_QUEUE_HEAD.<9>.BAP.NON_BACK.DW0.reserved.4208 = 824 24 31
RX_QUEUE_HEAD.<9>.BAP.NON_BACK.SN_LIMIT.sn = 828 0 11
RX_QUEUE_HEAD.<9>.BAP.NON_BACK.SN_LIMIT.limit = 828 12 15
RX_QUEUE_HEAD.<9>.PARSER.dw0 = 872 0 15
RX_QUEUE_HEAD.<9>.PARSER.dw1 = 876 0 31
RX_QUEUE_HEAD.<9>.PARSER.DW0.reserved = 872 0 4
RX_QUEUE_HEAD.<9>.PARSER.DW0.q_fwd_en = 872 5 5
RX_QUEUE_HEAD.<9>.PARSER.DW0.q_back_en = 872 6 6
RX_QUEUE_HEAD.<9>.PARSER.DW0.phy_info_en = 872 7 7
RX_QUEUE_HEAD.<9>.PARSER.DW0.fwd_frame_parts = 872 8 15
RX_QUEUE_HEAD.<9>.PARSER.DW0.paired = 872 16 16
RX_QUEUE_HEAD.<9>.PARSER.DW0.sec_en = 872 17 17
RX_QUEUE_HEAD.<9>.PARSER.DW0.non_sec_en = 872 18 18
RX_QUEUE_HEAD.<9>.PARSER.DW0.crc_ignored = 872 19 19
RX_QUEUE_HEAD.<9>.PARSER.DW0.decrypt_bypass = 872 20 20
RX_QUEUE_HEAD.<9>.PARSER.DW0.min_body_size = 872 21 25
RX_QUEUE_HEAD.<9>.PARSER.DW0.qos_ack_policy = 872 26 27
RX_QUEUE_HEAD.<9>.PARSER.DW0.q_mi_icr_min_code = 872 28 31
RX_QUEUE_HEAD.<9>.PARSER.DW1.max_mpdu_size = 876 0 12
RX_QUEUE_HEAD.<9>.PARSER.DW1.reserved.4210 = 876 13 31
RX_QUEUE_HEAD.<10>.BUF = 880 0 255
RX_QUEUE_HEAD.<10>.BAP = 912 0 383
RX_QUEUE_HEAD.<10>.PARSER = 960 0 63
RX_QUEUE_HEAD.<10>.BUF.RING_PARAMS = 880 0 127
RX_QUEUE_HEAD.<10>.BUF.PAL = 896 0 127
RX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.payload_mac_ptr = 880 0 15
RX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.payload_pal_ptr = 882 0 15
RX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.payload_ring_len = 884 0 15
RX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.payload_ring_base = 886 0 15
RX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.dw2 = 888 0 31
RX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.dw3 = 892 0 31
RX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 888 0 11
RX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 888 12 23
RX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 888 24 31
RX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 892 0 3
RX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.DW3.num_mpdus = 892 4 15
RX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 892 16 27
RX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 892 28 28
RX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.DW3.reserved.4196 = 892 29 31
RX_QUEUE_HEAD.<10>.BUF.PAL.PN_0_31 = 896 0 31
RX_QUEUE_HEAD.<10>.BUF.PAL.PN_32_48 = 900 0 15
RX_QUEUE_HEAD.<10>.BUF.PAL.key = 902 0 15
RX_QUEUE_HEAD.<10>.BUF.PAL.dw2 = 904 0 31
RX_QUEUE_HEAD.<10>.BUF.PAL.dw3 = 908 0 31
RX_QUEUE_HEAD.<10>.BUF.PAL.KEY.index = 902 0 2
RX_QUEUE_HEAD.<10>.BUF.PAL.KEY.reserved.4197 = 902 3 15
RX_QUEUE_HEAD.<10>.BUF.PAL.DW2.ignore_mic_err = 904 0 0
RX_QUEUE_HEAD.<10>.BUF.PAL.DW2.ignore_replay = 904 1 1
RX_QUEUE_HEAD.<10>.BUF.PAL.DW2.de_aggregation_en = 904 2 2
RX_QUEUE_HEAD.<10>.BUF.PAL.DW2.reserved = 904 3 31
RX_QUEUE_HEAD.<10>.BUF.PAL.DW3.reserved.4198 = 908 0 22
RX_QUEUE_HEAD.<10>.BUF.PAL.DW3.qos_removal_en = 908 23 23
RX_QUEUE_HEAD.<10>.BUF.PAL.DW3.translate_type_en = 908 24 24
RX_QUEUE_HEAD.<10>.BUF.PAL.DW3.snap_removal_en = 908 25 25
RX_QUEUE_HEAD.<10>.BUF.PAL.DW3.vlan_insertion_en = 908 26 26
RX_QUEUE_HEAD.<10>.BUF.PAL.DW3.reserved.4199 = 908 27 31
RX_QUEUE_HEAD.<10>.BAP.BACK = 912 0 383
RX_QUEUE_HEAD.<10>.BAP.NON_BACK = 912 0 383
RX_QUEUE_HEAD.<10>.BAP.BACK.dw0 = 912 0 3
RX_QUEUE_HEAD.<10>.BAP.BACK.dw1 = 916 0 31
RX_QUEUE_HEAD.<10>.BAP.BACK.dw2 = 920 0 31
RX_QUEUE_HEAD.<10>.BAP.BACK.dw3 = 924 0 31
RX_QUEUE_HEAD.<10>.BAP.BACK.ba_bitmap = 928 0 31
RX_QUEUE_HEAD.<10>.BAP.BACK.dw8 = 944 0 31
RX_QUEUE_HEAD.<10>.BAP.BACK.reserved.4206 = 948 0 31
RX_QUEUE_HEAD.<10>.BAP.BACK.DW0.q_type = 912 0 3
RX_QUEUE_HEAD.<10>.BAP.BACK.DW0.tid = 912 4 7
RX_QUEUE_HEAD.<10>.BAP.BACK.DW0.win_start_r = 912 8 19
RX_QUEUE_HEAD.<10>.BAP.BACK.DW0.reserved.4200 = 912 20 23
RX_QUEUE_HEAD.<10>.BAP.BACK.DW0.start_r_idx = 912 24 31
RX_QUEUE_HEAD.<10>.BAP.BACK.DW1.win_end_r = 916 0 11
RX_QUEUE_HEAD.<10>.BAP.BACK.DW1.reserved.4201 = 916 12 15
RX_QUEUE_HEAD.<10>.BAP.BACK.DW1.win_start_b = 916 16 27
RX_QUEUE_HEAD.<10>.BAP.BACK.DW1.reserved.4202 = 916 28 31
RX_QUEUE_HEAD.<10>.BAP.BACK.DW2.win_end_b = 920 0 11
RX_QUEUE_HEAD.<10>.BAP.BACK.DW2.reserved.4203 = 920 12 15
RX_QUEUE_HEAD.<10>.BAP.BACK.DW2.win_size = 920 16 22
RX_QUEUE_HEAD.<10>.BAP.BACK.DW2.reserved.4204 = 920 23 23
RX_QUEUE_HEAD.<10>.BAP.BACK.DW2.tail_idx = 920 24 31
RX_QUEUE_HEAD.<10>.BAP.BACK.DW3.head_idx = 924 0 7
RX_QUEUE_HEAD.<10>.BAP.BACK.DW3.start_b_idx = 924 8 15
RX_QUEUE_HEAD.<10>.BAP.BACK.DW3.win_capacity_b = 924 16 23
RX_QUEUE_HEAD.<10>.BAP.BACK.DW3.num_of_buff = 924 24 31
RX_QUEUE_HEAD.<10>.BAP.BACK.DW8.received_trn = 944 0 7
RX_QUEUE_HEAD.<10>.BAP.BACK.DW8.reserved.4205 = 944 8 31
RX_QUEUE_HEAD.<10>.BAP.NON_BACK.dw0 = 912 0 31
RX_QUEUE_HEAD.<10>.BAP.NON_BACK.sn_limit = 916 0 15
RX_QUEUE_HEAD.<10>.BAP.NON_BACK.reserved.4209 = 932 0 31
RX_QUEUE_HEAD.<10>.BAP.NON_BACK.DW0.q_type = 912 0 3
RX_QUEUE_HEAD.<10>.BAP.NON_BACK.DW0.reserved.4207 = 912 4 7
RX_QUEUE_HEAD.<10>.BAP.NON_BACK.DW0.rx_trn_index = 912 8 15
RX_QUEUE_HEAD.<10>.BAP.NON_BACK.DW0.num_of_buff = 912 16 23
RX_QUEUE_HEAD.<10>.BAP.NON_BACK.DW0.reserved.4208 = 912 24 31
RX_QUEUE_HEAD.<10>.BAP.NON_BACK.SN_LIMIT.sn = 916 0 11
RX_QUEUE_HEAD.<10>.BAP.NON_BACK.SN_LIMIT.limit = 916 12 15
RX_QUEUE_HEAD.<10>.PARSER.dw0 = 960 0 15
RX_QUEUE_HEAD.<10>.PARSER.dw1 = 964 0 31
RX_QUEUE_HEAD.<10>.PARSER.DW0.reserved = 960 0 4
RX_QUEUE_HEAD.<10>.PARSER.DW0.q_fwd_en = 960 5 5
RX_QUEUE_HEAD.<10>.PARSER.DW0.q_back_en = 960 6 6
RX_QUEUE_HEAD.<10>.PARSER.DW0.phy_info_en = 960 7 7
RX_QUEUE_HEAD.<10>.PARSER.DW0.fwd_frame_parts = 960 8 15
RX_QUEUE_HEAD.<10>.PARSER.DW0.paired = 960 16 16
RX_QUEUE_HEAD.<10>.PARSER.DW0.sec_en = 960 17 17
RX_QUEUE_HEAD.<10>.PARSER.DW0.non_sec_en = 960 18 18
RX_QUEUE_HEAD.<10>.PARSER.DW0.crc_ignored = 960 19 19
RX_QUEUE_HEAD.<10>.PARSER.DW0.decrypt_bypass = 960 20 20
RX_QUEUE_HEAD.<10>.PARSER.DW0.min_body_size = 960 21 25
RX_QUEUE_HEAD.<10>.PARSER.DW0.qos_ack_policy = 960 26 27
RX_QUEUE_HEAD.<10>.PARSER.DW0.q_mi_icr_min_code = 960 28 31
RX_QUEUE_HEAD.<10>.PARSER.DW1.max_mpdu_size = 964 0 12
RX_QUEUE_HEAD.<10>.PARSER.DW1.reserved.4210 = 964 13 31
RX_QUEUE_HEAD.<11>.BUF = 968 0 255
RX_QUEUE_HEAD.<11>.BAP = 1000 0 383
RX_QUEUE_HEAD.<11>.PARSER = 1048 0 63
RX_QUEUE_HEAD.<11>.BUF.RING_PARAMS = 968 0 127
RX_QUEUE_HEAD.<11>.BUF.PAL = 984 0 127
RX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.payload_mac_ptr = 968 0 15
RX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.payload_pal_ptr = 970 0 15
RX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.payload_ring_len = 972 0 15
RX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.payload_ring_base = 974 0 15
RX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.dw2 = 976 0 31
RX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.dw3 = 980 0 31
RX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 976 0 11
RX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 976 12 23
RX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 976 24 31
RX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 980 0 3
RX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.DW3.num_mpdus = 980 4 15
RX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 980 16 27
RX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 980 28 28
RX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.DW3.reserved.4196 = 980 29 31
RX_QUEUE_HEAD.<11>.BUF.PAL.PN_0_31 = 984 0 31
RX_QUEUE_HEAD.<11>.BUF.PAL.PN_32_48 = 988 0 15
RX_QUEUE_HEAD.<11>.BUF.PAL.key = 990 0 15
RX_QUEUE_HEAD.<11>.BUF.PAL.dw2 = 992 0 31
RX_QUEUE_HEAD.<11>.BUF.PAL.dw3 = 996 0 31
RX_QUEUE_HEAD.<11>.BUF.PAL.KEY.index = 990 0 2
RX_QUEUE_HEAD.<11>.BUF.PAL.KEY.reserved.4197 = 990 3 15
RX_QUEUE_HEAD.<11>.BUF.PAL.DW2.ignore_mic_err = 992 0 0
RX_QUEUE_HEAD.<11>.BUF.PAL.DW2.ignore_replay = 992 1 1
RX_QUEUE_HEAD.<11>.BUF.PAL.DW2.de_aggregation_en = 992 2 2
RX_QUEUE_HEAD.<11>.BUF.PAL.DW2.reserved = 992 3 31
RX_QUEUE_HEAD.<11>.BUF.PAL.DW3.reserved.4198 = 996 0 22
RX_QUEUE_HEAD.<11>.BUF.PAL.DW3.qos_removal_en = 996 23 23
RX_QUEUE_HEAD.<11>.BUF.PAL.DW3.translate_type_en = 996 24 24
RX_QUEUE_HEAD.<11>.BUF.PAL.DW3.snap_removal_en = 996 25 25
RX_QUEUE_HEAD.<11>.BUF.PAL.DW3.vlan_insertion_en = 996 26 26
RX_QUEUE_HEAD.<11>.BUF.PAL.DW3.reserved.4199 = 996 27 31
RX_QUEUE_HEAD.<11>.BAP.BACK = 1000 0 383
RX_QUEUE_HEAD.<11>.BAP.NON_BACK = 1000 0 383
RX_QUEUE_HEAD.<11>.BAP.BACK.dw0 = 1000 0 3
RX_QUEUE_HEAD.<11>.BAP.BACK.dw1 = 1004 0 31
RX_QUEUE_HEAD.<11>.BAP.BACK.dw2 = 1008 0 31
RX_QUEUE_HEAD.<11>.BAP.BACK.dw3 = 1012 0 31
RX_QUEUE_HEAD.<11>.BAP.BACK.ba_bitmap = 1016 0 31
RX_QUEUE_HEAD.<11>.BAP.BACK.dw8 = 1032 0 31
RX_QUEUE_HEAD.<11>.BAP.BACK.reserved.4206 = 1036 0 31
RX_QUEUE_HEAD.<11>.BAP.BACK.DW0.q_type = 1000 0 3
RX_QUEUE_HEAD.<11>.BAP.BACK.DW0.tid = 1000 4 7
RX_QUEUE_HEAD.<11>.BAP.BACK.DW0.win_start_r = 1000 8 19
RX_QUEUE_HEAD.<11>.BAP.BACK.DW0.reserved.4200 = 1000 20 23
RX_QUEUE_HEAD.<11>.BAP.BACK.DW0.start_r_idx = 1000 24 31
RX_QUEUE_HEAD.<11>.BAP.BACK.DW1.win_end_r = 1004 0 11
RX_QUEUE_HEAD.<11>.BAP.BACK.DW1.reserved.4201 = 1004 12 15
RX_QUEUE_HEAD.<11>.BAP.BACK.DW1.win_start_b = 1004 16 27
RX_QUEUE_HEAD.<11>.BAP.BACK.DW1.reserved.4202 = 1004 28 31
RX_QUEUE_HEAD.<11>.BAP.BACK.DW2.win_end_b = 1008 0 11
RX_QUEUE_HEAD.<11>.BAP.BACK.DW2.reserved.4203 = 1008 12 15
RX_QUEUE_HEAD.<11>.BAP.BACK.DW2.win_size = 1008 16 22
RX_QUEUE_HEAD.<11>.BAP.BACK.DW2.reserved.4204 = 1008 23 23
RX_QUEUE_HEAD.<11>.BAP.BACK.DW2.tail_idx = 1008 24 31
RX_QUEUE_HEAD.<11>.BAP.BACK.DW3.head_idx = 1012 0 7
RX_QUEUE_HEAD.<11>.BAP.BACK.DW3.start_b_idx = 1012 8 15
RX_QUEUE_HEAD.<11>.BAP.BACK.DW3.win_capacity_b = 1012 16 23
RX_QUEUE_HEAD.<11>.BAP.BACK.DW3.num_of_buff = 1012 24 31
RX_QUEUE_HEAD.<11>.BAP.BACK.DW8.received_trn = 1032 0 7
RX_QUEUE_HEAD.<11>.BAP.BACK.DW8.reserved.4205 = 1032 8 31
RX_QUEUE_HEAD.<11>.BAP.NON_BACK.dw0 = 1000 0 31
RX_QUEUE_HEAD.<11>.BAP.NON_BACK.sn_limit = 1004 0 15
RX_QUEUE_HEAD.<11>.BAP.NON_BACK.reserved.4209 = 1020 0 31
RX_QUEUE_HEAD.<11>.BAP.NON_BACK.DW0.q_type = 1000 0 3
RX_QUEUE_HEAD.<11>.BAP.NON_BACK.DW0.reserved.4207 = 1000 4 7
RX_QUEUE_HEAD.<11>.BAP.NON_BACK.DW0.rx_trn_index = 1000 8 15
RX_QUEUE_HEAD.<11>.BAP.NON_BACK.DW0.num_of_buff = 1000 16 23
RX_QUEUE_HEAD.<11>.BAP.NON_BACK.DW0.reserved.4208 = 1000 24 31
RX_QUEUE_HEAD.<11>.BAP.NON_BACK.SN_LIMIT.sn = 1004 0 11
RX_QUEUE_HEAD.<11>.BAP.NON_BACK.SN_LIMIT.limit = 1004 12 15
RX_QUEUE_HEAD.<11>.PARSER.dw0 = 1048 0 15
RX_QUEUE_HEAD.<11>.PARSER.dw1 = 1052 0 31
RX_QUEUE_HEAD.<11>.PARSER.DW0.reserved = 1048 0 4
RX_QUEUE_HEAD.<11>.PARSER.DW0.q_fwd_en = 1048 5 5
RX_QUEUE_HEAD.<11>.PARSER.DW0.q_back_en = 1048 6 6
RX_QUEUE_HEAD.<11>.PARSER.DW0.phy_info_en = 1048 7 7
RX_QUEUE_HEAD.<11>.PARSER.DW0.fwd_frame_parts = 1048 8 15
RX_QUEUE_HEAD.<11>.PARSER.DW0.paired = 1048 16 16
RX_QUEUE_HEAD.<11>.PARSER.DW0.sec_en = 1048 17 17
RX_QUEUE_HEAD.<11>.PARSER.DW0.non_sec_en = 1048 18 18
RX_QUEUE_HEAD.<11>.PARSER.DW0.crc_ignored = 1048 19 19
RX_QUEUE_HEAD.<11>.PARSER.DW0.decrypt_bypass = 1048 20 20
RX_QUEUE_HEAD.<11>.PARSER.DW0.min_body_size = 1048 21 25
RX_QUEUE_HEAD.<11>.PARSER.DW0.qos_ack_policy = 1048 26 27
RX_QUEUE_HEAD.<11>.PARSER.DW0.q_mi_icr_min_code = 1048 28 31
RX_QUEUE_HEAD.<11>.PARSER.DW1.max_mpdu_size = 1052 0 12
RX_QUEUE_HEAD.<11>.PARSER.DW1.reserved.4210 = 1052 13 31
RX_QUEUE_HEAD.<12>.BUF = 1056 0 255
RX_QUEUE_HEAD.<12>.BAP = 1088 0 383
RX_QUEUE_HEAD.<12>.PARSER = 1136 0 63
RX_QUEUE_HEAD.<12>.BUF.RING_PARAMS = 1056 0 127
RX_QUEUE_HEAD.<12>.BUF.PAL = 1072 0 127
RX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.payload_mac_ptr = 1056 0 15
RX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.payload_pal_ptr = 1058 0 15
RX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.payload_ring_len = 1060 0 15
RX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.payload_ring_base = 1062 0 15
RX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.dw2 = 1064 0 31
RX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.dw3 = 1068 0 31
RX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 1064 0 11
RX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1064 12 23
RX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1064 24 31
RX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1068 0 3
RX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.DW3.num_mpdus = 1068 4 15
RX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1068 16 27
RX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 1068 28 28
RX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.DW3.reserved.4196 = 1068 29 31
RX_QUEUE_HEAD.<12>.BUF.PAL.PN_0_31 = 1072 0 31
RX_QUEUE_HEAD.<12>.BUF.PAL.PN_32_48 = 1076 0 15
RX_QUEUE_HEAD.<12>.BUF.PAL.key = 1078 0 15
RX_QUEUE_HEAD.<12>.BUF.PAL.dw2 = 1080 0 31
RX_QUEUE_HEAD.<12>.BUF.PAL.dw3 = 1084 0 31
RX_QUEUE_HEAD.<12>.BUF.PAL.KEY.index = 1078 0 2
RX_QUEUE_HEAD.<12>.BUF.PAL.KEY.reserved.4197 = 1078 3 15
RX_QUEUE_HEAD.<12>.BUF.PAL.DW2.ignore_mic_err = 1080 0 0
RX_QUEUE_HEAD.<12>.BUF.PAL.DW2.ignore_replay = 1080 1 1
RX_QUEUE_HEAD.<12>.BUF.PAL.DW2.de_aggregation_en = 1080 2 2
RX_QUEUE_HEAD.<12>.BUF.PAL.DW2.reserved = 1080 3 31
RX_QUEUE_HEAD.<12>.BUF.PAL.DW3.reserved.4198 = 1084 0 22
RX_QUEUE_HEAD.<12>.BUF.PAL.DW3.qos_removal_en = 1084 23 23
RX_QUEUE_HEAD.<12>.BUF.PAL.DW3.translate_type_en = 1084 24 24
RX_QUEUE_HEAD.<12>.BUF.PAL.DW3.snap_removal_en = 1084 25 25
RX_QUEUE_HEAD.<12>.BUF.PAL.DW3.vlan_insertion_en = 1084 26 26
RX_QUEUE_HEAD.<12>.BUF.PAL.DW3.reserved.4199 = 1084 27 31
RX_QUEUE_HEAD.<12>.BAP.BACK = 1088 0 383
RX_QUEUE_HEAD.<12>.BAP.NON_BACK = 1088 0 383
RX_QUEUE_HEAD.<12>.BAP.BACK.dw0 = 1088 0 3
RX_QUEUE_HEAD.<12>.BAP.BACK.dw1 = 1092 0 31
RX_QUEUE_HEAD.<12>.BAP.BACK.dw2 = 1096 0 31
RX_QUEUE_HEAD.<12>.BAP.BACK.dw3 = 1100 0 31
RX_QUEUE_HEAD.<12>.BAP.BACK.ba_bitmap = 1104 0 31
RX_QUEUE_HEAD.<12>.BAP.BACK.dw8 = 1120 0 31
RX_QUEUE_HEAD.<12>.BAP.BACK.reserved.4206 = 1124 0 31
RX_QUEUE_HEAD.<12>.BAP.BACK.DW0.q_type = 1088 0 3
RX_QUEUE_HEAD.<12>.BAP.BACK.DW0.tid = 1088 4 7
RX_QUEUE_HEAD.<12>.BAP.BACK.DW0.win_start_r = 1088 8 19
RX_QUEUE_HEAD.<12>.BAP.BACK.DW0.reserved.4200 = 1088 20 23
RX_QUEUE_HEAD.<12>.BAP.BACK.DW0.start_r_idx = 1088 24 31
RX_QUEUE_HEAD.<12>.BAP.BACK.DW1.win_end_r = 1092 0 11
RX_QUEUE_HEAD.<12>.BAP.BACK.DW1.reserved.4201 = 1092 12 15
RX_QUEUE_HEAD.<12>.BAP.BACK.DW1.win_start_b = 1092 16 27
RX_QUEUE_HEAD.<12>.BAP.BACK.DW1.reserved.4202 = 1092 28 31
RX_QUEUE_HEAD.<12>.BAP.BACK.DW2.win_end_b = 1096 0 11
RX_QUEUE_HEAD.<12>.BAP.BACK.DW2.reserved.4203 = 1096 12 15
RX_QUEUE_HEAD.<12>.BAP.BACK.DW2.win_size = 1096 16 22
RX_QUEUE_HEAD.<12>.BAP.BACK.DW2.reserved.4204 = 1096 23 23
RX_QUEUE_HEAD.<12>.BAP.BACK.DW2.tail_idx = 1096 24 31
RX_QUEUE_HEAD.<12>.BAP.BACK.DW3.head_idx = 1100 0 7
RX_QUEUE_HEAD.<12>.BAP.BACK.DW3.start_b_idx = 1100 8 15
RX_QUEUE_HEAD.<12>.BAP.BACK.DW3.win_capacity_b = 1100 16 23
RX_QUEUE_HEAD.<12>.BAP.BACK.DW3.num_of_buff = 1100 24 31
RX_QUEUE_HEAD.<12>.BAP.BACK.DW8.received_trn = 1120 0 7
RX_QUEUE_HEAD.<12>.BAP.BACK.DW8.reserved.4205 = 1120 8 31
RX_QUEUE_HEAD.<12>.BAP.NON_BACK.dw0 = 1088 0 31
RX_QUEUE_HEAD.<12>.BAP.NON_BACK.sn_limit = 1092 0 15
RX_QUEUE_HEAD.<12>.BAP.NON_BACK.reserved.4209 = 1108 0 31
RX_QUEUE_HEAD.<12>.BAP.NON_BACK.DW0.q_type = 1088 0 3
RX_QUEUE_HEAD.<12>.BAP.NON_BACK.DW0.reserved.4207 = 1088 4 7
RX_QUEUE_HEAD.<12>.BAP.NON_BACK.DW0.rx_trn_index = 1088 8 15
RX_QUEUE_HEAD.<12>.BAP.NON_BACK.DW0.num_of_buff = 1088 16 23
RX_QUEUE_HEAD.<12>.BAP.NON_BACK.DW0.reserved.4208 = 1088 24 31
RX_QUEUE_HEAD.<12>.BAP.NON_BACK.SN_LIMIT.sn = 1092 0 11
RX_QUEUE_HEAD.<12>.BAP.NON_BACK.SN_LIMIT.limit = 1092 12 15
RX_QUEUE_HEAD.<12>.PARSER.dw0 = 1136 0 15
RX_QUEUE_HEAD.<12>.PARSER.dw1 = 1140 0 31
RX_QUEUE_HEAD.<12>.PARSER.DW0.reserved = 1136 0 4
RX_QUEUE_HEAD.<12>.PARSER.DW0.q_fwd_en = 1136 5 5
RX_QUEUE_HEAD.<12>.PARSER.DW0.q_back_en = 1136 6 6
RX_QUEUE_HEAD.<12>.PARSER.DW0.phy_info_en = 1136 7 7
RX_QUEUE_HEAD.<12>.PARSER.DW0.fwd_frame_parts = 1136 8 15
RX_QUEUE_HEAD.<12>.PARSER.DW0.paired = 1136 16 16
RX_QUEUE_HEAD.<12>.PARSER.DW0.sec_en = 1136 17 17
RX_QUEUE_HEAD.<12>.PARSER.DW0.non_sec_en = 1136 18 18
RX_QUEUE_HEAD.<12>.PARSER.DW0.crc_ignored = 1136 19 19
RX_QUEUE_HEAD.<12>.PARSER.DW0.decrypt_bypass = 1136 20 20
RX_QUEUE_HEAD.<12>.PARSER.DW0.min_body_size = 1136 21 25
RX_QUEUE_HEAD.<12>.PARSER.DW0.qos_ack_policy = 1136 26 27
RX_QUEUE_HEAD.<12>.PARSER.DW0.q_mi_icr_min_code = 1136 28 31
RX_QUEUE_HEAD.<12>.PARSER.DW1.max_mpdu_size = 1140 0 12
RX_QUEUE_HEAD.<12>.PARSER.DW1.reserved.4210 = 1140 13 31
RX_QUEUE_HEAD.<13>.BUF = 1144 0 255
RX_QUEUE_HEAD.<13>.BAP = 1176 0 383
RX_QUEUE_HEAD.<13>.PARSER = 1224 0 63
RX_QUEUE_HEAD.<13>.BUF.RING_PARAMS = 1144 0 127
RX_QUEUE_HEAD.<13>.BUF.PAL = 1160 0 127
RX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.payload_mac_ptr = 1144 0 15
RX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.payload_pal_ptr = 1146 0 15
RX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.payload_ring_len = 1148 0 15
RX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.payload_ring_base = 1150 0 15
RX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.dw2 = 1152 0 31
RX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.dw3 = 1156 0 31
RX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 1152 0 11
RX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1152 12 23
RX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1152 24 31
RX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1156 0 3
RX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.DW3.num_mpdus = 1156 4 15
RX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1156 16 27
RX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 1156 28 28
RX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.DW3.reserved.4196 = 1156 29 31
RX_QUEUE_HEAD.<13>.BUF.PAL.PN_0_31 = 1160 0 31
RX_QUEUE_HEAD.<13>.BUF.PAL.PN_32_48 = 1164 0 15
RX_QUEUE_HEAD.<13>.BUF.PAL.key = 1166 0 15
RX_QUEUE_HEAD.<13>.BUF.PAL.dw2 = 1168 0 31
RX_QUEUE_HEAD.<13>.BUF.PAL.dw3 = 1172 0 31
RX_QUEUE_HEAD.<13>.BUF.PAL.KEY.index = 1166 0 2
RX_QUEUE_HEAD.<13>.BUF.PAL.KEY.reserved.4197 = 1166 3 15
RX_QUEUE_HEAD.<13>.BUF.PAL.DW2.ignore_mic_err = 1168 0 0
RX_QUEUE_HEAD.<13>.BUF.PAL.DW2.ignore_replay = 1168 1 1
RX_QUEUE_HEAD.<13>.BUF.PAL.DW2.de_aggregation_en = 1168 2 2
RX_QUEUE_HEAD.<13>.BUF.PAL.DW2.reserved = 1168 3 31
RX_QUEUE_HEAD.<13>.BUF.PAL.DW3.reserved.4198 = 1172 0 22
RX_QUEUE_HEAD.<13>.BUF.PAL.DW3.qos_removal_en = 1172 23 23
RX_QUEUE_HEAD.<13>.BUF.PAL.DW3.translate_type_en = 1172 24 24
RX_QUEUE_HEAD.<13>.BUF.PAL.DW3.snap_removal_en = 1172 25 25
RX_QUEUE_HEAD.<13>.BUF.PAL.DW3.vlan_insertion_en = 1172 26 26
RX_QUEUE_HEAD.<13>.BUF.PAL.DW3.reserved.4199 = 1172 27 31
RX_QUEUE_HEAD.<13>.BAP.BACK = 1176 0 383
RX_QUEUE_HEAD.<13>.BAP.NON_BACK = 1176 0 383
RX_QUEUE_HEAD.<13>.BAP.BACK.dw0 = 1176 0 3
RX_QUEUE_HEAD.<13>.BAP.BACK.dw1 = 1180 0 31
RX_QUEUE_HEAD.<13>.BAP.BACK.dw2 = 1184 0 31
RX_QUEUE_HEAD.<13>.BAP.BACK.dw3 = 1188 0 31
RX_QUEUE_HEAD.<13>.BAP.BACK.ba_bitmap = 1192 0 31
RX_QUEUE_HEAD.<13>.BAP.BACK.dw8 = 1208 0 31
RX_QUEUE_HEAD.<13>.BAP.BACK.reserved.4206 = 1212 0 31
RX_QUEUE_HEAD.<13>.BAP.BACK.DW0.q_type = 1176 0 3
RX_QUEUE_HEAD.<13>.BAP.BACK.DW0.tid = 1176 4 7
RX_QUEUE_HEAD.<13>.BAP.BACK.DW0.win_start_r = 1176 8 19
RX_QUEUE_HEAD.<13>.BAP.BACK.DW0.reserved.4200 = 1176 20 23
RX_QUEUE_HEAD.<13>.BAP.BACK.DW0.start_r_idx = 1176 24 31
RX_QUEUE_HEAD.<13>.BAP.BACK.DW1.win_end_r = 1180 0 11
RX_QUEUE_HEAD.<13>.BAP.BACK.DW1.reserved.4201 = 1180 12 15
RX_QUEUE_HEAD.<13>.BAP.BACK.DW1.win_start_b = 1180 16 27
RX_QUEUE_HEAD.<13>.BAP.BACK.DW1.reserved.4202 = 1180 28 31
RX_QUEUE_HEAD.<13>.BAP.BACK.DW2.win_end_b = 1184 0 11
RX_QUEUE_HEAD.<13>.BAP.BACK.DW2.reserved.4203 = 1184 12 15
RX_QUEUE_HEAD.<13>.BAP.BACK.DW2.win_size = 1184 16 22
RX_QUEUE_HEAD.<13>.BAP.BACK.DW2.reserved.4204 = 1184 23 23
RX_QUEUE_HEAD.<13>.BAP.BACK.DW2.tail_idx = 1184 24 31
RX_QUEUE_HEAD.<13>.BAP.BACK.DW3.head_idx = 1188 0 7
RX_QUEUE_HEAD.<13>.BAP.BACK.DW3.start_b_idx = 1188 8 15
RX_QUEUE_HEAD.<13>.BAP.BACK.DW3.win_capacity_b = 1188 16 23
RX_QUEUE_HEAD.<13>.BAP.BACK.DW3.num_of_buff = 1188 24 31
RX_QUEUE_HEAD.<13>.BAP.BACK.DW8.received_trn = 1208 0 7
RX_QUEUE_HEAD.<13>.BAP.BACK.DW8.reserved.4205 = 1208 8 31
RX_QUEUE_HEAD.<13>.BAP.NON_BACK.dw0 = 1176 0 31
RX_QUEUE_HEAD.<13>.BAP.NON_BACK.sn_limit = 1180 0 15
RX_QUEUE_HEAD.<13>.BAP.NON_BACK.reserved.4209 = 1196 0 31
RX_QUEUE_HEAD.<13>.BAP.NON_BACK.DW0.q_type = 1176 0 3
RX_QUEUE_HEAD.<13>.BAP.NON_BACK.DW0.reserved.4207 = 1176 4 7
RX_QUEUE_HEAD.<13>.BAP.NON_BACK.DW0.rx_trn_index = 1176 8 15
RX_QUEUE_HEAD.<13>.BAP.NON_BACK.DW0.num_of_buff = 1176 16 23
RX_QUEUE_HEAD.<13>.BAP.NON_BACK.DW0.reserved.4208 = 1176 24 31
RX_QUEUE_HEAD.<13>.BAP.NON_BACK.SN_LIMIT.sn = 1180 0 11
RX_QUEUE_HEAD.<13>.BAP.NON_BACK.SN_LIMIT.limit = 1180 12 15
RX_QUEUE_HEAD.<13>.PARSER.dw0 = 1224 0 15
RX_QUEUE_HEAD.<13>.PARSER.dw1 = 1228 0 31
RX_QUEUE_HEAD.<13>.PARSER.DW0.reserved = 1224 0 4
RX_QUEUE_HEAD.<13>.PARSER.DW0.q_fwd_en = 1224 5 5
RX_QUEUE_HEAD.<13>.PARSER.DW0.q_back_en = 1224 6 6
RX_QUEUE_HEAD.<13>.PARSER.DW0.phy_info_en = 1224 7 7
RX_QUEUE_HEAD.<13>.PARSER.DW0.fwd_frame_parts = 1224 8 15
RX_QUEUE_HEAD.<13>.PARSER.DW0.paired = 1224 16 16
RX_QUEUE_HEAD.<13>.PARSER.DW0.sec_en = 1224 17 17
RX_QUEUE_HEAD.<13>.PARSER.DW0.non_sec_en = 1224 18 18
RX_QUEUE_HEAD.<13>.PARSER.DW0.crc_ignored = 1224 19 19
RX_QUEUE_HEAD.<13>.PARSER.DW0.decrypt_bypass = 1224 20 20
RX_QUEUE_HEAD.<13>.PARSER.DW0.min_body_size = 1224 21 25
RX_QUEUE_HEAD.<13>.PARSER.DW0.qos_ack_policy = 1224 26 27
RX_QUEUE_HEAD.<13>.PARSER.DW0.q_mi_icr_min_code = 1224 28 31
RX_QUEUE_HEAD.<13>.PARSER.DW1.max_mpdu_size = 1228 0 12
RX_QUEUE_HEAD.<13>.PARSER.DW1.reserved.4210 = 1228 13 31
RX_QUEUE_HEAD.<14>.BUF = 1232 0 255
RX_QUEUE_HEAD.<14>.BAP = 1264 0 383
RX_QUEUE_HEAD.<14>.PARSER = 1312 0 63
RX_QUEUE_HEAD.<14>.BUF.RING_PARAMS = 1232 0 127
RX_QUEUE_HEAD.<14>.BUF.PAL = 1248 0 127
RX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.payload_mac_ptr = 1232 0 15
RX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.payload_pal_ptr = 1234 0 15
RX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.payload_ring_len = 1236 0 15
RX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.payload_ring_base = 1238 0 15
RX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.dw2 = 1240 0 31
RX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.dw3 = 1244 0 31
RX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 1240 0 11
RX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1240 12 23
RX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1240 24 31
RX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1244 0 3
RX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.DW3.num_mpdus = 1244 4 15
RX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1244 16 27
RX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 1244 28 28
RX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.DW3.reserved.4196 = 1244 29 31
RX_QUEUE_HEAD.<14>.BUF.PAL.PN_0_31 = 1248 0 31
RX_QUEUE_HEAD.<14>.BUF.PAL.PN_32_48 = 1252 0 15
RX_QUEUE_HEAD.<14>.BUF.PAL.key = 1254 0 15
RX_QUEUE_HEAD.<14>.BUF.PAL.dw2 = 1256 0 31
RX_QUEUE_HEAD.<14>.BUF.PAL.dw3 = 1260 0 31
RX_QUEUE_HEAD.<14>.BUF.PAL.KEY.index = 1254 0 2
RX_QUEUE_HEAD.<14>.BUF.PAL.KEY.reserved.4197 = 1254 3 15
RX_QUEUE_HEAD.<14>.BUF.PAL.DW2.ignore_mic_err = 1256 0 0
RX_QUEUE_HEAD.<14>.BUF.PAL.DW2.ignore_replay = 1256 1 1
RX_QUEUE_HEAD.<14>.BUF.PAL.DW2.de_aggregation_en = 1256 2 2
RX_QUEUE_HEAD.<14>.BUF.PAL.DW2.reserved = 1256 3 31
RX_QUEUE_HEAD.<14>.BUF.PAL.DW3.reserved.4198 = 1260 0 22
RX_QUEUE_HEAD.<14>.BUF.PAL.DW3.qos_removal_en = 1260 23 23
RX_QUEUE_HEAD.<14>.BUF.PAL.DW3.translate_type_en = 1260 24 24
RX_QUEUE_HEAD.<14>.BUF.PAL.DW3.snap_removal_en = 1260 25 25
RX_QUEUE_HEAD.<14>.BUF.PAL.DW3.vlan_insertion_en = 1260 26 26
RX_QUEUE_HEAD.<14>.BUF.PAL.DW3.reserved.4199 = 1260 27 31
RX_QUEUE_HEAD.<14>.BAP.BACK = 1264 0 383
RX_QUEUE_HEAD.<14>.BAP.NON_BACK = 1264 0 383
RX_QUEUE_HEAD.<14>.BAP.BACK.dw0 = 1264 0 3
RX_QUEUE_HEAD.<14>.BAP.BACK.dw1 = 1268 0 31
RX_QUEUE_HEAD.<14>.BAP.BACK.dw2 = 1272 0 31
RX_QUEUE_HEAD.<14>.BAP.BACK.dw3 = 1276 0 31
RX_QUEUE_HEAD.<14>.BAP.BACK.ba_bitmap = 1280 0 31
RX_QUEUE_HEAD.<14>.BAP.BACK.dw8 = 1296 0 31
RX_QUEUE_HEAD.<14>.BAP.BACK.reserved.4206 = 1300 0 31
RX_QUEUE_HEAD.<14>.BAP.BACK.DW0.q_type = 1264 0 3
RX_QUEUE_HEAD.<14>.BAP.BACK.DW0.tid = 1264 4 7
RX_QUEUE_HEAD.<14>.BAP.BACK.DW0.win_start_r = 1264 8 19
RX_QUEUE_HEAD.<14>.BAP.BACK.DW0.reserved.4200 = 1264 20 23
RX_QUEUE_HEAD.<14>.BAP.BACK.DW0.start_r_idx = 1264 24 31
RX_QUEUE_HEAD.<14>.BAP.BACK.DW1.win_end_r = 1268 0 11
RX_QUEUE_HEAD.<14>.BAP.BACK.DW1.reserved.4201 = 1268 12 15
RX_QUEUE_HEAD.<14>.BAP.BACK.DW1.win_start_b = 1268 16 27
RX_QUEUE_HEAD.<14>.BAP.BACK.DW1.reserved.4202 = 1268 28 31
RX_QUEUE_HEAD.<14>.BAP.BACK.DW2.win_end_b = 1272 0 11
RX_QUEUE_HEAD.<14>.BAP.BACK.DW2.reserved.4203 = 1272 12 15
RX_QUEUE_HEAD.<14>.BAP.BACK.DW2.win_size = 1272 16 22
RX_QUEUE_HEAD.<14>.BAP.BACK.DW2.reserved.4204 = 1272 23 23
RX_QUEUE_HEAD.<14>.BAP.BACK.DW2.tail_idx = 1272 24 31
RX_QUEUE_HEAD.<14>.BAP.BACK.DW3.head_idx = 1276 0 7
RX_QUEUE_HEAD.<14>.BAP.BACK.DW3.start_b_idx = 1276 8 15
RX_QUEUE_HEAD.<14>.BAP.BACK.DW3.win_capacity_b = 1276 16 23
RX_QUEUE_HEAD.<14>.BAP.BACK.DW3.num_of_buff = 1276 24 31
RX_QUEUE_HEAD.<14>.BAP.BACK.DW8.received_trn = 1296 0 7
RX_QUEUE_HEAD.<14>.BAP.BACK.DW8.reserved.4205 = 1296 8 31
RX_QUEUE_HEAD.<14>.BAP.NON_BACK.dw0 = 1264 0 31
RX_QUEUE_HEAD.<14>.BAP.NON_BACK.sn_limit = 1268 0 15
RX_QUEUE_HEAD.<14>.BAP.NON_BACK.reserved.4209 = 1284 0 31
RX_QUEUE_HEAD.<14>.BAP.NON_BACK.DW0.q_type = 1264 0 3
RX_QUEUE_HEAD.<14>.BAP.NON_BACK.DW0.reserved.4207 = 1264 4 7
RX_QUEUE_HEAD.<14>.BAP.NON_BACK.DW0.rx_trn_index = 1264 8 15
RX_QUEUE_HEAD.<14>.BAP.NON_BACK.DW0.num_of_buff = 1264 16 23
RX_QUEUE_HEAD.<14>.BAP.NON_BACK.DW0.reserved.4208 = 1264 24 31
RX_QUEUE_HEAD.<14>.BAP.NON_BACK.SN_LIMIT.sn = 1268 0 11
RX_QUEUE_HEAD.<14>.BAP.NON_BACK.SN_LIMIT.limit = 1268 12 15
RX_QUEUE_HEAD.<14>.PARSER.dw0 = 1312 0 15
RX_QUEUE_HEAD.<14>.PARSER.dw1 = 1316 0 31
RX_QUEUE_HEAD.<14>.PARSER.DW0.reserved = 1312 0 4
RX_QUEUE_HEAD.<14>.PARSER.DW0.q_fwd_en = 1312 5 5
RX_QUEUE_HEAD.<14>.PARSER.DW0.q_back_en = 1312 6 6
RX_QUEUE_HEAD.<14>.PARSER.DW0.phy_info_en = 1312 7 7
RX_QUEUE_HEAD.<14>.PARSER.DW0.fwd_frame_parts = 1312 8 15
RX_QUEUE_HEAD.<14>.PARSER.DW0.paired = 1312 16 16
RX_QUEUE_HEAD.<14>.PARSER.DW0.sec_en = 1312 17 17
RX_QUEUE_HEAD.<14>.PARSER.DW0.non_sec_en = 1312 18 18
RX_QUEUE_HEAD.<14>.PARSER.DW0.crc_ignored = 1312 19 19
RX_QUEUE_HEAD.<14>.PARSER.DW0.decrypt_bypass = 1312 20 20
RX_QUEUE_HEAD.<14>.PARSER.DW0.min_body_size = 1312 21 25
RX_QUEUE_HEAD.<14>.PARSER.DW0.qos_ack_policy = 1312 26 27
RX_QUEUE_HEAD.<14>.PARSER.DW0.q_mi_icr_min_code = 1312 28 31
RX_QUEUE_HEAD.<14>.PARSER.DW1.max_mpdu_size = 1316 0 12
RX_QUEUE_HEAD.<14>.PARSER.DW1.reserved.4210 = 1316 13 31
RX_QUEUE_HEAD.<15>.BUF = 1320 0 255
RX_QUEUE_HEAD.<15>.BAP = 1352 0 383
RX_QUEUE_HEAD.<15>.PARSER = 1400 0 63
RX_QUEUE_HEAD.<15>.BUF.RING_PARAMS = 1320 0 127
RX_QUEUE_HEAD.<15>.BUF.PAL = 1336 0 127
RX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.payload_mac_ptr = 1320 0 15
RX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.payload_pal_ptr = 1322 0 15
RX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.payload_ring_len = 1324 0 15
RX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.payload_ring_base = 1326 0 15
RX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.dw2 = 1328 0 31
RX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.dw3 = 1332 0 31
RX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 1328 0 11
RX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1328 12 23
RX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1328 24 31
RX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1332 0 3
RX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.DW3.num_mpdus = 1332 4 15
RX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1332 16 27
RX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 1332 28 28
RX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.DW3.reserved.4196 = 1332 29 31
RX_QUEUE_HEAD.<15>.BUF.PAL.PN_0_31 = 1336 0 31
RX_QUEUE_HEAD.<15>.BUF.PAL.PN_32_48 = 1340 0 15
RX_QUEUE_HEAD.<15>.BUF.PAL.key = 1342 0 15
RX_QUEUE_HEAD.<15>.BUF.PAL.dw2 = 1344 0 31
RX_QUEUE_HEAD.<15>.BUF.PAL.dw3 = 1348 0 31
RX_QUEUE_HEAD.<15>.BUF.PAL.KEY.index = 1342 0 2
RX_QUEUE_HEAD.<15>.BUF.PAL.KEY.reserved.4197 = 1342 3 15
RX_QUEUE_HEAD.<15>.BUF.PAL.DW2.ignore_mic_err = 1344 0 0
RX_QUEUE_HEAD.<15>.BUF.PAL.DW2.ignore_replay = 1344 1 1
RX_QUEUE_HEAD.<15>.BUF.PAL.DW2.de_aggregation_en = 1344 2 2
RX_QUEUE_HEAD.<15>.BUF.PAL.DW2.reserved = 1344 3 31
RX_QUEUE_HEAD.<15>.BUF.PAL.DW3.reserved.4198 = 1348 0 22
RX_QUEUE_HEAD.<15>.BUF.PAL.DW3.qos_removal_en = 1348 23 23
RX_QUEUE_HEAD.<15>.BUF.PAL.DW3.translate_type_en = 1348 24 24
RX_QUEUE_HEAD.<15>.BUF.PAL.DW3.snap_removal_en = 1348 25 25
RX_QUEUE_HEAD.<15>.BUF.PAL.DW3.vlan_insertion_en = 1348 26 26
RX_QUEUE_HEAD.<15>.BUF.PAL.DW3.reserved.4199 = 1348 27 31
RX_QUEUE_HEAD.<15>.BAP.BACK = 1352 0 383
RX_QUEUE_HEAD.<15>.BAP.NON_BACK = 1352 0 383
RX_QUEUE_HEAD.<15>.BAP.BACK.dw0 = 1352 0 3
RX_QUEUE_HEAD.<15>.BAP.BACK.dw1 = 1356 0 31
RX_QUEUE_HEAD.<15>.BAP.BACK.dw2 = 1360 0 31
RX_QUEUE_HEAD.<15>.BAP.BACK.dw3 = 1364 0 31
RX_QUEUE_HEAD.<15>.BAP.BACK.ba_bitmap = 1368 0 31
RX_QUEUE_HEAD.<15>.BAP.BACK.dw8 = 1384 0 31
RX_QUEUE_HEAD.<15>.BAP.BACK.reserved.4206 = 1388 0 31
RX_QUEUE_HEAD.<15>.BAP.BACK.DW0.q_type = 1352 0 3
RX_QUEUE_HEAD.<15>.BAP.BACK.DW0.tid = 1352 4 7
RX_QUEUE_HEAD.<15>.BAP.BACK.DW0.win_start_r = 1352 8 19
RX_QUEUE_HEAD.<15>.BAP.BACK.DW0.reserved.4200 = 1352 20 23
RX_QUEUE_HEAD.<15>.BAP.BACK.DW0.start_r_idx = 1352 24 31
RX_QUEUE_HEAD.<15>.BAP.BACK.DW1.win_end_r = 1356 0 11
RX_QUEUE_HEAD.<15>.BAP.BACK.DW1.reserved.4201 = 1356 12 15
RX_QUEUE_HEAD.<15>.BAP.BACK.DW1.win_start_b = 1356 16 27
RX_QUEUE_HEAD.<15>.BAP.BACK.DW1.reserved.4202 = 1356 28 31
RX_QUEUE_HEAD.<15>.BAP.BACK.DW2.win_end_b = 1360 0 11
RX_QUEUE_HEAD.<15>.BAP.BACK.DW2.reserved.4203 = 1360 12 15
RX_QUEUE_HEAD.<15>.BAP.BACK.DW2.win_size = 1360 16 22
RX_QUEUE_HEAD.<15>.BAP.BACK.DW2.reserved.4204 = 1360 23 23
RX_QUEUE_HEAD.<15>.BAP.BACK.DW2.tail_idx = 1360 24 31
RX_QUEUE_HEAD.<15>.BAP.BACK.DW3.head_idx = 1364 0 7
RX_QUEUE_HEAD.<15>.BAP.BACK.DW3.start_b_idx = 1364 8 15
RX_QUEUE_HEAD.<15>.BAP.BACK.DW3.win_capacity_b = 1364 16 23
RX_QUEUE_HEAD.<15>.BAP.BACK.DW3.num_of_buff = 1364 24 31
RX_QUEUE_HEAD.<15>.BAP.BACK.DW8.received_trn = 1384 0 7
RX_QUEUE_HEAD.<15>.BAP.BACK.DW8.reserved.4205 = 1384 8 31
RX_QUEUE_HEAD.<15>.BAP.NON_BACK.dw0 = 1352 0 31
RX_QUEUE_HEAD.<15>.BAP.NON_BACK.sn_limit = 1356 0 15
RX_QUEUE_HEAD.<15>.BAP.NON_BACK.reserved.4209 = 1372 0 31
RX_QUEUE_HEAD.<15>.BAP.NON_BACK.DW0.q_type = 1352 0 3
RX_QUEUE_HEAD.<15>.BAP.NON_BACK.DW0.reserved.4207 = 1352 4 7
RX_QUEUE_HEAD.<15>.BAP.NON_BACK.DW0.rx_trn_index = 1352 8 15
RX_QUEUE_HEAD.<15>.BAP.NON_BACK.DW0.num_of_buff = 1352 16 23
RX_QUEUE_HEAD.<15>.BAP.NON_BACK.DW0.reserved.4208 = 1352 24 31
RX_QUEUE_HEAD.<15>.BAP.NON_BACK.SN_LIMIT.sn = 1356 0 11
RX_QUEUE_HEAD.<15>.BAP.NON_BACK.SN_LIMIT.limit = 1356 12 15
RX_QUEUE_HEAD.<15>.PARSER.dw0 = 1400 0 15
RX_QUEUE_HEAD.<15>.PARSER.dw1 = 1404 0 31
RX_QUEUE_HEAD.<15>.PARSER.DW0.reserved = 1400 0 4
RX_QUEUE_HEAD.<15>.PARSER.DW0.q_fwd_en = 1400 5 5
RX_QUEUE_HEAD.<15>.PARSER.DW0.q_back_en = 1400 6 6
RX_QUEUE_HEAD.<15>.PARSER.DW0.phy_info_en = 1400 7 7
RX_QUEUE_HEAD.<15>.PARSER.DW0.fwd_frame_parts = 1400 8 15
RX_QUEUE_HEAD.<15>.PARSER.DW0.paired = 1400 16 16
RX_QUEUE_HEAD.<15>.PARSER.DW0.sec_en = 1400 17 17
RX_QUEUE_HEAD.<15>.PARSER.DW0.non_sec_en = 1400 18 18
RX_QUEUE_HEAD.<15>.PARSER.DW0.crc_ignored = 1400 19 19
RX_QUEUE_HEAD.<15>.PARSER.DW0.decrypt_bypass = 1400 20 20
RX_QUEUE_HEAD.<15>.PARSER.DW0.min_body_size = 1400 21 25
RX_QUEUE_HEAD.<15>.PARSER.DW0.qos_ack_policy = 1400 26 27
RX_QUEUE_HEAD.<15>.PARSER.DW0.q_mi_icr_min_code = 1400 28 31
RX_QUEUE_HEAD.<15>.PARSER.DW1.max_mpdu_size = 1404 0 12
RX_QUEUE_HEAD.<15>.PARSER.DW1.reserved.4210 = 1404 13 31
RX_QUEUE_HEAD.<16>.BUF = 1408 0 255
RX_QUEUE_HEAD.<16>.BAP = 1440 0 383
RX_QUEUE_HEAD.<16>.PARSER = 1488 0 63
RX_QUEUE_HEAD.<16>.BUF.RING_PARAMS = 1408 0 127
RX_QUEUE_HEAD.<16>.BUF.PAL = 1424 0 127
RX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.payload_mac_ptr = 1408 0 15
RX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.payload_pal_ptr = 1410 0 15
RX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.payload_ring_len = 1412 0 15
RX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.payload_ring_base = 1414 0 15
RX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.dw2 = 1416 0 31
RX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.dw3 = 1420 0 31
RX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 1416 0 11
RX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1416 12 23
RX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1416 24 31
RX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1420 0 3
RX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.DW3.num_mpdus = 1420 4 15
RX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1420 16 27
RX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 1420 28 28
RX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.DW3.reserved.4196 = 1420 29 31
RX_QUEUE_HEAD.<16>.BUF.PAL.PN_0_31 = 1424 0 31
RX_QUEUE_HEAD.<16>.BUF.PAL.PN_32_48 = 1428 0 15
RX_QUEUE_HEAD.<16>.BUF.PAL.key = 1430 0 15
RX_QUEUE_HEAD.<16>.BUF.PAL.dw2 = 1432 0 31
RX_QUEUE_HEAD.<16>.BUF.PAL.dw3 = 1436 0 31
RX_QUEUE_HEAD.<16>.BUF.PAL.KEY.index = 1430 0 2
RX_QUEUE_HEAD.<16>.BUF.PAL.KEY.reserved.4197 = 1430 3 15
RX_QUEUE_HEAD.<16>.BUF.PAL.DW2.ignore_mic_err = 1432 0 0
RX_QUEUE_HEAD.<16>.BUF.PAL.DW2.ignore_replay = 1432 1 1
RX_QUEUE_HEAD.<16>.BUF.PAL.DW2.de_aggregation_en = 1432 2 2
RX_QUEUE_HEAD.<16>.BUF.PAL.DW2.reserved = 1432 3 31
RX_QUEUE_HEAD.<16>.BUF.PAL.DW3.reserved.4198 = 1436 0 22
RX_QUEUE_HEAD.<16>.BUF.PAL.DW3.qos_removal_en = 1436 23 23
RX_QUEUE_HEAD.<16>.BUF.PAL.DW3.translate_type_en = 1436 24 24
RX_QUEUE_HEAD.<16>.BUF.PAL.DW3.snap_removal_en = 1436 25 25
RX_QUEUE_HEAD.<16>.BUF.PAL.DW3.vlan_insertion_en = 1436 26 26
RX_QUEUE_HEAD.<16>.BUF.PAL.DW3.reserved.4199 = 1436 27 31
RX_QUEUE_HEAD.<16>.BAP.BACK = 1440 0 383
RX_QUEUE_HEAD.<16>.BAP.NON_BACK = 1440 0 383
RX_QUEUE_HEAD.<16>.BAP.BACK.dw0 = 1440 0 3
RX_QUEUE_HEAD.<16>.BAP.BACK.dw1 = 1444 0 31
RX_QUEUE_HEAD.<16>.BAP.BACK.dw2 = 1448 0 31
RX_QUEUE_HEAD.<16>.BAP.BACK.dw3 = 1452 0 31
RX_QUEUE_HEAD.<16>.BAP.BACK.ba_bitmap = 1456 0 31
RX_QUEUE_HEAD.<16>.BAP.BACK.dw8 = 1472 0 31
RX_QUEUE_HEAD.<16>.BAP.BACK.reserved.4206 = 1476 0 31
RX_QUEUE_HEAD.<16>.BAP.BACK.DW0.q_type = 1440 0 3
RX_QUEUE_HEAD.<16>.BAP.BACK.DW0.tid = 1440 4 7
RX_QUEUE_HEAD.<16>.BAP.BACK.DW0.win_start_r = 1440 8 19
RX_QUEUE_HEAD.<16>.BAP.BACK.DW0.reserved.4200 = 1440 20 23
RX_QUEUE_HEAD.<16>.BAP.BACK.DW0.start_r_idx = 1440 24 31
RX_QUEUE_HEAD.<16>.BAP.BACK.DW1.win_end_r = 1444 0 11
RX_QUEUE_HEAD.<16>.BAP.BACK.DW1.reserved.4201 = 1444 12 15
RX_QUEUE_HEAD.<16>.BAP.BACK.DW1.win_start_b = 1444 16 27
RX_QUEUE_HEAD.<16>.BAP.BACK.DW1.reserved.4202 = 1444 28 31
RX_QUEUE_HEAD.<16>.BAP.BACK.DW2.win_end_b = 1448 0 11
RX_QUEUE_HEAD.<16>.BAP.BACK.DW2.reserved.4203 = 1448 12 15
RX_QUEUE_HEAD.<16>.BAP.BACK.DW2.win_size = 1448 16 22
RX_QUEUE_HEAD.<16>.BAP.BACK.DW2.reserved.4204 = 1448 23 23
RX_QUEUE_HEAD.<16>.BAP.BACK.DW2.tail_idx = 1448 24 31
RX_QUEUE_HEAD.<16>.BAP.BACK.DW3.head_idx = 1452 0 7
RX_QUEUE_HEAD.<16>.BAP.BACK.DW3.start_b_idx = 1452 8 15
RX_QUEUE_HEAD.<16>.BAP.BACK.DW3.win_capacity_b = 1452 16 23
RX_QUEUE_HEAD.<16>.BAP.BACK.DW3.num_of_buff = 1452 24 31
RX_QUEUE_HEAD.<16>.BAP.BACK.DW8.received_trn = 1472 0 7
RX_QUEUE_HEAD.<16>.BAP.BACK.DW8.reserved.4205 = 1472 8 31
RX_QUEUE_HEAD.<16>.BAP.NON_BACK.dw0 = 1440 0 31
RX_QUEUE_HEAD.<16>.BAP.NON_BACK.sn_limit = 1444 0 15
RX_QUEUE_HEAD.<16>.BAP.NON_BACK.reserved.4209 = 1460 0 31
RX_QUEUE_HEAD.<16>.BAP.NON_BACK.DW0.q_type = 1440 0 3
RX_QUEUE_HEAD.<16>.BAP.NON_BACK.DW0.reserved.4207 = 1440 4 7
RX_QUEUE_HEAD.<16>.BAP.NON_BACK.DW0.rx_trn_index = 1440 8 15
RX_QUEUE_HEAD.<16>.BAP.NON_BACK.DW0.num_of_buff = 1440 16 23
RX_QUEUE_HEAD.<16>.BAP.NON_BACK.DW0.reserved.4208 = 1440 24 31
RX_QUEUE_HEAD.<16>.BAP.NON_BACK.SN_LIMIT.sn = 1444 0 11
RX_QUEUE_HEAD.<16>.BAP.NON_BACK.SN_LIMIT.limit = 1444 12 15
RX_QUEUE_HEAD.<16>.PARSER.dw0 = 1488 0 15
RX_QUEUE_HEAD.<16>.PARSER.dw1 = 1492 0 31
RX_QUEUE_HEAD.<16>.PARSER.DW0.reserved = 1488 0 4
RX_QUEUE_HEAD.<16>.PARSER.DW0.q_fwd_en = 1488 5 5
RX_QUEUE_HEAD.<16>.PARSER.DW0.q_back_en = 1488 6 6
RX_QUEUE_HEAD.<16>.PARSER.DW0.phy_info_en = 1488 7 7
RX_QUEUE_HEAD.<16>.PARSER.DW0.fwd_frame_parts = 1488 8 15
RX_QUEUE_HEAD.<16>.PARSER.DW0.paired = 1488 16 16
RX_QUEUE_HEAD.<16>.PARSER.DW0.sec_en = 1488 17 17
RX_QUEUE_HEAD.<16>.PARSER.DW0.non_sec_en = 1488 18 18
RX_QUEUE_HEAD.<16>.PARSER.DW0.crc_ignored = 1488 19 19
RX_QUEUE_HEAD.<16>.PARSER.DW0.decrypt_bypass = 1488 20 20
RX_QUEUE_HEAD.<16>.PARSER.DW0.min_body_size = 1488 21 25
RX_QUEUE_HEAD.<16>.PARSER.DW0.qos_ack_policy = 1488 26 27
RX_QUEUE_HEAD.<16>.PARSER.DW0.q_mi_icr_min_code = 1488 28 31
RX_QUEUE_HEAD.<16>.PARSER.DW1.max_mpdu_size = 1492 0 12
RX_QUEUE_HEAD.<16>.PARSER.DW1.reserved.4210 = 1492 13 31
RX_QUEUE_HEAD.<17>.BUF = 1496 0 255
RX_QUEUE_HEAD.<17>.BAP = 1528 0 383
RX_QUEUE_HEAD.<17>.PARSER = 1576 0 63
RX_QUEUE_HEAD.<17>.BUF.RING_PARAMS = 1496 0 127
RX_QUEUE_HEAD.<17>.BUF.PAL = 1512 0 127
RX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.payload_mac_ptr = 1496 0 15
RX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.payload_pal_ptr = 1498 0 15
RX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.payload_ring_len = 1500 0 15
RX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.payload_ring_base = 1502 0 15
RX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.dw2 = 1504 0 31
RX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.dw3 = 1508 0 31
RX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 1504 0 11
RX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1504 12 23
RX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1504 24 31
RX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1508 0 3
RX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.DW3.num_mpdus = 1508 4 15
RX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1508 16 27
RX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 1508 28 28
RX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.DW3.reserved.4196 = 1508 29 31
RX_QUEUE_HEAD.<17>.BUF.PAL.PN_0_31 = 1512 0 31
RX_QUEUE_HEAD.<17>.BUF.PAL.PN_32_48 = 1516 0 15
RX_QUEUE_HEAD.<17>.BUF.PAL.key = 1518 0 15
RX_QUEUE_HEAD.<17>.BUF.PAL.dw2 = 1520 0 31
RX_QUEUE_HEAD.<17>.BUF.PAL.dw3 = 1524 0 31
RX_QUEUE_HEAD.<17>.BUF.PAL.KEY.index = 1518 0 2
RX_QUEUE_HEAD.<17>.BUF.PAL.KEY.reserved.4197 = 1518 3 15
RX_QUEUE_HEAD.<17>.BUF.PAL.DW2.ignore_mic_err = 1520 0 0
RX_QUEUE_HEAD.<17>.BUF.PAL.DW2.ignore_replay = 1520 1 1
RX_QUEUE_HEAD.<17>.BUF.PAL.DW2.de_aggregation_en = 1520 2 2
RX_QUEUE_HEAD.<17>.BUF.PAL.DW2.reserved = 1520 3 31
RX_QUEUE_HEAD.<17>.BUF.PAL.DW3.reserved.4198 = 1524 0 22
RX_QUEUE_HEAD.<17>.BUF.PAL.DW3.qos_removal_en = 1524 23 23
RX_QUEUE_HEAD.<17>.BUF.PAL.DW3.translate_type_en = 1524 24 24
RX_QUEUE_HEAD.<17>.BUF.PAL.DW3.snap_removal_en = 1524 25 25
RX_QUEUE_HEAD.<17>.BUF.PAL.DW3.vlan_insertion_en = 1524 26 26
RX_QUEUE_HEAD.<17>.BUF.PAL.DW3.reserved.4199 = 1524 27 31
RX_QUEUE_HEAD.<17>.BAP.BACK = 1528 0 383
RX_QUEUE_HEAD.<17>.BAP.NON_BACK = 1528 0 383
RX_QUEUE_HEAD.<17>.BAP.BACK.dw0 = 1528 0 3
RX_QUEUE_HEAD.<17>.BAP.BACK.dw1 = 1532 0 31
RX_QUEUE_HEAD.<17>.BAP.BACK.dw2 = 1536 0 31
RX_QUEUE_HEAD.<17>.BAP.BACK.dw3 = 1540 0 31
RX_QUEUE_HEAD.<17>.BAP.BACK.ba_bitmap = 1544 0 31
RX_QUEUE_HEAD.<17>.BAP.BACK.dw8 = 1560 0 31
RX_QUEUE_HEAD.<17>.BAP.BACK.reserved.4206 = 1564 0 31
RX_QUEUE_HEAD.<17>.BAP.BACK.DW0.q_type = 1528 0 3
RX_QUEUE_HEAD.<17>.BAP.BACK.DW0.tid = 1528 4 7
RX_QUEUE_HEAD.<17>.BAP.BACK.DW0.win_start_r = 1528 8 19
RX_QUEUE_HEAD.<17>.BAP.BACK.DW0.reserved.4200 = 1528 20 23
RX_QUEUE_HEAD.<17>.BAP.BACK.DW0.start_r_idx = 1528 24 31
RX_QUEUE_HEAD.<17>.BAP.BACK.DW1.win_end_r = 1532 0 11
RX_QUEUE_HEAD.<17>.BAP.BACK.DW1.reserved.4201 = 1532 12 15
RX_QUEUE_HEAD.<17>.BAP.BACK.DW1.win_start_b = 1532 16 27
RX_QUEUE_HEAD.<17>.BAP.BACK.DW1.reserved.4202 = 1532 28 31
RX_QUEUE_HEAD.<17>.BAP.BACK.DW2.win_end_b = 1536 0 11
RX_QUEUE_HEAD.<17>.BAP.BACK.DW2.reserved.4203 = 1536 12 15
RX_QUEUE_HEAD.<17>.BAP.BACK.DW2.win_size = 1536 16 22
RX_QUEUE_HEAD.<17>.BAP.BACK.DW2.reserved.4204 = 1536 23 23
RX_QUEUE_HEAD.<17>.BAP.BACK.DW2.tail_idx = 1536 24 31
RX_QUEUE_HEAD.<17>.BAP.BACK.DW3.head_idx = 1540 0 7
RX_QUEUE_HEAD.<17>.BAP.BACK.DW3.start_b_idx = 1540 8 15
RX_QUEUE_HEAD.<17>.BAP.BACK.DW3.win_capacity_b = 1540 16 23
RX_QUEUE_HEAD.<17>.BAP.BACK.DW3.num_of_buff = 1540 24 31
RX_QUEUE_HEAD.<17>.BAP.BACK.DW8.received_trn = 1560 0 7
RX_QUEUE_HEAD.<17>.BAP.BACK.DW8.reserved.4205 = 1560 8 31
RX_QUEUE_HEAD.<17>.BAP.NON_BACK.dw0 = 1528 0 31
RX_QUEUE_HEAD.<17>.BAP.NON_BACK.sn_limit = 1532 0 15
RX_QUEUE_HEAD.<17>.BAP.NON_BACK.reserved.4209 = 1548 0 31
RX_QUEUE_HEAD.<17>.BAP.NON_BACK.DW0.q_type = 1528 0 3
RX_QUEUE_HEAD.<17>.BAP.NON_BACK.DW0.reserved.4207 = 1528 4 7
RX_QUEUE_HEAD.<17>.BAP.NON_BACK.DW0.rx_trn_index = 1528 8 15
RX_QUEUE_HEAD.<17>.BAP.NON_BACK.DW0.num_of_buff = 1528 16 23
RX_QUEUE_HEAD.<17>.BAP.NON_BACK.DW0.reserved.4208 = 1528 24 31
RX_QUEUE_HEAD.<17>.BAP.NON_BACK.SN_LIMIT.sn = 1532 0 11
RX_QUEUE_HEAD.<17>.BAP.NON_BACK.SN_LIMIT.limit = 1532 12 15
RX_QUEUE_HEAD.<17>.PARSER.dw0 = 1576 0 15
RX_QUEUE_HEAD.<17>.PARSER.dw1 = 1580 0 31
RX_QUEUE_HEAD.<17>.PARSER.DW0.reserved = 1576 0 4
RX_QUEUE_HEAD.<17>.PARSER.DW0.q_fwd_en = 1576 5 5
RX_QUEUE_HEAD.<17>.PARSER.DW0.q_back_en = 1576 6 6
RX_QUEUE_HEAD.<17>.PARSER.DW0.phy_info_en = 1576 7 7
RX_QUEUE_HEAD.<17>.PARSER.DW0.fwd_frame_parts = 1576 8 15
RX_QUEUE_HEAD.<17>.PARSER.DW0.paired = 1576 16 16
RX_QUEUE_HEAD.<17>.PARSER.DW0.sec_en = 1576 17 17
RX_QUEUE_HEAD.<17>.PARSER.DW0.non_sec_en = 1576 18 18
RX_QUEUE_HEAD.<17>.PARSER.DW0.crc_ignored = 1576 19 19
RX_QUEUE_HEAD.<17>.PARSER.DW0.decrypt_bypass = 1576 20 20
RX_QUEUE_HEAD.<17>.PARSER.DW0.min_body_size = 1576 21 25
RX_QUEUE_HEAD.<17>.PARSER.DW0.qos_ack_policy = 1576 26 27
RX_QUEUE_HEAD.<17>.PARSER.DW0.q_mi_icr_min_code = 1576 28 31
RX_QUEUE_HEAD.<17>.PARSER.DW1.max_mpdu_size = 1580 0 12
RX_QUEUE_HEAD.<17>.PARSER.DW1.reserved.4210 = 1580 13 31
RX_QUEUE_HEAD.<18>.BUF = 1584 0 255
RX_QUEUE_HEAD.<18>.BAP = 1616 0 383
RX_QUEUE_HEAD.<18>.PARSER = 1664 0 63
RX_QUEUE_HEAD.<18>.BUF.RING_PARAMS = 1584 0 127
RX_QUEUE_HEAD.<18>.BUF.PAL = 1600 0 127
RX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.payload_mac_ptr = 1584 0 15
RX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.payload_pal_ptr = 1586 0 15
RX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.payload_ring_len = 1588 0 15
RX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.payload_ring_base = 1590 0 15
RX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.dw2 = 1592 0 31
RX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.dw3 = 1596 0 31
RX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 1592 0 11
RX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1592 12 23
RX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1592 24 31
RX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1596 0 3
RX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.DW3.num_mpdus = 1596 4 15
RX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1596 16 27
RX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 1596 28 28
RX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.DW3.reserved.4196 = 1596 29 31
RX_QUEUE_HEAD.<18>.BUF.PAL.PN_0_31 = 1600 0 31
RX_QUEUE_HEAD.<18>.BUF.PAL.PN_32_48 = 1604 0 15
RX_QUEUE_HEAD.<18>.BUF.PAL.key = 1606 0 15
RX_QUEUE_HEAD.<18>.BUF.PAL.dw2 = 1608 0 31
RX_QUEUE_HEAD.<18>.BUF.PAL.dw3 = 1612 0 31
RX_QUEUE_HEAD.<18>.BUF.PAL.KEY.index = 1606 0 2
RX_QUEUE_HEAD.<18>.BUF.PAL.KEY.reserved.4197 = 1606 3 15
RX_QUEUE_HEAD.<18>.BUF.PAL.DW2.ignore_mic_err = 1608 0 0
RX_QUEUE_HEAD.<18>.BUF.PAL.DW2.ignore_replay = 1608 1 1
RX_QUEUE_HEAD.<18>.BUF.PAL.DW2.de_aggregation_en = 1608 2 2
RX_QUEUE_HEAD.<18>.BUF.PAL.DW2.reserved = 1608 3 31
RX_QUEUE_HEAD.<18>.BUF.PAL.DW3.reserved.4198 = 1612 0 22
RX_QUEUE_HEAD.<18>.BUF.PAL.DW3.qos_removal_en = 1612 23 23
RX_QUEUE_HEAD.<18>.BUF.PAL.DW3.translate_type_en = 1612 24 24
RX_QUEUE_HEAD.<18>.BUF.PAL.DW3.snap_removal_en = 1612 25 25
RX_QUEUE_HEAD.<18>.BUF.PAL.DW3.vlan_insertion_en = 1612 26 26
RX_QUEUE_HEAD.<18>.BUF.PAL.DW3.reserved.4199 = 1612 27 31
RX_QUEUE_HEAD.<18>.BAP.BACK = 1616 0 383
RX_QUEUE_HEAD.<18>.BAP.NON_BACK = 1616 0 383
RX_QUEUE_HEAD.<18>.BAP.BACK.dw0 = 1616 0 3
RX_QUEUE_HEAD.<18>.BAP.BACK.dw1 = 1620 0 31
RX_QUEUE_HEAD.<18>.BAP.BACK.dw2 = 1624 0 31
RX_QUEUE_HEAD.<18>.BAP.BACK.dw3 = 1628 0 31
RX_QUEUE_HEAD.<18>.BAP.BACK.ba_bitmap = 1632 0 31
RX_QUEUE_HEAD.<18>.BAP.BACK.dw8 = 1648 0 31
RX_QUEUE_HEAD.<18>.BAP.BACK.reserved.4206 = 1652 0 31
RX_QUEUE_HEAD.<18>.BAP.BACK.DW0.q_type = 1616 0 3
RX_QUEUE_HEAD.<18>.BAP.BACK.DW0.tid = 1616 4 7
RX_QUEUE_HEAD.<18>.BAP.BACK.DW0.win_start_r = 1616 8 19
RX_QUEUE_HEAD.<18>.BAP.BACK.DW0.reserved.4200 = 1616 20 23
RX_QUEUE_HEAD.<18>.BAP.BACK.DW0.start_r_idx = 1616 24 31
RX_QUEUE_HEAD.<18>.BAP.BACK.DW1.win_end_r = 1620 0 11
RX_QUEUE_HEAD.<18>.BAP.BACK.DW1.reserved.4201 = 1620 12 15
RX_QUEUE_HEAD.<18>.BAP.BACK.DW1.win_start_b = 1620 16 27
RX_QUEUE_HEAD.<18>.BAP.BACK.DW1.reserved.4202 = 1620 28 31
RX_QUEUE_HEAD.<18>.BAP.BACK.DW2.win_end_b = 1624 0 11
RX_QUEUE_HEAD.<18>.BAP.BACK.DW2.reserved.4203 = 1624 12 15
RX_QUEUE_HEAD.<18>.BAP.BACK.DW2.win_size = 1624 16 22
RX_QUEUE_HEAD.<18>.BAP.BACK.DW2.reserved.4204 = 1624 23 23
RX_QUEUE_HEAD.<18>.BAP.BACK.DW2.tail_idx = 1624 24 31
RX_QUEUE_HEAD.<18>.BAP.BACK.DW3.head_idx = 1628 0 7
RX_QUEUE_HEAD.<18>.BAP.BACK.DW3.start_b_idx = 1628 8 15
RX_QUEUE_HEAD.<18>.BAP.BACK.DW3.win_capacity_b = 1628 16 23
RX_QUEUE_HEAD.<18>.BAP.BACK.DW3.num_of_buff = 1628 24 31
RX_QUEUE_HEAD.<18>.BAP.BACK.DW8.received_trn = 1648 0 7
RX_QUEUE_HEAD.<18>.BAP.BACK.DW8.reserved.4205 = 1648 8 31
RX_QUEUE_HEAD.<18>.BAP.NON_BACK.dw0 = 1616 0 31
RX_QUEUE_HEAD.<18>.BAP.NON_BACK.sn_limit = 1620 0 15
RX_QUEUE_HEAD.<18>.BAP.NON_BACK.reserved.4209 = 1636 0 31
RX_QUEUE_HEAD.<18>.BAP.NON_BACK.DW0.q_type = 1616 0 3
RX_QUEUE_HEAD.<18>.BAP.NON_BACK.DW0.reserved.4207 = 1616 4 7
RX_QUEUE_HEAD.<18>.BAP.NON_BACK.DW0.rx_trn_index = 1616 8 15
RX_QUEUE_HEAD.<18>.BAP.NON_BACK.DW0.num_of_buff = 1616 16 23
RX_QUEUE_HEAD.<18>.BAP.NON_BACK.DW0.reserved.4208 = 1616 24 31
RX_QUEUE_HEAD.<18>.BAP.NON_BACK.SN_LIMIT.sn = 1620 0 11
RX_QUEUE_HEAD.<18>.BAP.NON_BACK.SN_LIMIT.limit = 1620 12 15
RX_QUEUE_HEAD.<18>.PARSER.dw0 = 1664 0 15
RX_QUEUE_HEAD.<18>.PARSER.dw1 = 1668 0 31
RX_QUEUE_HEAD.<18>.PARSER.DW0.reserved = 1664 0 4
RX_QUEUE_HEAD.<18>.PARSER.DW0.q_fwd_en = 1664 5 5
RX_QUEUE_HEAD.<18>.PARSER.DW0.q_back_en = 1664 6 6
RX_QUEUE_HEAD.<18>.PARSER.DW0.phy_info_en = 1664 7 7
RX_QUEUE_HEAD.<18>.PARSER.DW0.fwd_frame_parts = 1664 8 15
RX_QUEUE_HEAD.<18>.PARSER.DW0.paired = 1664 16 16
RX_QUEUE_HEAD.<18>.PARSER.DW0.sec_en = 1664 17 17
RX_QUEUE_HEAD.<18>.PARSER.DW0.non_sec_en = 1664 18 18
RX_QUEUE_HEAD.<18>.PARSER.DW0.crc_ignored = 1664 19 19
RX_QUEUE_HEAD.<18>.PARSER.DW0.decrypt_bypass = 1664 20 20
RX_QUEUE_HEAD.<18>.PARSER.DW0.min_body_size = 1664 21 25
RX_QUEUE_HEAD.<18>.PARSER.DW0.qos_ack_policy = 1664 26 27
RX_QUEUE_HEAD.<18>.PARSER.DW0.q_mi_icr_min_code = 1664 28 31
RX_QUEUE_HEAD.<18>.PARSER.DW1.max_mpdu_size = 1668 0 12
RX_QUEUE_HEAD.<18>.PARSER.DW1.reserved.4210 = 1668 13 31
RX_QUEUE_HEAD.<19>.BUF = 1672 0 255
RX_QUEUE_HEAD.<19>.BAP = 1704 0 383
RX_QUEUE_HEAD.<19>.PARSER = 1752 0 63
RX_QUEUE_HEAD.<19>.BUF.RING_PARAMS = 1672 0 127
RX_QUEUE_HEAD.<19>.BUF.PAL = 1688 0 127
RX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.payload_mac_ptr = 1672 0 15
RX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.payload_pal_ptr = 1674 0 15
RX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.payload_ring_len = 1676 0 15
RX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.payload_ring_base = 1678 0 15
RX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.dw2 = 1680 0 31
RX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.dw3 = 1684 0 31
RX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 1680 0 11
RX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1680 12 23
RX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1680 24 31
RX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1684 0 3
RX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.DW3.num_mpdus = 1684 4 15
RX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1684 16 27
RX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 1684 28 28
RX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.DW3.reserved.4196 = 1684 29 31
RX_QUEUE_HEAD.<19>.BUF.PAL.PN_0_31 = 1688 0 31
RX_QUEUE_HEAD.<19>.BUF.PAL.PN_32_48 = 1692 0 15
RX_QUEUE_HEAD.<19>.BUF.PAL.key = 1694 0 15
RX_QUEUE_HEAD.<19>.BUF.PAL.dw2 = 1696 0 31
RX_QUEUE_HEAD.<19>.BUF.PAL.dw3 = 1700 0 31
RX_QUEUE_HEAD.<19>.BUF.PAL.KEY.index = 1694 0 2
RX_QUEUE_HEAD.<19>.BUF.PAL.KEY.reserved.4197 = 1694 3 15
RX_QUEUE_HEAD.<19>.BUF.PAL.DW2.ignore_mic_err = 1696 0 0
RX_QUEUE_HEAD.<19>.BUF.PAL.DW2.ignore_replay = 1696 1 1
RX_QUEUE_HEAD.<19>.BUF.PAL.DW2.de_aggregation_en = 1696 2 2
RX_QUEUE_HEAD.<19>.BUF.PAL.DW2.reserved = 1696 3 31
RX_QUEUE_HEAD.<19>.BUF.PAL.DW3.reserved.4198 = 1700 0 22
RX_QUEUE_HEAD.<19>.BUF.PAL.DW3.qos_removal_en = 1700 23 23
RX_QUEUE_HEAD.<19>.BUF.PAL.DW3.translate_type_en = 1700 24 24
RX_QUEUE_HEAD.<19>.BUF.PAL.DW3.snap_removal_en = 1700 25 25
RX_QUEUE_HEAD.<19>.BUF.PAL.DW3.vlan_insertion_en = 1700 26 26
RX_QUEUE_HEAD.<19>.BUF.PAL.DW3.reserved.4199 = 1700 27 31
RX_QUEUE_HEAD.<19>.BAP.BACK = 1704 0 383
RX_QUEUE_HEAD.<19>.BAP.NON_BACK = 1704 0 383
RX_QUEUE_HEAD.<19>.BAP.BACK.dw0 = 1704 0 3
RX_QUEUE_HEAD.<19>.BAP.BACK.dw1 = 1708 0 31
RX_QUEUE_HEAD.<19>.BAP.BACK.dw2 = 1712 0 31
RX_QUEUE_HEAD.<19>.BAP.BACK.dw3 = 1716 0 31
RX_QUEUE_HEAD.<19>.BAP.BACK.ba_bitmap = 1720 0 31
RX_QUEUE_HEAD.<19>.BAP.BACK.dw8 = 1736 0 31
RX_QUEUE_HEAD.<19>.BAP.BACK.reserved.4206 = 1740 0 31
RX_QUEUE_HEAD.<19>.BAP.BACK.DW0.q_type = 1704 0 3
RX_QUEUE_HEAD.<19>.BAP.BACK.DW0.tid = 1704 4 7
RX_QUEUE_HEAD.<19>.BAP.BACK.DW0.win_start_r = 1704 8 19
RX_QUEUE_HEAD.<19>.BAP.BACK.DW0.reserved.4200 = 1704 20 23
RX_QUEUE_HEAD.<19>.BAP.BACK.DW0.start_r_idx = 1704 24 31
RX_QUEUE_HEAD.<19>.BAP.BACK.DW1.win_end_r = 1708 0 11
RX_QUEUE_HEAD.<19>.BAP.BACK.DW1.reserved.4201 = 1708 12 15
RX_QUEUE_HEAD.<19>.BAP.BACK.DW1.win_start_b = 1708 16 27
RX_QUEUE_HEAD.<19>.BAP.BACK.DW1.reserved.4202 = 1708 28 31
RX_QUEUE_HEAD.<19>.BAP.BACK.DW2.win_end_b = 1712 0 11
RX_QUEUE_HEAD.<19>.BAP.BACK.DW2.reserved.4203 = 1712 12 15
RX_QUEUE_HEAD.<19>.BAP.BACK.DW2.win_size = 1712 16 22
RX_QUEUE_HEAD.<19>.BAP.BACK.DW2.reserved.4204 = 1712 23 23
RX_QUEUE_HEAD.<19>.BAP.BACK.DW2.tail_idx = 1712 24 31
RX_QUEUE_HEAD.<19>.BAP.BACK.DW3.head_idx = 1716 0 7
RX_QUEUE_HEAD.<19>.BAP.BACK.DW3.start_b_idx = 1716 8 15
RX_QUEUE_HEAD.<19>.BAP.BACK.DW3.win_capacity_b = 1716 16 23
RX_QUEUE_HEAD.<19>.BAP.BACK.DW3.num_of_buff = 1716 24 31
RX_QUEUE_HEAD.<19>.BAP.BACK.DW8.received_trn = 1736 0 7
RX_QUEUE_HEAD.<19>.BAP.BACK.DW8.reserved.4205 = 1736 8 31
RX_QUEUE_HEAD.<19>.BAP.NON_BACK.dw0 = 1704 0 31
RX_QUEUE_HEAD.<19>.BAP.NON_BACK.sn_limit = 1708 0 15
RX_QUEUE_HEAD.<19>.BAP.NON_BACK.reserved.4209 = 1724 0 31
RX_QUEUE_HEAD.<19>.BAP.NON_BACK.DW0.q_type = 1704 0 3
RX_QUEUE_HEAD.<19>.BAP.NON_BACK.DW0.reserved.4207 = 1704 4 7
RX_QUEUE_HEAD.<19>.BAP.NON_BACK.DW0.rx_trn_index = 1704 8 15
RX_QUEUE_HEAD.<19>.BAP.NON_BACK.DW0.num_of_buff = 1704 16 23
RX_QUEUE_HEAD.<19>.BAP.NON_BACK.DW0.reserved.4208 = 1704 24 31
RX_QUEUE_HEAD.<19>.BAP.NON_BACK.SN_LIMIT.sn = 1708 0 11
RX_QUEUE_HEAD.<19>.BAP.NON_BACK.SN_LIMIT.limit = 1708 12 15
RX_QUEUE_HEAD.<19>.PARSER.dw0 = 1752 0 15
RX_QUEUE_HEAD.<19>.PARSER.dw1 = 1756 0 31
RX_QUEUE_HEAD.<19>.PARSER.DW0.reserved = 1752 0 4
RX_QUEUE_HEAD.<19>.PARSER.DW0.q_fwd_en = 1752 5 5
RX_QUEUE_HEAD.<19>.PARSER.DW0.q_back_en = 1752 6 6
RX_QUEUE_HEAD.<19>.PARSER.DW0.phy_info_en = 1752 7 7
RX_QUEUE_HEAD.<19>.PARSER.DW0.fwd_frame_parts = 1752 8 15
RX_QUEUE_HEAD.<19>.PARSER.DW0.paired = 1752 16 16
RX_QUEUE_HEAD.<19>.PARSER.DW0.sec_en = 1752 17 17
RX_QUEUE_HEAD.<19>.PARSER.DW0.non_sec_en = 1752 18 18
RX_QUEUE_HEAD.<19>.PARSER.DW0.crc_ignored = 1752 19 19
RX_QUEUE_HEAD.<19>.PARSER.DW0.decrypt_bypass = 1752 20 20
RX_QUEUE_HEAD.<19>.PARSER.DW0.min_body_size = 1752 21 25
RX_QUEUE_HEAD.<19>.PARSER.DW0.qos_ack_policy = 1752 26 27
RX_QUEUE_HEAD.<19>.PARSER.DW0.q_mi_icr_min_code = 1752 28 31
RX_QUEUE_HEAD.<19>.PARSER.DW1.max_mpdu_size = 1756 0 12
RX_QUEUE_HEAD.<19>.PARSER.DW1.reserved.4210 = 1756 13 31
RX_QUEUE_HEAD.<20>.BUF = 1760 0 255
RX_QUEUE_HEAD.<20>.BAP = 1792 0 383
RX_QUEUE_HEAD.<20>.PARSER = 1840 0 63
RX_QUEUE_HEAD.<20>.BUF.RING_PARAMS = 1760 0 127
RX_QUEUE_HEAD.<20>.BUF.PAL = 1776 0 127
RX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.payload_mac_ptr = 1760 0 15
RX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.payload_pal_ptr = 1762 0 15
RX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.payload_ring_len = 1764 0 15
RX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.payload_ring_base = 1766 0 15
RX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.dw2 = 1768 0 31
RX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.dw3 = 1772 0 31
RX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 1768 0 11
RX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1768 12 23
RX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1768 24 31
RX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1772 0 3
RX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.DW3.num_mpdus = 1772 4 15
RX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1772 16 27
RX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 1772 28 28
RX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.DW3.reserved.4196 = 1772 29 31
RX_QUEUE_HEAD.<20>.BUF.PAL.PN_0_31 = 1776 0 31
RX_QUEUE_HEAD.<20>.BUF.PAL.PN_32_48 = 1780 0 15
RX_QUEUE_HEAD.<20>.BUF.PAL.key = 1782 0 15
RX_QUEUE_HEAD.<20>.BUF.PAL.dw2 = 1784 0 31
RX_QUEUE_HEAD.<20>.BUF.PAL.dw3 = 1788 0 31
RX_QUEUE_HEAD.<20>.BUF.PAL.KEY.index = 1782 0 2
RX_QUEUE_HEAD.<20>.BUF.PAL.KEY.reserved.4197 = 1782 3 15
RX_QUEUE_HEAD.<20>.BUF.PAL.DW2.ignore_mic_err = 1784 0 0
RX_QUEUE_HEAD.<20>.BUF.PAL.DW2.ignore_replay = 1784 1 1
RX_QUEUE_HEAD.<20>.BUF.PAL.DW2.de_aggregation_en = 1784 2 2
RX_QUEUE_HEAD.<20>.BUF.PAL.DW2.reserved = 1784 3 31
RX_QUEUE_HEAD.<20>.BUF.PAL.DW3.reserved.4198 = 1788 0 22
RX_QUEUE_HEAD.<20>.BUF.PAL.DW3.qos_removal_en = 1788 23 23
RX_QUEUE_HEAD.<20>.BUF.PAL.DW3.translate_type_en = 1788 24 24
RX_QUEUE_HEAD.<20>.BUF.PAL.DW3.snap_removal_en = 1788 25 25
RX_QUEUE_HEAD.<20>.BUF.PAL.DW3.vlan_insertion_en = 1788 26 26
RX_QUEUE_HEAD.<20>.BUF.PAL.DW3.reserved.4199 = 1788 27 31
RX_QUEUE_HEAD.<20>.BAP.BACK = 1792 0 383
RX_QUEUE_HEAD.<20>.BAP.NON_BACK = 1792 0 383
RX_QUEUE_HEAD.<20>.BAP.BACK.dw0 = 1792 0 3
RX_QUEUE_HEAD.<20>.BAP.BACK.dw1 = 1796 0 31
RX_QUEUE_HEAD.<20>.BAP.BACK.dw2 = 1800 0 31
RX_QUEUE_HEAD.<20>.BAP.BACK.dw3 = 1804 0 31
RX_QUEUE_HEAD.<20>.BAP.BACK.ba_bitmap = 1808 0 31
RX_QUEUE_HEAD.<20>.BAP.BACK.dw8 = 1824 0 31
RX_QUEUE_HEAD.<20>.BAP.BACK.reserved.4206 = 1828 0 31
RX_QUEUE_HEAD.<20>.BAP.BACK.DW0.q_type = 1792 0 3
RX_QUEUE_HEAD.<20>.BAP.BACK.DW0.tid = 1792 4 7
RX_QUEUE_HEAD.<20>.BAP.BACK.DW0.win_start_r = 1792 8 19
RX_QUEUE_HEAD.<20>.BAP.BACK.DW0.reserved.4200 = 1792 20 23
RX_QUEUE_HEAD.<20>.BAP.BACK.DW0.start_r_idx = 1792 24 31
RX_QUEUE_HEAD.<20>.BAP.BACK.DW1.win_end_r = 1796 0 11
RX_QUEUE_HEAD.<20>.BAP.BACK.DW1.reserved.4201 = 1796 12 15
RX_QUEUE_HEAD.<20>.BAP.BACK.DW1.win_start_b = 1796 16 27
RX_QUEUE_HEAD.<20>.BAP.BACK.DW1.reserved.4202 = 1796 28 31
RX_QUEUE_HEAD.<20>.BAP.BACK.DW2.win_end_b = 1800 0 11
RX_QUEUE_HEAD.<20>.BAP.BACK.DW2.reserved.4203 = 1800 12 15
RX_QUEUE_HEAD.<20>.BAP.BACK.DW2.win_size = 1800 16 22
RX_QUEUE_HEAD.<20>.BAP.BACK.DW2.reserved.4204 = 1800 23 23
RX_QUEUE_HEAD.<20>.BAP.BACK.DW2.tail_idx = 1800 24 31
RX_QUEUE_HEAD.<20>.BAP.BACK.DW3.head_idx = 1804 0 7
RX_QUEUE_HEAD.<20>.BAP.BACK.DW3.start_b_idx = 1804 8 15
RX_QUEUE_HEAD.<20>.BAP.BACK.DW3.win_capacity_b = 1804 16 23
RX_QUEUE_HEAD.<20>.BAP.BACK.DW3.num_of_buff = 1804 24 31
RX_QUEUE_HEAD.<20>.BAP.BACK.DW8.received_trn = 1824 0 7
RX_QUEUE_HEAD.<20>.BAP.BACK.DW8.reserved.4205 = 1824 8 31
RX_QUEUE_HEAD.<20>.BAP.NON_BACK.dw0 = 1792 0 31
RX_QUEUE_HEAD.<20>.BAP.NON_BACK.sn_limit = 1796 0 15
RX_QUEUE_HEAD.<20>.BAP.NON_BACK.reserved.4209 = 1812 0 31
RX_QUEUE_HEAD.<20>.BAP.NON_BACK.DW0.q_type = 1792 0 3
RX_QUEUE_HEAD.<20>.BAP.NON_BACK.DW0.reserved.4207 = 1792 4 7
RX_QUEUE_HEAD.<20>.BAP.NON_BACK.DW0.rx_trn_index = 1792 8 15
RX_QUEUE_HEAD.<20>.BAP.NON_BACK.DW0.num_of_buff = 1792 16 23
RX_QUEUE_HEAD.<20>.BAP.NON_BACK.DW0.reserved.4208 = 1792 24 31
RX_QUEUE_HEAD.<20>.BAP.NON_BACK.SN_LIMIT.sn = 1796 0 11
RX_QUEUE_HEAD.<20>.BAP.NON_BACK.SN_LIMIT.limit = 1796 12 15
RX_QUEUE_HEAD.<20>.PARSER.dw0 = 1840 0 15
RX_QUEUE_HEAD.<20>.PARSER.dw1 = 1844 0 31
RX_QUEUE_HEAD.<20>.PARSER.DW0.reserved = 1840 0 4
RX_QUEUE_HEAD.<20>.PARSER.DW0.q_fwd_en = 1840 5 5
RX_QUEUE_HEAD.<20>.PARSER.DW0.q_back_en = 1840 6 6
RX_QUEUE_HEAD.<20>.PARSER.DW0.phy_info_en = 1840 7 7
RX_QUEUE_HEAD.<20>.PARSER.DW0.fwd_frame_parts = 1840 8 15
RX_QUEUE_HEAD.<20>.PARSER.DW0.paired = 1840 16 16
RX_QUEUE_HEAD.<20>.PARSER.DW0.sec_en = 1840 17 17
RX_QUEUE_HEAD.<20>.PARSER.DW0.non_sec_en = 1840 18 18
RX_QUEUE_HEAD.<20>.PARSER.DW0.crc_ignored = 1840 19 19
RX_QUEUE_HEAD.<20>.PARSER.DW0.decrypt_bypass = 1840 20 20
RX_QUEUE_HEAD.<20>.PARSER.DW0.min_body_size = 1840 21 25
RX_QUEUE_HEAD.<20>.PARSER.DW0.qos_ack_policy = 1840 26 27
RX_QUEUE_HEAD.<20>.PARSER.DW0.q_mi_icr_min_code = 1840 28 31
RX_QUEUE_HEAD.<20>.PARSER.DW1.max_mpdu_size = 1844 0 12
RX_QUEUE_HEAD.<20>.PARSER.DW1.reserved.4210 = 1844 13 31
RX_QUEUE_HEAD.<21>.BUF = 1848 0 255
RX_QUEUE_HEAD.<21>.BAP = 1880 0 383
RX_QUEUE_HEAD.<21>.PARSER = 1928 0 63
RX_QUEUE_HEAD.<21>.BUF.RING_PARAMS = 1848 0 127
RX_QUEUE_HEAD.<21>.BUF.PAL = 1864 0 127
RX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.payload_mac_ptr = 1848 0 15
RX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.payload_pal_ptr = 1850 0 15
RX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.payload_ring_len = 1852 0 15
RX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.payload_ring_base = 1854 0 15
RX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.dw2 = 1856 0 31
RX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.dw3 = 1860 0 31
RX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 1856 0 11
RX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1856 12 23
RX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1856 24 31
RX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1860 0 3
RX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.DW3.num_mpdus = 1860 4 15
RX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1860 16 27
RX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 1860 28 28
RX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.DW3.reserved.4196 = 1860 29 31
RX_QUEUE_HEAD.<21>.BUF.PAL.PN_0_31 = 1864 0 31
RX_QUEUE_HEAD.<21>.BUF.PAL.PN_32_48 = 1868 0 15
RX_QUEUE_HEAD.<21>.BUF.PAL.key = 1870 0 15
RX_QUEUE_HEAD.<21>.BUF.PAL.dw2 = 1872 0 31
RX_QUEUE_HEAD.<21>.BUF.PAL.dw3 = 1876 0 31
RX_QUEUE_HEAD.<21>.BUF.PAL.KEY.index = 1870 0 2
RX_QUEUE_HEAD.<21>.BUF.PAL.KEY.reserved.4197 = 1870 3 15
RX_QUEUE_HEAD.<21>.BUF.PAL.DW2.ignore_mic_err = 1872 0 0
RX_QUEUE_HEAD.<21>.BUF.PAL.DW2.ignore_replay = 1872 1 1
RX_QUEUE_HEAD.<21>.BUF.PAL.DW2.de_aggregation_en = 1872 2 2
RX_QUEUE_HEAD.<21>.BUF.PAL.DW2.reserved = 1872 3 31
RX_QUEUE_HEAD.<21>.BUF.PAL.DW3.reserved.4198 = 1876 0 22
RX_QUEUE_HEAD.<21>.BUF.PAL.DW3.qos_removal_en = 1876 23 23
RX_QUEUE_HEAD.<21>.BUF.PAL.DW3.translate_type_en = 1876 24 24
RX_QUEUE_HEAD.<21>.BUF.PAL.DW3.snap_removal_en = 1876 25 25
RX_QUEUE_HEAD.<21>.BUF.PAL.DW3.vlan_insertion_en = 1876 26 26
RX_QUEUE_HEAD.<21>.BUF.PAL.DW3.reserved.4199 = 1876 27 31
RX_QUEUE_HEAD.<21>.BAP.BACK = 1880 0 383
RX_QUEUE_HEAD.<21>.BAP.NON_BACK = 1880 0 383
RX_QUEUE_HEAD.<21>.BAP.BACK.dw0 = 1880 0 3
RX_QUEUE_HEAD.<21>.BAP.BACK.dw1 = 1884 0 31
RX_QUEUE_HEAD.<21>.BAP.BACK.dw2 = 1888 0 31
RX_QUEUE_HEAD.<21>.BAP.BACK.dw3 = 1892 0 31
RX_QUEUE_HEAD.<21>.BAP.BACK.ba_bitmap = 1896 0 31
RX_QUEUE_HEAD.<21>.BAP.BACK.dw8 = 1912 0 31
RX_QUEUE_HEAD.<21>.BAP.BACK.reserved.4206 = 1916 0 31
RX_QUEUE_HEAD.<21>.BAP.BACK.DW0.q_type = 1880 0 3
RX_QUEUE_HEAD.<21>.BAP.BACK.DW0.tid = 1880 4 7
RX_QUEUE_HEAD.<21>.BAP.BACK.DW0.win_start_r = 1880 8 19
RX_QUEUE_HEAD.<21>.BAP.BACK.DW0.reserved.4200 = 1880 20 23
RX_QUEUE_HEAD.<21>.BAP.BACK.DW0.start_r_idx = 1880 24 31
RX_QUEUE_HEAD.<21>.BAP.BACK.DW1.win_end_r = 1884 0 11
RX_QUEUE_HEAD.<21>.BAP.BACK.DW1.reserved.4201 = 1884 12 15
RX_QUEUE_HEAD.<21>.BAP.BACK.DW1.win_start_b = 1884 16 27
RX_QUEUE_HEAD.<21>.BAP.BACK.DW1.reserved.4202 = 1884 28 31
RX_QUEUE_HEAD.<21>.BAP.BACK.DW2.win_end_b = 1888 0 11
RX_QUEUE_HEAD.<21>.BAP.BACK.DW2.reserved.4203 = 1888 12 15
RX_QUEUE_HEAD.<21>.BAP.BACK.DW2.win_size = 1888 16 22
RX_QUEUE_HEAD.<21>.BAP.BACK.DW2.reserved.4204 = 1888 23 23
RX_QUEUE_HEAD.<21>.BAP.BACK.DW2.tail_idx = 1888 24 31
RX_QUEUE_HEAD.<21>.BAP.BACK.DW3.head_idx = 1892 0 7
RX_QUEUE_HEAD.<21>.BAP.BACK.DW3.start_b_idx = 1892 8 15
RX_QUEUE_HEAD.<21>.BAP.BACK.DW3.win_capacity_b = 1892 16 23
RX_QUEUE_HEAD.<21>.BAP.BACK.DW3.num_of_buff = 1892 24 31
RX_QUEUE_HEAD.<21>.BAP.BACK.DW8.received_trn = 1912 0 7
RX_QUEUE_HEAD.<21>.BAP.BACK.DW8.reserved.4205 = 1912 8 31
RX_QUEUE_HEAD.<21>.BAP.NON_BACK.dw0 = 1880 0 31
RX_QUEUE_HEAD.<21>.BAP.NON_BACK.sn_limit = 1884 0 15
RX_QUEUE_HEAD.<21>.BAP.NON_BACK.reserved.4209 = 1900 0 31
RX_QUEUE_HEAD.<21>.BAP.NON_BACK.DW0.q_type = 1880 0 3
RX_QUEUE_HEAD.<21>.BAP.NON_BACK.DW0.reserved.4207 = 1880 4 7
RX_QUEUE_HEAD.<21>.BAP.NON_BACK.DW0.rx_trn_index = 1880 8 15
RX_QUEUE_HEAD.<21>.BAP.NON_BACK.DW0.num_of_buff = 1880 16 23
RX_QUEUE_HEAD.<21>.BAP.NON_BACK.DW0.reserved.4208 = 1880 24 31
RX_QUEUE_HEAD.<21>.BAP.NON_BACK.SN_LIMIT.sn = 1884 0 11
RX_QUEUE_HEAD.<21>.BAP.NON_BACK.SN_LIMIT.limit = 1884 12 15
RX_QUEUE_HEAD.<21>.PARSER.dw0 = 1928 0 15
RX_QUEUE_HEAD.<21>.PARSER.dw1 = 1932 0 31
RX_QUEUE_HEAD.<21>.PARSER.DW0.reserved = 1928 0 4
RX_QUEUE_HEAD.<21>.PARSER.DW0.q_fwd_en = 1928 5 5
RX_QUEUE_HEAD.<21>.PARSER.DW0.q_back_en = 1928 6 6
RX_QUEUE_HEAD.<21>.PARSER.DW0.phy_info_en = 1928 7 7
RX_QUEUE_HEAD.<21>.PARSER.DW0.fwd_frame_parts = 1928 8 15
RX_QUEUE_HEAD.<21>.PARSER.DW0.paired = 1928 16 16
RX_QUEUE_HEAD.<21>.PARSER.DW0.sec_en = 1928 17 17
RX_QUEUE_HEAD.<21>.PARSER.DW0.non_sec_en = 1928 18 18
RX_QUEUE_HEAD.<21>.PARSER.DW0.crc_ignored = 1928 19 19
RX_QUEUE_HEAD.<21>.PARSER.DW0.decrypt_bypass = 1928 20 20
RX_QUEUE_HEAD.<21>.PARSER.DW0.min_body_size = 1928 21 25
RX_QUEUE_HEAD.<21>.PARSER.DW0.qos_ack_policy = 1928 26 27
RX_QUEUE_HEAD.<21>.PARSER.DW0.q_mi_icr_min_code = 1928 28 31
RX_QUEUE_HEAD.<21>.PARSER.DW1.max_mpdu_size = 1932 0 12
RX_QUEUE_HEAD.<21>.PARSER.DW1.reserved.4210 = 1932 13 31
RX_QUEUE_HEAD.<22>.BUF = 1936 0 255
RX_QUEUE_HEAD.<22>.BAP = 1968 0 383
RX_QUEUE_HEAD.<22>.PARSER = 2016 0 63
RX_QUEUE_HEAD.<22>.BUF.RING_PARAMS = 1936 0 127
RX_QUEUE_HEAD.<22>.BUF.PAL = 1952 0 127
RX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.payload_mac_ptr = 1936 0 15
RX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.payload_pal_ptr = 1938 0 15
RX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.payload_ring_len = 1940 0 15
RX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.payload_ring_base = 1942 0 15
RX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.dw2 = 1944 0 31
RX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.dw3 = 1948 0 31
RX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 1944 0 11
RX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1944 12 23
RX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1944 24 31
RX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1948 0 3
RX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.DW3.num_mpdus = 1948 4 15
RX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1948 16 27
RX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 1948 28 28
RX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.DW3.reserved.4196 = 1948 29 31
RX_QUEUE_HEAD.<22>.BUF.PAL.PN_0_31 = 1952 0 31
RX_QUEUE_HEAD.<22>.BUF.PAL.PN_32_48 = 1956 0 15
RX_QUEUE_HEAD.<22>.BUF.PAL.key = 1958 0 15
RX_QUEUE_HEAD.<22>.BUF.PAL.dw2 = 1960 0 31
RX_QUEUE_HEAD.<22>.BUF.PAL.dw3 = 1964 0 31
RX_QUEUE_HEAD.<22>.BUF.PAL.KEY.index = 1958 0 2
RX_QUEUE_HEAD.<22>.BUF.PAL.KEY.reserved.4197 = 1958 3 15
RX_QUEUE_HEAD.<22>.BUF.PAL.DW2.ignore_mic_err = 1960 0 0
RX_QUEUE_HEAD.<22>.BUF.PAL.DW2.ignore_replay = 1960 1 1
RX_QUEUE_HEAD.<22>.BUF.PAL.DW2.de_aggregation_en = 1960 2 2
RX_QUEUE_HEAD.<22>.BUF.PAL.DW2.reserved = 1960 3 31
RX_QUEUE_HEAD.<22>.BUF.PAL.DW3.reserved.4198 = 1964 0 22
RX_QUEUE_HEAD.<22>.BUF.PAL.DW3.qos_removal_en = 1964 23 23
RX_QUEUE_HEAD.<22>.BUF.PAL.DW3.translate_type_en = 1964 24 24
RX_QUEUE_HEAD.<22>.BUF.PAL.DW3.snap_removal_en = 1964 25 25
RX_QUEUE_HEAD.<22>.BUF.PAL.DW3.vlan_insertion_en = 1964 26 26
RX_QUEUE_HEAD.<22>.BUF.PAL.DW3.reserved.4199 = 1964 27 31
RX_QUEUE_HEAD.<22>.BAP.BACK = 1968 0 383
RX_QUEUE_HEAD.<22>.BAP.NON_BACK = 1968 0 383
RX_QUEUE_HEAD.<22>.BAP.BACK.dw0 = 1968 0 3
RX_QUEUE_HEAD.<22>.BAP.BACK.dw1 = 1972 0 31
RX_QUEUE_HEAD.<22>.BAP.BACK.dw2 = 1976 0 31
RX_QUEUE_HEAD.<22>.BAP.BACK.dw3 = 1980 0 31
RX_QUEUE_HEAD.<22>.BAP.BACK.ba_bitmap = 1984 0 31
RX_QUEUE_HEAD.<22>.BAP.BACK.dw8 = 2000 0 31
RX_QUEUE_HEAD.<22>.BAP.BACK.reserved.4206 = 2004 0 31
RX_QUEUE_HEAD.<22>.BAP.BACK.DW0.q_type = 1968 0 3
RX_QUEUE_HEAD.<22>.BAP.BACK.DW0.tid = 1968 4 7
RX_QUEUE_HEAD.<22>.BAP.BACK.DW0.win_start_r = 1968 8 19
RX_QUEUE_HEAD.<22>.BAP.BACK.DW0.reserved.4200 = 1968 20 23
RX_QUEUE_HEAD.<22>.BAP.BACK.DW0.start_r_idx = 1968 24 31
RX_QUEUE_HEAD.<22>.BAP.BACK.DW1.win_end_r = 1972 0 11
RX_QUEUE_HEAD.<22>.BAP.BACK.DW1.reserved.4201 = 1972 12 15
RX_QUEUE_HEAD.<22>.BAP.BACK.DW1.win_start_b = 1972 16 27
RX_QUEUE_HEAD.<22>.BAP.BACK.DW1.reserved.4202 = 1972 28 31
RX_QUEUE_HEAD.<22>.BAP.BACK.DW2.win_end_b = 1976 0 11
RX_QUEUE_HEAD.<22>.BAP.BACK.DW2.reserved.4203 = 1976 12 15
RX_QUEUE_HEAD.<22>.BAP.BACK.DW2.win_size = 1976 16 22
RX_QUEUE_HEAD.<22>.BAP.BACK.DW2.reserved.4204 = 1976 23 23
RX_QUEUE_HEAD.<22>.BAP.BACK.DW2.tail_idx = 1976 24 31
RX_QUEUE_HEAD.<22>.BAP.BACK.DW3.head_idx = 1980 0 7
RX_QUEUE_HEAD.<22>.BAP.BACK.DW3.start_b_idx = 1980 8 15
RX_QUEUE_HEAD.<22>.BAP.BACK.DW3.win_capacity_b = 1980 16 23
RX_QUEUE_HEAD.<22>.BAP.BACK.DW3.num_of_buff = 1980 24 31
RX_QUEUE_HEAD.<22>.BAP.BACK.DW8.received_trn = 2000 0 7
RX_QUEUE_HEAD.<22>.BAP.BACK.DW8.reserved.4205 = 2000 8 31
RX_QUEUE_HEAD.<22>.BAP.NON_BACK.dw0 = 1968 0 31
RX_QUEUE_HEAD.<22>.BAP.NON_BACK.sn_limit = 1972 0 15
RX_QUEUE_HEAD.<22>.BAP.NON_BACK.reserved.4209 = 1988 0 31
RX_QUEUE_HEAD.<22>.BAP.NON_BACK.DW0.q_type = 1968 0 3
RX_QUEUE_HEAD.<22>.BAP.NON_BACK.DW0.reserved.4207 = 1968 4 7
RX_QUEUE_HEAD.<22>.BAP.NON_BACK.DW0.rx_trn_index = 1968 8 15
RX_QUEUE_HEAD.<22>.BAP.NON_BACK.DW0.num_of_buff = 1968 16 23
RX_QUEUE_HEAD.<22>.BAP.NON_BACK.DW0.reserved.4208 = 1968 24 31
RX_QUEUE_HEAD.<22>.BAP.NON_BACK.SN_LIMIT.sn = 1972 0 11
RX_QUEUE_HEAD.<22>.BAP.NON_BACK.SN_LIMIT.limit = 1972 12 15
RX_QUEUE_HEAD.<22>.PARSER.dw0 = 2016 0 15
RX_QUEUE_HEAD.<22>.PARSER.dw1 = 2020 0 31
RX_QUEUE_HEAD.<22>.PARSER.DW0.reserved = 2016 0 4
RX_QUEUE_HEAD.<22>.PARSER.DW0.q_fwd_en = 2016 5 5
RX_QUEUE_HEAD.<22>.PARSER.DW0.q_back_en = 2016 6 6
RX_QUEUE_HEAD.<22>.PARSER.DW0.phy_info_en = 2016 7 7
RX_QUEUE_HEAD.<22>.PARSER.DW0.fwd_frame_parts = 2016 8 15
RX_QUEUE_HEAD.<22>.PARSER.DW0.paired = 2016 16 16
RX_QUEUE_HEAD.<22>.PARSER.DW0.sec_en = 2016 17 17
RX_QUEUE_HEAD.<22>.PARSER.DW0.non_sec_en = 2016 18 18
RX_QUEUE_HEAD.<22>.PARSER.DW0.crc_ignored = 2016 19 19
RX_QUEUE_HEAD.<22>.PARSER.DW0.decrypt_bypass = 2016 20 20
RX_QUEUE_HEAD.<22>.PARSER.DW0.min_body_size = 2016 21 25
RX_QUEUE_HEAD.<22>.PARSER.DW0.qos_ack_policy = 2016 26 27
RX_QUEUE_HEAD.<22>.PARSER.DW0.q_mi_icr_min_code = 2016 28 31
RX_QUEUE_HEAD.<22>.PARSER.DW1.max_mpdu_size = 2020 0 12
RX_QUEUE_HEAD.<22>.PARSER.DW1.reserved.4210 = 2020 13 31
RX_QUEUE_HEAD.<23>.BUF = 2024 0 255
RX_QUEUE_HEAD.<23>.BAP = 2056 0 383
RX_QUEUE_HEAD.<23>.PARSER = 2104 0 63
RX_QUEUE_HEAD.<23>.BUF.RING_PARAMS = 2024 0 127
RX_QUEUE_HEAD.<23>.BUF.PAL = 2040 0 127
RX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.payload_mac_ptr = 2024 0 15
RX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.payload_pal_ptr = 2026 0 15
RX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.payload_ring_len = 2028 0 15
RX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.payload_ring_base = 2030 0 15
RX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.dw2 = 2032 0 31
RX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.dw3 = 2036 0 31
RX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 2032 0 11
RX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 2032 12 23
RX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 2032 24 31
RX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 2036 0 3
RX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.DW3.num_mpdus = 2036 4 15
RX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 2036 16 27
RX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 2036 28 28
RX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.DW3.reserved.4196 = 2036 29 31
RX_QUEUE_HEAD.<23>.BUF.PAL.PN_0_31 = 2040 0 31
RX_QUEUE_HEAD.<23>.BUF.PAL.PN_32_48 = 2044 0 15
RX_QUEUE_HEAD.<23>.BUF.PAL.key = 2046 0 15
RX_QUEUE_HEAD.<23>.BUF.PAL.dw2 = 2048 0 31
RX_QUEUE_HEAD.<23>.BUF.PAL.dw3 = 2052 0 31
RX_QUEUE_HEAD.<23>.BUF.PAL.KEY.index = 2046 0 2
RX_QUEUE_HEAD.<23>.BUF.PAL.KEY.reserved.4197 = 2046 3 15
RX_QUEUE_HEAD.<23>.BUF.PAL.DW2.ignore_mic_err = 2048 0 0
RX_QUEUE_HEAD.<23>.BUF.PAL.DW2.ignore_replay = 2048 1 1
RX_QUEUE_HEAD.<23>.BUF.PAL.DW2.de_aggregation_en = 2048 2 2
RX_QUEUE_HEAD.<23>.BUF.PAL.DW2.reserved = 2048 3 31
RX_QUEUE_HEAD.<23>.BUF.PAL.DW3.reserved.4198 = 2052 0 22
RX_QUEUE_HEAD.<23>.BUF.PAL.DW3.qos_removal_en = 2052 23 23
RX_QUEUE_HEAD.<23>.BUF.PAL.DW3.translate_type_en = 2052 24 24
RX_QUEUE_HEAD.<23>.BUF.PAL.DW3.snap_removal_en = 2052 25 25
RX_QUEUE_HEAD.<23>.BUF.PAL.DW3.vlan_insertion_en = 2052 26 26
RX_QUEUE_HEAD.<23>.BUF.PAL.DW3.reserved.4199 = 2052 27 31
RX_QUEUE_HEAD.<23>.BAP.BACK = 2056 0 383
RX_QUEUE_HEAD.<23>.BAP.NON_BACK = 2056 0 383
RX_QUEUE_HEAD.<23>.BAP.BACK.dw0 = 2056 0 3
RX_QUEUE_HEAD.<23>.BAP.BACK.dw1 = 2060 0 31
RX_QUEUE_HEAD.<23>.BAP.BACK.dw2 = 2064 0 31
RX_QUEUE_HEAD.<23>.BAP.BACK.dw3 = 2068 0 31
RX_QUEUE_HEAD.<23>.BAP.BACK.ba_bitmap = 2072 0 31
RX_QUEUE_HEAD.<23>.BAP.BACK.dw8 = 2088 0 31
RX_QUEUE_HEAD.<23>.BAP.BACK.reserved.4206 = 2092 0 31
RX_QUEUE_HEAD.<23>.BAP.BACK.DW0.q_type = 2056 0 3
RX_QUEUE_HEAD.<23>.BAP.BACK.DW0.tid = 2056 4 7
RX_QUEUE_HEAD.<23>.BAP.BACK.DW0.win_start_r = 2056 8 19
RX_QUEUE_HEAD.<23>.BAP.BACK.DW0.reserved.4200 = 2056 20 23
RX_QUEUE_HEAD.<23>.BAP.BACK.DW0.start_r_idx = 2056 24 31
RX_QUEUE_HEAD.<23>.BAP.BACK.DW1.win_end_r = 2060 0 11
RX_QUEUE_HEAD.<23>.BAP.BACK.DW1.reserved.4201 = 2060 12 15
RX_QUEUE_HEAD.<23>.BAP.BACK.DW1.win_start_b = 2060 16 27
RX_QUEUE_HEAD.<23>.BAP.BACK.DW1.reserved.4202 = 2060 28 31
RX_QUEUE_HEAD.<23>.BAP.BACK.DW2.win_end_b = 2064 0 11
RX_QUEUE_HEAD.<23>.BAP.BACK.DW2.reserved.4203 = 2064 12 15
RX_QUEUE_HEAD.<23>.BAP.BACK.DW2.win_size = 2064 16 22
RX_QUEUE_HEAD.<23>.BAP.BACK.DW2.reserved.4204 = 2064 23 23
RX_QUEUE_HEAD.<23>.BAP.BACK.DW2.tail_idx = 2064 24 31
RX_QUEUE_HEAD.<23>.BAP.BACK.DW3.head_idx = 2068 0 7
RX_QUEUE_HEAD.<23>.BAP.BACK.DW3.start_b_idx = 2068 8 15
RX_QUEUE_HEAD.<23>.BAP.BACK.DW3.win_capacity_b = 2068 16 23
RX_QUEUE_HEAD.<23>.BAP.BACK.DW3.num_of_buff = 2068 24 31
RX_QUEUE_HEAD.<23>.BAP.BACK.DW8.received_trn = 2088 0 7
RX_QUEUE_HEAD.<23>.BAP.BACK.DW8.reserved.4205 = 2088 8 31
RX_QUEUE_HEAD.<23>.BAP.NON_BACK.dw0 = 2056 0 31
RX_QUEUE_HEAD.<23>.BAP.NON_BACK.sn_limit = 2060 0 15
RX_QUEUE_HEAD.<23>.BAP.NON_BACK.reserved.4209 = 2076 0 31
RX_QUEUE_HEAD.<23>.BAP.NON_BACK.DW0.q_type = 2056 0 3
RX_QUEUE_HEAD.<23>.BAP.NON_BACK.DW0.reserved.4207 = 2056 4 7
RX_QUEUE_HEAD.<23>.BAP.NON_BACK.DW0.rx_trn_index = 2056 8 15
RX_QUEUE_HEAD.<23>.BAP.NON_BACK.DW0.num_of_buff = 2056 16 23
RX_QUEUE_HEAD.<23>.BAP.NON_BACK.DW0.reserved.4208 = 2056 24 31
RX_QUEUE_HEAD.<23>.BAP.NON_BACK.SN_LIMIT.sn = 2060 0 11
RX_QUEUE_HEAD.<23>.BAP.NON_BACK.SN_LIMIT.limit = 2060 12 15
RX_QUEUE_HEAD.<23>.PARSER.dw0 = 2104 0 15
RX_QUEUE_HEAD.<23>.PARSER.dw1 = 2108 0 31
RX_QUEUE_HEAD.<23>.PARSER.DW0.reserved = 2104 0 4
RX_QUEUE_HEAD.<23>.PARSER.DW0.q_fwd_en = 2104 5 5
RX_QUEUE_HEAD.<23>.PARSER.DW0.q_back_en = 2104 6 6
RX_QUEUE_HEAD.<23>.PARSER.DW0.phy_info_en = 2104 7 7
RX_QUEUE_HEAD.<23>.PARSER.DW0.fwd_frame_parts = 2104 8 15
RX_QUEUE_HEAD.<23>.PARSER.DW0.paired = 2104 16 16
RX_QUEUE_HEAD.<23>.PARSER.DW0.sec_en = 2104 17 17
RX_QUEUE_HEAD.<23>.PARSER.DW0.non_sec_en = 2104 18 18
RX_QUEUE_HEAD.<23>.PARSER.DW0.crc_ignored = 2104 19 19
RX_QUEUE_HEAD.<23>.PARSER.DW0.decrypt_bypass = 2104 20 20
RX_QUEUE_HEAD.<23>.PARSER.DW0.min_body_size = 2104 21 25
RX_QUEUE_HEAD.<23>.PARSER.DW0.qos_ack_policy = 2104 26 27
RX_QUEUE_HEAD.<23>.PARSER.DW0.q_mi_icr_min_code = 2104 28 31
RX_QUEUE_HEAD.<23>.PARSER.DW1.max_mpdu_size = 2108 0 12
RX_QUEUE_HEAD.<23>.PARSER.DW1.reserved.4210 = 2108 13 31
RX_QUEUE_HEAD.<24>.BUF = 2112 0 255
RX_QUEUE_HEAD.<24>.BAP = 2144 0 383
RX_QUEUE_HEAD.<24>.PARSER = 2192 0 63
RX_QUEUE_HEAD.<24>.BUF.RING_PARAMS = 2112 0 127
RX_QUEUE_HEAD.<24>.BUF.PAL = 2128 0 127
RX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.payload_mac_ptr = 2112 0 15
RX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.payload_pal_ptr = 2114 0 15
RX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.payload_ring_len = 2116 0 15
RX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.payload_ring_base = 2118 0 15
RX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.dw2 = 2120 0 31
RX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.dw3 = 2124 0 31
RX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 2120 0 11
RX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 2120 12 23
RX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 2120 24 31
RX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 2124 0 3
RX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.DW3.num_mpdus = 2124 4 15
RX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 2124 16 27
RX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 2124 28 28
RX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.DW3.reserved.4196 = 2124 29 31
RX_QUEUE_HEAD.<24>.BUF.PAL.PN_0_31 = 2128 0 31
RX_QUEUE_HEAD.<24>.BUF.PAL.PN_32_48 = 2132 0 15
RX_QUEUE_HEAD.<24>.BUF.PAL.key = 2134 0 15
RX_QUEUE_HEAD.<24>.BUF.PAL.dw2 = 2136 0 31
RX_QUEUE_HEAD.<24>.BUF.PAL.dw3 = 2140 0 31
RX_QUEUE_HEAD.<24>.BUF.PAL.KEY.index = 2134 0 2
RX_QUEUE_HEAD.<24>.BUF.PAL.KEY.reserved.4197 = 2134 3 15
RX_QUEUE_HEAD.<24>.BUF.PAL.DW2.ignore_mic_err = 2136 0 0
RX_QUEUE_HEAD.<24>.BUF.PAL.DW2.ignore_replay = 2136 1 1
RX_QUEUE_HEAD.<24>.BUF.PAL.DW2.de_aggregation_en = 2136 2 2
RX_QUEUE_HEAD.<24>.BUF.PAL.DW2.reserved = 2136 3 31
RX_QUEUE_HEAD.<24>.BUF.PAL.DW3.reserved.4198 = 2140 0 22
RX_QUEUE_HEAD.<24>.BUF.PAL.DW3.qos_removal_en = 2140 23 23
RX_QUEUE_HEAD.<24>.BUF.PAL.DW3.translate_type_en = 2140 24 24
RX_QUEUE_HEAD.<24>.BUF.PAL.DW3.snap_removal_en = 2140 25 25
RX_QUEUE_HEAD.<24>.BUF.PAL.DW3.vlan_insertion_en = 2140 26 26
RX_QUEUE_HEAD.<24>.BUF.PAL.DW3.reserved.4199 = 2140 27 31
RX_QUEUE_HEAD.<24>.BAP.BACK = 2144 0 383
RX_QUEUE_HEAD.<24>.BAP.NON_BACK = 2144 0 383
RX_QUEUE_HEAD.<24>.BAP.BACK.dw0 = 2144 0 3
RX_QUEUE_HEAD.<24>.BAP.BACK.dw1 = 2148 0 31
RX_QUEUE_HEAD.<24>.BAP.BACK.dw2 = 2152 0 31
RX_QUEUE_HEAD.<24>.BAP.BACK.dw3 = 2156 0 31
RX_QUEUE_HEAD.<24>.BAP.BACK.ba_bitmap = 2160 0 31
RX_QUEUE_HEAD.<24>.BAP.BACK.dw8 = 2176 0 31
RX_QUEUE_HEAD.<24>.BAP.BACK.reserved.4206 = 2180 0 31
RX_QUEUE_HEAD.<24>.BAP.BACK.DW0.q_type = 2144 0 3
RX_QUEUE_HEAD.<24>.BAP.BACK.DW0.tid = 2144 4 7
RX_QUEUE_HEAD.<24>.BAP.BACK.DW0.win_start_r = 2144 8 19
RX_QUEUE_HEAD.<24>.BAP.BACK.DW0.reserved.4200 = 2144 20 23
RX_QUEUE_HEAD.<24>.BAP.BACK.DW0.start_r_idx = 2144 24 31
RX_QUEUE_HEAD.<24>.BAP.BACK.DW1.win_end_r = 2148 0 11
RX_QUEUE_HEAD.<24>.BAP.BACK.DW1.reserved.4201 = 2148 12 15
RX_QUEUE_HEAD.<24>.BAP.BACK.DW1.win_start_b = 2148 16 27
RX_QUEUE_HEAD.<24>.BAP.BACK.DW1.reserved.4202 = 2148 28 31
RX_QUEUE_HEAD.<24>.BAP.BACK.DW2.win_end_b = 2152 0 11
RX_QUEUE_HEAD.<24>.BAP.BACK.DW2.reserved.4203 = 2152 12 15
RX_QUEUE_HEAD.<24>.BAP.BACK.DW2.win_size = 2152 16 22
RX_QUEUE_HEAD.<24>.BAP.BACK.DW2.reserved.4204 = 2152 23 23
RX_QUEUE_HEAD.<24>.BAP.BACK.DW2.tail_idx = 2152 24 31
RX_QUEUE_HEAD.<24>.BAP.BACK.DW3.head_idx = 2156 0 7
RX_QUEUE_HEAD.<24>.BAP.BACK.DW3.start_b_idx = 2156 8 15
RX_QUEUE_HEAD.<24>.BAP.BACK.DW3.win_capacity_b = 2156 16 23
RX_QUEUE_HEAD.<24>.BAP.BACK.DW3.num_of_buff = 2156 24 31
RX_QUEUE_HEAD.<24>.BAP.BACK.DW8.received_trn = 2176 0 7
RX_QUEUE_HEAD.<24>.BAP.BACK.DW8.reserved.4205 = 2176 8 31
RX_QUEUE_HEAD.<24>.BAP.NON_BACK.dw0 = 2144 0 31
RX_QUEUE_HEAD.<24>.BAP.NON_BACK.sn_limit = 2148 0 15
RX_QUEUE_HEAD.<24>.BAP.NON_BACK.reserved.4209 = 2164 0 31
RX_QUEUE_HEAD.<24>.BAP.NON_BACK.DW0.q_type = 2144 0 3
RX_QUEUE_HEAD.<24>.BAP.NON_BACK.DW0.reserved.4207 = 2144 4 7
RX_QUEUE_HEAD.<24>.BAP.NON_BACK.DW0.rx_trn_index = 2144 8 15
RX_QUEUE_HEAD.<24>.BAP.NON_BACK.DW0.num_of_buff = 2144 16 23
RX_QUEUE_HEAD.<24>.BAP.NON_BACK.DW0.reserved.4208 = 2144 24 31
RX_QUEUE_HEAD.<24>.BAP.NON_BACK.SN_LIMIT.sn = 2148 0 11
RX_QUEUE_HEAD.<24>.BAP.NON_BACK.SN_LIMIT.limit = 2148 12 15
RX_QUEUE_HEAD.<24>.PARSER.dw0 = 2192 0 15
RX_QUEUE_HEAD.<24>.PARSER.dw1 = 2196 0 31
RX_QUEUE_HEAD.<24>.PARSER.DW0.reserved = 2192 0 4
RX_QUEUE_HEAD.<24>.PARSER.DW0.q_fwd_en = 2192 5 5
RX_QUEUE_HEAD.<24>.PARSER.DW0.q_back_en = 2192 6 6
RX_QUEUE_HEAD.<24>.PARSER.DW0.phy_info_en = 2192 7 7
RX_QUEUE_HEAD.<24>.PARSER.DW0.fwd_frame_parts = 2192 8 15
RX_QUEUE_HEAD.<24>.PARSER.DW0.paired = 2192 16 16
RX_QUEUE_HEAD.<24>.PARSER.DW0.sec_en = 2192 17 17
RX_QUEUE_HEAD.<24>.PARSER.DW0.non_sec_en = 2192 18 18
RX_QUEUE_HEAD.<24>.PARSER.DW0.crc_ignored = 2192 19 19
RX_QUEUE_HEAD.<24>.PARSER.DW0.decrypt_bypass = 2192 20 20
RX_QUEUE_HEAD.<24>.PARSER.DW0.min_body_size = 2192 21 25
RX_QUEUE_HEAD.<24>.PARSER.DW0.qos_ack_policy = 2192 26 27
RX_QUEUE_HEAD.<24>.PARSER.DW0.q_mi_icr_min_code = 2192 28 31
RX_QUEUE_HEAD.<24>.PARSER.DW1.max_mpdu_size = 2196 0 12
RX_QUEUE_HEAD.<24>.PARSER.DW1.reserved.4210 = 2196 13 31
RX_QUEUE_HEAD.<25>.BUF = 2200 0 255
RX_QUEUE_HEAD.<25>.BAP = 2232 0 383
RX_QUEUE_HEAD.<25>.PARSER = 2280 0 63
RX_QUEUE_HEAD.<25>.BUF.RING_PARAMS = 2200 0 127
RX_QUEUE_HEAD.<25>.BUF.PAL = 2216 0 127
RX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.payload_mac_ptr = 2200 0 15
RX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.payload_pal_ptr = 2202 0 15
RX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.payload_ring_len = 2204 0 15
RX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.payload_ring_base = 2206 0 15
RX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.dw2 = 2208 0 31
RX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.dw3 = 2212 0 31
RX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 2208 0 11
RX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 2208 12 23
RX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 2208 24 31
RX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 2212 0 3
RX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.DW3.num_mpdus = 2212 4 15
RX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 2212 16 27
RX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 2212 28 28
RX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.DW3.reserved.4196 = 2212 29 31
RX_QUEUE_HEAD.<25>.BUF.PAL.PN_0_31 = 2216 0 31
RX_QUEUE_HEAD.<25>.BUF.PAL.PN_32_48 = 2220 0 15
RX_QUEUE_HEAD.<25>.BUF.PAL.key = 2222 0 15
RX_QUEUE_HEAD.<25>.BUF.PAL.dw2 = 2224 0 31
RX_QUEUE_HEAD.<25>.BUF.PAL.dw3 = 2228 0 31
RX_QUEUE_HEAD.<25>.BUF.PAL.KEY.index = 2222 0 2
RX_QUEUE_HEAD.<25>.BUF.PAL.KEY.reserved.4197 = 2222 3 15
RX_QUEUE_HEAD.<25>.BUF.PAL.DW2.ignore_mic_err = 2224 0 0
RX_QUEUE_HEAD.<25>.BUF.PAL.DW2.ignore_replay = 2224 1 1
RX_QUEUE_HEAD.<25>.BUF.PAL.DW2.de_aggregation_en = 2224 2 2
RX_QUEUE_HEAD.<25>.BUF.PAL.DW2.reserved = 2224 3 31
RX_QUEUE_HEAD.<25>.BUF.PAL.DW3.reserved.4198 = 2228 0 22
RX_QUEUE_HEAD.<25>.BUF.PAL.DW3.qos_removal_en = 2228 23 23
RX_QUEUE_HEAD.<25>.BUF.PAL.DW3.translate_type_en = 2228 24 24
RX_QUEUE_HEAD.<25>.BUF.PAL.DW3.snap_removal_en = 2228 25 25
RX_QUEUE_HEAD.<25>.BUF.PAL.DW3.vlan_insertion_en = 2228 26 26
RX_QUEUE_HEAD.<25>.BUF.PAL.DW3.reserved.4199 = 2228 27 31
RX_QUEUE_HEAD.<25>.BAP.BACK = 2232 0 383
RX_QUEUE_HEAD.<25>.BAP.NON_BACK = 2232 0 383
RX_QUEUE_HEAD.<25>.BAP.BACK.dw0 = 2232 0 3
RX_QUEUE_HEAD.<25>.BAP.BACK.dw1 = 2236 0 31
RX_QUEUE_HEAD.<25>.BAP.BACK.dw2 = 2240 0 31
RX_QUEUE_HEAD.<25>.BAP.BACK.dw3 = 2244 0 31
RX_QUEUE_HEAD.<25>.BAP.BACK.ba_bitmap = 2248 0 31
RX_QUEUE_HEAD.<25>.BAP.BACK.dw8 = 2264 0 31
RX_QUEUE_HEAD.<25>.BAP.BACK.reserved.4206 = 2268 0 31
RX_QUEUE_HEAD.<25>.BAP.BACK.DW0.q_type = 2232 0 3
RX_QUEUE_HEAD.<25>.BAP.BACK.DW0.tid = 2232 4 7
RX_QUEUE_HEAD.<25>.BAP.BACK.DW0.win_start_r = 2232 8 19
RX_QUEUE_HEAD.<25>.BAP.BACK.DW0.reserved.4200 = 2232 20 23
RX_QUEUE_HEAD.<25>.BAP.BACK.DW0.start_r_idx = 2232 24 31
RX_QUEUE_HEAD.<25>.BAP.BACK.DW1.win_end_r = 2236 0 11
RX_QUEUE_HEAD.<25>.BAP.BACK.DW1.reserved.4201 = 2236 12 15
RX_QUEUE_HEAD.<25>.BAP.BACK.DW1.win_start_b = 2236 16 27
RX_QUEUE_HEAD.<25>.BAP.BACK.DW1.reserved.4202 = 2236 28 31
RX_QUEUE_HEAD.<25>.BAP.BACK.DW2.win_end_b = 2240 0 11
RX_QUEUE_HEAD.<25>.BAP.BACK.DW2.reserved.4203 = 2240 12 15
RX_QUEUE_HEAD.<25>.BAP.BACK.DW2.win_size = 2240 16 22
RX_QUEUE_HEAD.<25>.BAP.BACK.DW2.reserved.4204 = 2240 23 23
RX_QUEUE_HEAD.<25>.BAP.BACK.DW2.tail_idx = 2240 24 31
RX_QUEUE_HEAD.<25>.BAP.BACK.DW3.head_idx = 2244 0 7
RX_QUEUE_HEAD.<25>.BAP.BACK.DW3.start_b_idx = 2244 8 15
RX_QUEUE_HEAD.<25>.BAP.BACK.DW3.win_capacity_b = 2244 16 23
RX_QUEUE_HEAD.<25>.BAP.BACK.DW3.num_of_buff = 2244 24 31
RX_QUEUE_HEAD.<25>.BAP.BACK.DW8.received_trn = 2264 0 7
RX_QUEUE_HEAD.<25>.BAP.BACK.DW8.reserved.4205 = 2264 8 31
RX_QUEUE_HEAD.<25>.BAP.NON_BACK.dw0 = 2232 0 31
RX_QUEUE_HEAD.<25>.BAP.NON_BACK.sn_limit = 2236 0 15
RX_QUEUE_HEAD.<25>.BAP.NON_BACK.reserved.4209 = 2252 0 31
RX_QUEUE_HEAD.<25>.BAP.NON_BACK.DW0.q_type = 2232 0 3
RX_QUEUE_HEAD.<25>.BAP.NON_BACK.DW0.reserved.4207 = 2232 4 7
RX_QUEUE_HEAD.<25>.BAP.NON_BACK.DW0.rx_trn_index = 2232 8 15
RX_QUEUE_HEAD.<25>.BAP.NON_BACK.DW0.num_of_buff = 2232 16 23
RX_QUEUE_HEAD.<25>.BAP.NON_BACK.DW0.reserved.4208 = 2232 24 31
RX_QUEUE_HEAD.<25>.BAP.NON_BACK.SN_LIMIT.sn = 2236 0 11
RX_QUEUE_HEAD.<25>.BAP.NON_BACK.SN_LIMIT.limit = 2236 12 15
RX_QUEUE_HEAD.<25>.PARSER.dw0 = 2280 0 15
RX_QUEUE_HEAD.<25>.PARSER.dw1 = 2284 0 31
RX_QUEUE_HEAD.<25>.PARSER.DW0.reserved = 2280 0 4
RX_QUEUE_HEAD.<25>.PARSER.DW0.q_fwd_en = 2280 5 5
RX_QUEUE_HEAD.<25>.PARSER.DW0.q_back_en = 2280 6 6
RX_QUEUE_HEAD.<25>.PARSER.DW0.phy_info_en = 2280 7 7
RX_QUEUE_HEAD.<25>.PARSER.DW0.fwd_frame_parts = 2280 8 15
RX_QUEUE_HEAD.<25>.PARSER.DW0.paired = 2280 16 16
RX_QUEUE_HEAD.<25>.PARSER.DW0.sec_en = 2280 17 17
RX_QUEUE_HEAD.<25>.PARSER.DW0.non_sec_en = 2280 18 18
RX_QUEUE_HEAD.<25>.PARSER.DW0.crc_ignored = 2280 19 19
RX_QUEUE_HEAD.<25>.PARSER.DW0.decrypt_bypass = 2280 20 20
RX_QUEUE_HEAD.<25>.PARSER.DW0.min_body_size = 2280 21 25
RX_QUEUE_HEAD.<25>.PARSER.DW0.qos_ack_policy = 2280 26 27
RX_QUEUE_HEAD.<25>.PARSER.DW0.q_mi_icr_min_code = 2280 28 31
RX_QUEUE_HEAD.<25>.PARSER.DW1.max_mpdu_size = 2284 0 12
RX_QUEUE_HEAD.<25>.PARSER.DW1.reserved.4210 = 2284 13 31
RX_QUEUE_HEAD.<26>.BUF = 2288 0 255
RX_QUEUE_HEAD.<26>.BAP = 2320 0 383
RX_QUEUE_HEAD.<26>.PARSER = 2368 0 63
RX_QUEUE_HEAD.<26>.BUF.RING_PARAMS = 2288 0 127
RX_QUEUE_HEAD.<26>.BUF.PAL = 2304 0 127
RX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.payload_mac_ptr = 2288 0 15
RX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.payload_pal_ptr = 2290 0 15
RX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.payload_ring_len = 2292 0 15
RX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.payload_ring_base = 2294 0 15
RX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.dw2 = 2296 0 31
RX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.dw3 = 2300 0 31
RX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 2296 0 11
RX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 2296 12 23
RX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 2296 24 31
RX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 2300 0 3
RX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.DW3.num_mpdus = 2300 4 15
RX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 2300 16 27
RX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 2300 28 28
RX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.DW3.reserved.4196 = 2300 29 31
RX_QUEUE_HEAD.<26>.BUF.PAL.PN_0_31 = 2304 0 31
RX_QUEUE_HEAD.<26>.BUF.PAL.PN_32_48 = 2308 0 15
RX_QUEUE_HEAD.<26>.BUF.PAL.key = 2310 0 15
RX_QUEUE_HEAD.<26>.BUF.PAL.dw2 = 2312 0 31
RX_QUEUE_HEAD.<26>.BUF.PAL.dw3 = 2316 0 31
RX_QUEUE_HEAD.<26>.BUF.PAL.KEY.index = 2310 0 2
RX_QUEUE_HEAD.<26>.BUF.PAL.KEY.reserved.4197 = 2310 3 15
RX_QUEUE_HEAD.<26>.BUF.PAL.DW2.ignore_mic_err = 2312 0 0
RX_QUEUE_HEAD.<26>.BUF.PAL.DW2.ignore_replay = 2312 1 1
RX_QUEUE_HEAD.<26>.BUF.PAL.DW2.de_aggregation_en = 2312 2 2
RX_QUEUE_HEAD.<26>.BUF.PAL.DW2.reserved = 2312 3 31
RX_QUEUE_HEAD.<26>.BUF.PAL.DW3.reserved.4198 = 2316 0 22
RX_QUEUE_HEAD.<26>.BUF.PAL.DW3.qos_removal_en = 2316 23 23
RX_QUEUE_HEAD.<26>.BUF.PAL.DW3.translate_type_en = 2316 24 24
RX_QUEUE_HEAD.<26>.BUF.PAL.DW3.snap_removal_en = 2316 25 25
RX_QUEUE_HEAD.<26>.BUF.PAL.DW3.vlan_insertion_en = 2316 26 26
RX_QUEUE_HEAD.<26>.BUF.PAL.DW3.reserved.4199 = 2316 27 31
RX_QUEUE_HEAD.<26>.BAP.BACK = 2320 0 383
RX_QUEUE_HEAD.<26>.BAP.NON_BACK = 2320 0 383
RX_QUEUE_HEAD.<26>.BAP.BACK.dw0 = 2320 0 3
RX_QUEUE_HEAD.<26>.BAP.BACK.dw1 = 2324 0 31
RX_QUEUE_HEAD.<26>.BAP.BACK.dw2 = 2328 0 31
RX_QUEUE_HEAD.<26>.BAP.BACK.dw3 = 2332 0 31
RX_QUEUE_HEAD.<26>.BAP.BACK.ba_bitmap = 2336 0 31
RX_QUEUE_HEAD.<26>.BAP.BACK.dw8 = 2352 0 31
RX_QUEUE_HEAD.<26>.BAP.BACK.reserved.4206 = 2356 0 31
RX_QUEUE_HEAD.<26>.BAP.BACK.DW0.q_type = 2320 0 3
RX_QUEUE_HEAD.<26>.BAP.BACK.DW0.tid = 2320 4 7
RX_QUEUE_HEAD.<26>.BAP.BACK.DW0.win_start_r = 2320 8 19
RX_QUEUE_HEAD.<26>.BAP.BACK.DW0.reserved.4200 = 2320 20 23
RX_QUEUE_HEAD.<26>.BAP.BACK.DW0.start_r_idx = 2320 24 31
RX_QUEUE_HEAD.<26>.BAP.BACK.DW1.win_end_r = 2324 0 11
RX_QUEUE_HEAD.<26>.BAP.BACK.DW1.reserved.4201 = 2324 12 15
RX_QUEUE_HEAD.<26>.BAP.BACK.DW1.win_start_b = 2324 16 27
RX_QUEUE_HEAD.<26>.BAP.BACK.DW1.reserved.4202 = 2324 28 31
RX_QUEUE_HEAD.<26>.BAP.BACK.DW2.win_end_b = 2328 0 11
RX_QUEUE_HEAD.<26>.BAP.BACK.DW2.reserved.4203 = 2328 12 15
RX_QUEUE_HEAD.<26>.BAP.BACK.DW2.win_size = 2328 16 22
RX_QUEUE_HEAD.<26>.BAP.BACK.DW2.reserved.4204 = 2328 23 23
RX_QUEUE_HEAD.<26>.BAP.BACK.DW2.tail_idx = 2328 24 31
RX_QUEUE_HEAD.<26>.BAP.BACK.DW3.head_idx = 2332 0 7
RX_QUEUE_HEAD.<26>.BAP.BACK.DW3.start_b_idx = 2332 8 15
RX_QUEUE_HEAD.<26>.BAP.BACK.DW3.win_capacity_b = 2332 16 23
RX_QUEUE_HEAD.<26>.BAP.BACK.DW3.num_of_buff = 2332 24 31
RX_QUEUE_HEAD.<26>.BAP.BACK.DW8.received_trn = 2352 0 7
RX_QUEUE_HEAD.<26>.BAP.BACK.DW8.reserved.4205 = 2352 8 31
RX_QUEUE_HEAD.<26>.BAP.NON_BACK.dw0 = 2320 0 31
RX_QUEUE_HEAD.<26>.BAP.NON_BACK.sn_limit = 2324 0 15
RX_QUEUE_HEAD.<26>.BAP.NON_BACK.reserved.4209 = 2340 0 31
RX_QUEUE_HEAD.<26>.BAP.NON_BACK.DW0.q_type = 2320 0 3
RX_QUEUE_HEAD.<26>.BAP.NON_BACK.DW0.reserved.4207 = 2320 4 7
RX_QUEUE_HEAD.<26>.BAP.NON_BACK.DW0.rx_trn_index = 2320 8 15
RX_QUEUE_HEAD.<26>.BAP.NON_BACK.DW0.num_of_buff = 2320 16 23
RX_QUEUE_HEAD.<26>.BAP.NON_BACK.DW0.reserved.4208 = 2320 24 31
RX_QUEUE_HEAD.<26>.BAP.NON_BACK.SN_LIMIT.sn = 2324 0 11
RX_QUEUE_HEAD.<26>.BAP.NON_BACK.SN_LIMIT.limit = 2324 12 15
RX_QUEUE_HEAD.<26>.PARSER.dw0 = 2368 0 15
RX_QUEUE_HEAD.<26>.PARSER.dw1 = 2372 0 31
RX_QUEUE_HEAD.<26>.PARSER.DW0.reserved = 2368 0 4
RX_QUEUE_HEAD.<26>.PARSER.DW0.q_fwd_en = 2368 5 5
RX_QUEUE_HEAD.<26>.PARSER.DW0.q_back_en = 2368 6 6
RX_QUEUE_HEAD.<26>.PARSER.DW0.phy_info_en = 2368 7 7
RX_QUEUE_HEAD.<26>.PARSER.DW0.fwd_frame_parts = 2368 8 15
RX_QUEUE_HEAD.<26>.PARSER.DW0.paired = 2368 16 16
RX_QUEUE_HEAD.<26>.PARSER.DW0.sec_en = 2368 17 17
RX_QUEUE_HEAD.<26>.PARSER.DW0.non_sec_en = 2368 18 18
RX_QUEUE_HEAD.<26>.PARSER.DW0.crc_ignored = 2368 19 19
RX_QUEUE_HEAD.<26>.PARSER.DW0.decrypt_bypass = 2368 20 20
RX_QUEUE_HEAD.<26>.PARSER.DW0.min_body_size = 2368 21 25
RX_QUEUE_HEAD.<26>.PARSER.DW0.qos_ack_policy = 2368 26 27
RX_QUEUE_HEAD.<26>.PARSER.DW0.q_mi_icr_min_code = 2368 28 31
RX_QUEUE_HEAD.<26>.PARSER.DW1.max_mpdu_size = 2372 0 12
RX_QUEUE_HEAD.<26>.PARSER.DW1.reserved.4210 = 2372 13 31
RX_QUEUE_HEAD.<27>.BUF = 2376 0 255
RX_QUEUE_HEAD.<27>.BAP = 2408 0 383
RX_QUEUE_HEAD.<27>.PARSER = 2456 0 63
RX_QUEUE_HEAD.<27>.BUF.RING_PARAMS = 2376 0 127
RX_QUEUE_HEAD.<27>.BUF.PAL = 2392 0 127
RX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.payload_mac_ptr = 2376 0 15
RX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.payload_pal_ptr = 2378 0 15
RX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.payload_ring_len = 2380 0 15
RX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.payload_ring_base = 2382 0 15
RX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.dw2 = 2384 0 31
RX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.dw3 = 2388 0 31
RX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 2384 0 11
RX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 2384 12 23
RX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 2384 24 31
RX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 2388 0 3
RX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.DW3.num_mpdus = 2388 4 15
RX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 2388 16 27
RX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 2388 28 28
RX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.DW3.reserved.4196 = 2388 29 31
RX_QUEUE_HEAD.<27>.BUF.PAL.PN_0_31 = 2392 0 31
RX_QUEUE_HEAD.<27>.BUF.PAL.PN_32_48 = 2396 0 15
RX_QUEUE_HEAD.<27>.BUF.PAL.key = 2398 0 15
RX_QUEUE_HEAD.<27>.BUF.PAL.dw2 = 2400 0 31
RX_QUEUE_HEAD.<27>.BUF.PAL.dw3 = 2404 0 31
RX_QUEUE_HEAD.<27>.BUF.PAL.KEY.index = 2398 0 2
RX_QUEUE_HEAD.<27>.BUF.PAL.KEY.reserved.4197 = 2398 3 15
RX_QUEUE_HEAD.<27>.BUF.PAL.DW2.ignore_mic_err = 2400 0 0
RX_QUEUE_HEAD.<27>.BUF.PAL.DW2.ignore_replay = 2400 1 1
RX_QUEUE_HEAD.<27>.BUF.PAL.DW2.de_aggregation_en = 2400 2 2
RX_QUEUE_HEAD.<27>.BUF.PAL.DW2.reserved = 2400 3 31
RX_QUEUE_HEAD.<27>.BUF.PAL.DW3.reserved.4198 = 2404 0 22
RX_QUEUE_HEAD.<27>.BUF.PAL.DW3.qos_removal_en = 2404 23 23
RX_QUEUE_HEAD.<27>.BUF.PAL.DW3.translate_type_en = 2404 24 24
RX_QUEUE_HEAD.<27>.BUF.PAL.DW3.snap_removal_en = 2404 25 25
RX_QUEUE_HEAD.<27>.BUF.PAL.DW3.vlan_insertion_en = 2404 26 26
RX_QUEUE_HEAD.<27>.BUF.PAL.DW3.reserved.4199 = 2404 27 31
RX_QUEUE_HEAD.<27>.BAP.BACK = 2408 0 383
RX_QUEUE_HEAD.<27>.BAP.NON_BACK = 2408 0 383
RX_QUEUE_HEAD.<27>.BAP.BACK.dw0 = 2408 0 3
RX_QUEUE_HEAD.<27>.BAP.BACK.dw1 = 2412 0 31
RX_QUEUE_HEAD.<27>.BAP.BACK.dw2 = 2416 0 31
RX_QUEUE_HEAD.<27>.BAP.BACK.dw3 = 2420 0 31
RX_QUEUE_HEAD.<27>.BAP.BACK.ba_bitmap = 2424 0 31
RX_QUEUE_HEAD.<27>.BAP.BACK.dw8 = 2440 0 31
RX_QUEUE_HEAD.<27>.BAP.BACK.reserved.4206 = 2444 0 31
RX_QUEUE_HEAD.<27>.BAP.BACK.DW0.q_type = 2408 0 3
RX_QUEUE_HEAD.<27>.BAP.BACK.DW0.tid = 2408 4 7
RX_QUEUE_HEAD.<27>.BAP.BACK.DW0.win_start_r = 2408 8 19
RX_QUEUE_HEAD.<27>.BAP.BACK.DW0.reserved.4200 = 2408 20 23
RX_QUEUE_HEAD.<27>.BAP.BACK.DW0.start_r_idx = 2408 24 31
RX_QUEUE_HEAD.<27>.BAP.BACK.DW1.win_end_r = 2412 0 11
RX_QUEUE_HEAD.<27>.BAP.BACK.DW1.reserved.4201 = 2412 12 15
RX_QUEUE_HEAD.<27>.BAP.BACK.DW1.win_start_b = 2412 16 27
RX_QUEUE_HEAD.<27>.BAP.BACK.DW1.reserved.4202 = 2412 28 31
RX_QUEUE_HEAD.<27>.BAP.BACK.DW2.win_end_b = 2416 0 11
RX_QUEUE_HEAD.<27>.BAP.BACK.DW2.reserved.4203 = 2416 12 15
RX_QUEUE_HEAD.<27>.BAP.BACK.DW2.win_size = 2416 16 22
RX_QUEUE_HEAD.<27>.BAP.BACK.DW2.reserved.4204 = 2416 23 23
RX_QUEUE_HEAD.<27>.BAP.BACK.DW2.tail_idx = 2416 24 31
RX_QUEUE_HEAD.<27>.BAP.BACK.DW3.head_idx = 2420 0 7
RX_QUEUE_HEAD.<27>.BAP.BACK.DW3.start_b_idx = 2420 8 15
RX_QUEUE_HEAD.<27>.BAP.BACK.DW3.win_capacity_b = 2420 16 23
RX_QUEUE_HEAD.<27>.BAP.BACK.DW3.num_of_buff = 2420 24 31
RX_QUEUE_HEAD.<27>.BAP.BACK.DW8.received_trn = 2440 0 7
RX_QUEUE_HEAD.<27>.BAP.BACK.DW8.reserved.4205 = 2440 8 31
RX_QUEUE_HEAD.<27>.BAP.NON_BACK.dw0 = 2408 0 31
RX_QUEUE_HEAD.<27>.BAP.NON_BACK.sn_limit = 2412 0 15
RX_QUEUE_HEAD.<27>.BAP.NON_BACK.reserved.4209 = 2428 0 31
RX_QUEUE_HEAD.<27>.BAP.NON_BACK.DW0.q_type = 2408 0 3
RX_QUEUE_HEAD.<27>.BAP.NON_BACK.DW0.reserved.4207 = 2408 4 7
RX_QUEUE_HEAD.<27>.BAP.NON_BACK.DW0.rx_trn_index = 2408 8 15
RX_QUEUE_HEAD.<27>.BAP.NON_BACK.DW0.num_of_buff = 2408 16 23
RX_QUEUE_HEAD.<27>.BAP.NON_BACK.DW0.reserved.4208 = 2408 24 31
RX_QUEUE_HEAD.<27>.BAP.NON_BACK.SN_LIMIT.sn = 2412 0 11
RX_QUEUE_HEAD.<27>.BAP.NON_BACK.SN_LIMIT.limit = 2412 12 15
RX_QUEUE_HEAD.<27>.PARSER.dw0 = 2456 0 15
RX_QUEUE_HEAD.<27>.PARSER.dw1 = 2460 0 31
RX_QUEUE_HEAD.<27>.PARSER.DW0.reserved = 2456 0 4
RX_QUEUE_HEAD.<27>.PARSER.DW0.q_fwd_en = 2456 5 5
RX_QUEUE_HEAD.<27>.PARSER.DW0.q_back_en = 2456 6 6
RX_QUEUE_HEAD.<27>.PARSER.DW0.phy_info_en = 2456 7 7
RX_QUEUE_HEAD.<27>.PARSER.DW0.fwd_frame_parts = 2456 8 15
RX_QUEUE_HEAD.<27>.PARSER.DW0.paired = 2456 16 16
RX_QUEUE_HEAD.<27>.PARSER.DW0.sec_en = 2456 17 17
RX_QUEUE_HEAD.<27>.PARSER.DW0.non_sec_en = 2456 18 18
RX_QUEUE_HEAD.<27>.PARSER.DW0.crc_ignored = 2456 19 19
RX_QUEUE_HEAD.<27>.PARSER.DW0.decrypt_bypass = 2456 20 20
RX_QUEUE_HEAD.<27>.PARSER.DW0.min_body_size = 2456 21 25
RX_QUEUE_HEAD.<27>.PARSER.DW0.qos_ack_policy = 2456 26 27
RX_QUEUE_HEAD.<27>.PARSER.DW0.q_mi_icr_min_code = 2456 28 31
RX_QUEUE_HEAD.<27>.PARSER.DW1.max_mpdu_size = 2460 0 12
RX_QUEUE_HEAD.<27>.PARSER.DW1.reserved.4210 = 2460 13 31
RX_QUEUE_HEAD.<28>.BUF = 2464 0 255
RX_QUEUE_HEAD.<28>.BAP = 2496 0 383
RX_QUEUE_HEAD.<28>.PARSER = 2544 0 63
RX_QUEUE_HEAD.<28>.BUF.RING_PARAMS = 2464 0 127
RX_QUEUE_HEAD.<28>.BUF.PAL = 2480 0 127
RX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.payload_mac_ptr = 2464 0 15
RX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.payload_pal_ptr = 2466 0 15
RX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.payload_ring_len = 2468 0 15
RX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.payload_ring_base = 2470 0 15
RX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.dw2 = 2472 0 31
RX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.dw3 = 2476 0 31
RX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 2472 0 11
RX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 2472 12 23
RX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 2472 24 31
RX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 2476 0 3
RX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.DW3.num_mpdus = 2476 4 15
RX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 2476 16 27
RX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 2476 28 28
RX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.DW3.reserved.4196 = 2476 29 31
RX_QUEUE_HEAD.<28>.BUF.PAL.PN_0_31 = 2480 0 31
RX_QUEUE_HEAD.<28>.BUF.PAL.PN_32_48 = 2484 0 15
RX_QUEUE_HEAD.<28>.BUF.PAL.key = 2486 0 15
RX_QUEUE_HEAD.<28>.BUF.PAL.dw2 = 2488 0 31
RX_QUEUE_HEAD.<28>.BUF.PAL.dw3 = 2492 0 31
RX_QUEUE_HEAD.<28>.BUF.PAL.KEY.index = 2486 0 2
RX_QUEUE_HEAD.<28>.BUF.PAL.KEY.reserved.4197 = 2486 3 15
RX_QUEUE_HEAD.<28>.BUF.PAL.DW2.ignore_mic_err = 2488 0 0
RX_QUEUE_HEAD.<28>.BUF.PAL.DW2.ignore_replay = 2488 1 1
RX_QUEUE_HEAD.<28>.BUF.PAL.DW2.de_aggregation_en = 2488 2 2
RX_QUEUE_HEAD.<28>.BUF.PAL.DW2.reserved = 2488 3 31
RX_QUEUE_HEAD.<28>.BUF.PAL.DW3.reserved.4198 = 2492 0 22
RX_QUEUE_HEAD.<28>.BUF.PAL.DW3.qos_removal_en = 2492 23 23
RX_QUEUE_HEAD.<28>.BUF.PAL.DW3.translate_type_en = 2492 24 24
RX_QUEUE_HEAD.<28>.BUF.PAL.DW3.snap_removal_en = 2492 25 25
RX_QUEUE_HEAD.<28>.BUF.PAL.DW3.vlan_insertion_en = 2492 26 26
RX_QUEUE_HEAD.<28>.BUF.PAL.DW3.reserved.4199 = 2492 27 31
RX_QUEUE_HEAD.<28>.BAP.BACK = 2496 0 383
RX_QUEUE_HEAD.<28>.BAP.NON_BACK = 2496 0 383
RX_QUEUE_HEAD.<28>.BAP.BACK.dw0 = 2496 0 3
RX_QUEUE_HEAD.<28>.BAP.BACK.dw1 = 2500 0 31
RX_QUEUE_HEAD.<28>.BAP.BACK.dw2 = 2504 0 31
RX_QUEUE_HEAD.<28>.BAP.BACK.dw3 = 2508 0 31
RX_QUEUE_HEAD.<28>.BAP.BACK.ba_bitmap = 2512 0 31
RX_QUEUE_HEAD.<28>.BAP.BACK.dw8 = 2528 0 31
RX_QUEUE_HEAD.<28>.BAP.BACK.reserved.4206 = 2532 0 31
RX_QUEUE_HEAD.<28>.BAP.BACK.DW0.q_type = 2496 0 3
RX_QUEUE_HEAD.<28>.BAP.BACK.DW0.tid = 2496 4 7
RX_QUEUE_HEAD.<28>.BAP.BACK.DW0.win_start_r = 2496 8 19
RX_QUEUE_HEAD.<28>.BAP.BACK.DW0.reserved.4200 = 2496 20 23
RX_QUEUE_HEAD.<28>.BAP.BACK.DW0.start_r_idx = 2496 24 31
RX_QUEUE_HEAD.<28>.BAP.BACK.DW1.win_end_r = 2500 0 11
RX_QUEUE_HEAD.<28>.BAP.BACK.DW1.reserved.4201 = 2500 12 15
RX_QUEUE_HEAD.<28>.BAP.BACK.DW1.win_start_b = 2500 16 27
RX_QUEUE_HEAD.<28>.BAP.BACK.DW1.reserved.4202 = 2500 28 31
RX_QUEUE_HEAD.<28>.BAP.BACK.DW2.win_end_b = 2504 0 11
RX_QUEUE_HEAD.<28>.BAP.BACK.DW2.reserved.4203 = 2504 12 15
RX_QUEUE_HEAD.<28>.BAP.BACK.DW2.win_size = 2504 16 22
RX_QUEUE_HEAD.<28>.BAP.BACK.DW2.reserved.4204 = 2504 23 23
RX_QUEUE_HEAD.<28>.BAP.BACK.DW2.tail_idx = 2504 24 31
RX_QUEUE_HEAD.<28>.BAP.BACK.DW3.head_idx = 2508 0 7
RX_QUEUE_HEAD.<28>.BAP.BACK.DW3.start_b_idx = 2508 8 15
RX_QUEUE_HEAD.<28>.BAP.BACK.DW3.win_capacity_b = 2508 16 23
RX_QUEUE_HEAD.<28>.BAP.BACK.DW3.num_of_buff = 2508 24 31
RX_QUEUE_HEAD.<28>.BAP.BACK.DW8.received_trn = 2528 0 7
RX_QUEUE_HEAD.<28>.BAP.BACK.DW8.reserved.4205 = 2528 8 31
RX_QUEUE_HEAD.<28>.BAP.NON_BACK.dw0 = 2496 0 31
RX_QUEUE_HEAD.<28>.BAP.NON_BACK.sn_limit = 2500 0 15
RX_QUEUE_HEAD.<28>.BAP.NON_BACK.reserved.4209 = 2516 0 31
RX_QUEUE_HEAD.<28>.BAP.NON_BACK.DW0.q_type = 2496 0 3
RX_QUEUE_HEAD.<28>.BAP.NON_BACK.DW0.reserved.4207 = 2496 4 7
RX_QUEUE_HEAD.<28>.BAP.NON_BACK.DW0.rx_trn_index = 2496 8 15
RX_QUEUE_HEAD.<28>.BAP.NON_BACK.DW0.num_of_buff = 2496 16 23
RX_QUEUE_HEAD.<28>.BAP.NON_BACK.DW0.reserved.4208 = 2496 24 31
RX_QUEUE_HEAD.<28>.BAP.NON_BACK.SN_LIMIT.sn = 2500 0 11
RX_QUEUE_HEAD.<28>.BAP.NON_BACK.SN_LIMIT.limit = 2500 12 15
RX_QUEUE_HEAD.<28>.PARSER.dw0 = 2544 0 15
RX_QUEUE_HEAD.<28>.PARSER.dw1 = 2548 0 31
RX_QUEUE_HEAD.<28>.PARSER.DW0.reserved = 2544 0 4
RX_QUEUE_HEAD.<28>.PARSER.DW0.q_fwd_en = 2544 5 5
RX_QUEUE_HEAD.<28>.PARSER.DW0.q_back_en = 2544 6 6
RX_QUEUE_HEAD.<28>.PARSER.DW0.phy_info_en = 2544 7 7
RX_QUEUE_HEAD.<28>.PARSER.DW0.fwd_frame_parts = 2544 8 15
RX_QUEUE_HEAD.<28>.PARSER.DW0.paired = 2544 16 16
RX_QUEUE_HEAD.<28>.PARSER.DW0.sec_en = 2544 17 17
RX_QUEUE_HEAD.<28>.PARSER.DW0.non_sec_en = 2544 18 18
RX_QUEUE_HEAD.<28>.PARSER.DW0.crc_ignored = 2544 19 19
RX_QUEUE_HEAD.<28>.PARSER.DW0.decrypt_bypass = 2544 20 20
RX_QUEUE_HEAD.<28>.PARSER.DW0.min_body_size = 2544 21 25
RX_QUEUE_HEAD.<28>.PARSER.DW0.qos_ack_policy = 2544 26 27
RX_QUEUE_HEAD.<28>.PARSER.DW0.q_mi_icr_min_code = 2544 28 31
RX_QUEUE_HEAD.<28>.PARSER.DW1.max_mpdu_size = 2548 0 12
RX_QUEUE_HEAD.<28>.PARSER.DW1.reserved.4210 = 2548 13 31
RX_QUEUE_HEAD.<29>.BUF = 2552 0 255
RX_QUEUE_HEAD.<29>.BAP = 2584 0 383
RX_QUEUE_HEAD.<29>.PARSER = 2632 0 63
RX_QUEUE_HEAD.<29>.BUF.RING_PARAMS = 2552 0 127
RX_QUEUE_HEAD.<29>.BUF.PAL = 2568 0 127
RX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.payload_mac_ptr = 2552 0 15
RX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.payload_pal_ptr = 2554 0 15
RX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.payload_ring_len = 2556 0 15
RX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.payload_ring_base = 2558 0 15
RX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.dw2 = 2560 0 31
RX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.dw3 = 2564 0 31
RX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 2560 0 11
RX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 2560 12 23
RX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 2560 24 31
RX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 2564 0 3
RX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.DW3.num_mpdus = 2564 4 15
RX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 2564 16 27
RX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 2564 28 28
RX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.DW3.reserved.4196 = 2564 29 31
RX_QUEUE_HEAD.<29>.BUF.PAL.PN_0_31 = 2568 0 31
RX_QUEUE_HEAD.<29>.BUF.PAL.PN_32_48 = 2572 0 15
RX_QUEUE_HEAD.<29>.BUF.PAL.key = 2574 0 15
RX_QUEUE_HEAD.<29>.BUF.PAL.dw2 = 2576 0 31
RX_QUEUE_HEAD.<29>.BUF.PAL.dw3 = 2580 0 31
RX_QUEUE_HEAD.<29>.BUF.PAL.KEY.index = 2574 0 2
RX_QUEUE_HEAD.<29>.BUF.PAL.KEY.reserved.4197 = 2574 3 15
RX_QUEUE_HEAD.<29>.BUF.PAL.DW2.ignore_mic_err = 2576 0 0
RX_QUEUE_HEAD.<29>.BUF.PAL.DW2.ignore_replay = 2576 1 1
RX_QUEUE_HEAD.<29>.BUF.PAL.DW2.de_aggregation_en = 2576 2 2
RX_QUEUE_HEAD.<29>.BUF.PAL.DW2.reserved = 2576 3 31
RX_QUEUE_HEAD.<29>.BUF.PAL.DW3.reserved.4198 = 2580 0 22
RX_QUEUE_HEAD.<29>.BUF.PAL.DW3.qos_removal_en = 2580 23 23
RX_QUEUE_HEAD.<29>.BUF.PAL.DW3.translate_type_en = 2580 24 24
RX_QUEUE_HEAD.<29>.BUF.PAL.DW3.snap_removal_en = 2580 25 25
RX_QUEUE_HEAD.<29>.BUF.PAL.DW3.vlan_insertion_en = 2580 26 26
RX_QUEUE_HEAD.<29>.BUF.PAL.DW3.reserved.4199 = 2580 27 31
RX_QUEUE_HEAD.<29>.BAP.BACK = 2584 0 383
RX_QUEUE_HEAD.<29>.BAP.NON_BACK = 2584 0 383
RX_QUEUE_HEAD.<29>.BAP.BACK.dw0 = 2584 0 3
RX_QUEUE_HEAD.<29>.BAP.BACK.dw1 = 2588 0 31
RX_QUEUE_HEAD.<29>.BAP.BACK.dw2 = 2592 0 31
RX_QUEUE_HEAD.<29>.BAP.BACK.dw3 = 2596 0 31
RX_QUEUE_HEAD.<29>.BAP.BACK.ba_bitmap = 2600 0 31
RX_QUEUE_HEAD.<29>.BAP.BACK.dw8 = 2616 0 31
RX_QUEUE_HEAD.<29>.BAP.BACK.reserved.4206 = 2620 0 31
RX_QUEUE_HEAD.<29>.BAP.BACK.DW0.q_type = 2584 0 3
RX_QUEUE_HEAD.<29>.BAP.BACK.DW0.tid = 2584 4 7
RX_QUEUE_HEAD.<29>.BAP.BACK.DW0.win_start_r = 2584 8 19
RX_QUEUE_HEAD.<29>.BAP.BACK.DW0.reserved.4200 = 2584 20 23
RX_QUEUE_HEAD.<29>.BAP.BACK.DW0.start_r_idx = 2584 24 31
RX_QUEUE_HEAD.<29>.BAP.BACK.DW1.win_end_r = 2588 0 11
RX_QUEUE_HEAD.<29>.BAP.BACK.DW1.reserved.4201 = 2588 12 15
RX_QUEUE_HEAD.<29>.BAP.BACK.DW1.win_start_b = 2588 16 27
RX_QUEUE_HEAD.<29>.BAP.BACK.DW1.reserved.4202 = 2588 28 31
RX_QUEUE_HEAD.<29>.BAP.BACK.DW2.win_end_b = 2592 0 11
RX_QUEUE_HEAD.<29>.BAP.BACK.DW2.reserved.4203 = 2592 12 15
RX_QUEUE_HEAD.<29>.BAP.BACK.DW2.win_size = 2592 16 22
RX_QUEUE_HEAD.<29>.BAP.BACK.DW2.reserved.4204 = 2592 23 23
RX_QUEUE_HEAD.<29>.BAP.BACK.DW2.tail_idx = 2592 24 31
RX_QUEUE_HEAD.<29>.BAP.BACK.DW3.head_idx = 2596 0 7
RX_QUEUE_HEAD.<29>.BAP.BACK.DW3.start_b_idx = 2596 8 15
RX_QUEUE_HEAD.<29>.BAP.BACK.DW3.win_capacity_b = 2596 16 23
RX_QUEUE_HEAD.<29>.BAP.BACK.DW3.num_of_buff = 2596 24 31
RX_QUEUE_HEAD.<29>.BAP.BACK.DW8.received_trn = 2616 0 7
RX_QUEUE_HEAD.<29>.BAP.BACK.DW8.reserved.4205 = 2616 8 31
RX_QUEUE_HEAD.<29>.BAP.NON_BACK.dw0 = 2584 0 31
RX_QUEUE_HEAD.<29>.BAP.NON_BACK.sn_limit = 2588 0 15
RX_QUEUE_HEAD.<29>.BAP.NON_BACK.reserved.4209 = 2604 0 31
RX_QUEUE_HEAD.<29>.BAP.NON_BACK.DW0.q_type = 2584 0 3
RX_QUEUE_HEAD.<29>.BAP.NON_BACK.DW0.reserved.4207 = 2584 4 7
RX_QUEUE_HEAD.<29>.BAP.NON_BACK.DW0.rx_trn_index = 2584 8 15
RX_QUEUE_HEAD.<29>.BAP.NON_BACK.DW0.num_of_buff = 2584 16 23
RX_QUEUE_HEAD.<29>.BAP.NON_BACK.DW0.reserved.4208 = 2584 24 31
RX_QUEUE_HEAD.<29>.BAP.NON_BACK.SN_LIMIT.sn = 2588 0 11
RX_QUEUE_HEAD.<29>.BAP.NON_BACK.SN_LIMIT.limit = 2588 12 15
RX_QUEUE_HEAD.<29>.PARSER.dw0 = 2632 0 15
RX_QUEUE_HEAD.<29>.PARSER.dw1 = 2636 0 31
RX_QUEUE_HEAD.<29>.PARSER.DW0.reserved = 2632 0 4
RX_QUEUE_HEAD.<29>.PARSER.DW0.q_fwd_en = 2632 5 5
RX_QUEUE_HEAD.<29>.PARSER.DW0.q_back_en = 2632 6 6
RX_QUEUE_HEAD.<29>.PARSER.DW0.phy_info_en = 2632 7 7
RX_QUEUE_HEAD.<29>.PARSER.DW0.fwd_frame_parts = 2632 8 15
RX_QUEUE_HEAD.<29>.PARSER.DW0.paired = 2632 16 16
RX_QUEUE_HEAD.<29>.PARSER.DW0.sec_en = 2632 17 17
RX_QUEUE_HEAD.<29>.PARSER.DW0.non_sec_en = 2632 18 18
RX_QUEUE_HEAD.<29>.PARSER.DW0.crc_ignored = 2632 19 19
RX_QUEUE_HEAD.<29>.PARSER.DW0.decrypt_bypass = 2632 20 20
RX_QUEUE_HEAD.<29>.PARSER.DW0.min_body_size = 2632 21 25
RX_QUEUE_HEAD.<29>.PARSER.DW0.qos_ack_policy = 2632 26 27
RX_QUEUE_HEAD.<29>.PARSER.DW0.q_mi_icr_min_code = 2632 28 31
RX_QUEUE_HEAD.<29>.PARSER.DW1.max_mpdu_size = 2636 0 12
RX_QUEUE_HEAD.<29>.PARSER.DW1.reserved.4210 = 2636 13 31
RX_QUEUE_HEAD.<30>.BUF = 2640 0 255
RX_QUEUE_HEAD.<30>.BAP = 2672 0 383
RX_QUEUE_HEAD.<30>.PARSER = 2720 0 63
RX_QUEUE_HEAD.<30>.BUF.RING_PARAMS = 2640 0 127
RX_QUEUE_HEAD.<30>.BUF.PAL = 2656 0 127
RX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.payload_mac_ptr = 2640 0 15
RX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.payload_pal_ptr = 2642 0 15
RX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.payload_ring_len = 2644 0 15
RX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.payload_ring_base = 2646 0 15
RX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.dw2 = 2648 0 31
RX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.dw3 = 2652 0 31
RX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 2648 0 11
RX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 2648 12 23
RX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 2648 24 31
RX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 2652 0 3
RX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.DW3.num_mpdus = 2652 4 15
RX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 2652 16 27
RX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 2652 28 28
RX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.DW3.reserved.4196 = 2652 29 31
RX_QUEUE_HEAD.<30>.BUF.PAL.PN_0_31 = 2656 0 31
RX_QUEUE_HEAD.<30>.BUF.PAL.PN_32_48 = 2660 0 15
RX_QUEUE_HEAD.<30>.BUF.PAL.key = 2662 0 15
RX_QUEUE_HEAD.<30>.BUF.PAL.dw2 = 2664 0 31
RX_QUEUE_HEAD.<30>.BUF.PAL.dw3 = 2668 0 31
RX_QUEUE_HEAD.<30>.BUF.PAL.KEY.index = 2662 0 2
RX_QUEUE_HEAD.<30>.BUF.PAL.KEY.reserved.4197 = 2662 3 15
RX_QUEUE_HEAD.<30>.BUF.PAL.DW2.ignore_mic_err = 2664 0 0
RX_QUEUE_HEAD.<30>.BUF.PAL.DW2.ignore_replay = 2664 1 1
RX_QUEUE_HEAD.<30>.BUF.PAL.DW2.de_aggregation_en = 2664 2 2
RX_QUEUE_HEAD.<30>.BUF.PAL.DW2.reserved = 2664 3 31
RX_QUEUE_HEAD.<30>.BUF.PAL.DW3.reserved.4198 = 2668 0 22
RX_QUEUE_HEAD.<30>.BUF.PAL.DW3.qos_removal_en = 2668 23 23
RX_QUEUE_HEAD.<30>.BUF.PAL.DW3.translate_type_en = 2668 24 24
RX_QUEUE_HEAD.<30>.BUF.PAL.DW3.snap_removal_en = 2668 25 25
RX_QUEUE_HEAD.<30>.BUF.PAL.DW3.vlan_insertion_en = 2668 26 26
RX_QUEUE_HEAD.<30>.BUF.PAL.DW3.reserved.4199 = 2668 27 31
RX_QUEUE_HEAD.<30>.BAP.BACK = 2672 0 383
RX_QUEUE_HEAD.<30>.BAP.NON_BACK = 2672 0 383
RX_QUEUE_HEAD.<30>.BAP.BACK.dw0 = 2672 0 3
RX_QUEUE_HEAD.<30>.BAP.BACK.dw1 = 2676 0 31
RX_QUEUE_HEAD.<30>.BAP.BACK.dw2 = 2680 0 31
RX_QUEUE_HEAD.<30>.BAP.BACK.dw3 = 2684 0 31
RX_QUEUE_HEAD.<30>.BAP.BACK.ba_bitmap = 2688 0 31
RX_QUEUE_HEAD.<30>.BAP.BACK.dw8 = 2704 0 31
RX_QUEUE_HEAD.<30>.BAP.BACK.reserved.4206 = 2708 0 31
RX_QUEUE_HEAD.<30>.BAP.BACK.DW0.q_type = 2672 0 3
RX_QUEUE_HEAD.<30>.BAP.BACK.DW0.tid = 2672 4 7
RX_QUEUE_HEAD.<30>.BAP.BACK.DW0.win_start_r = 2672 8 19
RX_QUEUE_HEAD.<30>.BAP.BACK.DW0.reserved.4200 = 2672 20 23
RX_QUEUE_HEAD.<30>.BAP.BACK.DW0.start_r_idx = 2672 24 31
RX_QUEUE_HEAD.<30>.BAP.BACK.DW1.win_end_r = 2676 0 11
RX_QUEUE_HEAD.<30>.BAP.BACK.DW1.reserved.4201 = 2676 12 15
RX_QUEUE_HEAD.<30>.BAP.BACK.DW1.win_start_b = 2676 16 27
RX_QUEUE_HEAD.<30>.BAP.BACK.DW1.reserved.4202 = 2676 28 31
RX_QUEUE_HEAD.<30>.BAP.BACK.DW2.win_end_b = 2680 0 11
RX_QUEUE_HEAD.<30>.BAP.BACK.DW2.reserved.4203 = 2680 12 15
RX_QUEUE_HEAD.<30>.BAP.BACK.DW2.win_size = 2680 16 22
RX_QUEUE_HEAD.<30>.BAP.BACK.DW2.reserved.4204 = 2680 23 23
RX_QUEUE_HEAD.<30>.BAP.BACK.DW2.tail_idx = 2680 24 31
RX_QUEUE_HEAD.<30>.BAP.BACK.DW3.head_idx = 2684 0 7
RX_QUEUE_HEAD.<30>.BAP.BACK.DW3.start_b_idx = 2684 8 15
RX_QUEUE_HEAD.<30>.BAP.BACK.DW3.win_capacity_b = 2684 16 23
RX_QUEUE_HEAD.<30>.BAP.BACK.DW3.num_of_buff = 2684 24 31
RX_QUEUE_HEAD.<30>.BAP.BACK.DW8.received_trn = 2704 0 7
RX_QUEUE_HEAD.<30>.BAP.BACK.DW8.reserved.4205 = 2704 8 31
RX_QUEUE_HEAD.<30>.BAP.NON_BACK.dw0 = 2672 0 31
RX_QUEUE_HEAD.<30>.BAP.NON_BACK.sn_limit = 2676 0 15
RX_QUEUE_HEAD.<30>.BAP.NON_BACK.reserved.4209 = 2692 0 31
RX_QUEUE_HEAD.<30>.BAP.NON_BACK.DW0.q_type = 2672 0 3
RX_QUEUE_HEAD.<30>.BAP.NON_BACK.DW0.reserved.4207 = 2672 4 7
RX_QUEUE_HEAD.<30>.BAP.NON_BACK.DW0.rx_trn_index = 2672 8 15
RX_QUEUE_HEAD.<30>.BAP.NON_BACK.DW0.num_of_buff = 2672 16 23
RX_QUEUE_HEAD.<30>.BAP.NON_BACK.DW0.reserved.4208 = 2672 24 31
RX_QUEUE_HEAD.<30>.BAP.NON_BACK.SN_LIMIT.sn = 2676 0 11
RX_QUEUE_HEAD.<30>.BAP.NON_BACK.SN_LIMIT.limit = 2676 12 15
RX_QUEUE_HEAD.<30>.PARSER.dw0 = 2720 0 15
RX_QUEUE_HEAD.<30>.PARSER.dw1 = 2724 0 31
RX_QUEUE_HEAD.<30>.PARSER.DW0.reserved = 2720 0 4
RX_QUEUE_HEAD.<30>.PARSER.DW0.q_fwd_en = 2720 5 5
RX_QUEUE_HEAD.<30>.PARSER.DW0.q_back_en = 2720 6 6
RX_QUEUE_HEAD.<30>.PARSER.DW0.phy_info_en = 2720 7 7
RX_QUEUE_HEAD.<30>.PARSER.DW0.fwd_frame_parts = 2720 8 15
RX_QUEUE_HEAD.<30>.PARSER.DW0.paired = 2720 16 16
RX_QUEUE_HEAD.<30>.PARSER.DW0.sec_en = 2720 17 17
RX_QUEUE_HEAD.<30>.PARSER.DW0.non_sec_en = 2720 18 18
RX_QUEUE_HEAD.<30>.PARSER.DW0.crc_ignored = 2720 19 19
RX_QUEUE_HEAD.<30>.PARSER.DW0.decrypt_bypass = 2720 20 20
RX_QUEUE_HEAD.<30>.PARSER.DW0.min_body_size = 2720 21 25
RX_QUEUE_HEAD.<30>.PARSER.DW0.qos_ack_policy = 2720 26 27
RX_QUEUE_HEAD.<30>.PARSER.DW0.q_mi_icr_min_code = 2720 28 31
RX_QUEUE_HEAD.<30>.PARSER.DW1.max_mpdu_size = 2724 0 12
RX_QUEUE_HEAD.<30>.PARSER.DW1.reserved.4210 = 2724 13 31
RX_QUEUE_HEAD.<31>.BUF = 2728 0 255
RX_QUEUE_HEAD.<31>.BAP = 2760 0 383
RX_QUEUE_HEAD.<31>.PARSER = 2808 0 63
RX_QUEUE_HEAD.<31>.BUF.RING_PARAMS = 2728 0 127
RX_QUEUE_HEAD.<31>.BUF.PAL = 2744 0 127
RX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.payload_mac_ptr = 2728 0 15
RX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.payload_pal_ptr = 2730 0 15
RX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.payload_ring_len = 2732 0 15
RX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.payload_ring_base = 2734 0 15
RX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.dw2 = 2736 0 31
RX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.dw3 = 2740 0 31
RX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.DW2.payload_ring_threshold = 2736 0 11
RX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 2736 12 23
RX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 2736 24 31
RX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 2740 0 3
RX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.DW3.num_mpdus = 2740 4 15
RX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 2740 16 27
RX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.DW3.bap_bypass_mode = 2740 28 28
RX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.DW3.reserved.4196 = 2740 29 31
RX_QUEUE_HEAD.<31>.BUF.PAL.PN_0_31 = 2744 0 31
RX_QUEUE_HEAD.<31>.BUF.PAL.PN_32_48 = 2748 0 15
RX_QUEUE_HEAD.<31>.BUF.PAL.key = 2750 0 15
RX_QUEUE_HEAD.<31>.BUF.PAL.dw2 = 2752 0 31
RX_QUEUE_HEAD.<31>.BUF.PAL.dw3 = 2756 0 31
RX_QUEUE_HEAD.<31>.BUF.PAL.KEY.index = 2750 0 2
RX_QUEUE_HEAD.<31>.BUF.PAL.KEY.reserved.4197 = 2750 3 15
RX_QUEUE_HEAD.<31>.BUF.PAL.DW2.ignore_mic_err = 2752 0 0
RX_QUEUE_HEAD.<31>.BUF.PAL.DW2.ignore_replay = 2752 1 1
RX_QUEUE_HEAD.<31>.BUF.PAL.DW2.de_aggregation_en = 2752 2 2
RX_QUEUE_HEAD.<31>.BUF.PAL.DW2.reserved = 2752 3 31
RX_QUEUE_HEAD.<31>.BUF.PAL.DW3.reserved.4198 = 2756 0 22
RX_QUEUE_HEAD.<31>.BUF.PAL.DW3.qos_removal_en = 2756 23 23
RX_QUEUE_HEAD.<31>.BUF.PAL.DW3.translate_type_en = 2756 24 24
RX_QUEUE_HEAD.<31>.BUF.PAL.DW3.snap_removal_en = 2756 25 25
RX_QUEUE_HEAD.<31>.BUF.PAL.DW3.vlan_insertion_en = 2756 26 26
RX_QUEUE_HEAD.<31>.BUF.PAL.DW3.reserved.4199 = 2756 27 31
RX_QUEUE_HEAD.<31>.BAP.BACK = 2760 0 383
RX_QUEUE_HEAD.<31>.BAP.NON_BACK = 2760 0 383
RX_QUEUE_HEAD.<31>.BAP.BACK.dw0 = 2760 0 3
RX_QUEUE_HEAD.<31>.BAP.BACK.dw1 = 2764 0 31
RX_QUEUE_HEAD.<31>.BAP.BACK.dw2 = 2768 0 31
RX_QUEUE_HEAD.<31>.BAP.BACK.dw3 = 2772 0 31
RX_QUEUE_HEAD.<31>.BAP.BACK.ba_bitmap = 2776 0 31
RX_QUEUE_HEAD.<31>.BAP.BACK.dw8 = 2792 0 31
RX_QUEUE_HEAD.<31>.BAP.BACK.reserved.4206 = 2796 0 31
RX_QUEUE_HEAD.<31>.BAP.BACK.DW0.q_type = 2760 0 3
RX_QUEUE_HEAD.<31>.BAP.BACK.DW0.tid = 2760 4 7
RX_QUEUE_HEAD.<31>.BAP.BACK.DW0.win_start_r = 2760 8 19
RX_QUEUE_HEAD.<31>.BAP.BACK.DW0.reserved.4200 = 2760 20 23
RX_QUEUE_HEAD.<31>.BAP.BACK.DW0.start_r_idx = 2760 24 31
RX_QUEUE_HEAD.<31>.BAP.BACK.DW1.win_end_r = 2764 0 11
RX_QUEUE_HEAD.<31>.BAP.BACK.DW1.reserved.4201 = 2764 12 15
RX_QUEUE_HEAD.<31>.BAP.BACK.DW1.win_start_b = 2764 16 27
RX_QUEUE_HEAD.<31>.BAP.BACK.DW1.reserved.4202 = 2764 28 31
RX_QUEUE_HEAD.<31>.BAP.BACK.DW2.win_end_b = 2768 0 11
RX_QUEUE_HEAD.<31>.BAP.BACK.DW2.reserved.4203 = 2768 12 15
RX_QUEUE_HEAD.<31>.BAP.BACK.DW2.win_size = 2768 16 22
RX_QUEUE_HEAD.<31>.BAP.BACK.DW2.reserved.4204 = 2768 23 23
RX_QUEUE_HEAD.<31>.BAP.BACK.DW2.tail_idx = 2768 24 31
RX_QUEUE_HEAD.<31>.BAP.BACK.DW3.head_idx = 2772 0 7
RX_QUEUE_HEAD.<31>.BAP.BACK.DW3.start_b_idx = 2772 8 15
RX_QUEUE_HEAD.<31>.BAP.BACK.DW3.win_capacity_b = 2772 16 23
RX_QUEUE_HEAD.<31>.BAP.BACK.DW3.num_of_buff = 2772 24 31
RX_QUEUE_HEAD.<31>.BAP.BACK.DW8.received_trn = 2792 0 7
RX_QUEUE_HEAD.<31>.BAP.BACK.DW8.reserved.4205 = 2792 8 31
RX_QUEUE_HEAD.<31>.BAP.NON_BACK.dw0 = 2760 0 31
RX_QUEUE_HEAD.<31>.BAP.NON_BACK.sn_limit = 2764 0 15
RX_QUEUE_HEAD.<31>.BAP.NON_BACK.reserved.4209 = 2780 0 31
RX_QUEUE_HEAD.<31>.BAP.NON_BACK.DW0.q_type = 2760 0 3
RX_QUEUE_HEAD.<31>.BAP.NON_BACK.DW0.reserved.4207 = 2760 4 7
RX_QUEUE_HEAD.<31>.BAP.NON_BACK.DW0.rx_trn_index = 2760 8 15
RX_QUEUE_HEAD.<31>.BAP.NON_BACK.DW0.num_of_buff = 2760 16 23
RX_QUEUE_HEAD.<31>.BAP.NON_BACK.DW0.reserved.4208 = 2760 24 31
RX_QUEUE_HEAD.<31>.BAP.NON_BACK.SN_LIMIT.sn = 2764 0 11
RX_QUEUE_HEAD.<31>.BAP.NON_BACK.SN_LIMIT.limit = 2764 12 15
RX_QUEUE_HEAD.<31>.PARSER.dw0 = 2808 0 15
RX_QUEUE_HEAD.<31>.PARSER.dw1 = 2812 0 31
RX_QUEUE_HEAD.<31>.PARSER.DW0.reserved = 2808 0 4
RX_QUEUE_HEAD.<31>.PARSER.DW0.q_fwd_en = 2808 5 5
RX_QUEUE_HEAD.<31>.PARSER.DW0.q_back_en = 2808 6 6
RX_QUEUE_HEAD.<31>.PARSER.DW0.phy_info_en = 2808 7 7
RX_QUEUE_HEAD.<31>.PARSER.DW0.fwd_frame_parts = 2808 8 15
RX_QUEUE_HEAD.<31>.PARSER.DW0.paired = 2808 16 16
RX_QUEUE_HEAD.<31>.PARSER.DW0.sec_en = 2808 17 17
RX_QUEUE_HEAD.<31>.PARSER.DW0.non_sec_en = 2808 18 18
RX_QUEUE_HEAD.<31>.PARSER.DW0.crc_ignored = 2808 19 19
RX_QUEUE_HEAD.<31>.PARSER.DW0.decrypt_bypass = 2808 20 20
RX_QUEUE_HEAD.<31>.PARSER.DW0.min_body_size = 2808 21 25
RX_QUEUE_HEAD.<31>.PARSER.DW0.qos_ack_policy = 2808 26 27
RX_QUEUE_HEAD.<31>.PARSER.DW0.q_mi_icr_min_code = 2808 28 31
RX_QUEUE_HEAD.<31>.PARSER.DW1.max_mpdu_size = 2812 0 12
RX_QUEUE_HEAD.<31>.PARSER.DW1.reserved.4210 = 2812 13 31
QUEUE_PARAMS.type = 2816 0 31
TX_QUEUE_HEAD = 0 0 28671
TX_QUEUE_HEAD.<0> = 0 0 895
TX_QUEUE_HEAD.<1> = 112 0 895
TX_QUEUE_HEAD.<2> = 224 0 895
TX_QUEUE_HEAD.<3> = 336 0 895
TX_QUEUE_HEAD.<4> = 448 0 895
TX_QUEUE_HEAD.<5> = 560 0 895
TX_QUEUE_HEAD.<6> = 672 0 895
TX_QUEUE_HEAD.<7> = 784 0 895
TX_QUEUE_HEAD.<8> = 896 0 895
TX_QUEUE_HEAD.<9> = 1008 0 895
TX_QUEUE_HEAD.<10> = 1120 0 895
TX_QUEUE_HEAD.<11> = 1232 0 895
TX_QUEUE_HEAD.<12> = 1344 0 895
TX_QUEUE_HEAD.<13> = 1456 0 895
TX_QUEUE_HEAD.<14> = 1568 0 895
TX_QUEUE_HEAD.<15> = 1680 0 895
TX_QUEUE_HEAD.<16> = 1792 0 895
TX_QUEUE_HEAD.<17> = 1904 0 895
TX_QUEUE_HEAD.<18> = 2016 0 895
TX_QUEUE_HEAD.<19> = 2128 0 895
TX_QUEUE_HEAD.<20> = 2240 0 895
TX_QUEUE_HEAD.<21> = 2352 0 895
TX_QUEUE_HEAD.<22> = 2464 0 895
TX_QUEUE_HEAD.<23> = 2576 0 895
TX_QUEUE_HEAD.<24> = 2688 0 895
TX_QUEUE_HEAD.<25> = 2800 0 895
TX_QUEUE_HEAD.<26> = 2912 0 895
TX_QUEUE_HEAD.<27> = 3024 0 895
TX_QUEUE_HEAD.<28> = 3136 0 895
TX_QUEUE_HEAD.<29> = 3248 0 895
TX_QUEUE_HEAD.<30> = 3360 0 895
TX_QUEUE_HEAD.<31> = 3472 0 895
TX_QUEUE_HEAD.<0>.BUF = 0 0 511
TX_QUEUE_HEAD.<0>.BAP_PARAMS = 64 0 383
TX_QUEUE_HEAD.<0>.BUF.RING_PARAMS = 0 0 127
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS = 16 0 127
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS = 32 0 127
TX_QUEUE_HEAD.<0>.BUF.HDR_PARAMS = 48 0 127
TX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.payload_mac_ptr = 0 0 15
TX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.payload_pal_ptr = 2 0 15
TX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.payload_ring_len = 4 0 15
TX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.payload_ring_base = 6 0 15
TX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.dw2 = 8 0 31
TX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.dw3 = 12 0 31
TX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.DW2.max_msdu_size = 8 0 11
TX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 8 12 23
TX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 8 24 31
TX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 12 0 3
TX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.DW3.num_mpdus = 12 4 15
TX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 12 16 27
TX_QUEUE_HEAD.<0>.BUF.RING_PARAMS.DW3.reserved.4211 = 12 28 31
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.dw0 = 16 0 3
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.dw1 = 20 0 31
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.mcs_vector = 24 0 31
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.scratchpad = 28 0 31
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.DW0.qtype = 16 0 3
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.DW0.packet_mode = 16 4 7
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 16 8 13
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.DW0.ack_policy = 16 14 15
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.DW0.mcs_index = 16 16 20
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 16 21 21
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.DW0.qos_mode = 16 22 23
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 16 24 28
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.DW0.encryption_mode = 16 29 30
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.DW0.status_en = 16 31 31
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.DW1.reverse_direction = 20 0 0
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.DW1.force_released = 20 1 1
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.DW1.interrupt_en = 20 2 3
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 20 4 8
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.DW1.lifetime_en = 20 9 9
TX_QUEUE_HEAD.<0>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 20 10 31
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.dw0 = 32 0 31
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.dw1 = 36 0 31
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.reserved.4217 = 40 0 31
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.dw3 = 44 0 31
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 32 0 2
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 32 3 3
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 32 4 4
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 32 5 5
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 32 6 19
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.DW0.added_duration = 32 20 29
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 32 30 30
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.DW0.reserved.4215 = 32 31 31
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 36 0 12
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 36 13 13
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 36 14 16
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 36 17 20
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.DW1.reserved.4216 = 36 21 31
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.DW3.reserved.4218 = 44 0 15
TX_QUEUE_HEAD.<0>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 44 16 31
TX_QUEUE_HEAD.<0>.BUF.HDR_PARAMS.addr1 = 48 0 15
TX_QUEUE_HEAD.<0>.BUF.HDR_PARAMS.addr2 = 54 0 15
TX_QUEUE_HEAD.<0>.BUF.HDR_PARAMS.dw3 = 60 0 31
TX_QUEUE_HEAD.<0>.BUF.HDR_PARAMS.DW3.dest_id = 60 0 2
TX_QUEUE_HEAD.<0>.BUF.HDR_PARAMS.DW3.key_id = 60 3 3
TX_QUEUE_HEAD.<0>.BUF.HDR_PARAMS.DW3.mac_id = 60 4 5
TX_QUEUE_HEAD.<0>.BUF.HDR_PARAMS.DW3.reserved.4219 = 60 6 13
TX_QUEUE_HEAD.<0>.BUF.HDR_PARAMS.DW3.target_ds_type = 60 14 15
TX_QUEUE_HEAD.<0>.BUF.HDR_PARAMS.DW3.max_retry = 60 16 23
TX_QUEUE_HEAD.<0>.BUF.HDR_PARAMS.DW3.reserved.4220 = 60 24 31
TX_QUEUE_HEAD.<0>.BAP_PARAMS.dw0 = 64 0 31
TX_QUEUE_HEAD.<0>.BAP_PARAMS.dw1 = 68 0 31
TX_QUEUE_HEAD.<0>.BAP_PARAMS.dw2 = 72 0 31
TX_QUEUE_HEAD.<0>.BAP_PARAMS.dw3 = 76 0 31
TX_QUEUE_HEAD.<0>.BAP_PARAMS.ba_bitmap = 80 0 31
TX_QUEUE_HEAD.<0>.BAP_PARAMS.mtp_tx_vec = 96 0 31
TX_QUEUE_HEAD.<0>.BAP_PARAMS.reserved.4230 = 104 0 31
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW0.back_en = 64 0 0
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW0.sn_global = 64 1 1
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW0.win_cap_en = 64 2 2
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW0.reserved.4221 = 64 3 7
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW0.dest_id = 64 8 10
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW0.reserved.4222 = 64 11 15
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW0.tid = 64 16 19
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW0.reserved.4223 = 64 20 23
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW0.win_size = 64 24 30
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW0.reserved.4224 = 64 31 31
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW1.win_start_o = 68 0 11
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW1.reserved.4225 = 68 12 15
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW1.win_start_o_idx = 68 16 23
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW1.reserved.4226 = 68 24 31
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW2.win_limit = 72 0 11
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW2.win_limit_null = 72 12 12
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW2.reserved.4227 = 72 13 15
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW2.win_limit_idx = 72 16 23
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW2.capacity.4228 = 72 24 31
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW3.high_sn_idx = 76 0 7
TX_QUEUE_HEAD.<0>.BAP_PARAMS.DW3.reserved.4229 = 76 8 31
TX_QUEUE_HEAD.<1>.BUF = 112 0 511
TX_QUEUE_HEAD.<1>.BAP_PARAMS = 176 0 383
TX_QUEUE_HEAD.<1>.BUF.RING_PARAMS = 112 0 127
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS = 128 0 127
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS = 144 0 127
TX_QUEUE_HEAD.<1>.BUF.HDR_PARAMS = 160 0 127
TX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.payload_mac_ptr = 112 0 15
TX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.payload_pal_ptr = 114 0 15
TX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.payload_ring_len = 116 0 15
TX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.payload_ring_base = 118 0 15
TX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.dw2 = 120 0 31
TX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.dw3 = 124 0 31
TX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.DW2.max_msdu_size = 120 0 11
TX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 120 12 23
TX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 120 24 31
TX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 124 0 3
TX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.DW3.num_mpdus = 124 4 15
TX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 124 16 27
TX_QUEUE_HEAD.<1>.BUF.RING_PARAMS.DW3.reserved.4211 = 124 28 31
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.dw0 = 128 0 3
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.dw1 = 132 0 31
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.mcs_vector = 136 0 31
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.scratchpad = 140 0 31
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.DW0.qtype = 128 0 3
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.DW0.packet_mode = 128 4 7
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 128 8 13
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.DW0.ack_policy = 128 14 15
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.DW0.mcs_index = 128 16 20
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 128 21 21
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.DW0.qos_mode = 128 22 23
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 128 24 28
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.DW0.encryption_mode = 128 29 30
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.DW0.status_en = 128 31 31
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.DW1.reverse_direction = 132 0 0
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.DW1.force_released = 132 1 1
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.DW1.interrupt_en = 132 2 3
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 132 4 8
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.DW1.lifetime_en = 132 9 9
TX_QUEUE_HEAD.<1>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 132 10 31
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.dw0 = 144 0 31
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.dw1 = 148 0 31
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.reserved.4217 = 152 0 31
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.dw3 = 156 0 31
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 144 0 2
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 144 3 3
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 144 4 4
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 144 5 5
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 144 6 19
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.DW0.added_duration = 144 20 29
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 144 30 30
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.DW0.reserved.4215 = 144 31 31
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 148 0 12
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 148 13 13
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 148 14 16
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 148 17 20
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.DW1.reserved.4216 = 148 21 31
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.DW3.reserved.4218 = 156 0 15
TX_QUEUE_HEAD.<1>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 156 16 31
TX_QUEUE_HEAD.<1>.BUF.HDR_PARAMS.addr1 = 160 0 15
TX_QUEUE_HEAD.<1>.BUF.HDR_PARAMS.addr2 = 166 0 15
TX_QUEUE_HEAD.<1>.BUF.HDR_PARAMS.dw3 = 172 0 31
TX_QUEUE_HEAD.<1>.BUF.HDR_PARAMS.DW3.dest_id = 172 0 2
TX_QUEUE_HEAD.<1>.BUF.HDR_PARAMS.DW3.key_id = 172 3 3
TX_QUEUE_HEAD.<1>.BUF.HDR_PARAMS.DW3.mac_id = 172 4 5
TX_QUEUE_HEAD.<1>.BUF.HDR_PARAMS.DW3.reserved.4219 = 172 6 13
TX_QUEUE_HEAD.<1>.BUF.HDR_PARAMS.DW3.target_ds_type = 172 14 15
TX_QUEUE_HEAD.<1>.BUF.HDR_PARAMS.DW3.max_retry = 172 16 23
TX_QUEUE_HEAD.<1>.BUF.HDR_PARAMS.DW3.reserved.4220 = 172 24 31
TX_QUEUE_HEAD.<1>.BAP_PARAMS.dw0 = 176 0 31
TX_QUEUE_HEAD.<1>.BAP_PARAMS.dw1 = 180 0 31
TX_QUEUE_HEAD.<1>.BAP_PARAMS.dw2 = 184 0 31
TX_QUEUE_HEAD.<1>.BAP_PARAMS.dw3 = 188 0 31
TX_QUEUE_HEAD.<1>.BAP_PARAMS.ba_bitmap = 192 0 31
TX_QUEUE_HEAD.<1>.BAP_PARAMS.mtp_tx_vec = 208 0 31
TX_QUEUE_HEAD.<1>.BAP_PARAMS.reserved.4230 = 216 0 31
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW0.back_en = 176 0 0
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW0.sn_global = 176 1 1
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW0.win_cap_en = 176 2 2
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW0.reserved.4221 = 176 3 7
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW0.dest_id = 176 8 10
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW0.reserved.4222 = 176 11 15
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW0.tid = 176 16 19
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW0.reserved.4223 = 176 20 23
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW0.win_size = 176 24 30
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW0.reserved.4224 = 176 31 31
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW1.win_start_o = 180 0 11
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW1.reserved.4225 = 180 12 15
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW1.win_start_o_idx = 180 16 23
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW1.reserved.4226 = 180 24 31
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW2.win_limit = 184 0 11
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW2.win_limit_null = 184 12 12
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW2.reserved.4227 = 184 13 15
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW2.win_limit_idx = 184 16 23
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW2.capacity.4228 = 184 24 31
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW3.high_sn_idx = 188 0 7
TX_QUEUE_HEAD.<1>.BAP_PARAMS.DW3.reserved.4229 = 188 8 31
TX_QUEUE_HEAD.<2>.BUF = 224 0 511
TX_QUEUE_HEAD.<2>.BAP_PARAMS = 288 0 383
TX_QUEUE_HEAD.<2>.BUF.RING_PARAMS = 224 0 127
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS = 240 0 127
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS = 256 0 127
TX_QUEUE_HEAD.<2>.BUF.HDR_PARAMS = 272 0 127
TX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.payload_mac_ptr = 224 0 15
TX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.payload_pal_ptr = 226 0 15
TX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.payload_ring_len = 228 0 15
TX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.payload_ring_base = 230 0 15
TX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.dw2 = 232 0 31
TX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.dw3 = 236 0 31
TX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.DW2.max_msdu_size = 232 0 11
TX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 232 12 23
TX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 232 24 31
TX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 236 0 3
TX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.DW3.num_mpdus = 236 4 15
TX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 236 16 27
TX_QUEUE_HEAD.<2>.BUF.RING_PARAMS.DW3.reserved.4211 = 236 28 31
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.dw0 = 240 0 3
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.dw1 = 244 0 31
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.mcs_vector = 248 0 31
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.scratchpad = 252 0 31
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.DW0.qtype = 240 0 3
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.DW0.packet_mode = 240 4 7
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 240 8 13
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.DW0.ack_policy = 240 14 15
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.DW0.mcs_index = 240 16 20
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 240 21 21
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.DW0.qos_mode = 240 22 23
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 240 24 28
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.DW0.encryption_mode = 240 29 30
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.DW0.status_en = 240 31 31
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.DW1.reverse_direction = 244 0 0
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.DW1.force_released = 244 1 1
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.DW1.interrupt_en = 244 2 3
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 244 4 8
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.DW1.lifetime_en = 244 9 9
TX_QUEUE_HEAD.<2>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 244 10 31
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.dw0 = 256 0 31
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.dw1 = 260 0 31
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.reserved.4217 = 264 0 31
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.dw3 = 268 0 31
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 256 0 2
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 256 3 3
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 256 4 4
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 256 5 5
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 256 6 19
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.DW0.added_duration = 256 20 29
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 256 30 30
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.DW0.reserved.4215 = 256 31 31
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 260 0 12
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 260 13 13
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 260 14 16
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 260 17 20
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.DW1.reserved.4216 = 260 21 31
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.DW3.reserved.4218 = 268 0 15
TX_QUEUE_HEAD.<2>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 268 16 31
TX_QUEUE_HEAD.<2>.BUF.HDR_PARAMS.addr1 = 272 0 15
TX_QUEUE_HEAD.<2>.BUF.HDR_PARAMS.addr2 = 278 0 15
TX_QUEUE_HEAD.<2>.BUF.HDR_PARAMS.dw3 = 284 0 31
TX_QUEUE_HEAD.<2>.BUF.HDR_PARAMS.DW3.dest_id = 284 0 2
TX_QUEUE_HEAD.<2>.BUF.HDR_PARAMS.DW3.key_id = 284 3 3
TX_QUEUE_HEAD.<2>.BUF.HDR_PARAMS.DW3.mac_id = 284 4 5
TX_QUEUE_HEAD.<2>.BUF.HDR_PARAMS.DW3.reserved.4219 = 284 6 13
TX_QUEUE_HEAD.<2>.BUF.HDR_PARAMS.DW3.target_ds_type = 284 14 15
TX_QUEUE_HEAD.<2>.BUF.HDR_PARAMS.DW3.max_retry = 284 16 23
TX_QUEUE_HEAD.<2>.BUF.HDR_PARAMS.DW3.reserved.4220 = 284 24 31
TX_QUEUE_HEAD.<2>.BAP_PARAMS.dw0 = 288 0 31
TX_QUEUE_HEAD.<2>.BAP_PARAMS.dw1 = 292 0 31
TX_QUEUE_HEAD.<2>.BAP_PARAMS.dw2 = 296 0 31
TX_QUEUE_HEAD.<2>.BAP_PARAMS.dw3 = 300 0 31
TX_QUEUE_HEAD.<2>.BAP_PARAMS.ba_bitmap = 304 0 31
TX_QUEUE_HEAD.<2>.BAP_PARAMS.mtp_tx_vec = 320 0 31
TX_QUEUE_HEAD.<2>.BAP_PARAMS.reserved.4230 = 328 0 31
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW0.back_en = 288 0 0
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW0.sn_global = 288 1 1
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW0.win_cap_en = 288 2 2
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW0.reserved.4221 = 288 3 7
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW0.dest_id = 288 8 10
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW0.reserved.4222 = 288 11 15
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW0.tid = 288 16 19
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW0.reserved.4223 = 288 20 23
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW0.win_size = 288 24 30
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW0.reserved.4224 = 288 31 31
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW1.win_start_o = 292 0 11
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW1.reserved.4225 = 292 12 15
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW1.win_start_o_idx = 292 16 23
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW1.reserved.4226 = 292 24 31
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW2.win_limit = 296 0 11
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW2.win_limit_null = 296 12 12
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW2.reserved.4227 = 296 13 15
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW2.win_limit_idx = 296 16 23
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW2.capacity.4228 = 296 24 31
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW3.high_sn_idx = 300 0 7
TX_QUEUE_HEAD.<2>.BAP_PARAMS.DW3.reserved.4229 = 300 8 31
TX_QUEUE_HEAD.<3>.BUF = 336 0 511
TX_QUEUE_HEAD.<3>.BAP_PARAMS = 400 0 383
TX_QUEUE_HEAD.<3>.BUF.RING_PARAMS = 336 0 127
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS = 352 0 127
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS = 368 0 127
TX_QUEUE_HEAD.<3>.BUF.HDR_PARAMS = 384 0 127
TX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.payload_mac_ptr = 336 0 15
TX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.payload_pal_ptr = 338 0 15
TX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.payload_ring_len = 340 0 15
TX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.payload_ring_base = 342 0 15
TX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.dw2 = 344 0 31
TX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.dw3 = 348 0 31
TX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.DW2.max_msdu_size = 344 0 11
TX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 344 12 23
TX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 344 24 31
TX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 348 0 3
TX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.DW3.num_mpdus = 348 4 15
TX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 348 16 27
TX_QUEUE_HEAD.<3>.BUF.RING_PARAMS.DW3.reserved.4211 = 348 28 31
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.dw0 = 352 0 3
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.dw1 = 356 0 31
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.mcs_vector = 360 0 31
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.scratchpad = 364 0 31
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.DW0.qtype = 352 0 3
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.DW0.packet_mode = 352 4 7
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 352 8 13
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.DW0.ack_policy = 352 14 15
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.DW0.mcs_index = 352 16 20
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 352 21 21
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.DW0.qos_mode = 352 22 23
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 352 24 28
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.DW0.encryption_mode = 352 29 30
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.DW0.status_en = 352 31 31
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.DW1.reverse_direction = 356 0 0
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.DW1.force_released = 356 1 1
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.DW1.interrupt_en = 356 2 3
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 356 4 8
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.DW1.lifetime_en = 356 9 9
TX_QUEUE_HEAD.<3>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 356 10 31
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.dw0 = 368 0 31
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.dw1 = 372 0 31
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.reserved.4217 = 376 0 31
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.dw3 = 380 0 31
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 368 0 2
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 368 3 3
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 368 4 4
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 368 5 5
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 368 6 19
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.DW0.added_duration = 368 20 29
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 368 30 30
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.DW0.reserved.4215 = 368 31 31
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 372 0 12
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 372 13 13
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 372 14 16
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 372 17 20
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.DW1.reserved.4216 = 372 21 31
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.DW3.reserved.4218 = 380 0 15
TX_QUEUE_HEAD.<3>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 380 16 31
TX_QUEUE_HEAD.<3>.BUF.HDR_PARAMS.addr1 = 384 0 15
TX_QUEUE_HEAD.<3>.BUF.HDR_PARAMS.addr2 = 390 0 15
TX_QUEUE_HEAD.<3>.BUF.HDR_PARAMS.dw3 = 396 0 31
TX_QUEUE_HEAD.<3>.BUF.HDR_PARAMS.DW3.dest_id = 396 0 2
TX_QUEUE_HEAD.<3>.BUF.HDR_PARAMS.DW3.key_id = 396 3 3
TX_QUEUE_HEAD.<3>.BUF.HDR_PARAMS.DW3.mac_id = 396 4 5
TX_QUEUE_HEAD.<3>.BUF.HDR_PARAMS.DW3.reserved.4219 = 396 6 13
TX_QUEUE_HEAD.<3>.BUF.HDR_PARAMS.DW3.target_ds_type = 396 14 15
TX_QUEUE_HEAD.<3>.BUF.HDR_PARAMS.DW3.max_retry = 396 16 23
TX_QUEUE_HEAD.<3>.BUF.HDR_PARAMS.DW3.reserved.4220 = 396 24 31
TX_QUEUE_HEAD.<3>.BAP_PARAMS.dw0 = 400 0 31
TX_QUEUE_HEAD.<3>.BAP_PARAMS.dw1 = 404 0 31
TX_QUEUE_HEAD.<3>.BAP_PARAMS.dw2 = 408 0 31
TX_QUEUE_HEAD.<3>.BAP_PARAMS.dw3 = 412 0 31
TX_QUEUE_HEAD.<3>.BAP_PARAMS.ba_bitmap = 416 0 31
TX_QUEUE_HEAD.<3>.BAP_PARAMS.mtp_tx_vec = 432 0 31
TX_QUEUE_HEAD.<3>.BAP_PARAMS.reserved.4230 = 440 0 31
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW0.back_en = 400 0 0
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW0.sn_global = 400 1 1
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW0.win_cap_en = 400 2 2
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW0.reserved.4221 = 400 3 7
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW0.dest_id = 400 8 10
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW0.reserved.4222 = 400 11 15
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW0.tid = 400 16 19
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW0.reserved.4223 = 400 20 23
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW0.win_size = 400 24 30
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW0.reserved.4224 = 400 31 31
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW1.win_start_o = 404 0 11
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW1.reserved.4225 = 404 12 15
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW1.win_start_o_idx = 404 16 23
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW1.reserved.4226 = 404 24 31
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW2.win_limit = 408 0 11
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW2.win_limit_null = 408 12 12
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW2.reserved.4227 = 408 13 15
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW2.win_limit_idx = 408 16 23
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW2.capacity.4228 = 408 24 31
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW3.high_sn_idx = 412 0 7
TX_QUEUE_HEAD.<3>.BAP_PARAMS.DW3.reserved.4229 = 412 8 31
TX_QUEUE_HEAD.<4>.BUF = 448 0 511
TX_QUEUE_HEAD.<4>.BAP_PARAMS = 512 0 383
TX_QUEUE_HEAD.<4>.BUF.RING_PARAMS = 448 0 127
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS = 464 0 127
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS = 480 0 127
TX_QUEUE_HEAD.<4>.BUF.HDR_PARAMS = 496 0 127
TX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.payload_mac_ptr = 448 0 15
TX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.payload_pal_ptr = 450 0 15
TX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.payload_ring_len = 452 0 15
TX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.payload_ring_base = 454 0 15
TX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.dw2 = 456 0 31
TX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.dw3 = 460 0 31
TX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.DW2.max_msdu_size = 456 0 11
TX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 456 12 23
TX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 456 24 31
TX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 460 0 3
TX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.DW3.num_mpdus = 460 4 15
TX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 460 16 27
TX_QUEUE_HEAD.<4>.BUF.RING_PARAMS.DW3.reserved.4211 = 460 28 31
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.dw0 = 464 0 3
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.dw1 = 468 0 31
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.mcs_vector = 472 0 31
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.scratchpad = 476 0 31
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.DW0.qtype = 464 0 3
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.DW0.packet_mode = 464 4 7
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 464 8 13
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.DW0.ack_policy = 464 14 15
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.DW0.mcs_index = 464 16 20
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 464 21 21
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.DW0.qos_mode = 464 22 23
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 464 24 28
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.DW0.encryption_mode = 464 29 30
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.DW0.status_en = 464 31 31
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.DW1.reverse_direction = 468 0 0
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.DW1.force_released = 468 1 1
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.DW1.interrupt_en = 468 2 3
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 468 4 8
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.DW1.lifetime_en = 468 9 9
TX_QUEUE_HEAD.<4>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 468 10 31
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.dw0 = 480 0 31
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.dw1 = 484 0 31
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.reserved.4217 = 488 0 31
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.dw3 = 492 0 31
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 480 0 2
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 480 3 3
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 480 4 4
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 480 5 5
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 480 6 19
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.DW0.added_duration = 480 20 29
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 480 30 30
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.DW0.reserved.4215 = 480 31 31
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 484 0 12
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 484 13 13
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 484 14 16
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 484 17 20
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.DW1.reserved.4216 = 484 21 31
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.DW3.reserved.4218 = 492 0 15
TX_QUEUE_HEAD.<4>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 492 16 31
TX_QUEUE_HEAD.<4>.BUF.HDR_PARAMS.addr1 = 496 0 15
TX_QUEUE_HEAD.<4>.BUF.HDR_PARAMS.addr2 = 502 0 15
TX_QUEUE_HEAD.<4>.BUF.HDR_PARAMS.dw3 = 508 0 31
TX_QUEUE_HEAD.<4>.BUF.HDR_PARAMS.DW3.dest_id = 508 0 2
TX_QUEUE_HEAD.<4>.BUF.HDR_PARAMS.DW3.key_id = 508 3 3
TX_QUEUE_HEAD.<4>.BUF.HDR_PARAMS.DW3.mac_id = 508 4 5
TX_QUEUE_HEAD.<4>.BUF.HDR_PARAMS.DW3.reserved.4219 = 508 6 13
TX_QUEUE_HEAD.<4>.BUF.HDR_PARAMS.DW3.target_ds_type = 508 14 15
TX_QUEUE_HEAD.<4>.BUF.HDR_PARAMS.DW3.max_retry = 508 16 23
TX_QUEUE_HEAD.<4>.BUF.HDR_PARAMS.DW3.reserved.4220 = 508 24 31
TX_QUEUE_HEAD.<4>.BAP_PARAMS.dw0 = 512 0 31
TX_QUEUE_HEAD.<4>.BAP_PARAMS.dw1 = 516 0 31
TX_QUEUE_HEAD.<4>.BAP_PARAMS.dw2 = 520 0 31
TX_QUEUE_HEAD.<4>.BAP_PARAMS.dw3 = 524 0 31
TX_QUEUE_HEAD.<4>.BAP_PARAMS.ba_bitmap = 528 0 31
TX_QUEUE_HEAD.<4>.BAP_PARAMS.mtp_tx_vec = 544 0 31
TX_QUEUE_HEAD.<4>.BAP_PARAMS.reserved.4230 = 552 0 31
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW0.back_en = 512 0 0
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW0.sn_global = 512 1 1
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW0.win_cap_en = 512 2 2
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW0.reserved.4221 = 512 3 7
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW0.dest_id = 512 8 10
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW0.reserved.4222 = 512 11 15
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW0.tid = 512 16 19
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW0.reserved.4223 = 512 20 23
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW0.win_size = 512 24 30
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW0.reserved.4224 = 512 31 31
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW1.win_start_o = 516 0 11
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW1.reserved.4225 = 516 12 15
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW1.win_start_o_idx = 516 16 23
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW1.reserved.4226 = 516 24 31
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW2.win_limit = 520 0 11
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW2.win_limit_null = 520 12 12
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW2.reserved.4227 = 520 13 15
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW2.win_limit_idx = 520 16 23
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW2.capacity.4228 = 520 24 31
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW3.high_sn_idx = 524 0 7
TX_QUEUE_HEAD.<4>.BAP_PARAMS.DW3.reserved.4229 = 524 8 31
TX_QUEUE_HEAD.<5>.BUF = 560 0 511
TX_QUEUE_HEAD.<5>.BAP_PARAMS = 624 0 383
TX_QUEUE_HEAD.<5>.BUF.RING_PARAMS = 560 0 127
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS = 576 0 127
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS = 592 0 127
TX_QUEUE_HEAD.<5>.BUF.HDR_PARAMS = 608 0 127
TX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.payload_mac_ptr = 560 0 15
TX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.payload_pal_ptr = 562 0 15
TX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.payload_ring_len = 564 0 15
TX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.payload_ring_base = 566 0 15
TX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.dw2 = 568 0 31
TX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.dw3 = 572 0 31
TX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.DW2.max_msdu_size = 568 0 11
TX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 568 12 23
TX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 568 24 31
TX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 572 0 3
TX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.DW3.num_mpdus = 572 4 15
TX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 572 16 27
TX_QUEUE_HEAD.<5>.BUF.RING_PARAMS.DW3.reserved.4211 = 572 28 31
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.dw0 = 576 0 3
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.dw1 = 580 0 31
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.mcs_vector = 584 0 31
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.scratchpad = 588 0 31
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.DW0.qtype = 576 0 3
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.DW0.packet_mode = 576 4 7
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 576 8 13
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.DW0.ack_policy = 576 14 15
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.DW0.mcs_index = 576 16 20
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 576 21 21
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.DW0.qos_mode = 576 22 23
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 576 24 28
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.DW0.encryption_mode = 576 29 30
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.DW0.status_en = 576 31 31
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.DW1.reverse_direction = 580 0 0
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.DW1.force_released = 580 1 1
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.DW1.interrupt_en = 580 2 3
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 580 4 8
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.DW1.lifetime_en = 580 9 9
TX_QUEUE_HEAD.<5>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 580 10 31
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.dw0 = 592 0 31
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.dw1 = 596 0 31
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.reserved.4217 = 600 0 31
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.dw3 = 604 0 31
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 592 0 2
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 592 3 3
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 592 4 4
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 592 5 5
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 592 6 19
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.DW0.added_duration = 592 20 29
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 592 30 30
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.DW0.reserved.4215 = 592 31 31
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 596 0 12
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 596 13 13
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 596 14 16
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 596 17 20
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.DW1.reserved.4216 = 596 21 31
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.DW3.reserved.4218 = 604 0 15
TX_QUEUE_HEAD.<5>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 604 16 31
TX_QUEUE_HEAD.<5>.BUF.HDR_PARAMS.addr1 = 608 0 15
TX_QUEUE_HEAD.<5>.BUF.HDR_PARAMS.addr2 = 614 0 15
TX_QUEUE_HEAD.<5>.BUF.HDR_PARAMS.dw3 = 620 0 31
TX_QUEUE_HEAD.<5>.BUF.HDR_PARAMS.DW3.dest_id = 620 0 2
TX_QUEUE_HEAD.<5>.BUF.HDR_PARAMS.DW3.key_id = 620 3 3
TX_QUEUE_HEAD.<5>.BUF.HDR_PARAMS.DW3.mac_id = 620 4 5
TX_QUEUE_HEAD.<5>.BUF.HDR_PARAMS.DW3.reserved.4219 = 620 6 13
TX_QUEUE_HEAD.<5>.BUF.HDR_PARAMS.DW3.target_ds_type = 620 14 15
TX_QUEUE_HEAD.<5>.BUF.HDR_PARAMS.DW3.max_retry = 620 16 23
TX_QUEUE_HEAD.<5>.BUF.HDR_PARAMS.DW3.reserved.4220 = 620 24 31
TX_QUEUE_HEAD.<5>.BAP_PARAMS.dw0 = 624 0 31
TX_QUEUE_HEAD.<5>.BAP_PARAMS.dw1 = 628 0 31
TX_QUEUE_HEAD.<5>.BAP_PARAMS.dw2 = 632 0 31
TX_QUEUE_HEAD.<5>.BAP_PARAMS.dw3 = 636 0 31
TX_QUEUE_HEAD.<5>.BAP_PARAMS.ba_bitmap = 640 0 31
TX_QUEUE_HEAD.<5>.BAP_PARAMS.mtp_tx_vec = 656 0 31
TX_QUEUE_HEAD.<5>.BAP_PARAMS.reserved.4230 = 664 0 31
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW0.back_en = 624 0 0
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW0.sn_global = 624 1 1
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW0.win_cap_en = 624 2 2
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW0.reserved.4221 = 624 3 7
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW0.dest_id = 624 8 10
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW0.reserved.4222 = 624 11 15
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW0.tid = 624 16 19
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW0.reserved.4223 = 624 20 23
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW0.win_size = 624 24 30
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW0.reserved.4224 = 624 31 31
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW1.win_start_o = 628 0 11
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW1.reserved.4225 = 628 12 15
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW1.win_start_o_idx = 628 16 23
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW1.reserved.4226 = 628 24 31
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW2.win_limit = 632 0 11
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW2.win_limit_null = 632 12 12
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW2.reserved.4227 = 632 13 15
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW2.win_limit_idx = 632 16 23
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW2.capacity.4228 = 632 24 31
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW3.high_sn_idx = 636 0 7
TX_QUEUE_HEAD.<5>.BAP_PARAMS.DW3.reserved.4229 = 636 8 31
TX_QUEUE_HEAD.<6>.BUF = 672 0 511
TX_QUEUE_HEAD.<6>.BAP_PARAMS = 736 0 383
TX_QUEUE_HEAD.<6>.BUF.RING_PARAMS = 672 0 127
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS = 688 0 127
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS = 704 0 127
TX_QUEUE_HEAD.<6>.BUF.HDR_PARAMS = 720 0 127
TX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.payload_mac_ptr = 672 0 15
TX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.payload_pal_ptr = 674 0 15
TX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.payload_ring_len = 676 0 15
TX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.payload_ring_base = 678 0 15
TX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.dw2 = 680 0 31
TX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.dw3 = 684 0 31
TX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.DW2.max_msdu_size = 680 0 11
TX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 680 12 23
TX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 680 24 31
TX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 684 0 3
TX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.DW3.num_mpdus = 684 4 15
TX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 684 16 27
TX_QUEUE_HEAD.<6>.BUF.RING_PARAMS.DW3.reserved.4211 = 684 28 31
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.dw0 = 688 0 3
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.dw1 = 692 0 31
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.mcs_vector = 696 0 31
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.scratchpad = 700 0 31
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.DW0.qtype = 688 0 3
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.DW0.packet_mode = 688 4 7
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 688 8 13
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.DW0.ack_policy = 688 14 15
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.DW0.mcs_index = 688 16 20
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 688 21 21
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.DW0.qos_mode = 688 22 23
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 688 24 28
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.DW0.encryption_mode = 688 29 30
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.DW0.status_en = 688 31 31
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.DW1.reverse_direction = 692 0 0
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.DW1.force_released = 692 1 1
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.DW1.interrupt_en = 692 2 3
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 692 4 8
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.DW1.lifetime_en = 692 9 9
TX_QUEUE_HEAD.<6>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 692 10 31
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.dw0 = 704 0 31
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.dw1 = 708 0 31
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.reserved.4217 = 712 0 31
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.dw3 = 716 0 31
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 704 0 2
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 704 3 3
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 704 4 4
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 704 5 5
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 704 6 19
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.DW0.added_duration = 704 20 29
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 704 30 30
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.DW0.reserved.4215 = 704 31 31
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 708 0 12
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 708 13 13
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 708 14 16
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 708 17 20
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.DW1.reserved.4216 = 708 21 31
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.DW3.reserved.4218 = 716 0 15
TX_QUEUE_HEAD.<6>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 716 16 31
TX_QUEUE_HEAD.<6>.BUF.HDR_PARAMS.addr1 = 720 0 15
TX_QUEUE_HEAD.<6>.BUF.HDR_PARAMS.addr2 = 726 0 15
TX_QUEUE_HEAD.<6>.BUF.HDR_PARAMS.dw3 = 732 0 31
TX_QUEUE_HEAD.<6>.BUF.HDR_PARAMS.DW3.dest_id = 732 0 2
TX_QUEUE_HEAD.<6>.BUF.HDR_PARAMS.DW3.key_id = 732 3 3
TX_QUEUE_HEAD.<6>.BUF.HDR_PARAMS.DW3.mac_id = 732 4 5
TX_QUEUE_HEAD.<6>.BUF.HDR_PARAMS.DW3.reserved.4219 = 732 6 13
TX_QUEUE_HEAD.<6>.BUF.HDR_PARAMS.DW3.target_ds_type = 732 14 15
TX_QUEUE_HEAD.<6>.BUF.HDR_PARAMS.DW3.max_retry = 732 16 23
TX_QUEUE_HEAD.<6>.BUF.HDR_PARAMS.DW3.reserved.4220 = 732 24 31
TX_QUEUE_HEAD.<6>.BAP_PARAMS.dw0 = 736 0 31
TX_QUEUE_HEAD.<6>.BAP_PARAMS.dw1 = 740 0 31
TX_QUEUE_HEAD.<6>.BAP_PARAMS.dw2 = 744 0 31
TX_QUEUE_HEAD.<6>.BAP_PARAMS.dw3 = 748 0 31
TX_QUEUE_HEAD.<6>.BAP_PARAMS.ba_bitmap = 752 0 31
TX_QUEUE_HEAD.<6>.BAP_PARAMS.mtp_tx_vec = 768 0 31
TX_QUEUE_HEAD.<6>.BAP_PARAMS.reserved.4230 = 776 0 31
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW0.back_en = 736 0 0
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW0.sn_global = 736 1 1
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW0.win_cap_en = 736 2 2
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW0.reserved.4221 = 736 3 7
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW0.dest_id = 736 8 10
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW0.reserved.4222 = 736 11 15
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW0.tid = 736 16 19
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW0.reserved.4223 = 736 20 23
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW0.win_size = 736 24 30
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW0.reserved.4224 = 736 31 31
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW1.win_start_o = 740 0 11
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW1.reserved.4225 = 740 12 15
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW1.win_start_o_idx = 740 16 23
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW1.reserved.4226 = 740 24 31
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW2.win_limit = 744 0 11
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW2.win_limit_null = 744 12 12
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW2.reserved.4227 = 744 13 15
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW2.win_limit_idx = 744 16 23
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW2.capacity.4228 = 744 24 31
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW3.high_sn_idx = 748 0 7
TX_QUEUE_HEAD.<6>.BAP_PARAMS.DW3.reserved.4229 = 748 8 31
TX_QUEUE_HEAD.<7>.BUF = 784 0 511
TX_QUEUE_HEAD.<7>.BAP_PARAMS = 848 0 383
TX_QUEUE_HEAD.<7>.BUF.RING_PARAMS = 784 0 127
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS = 800 0 127
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS = 816 0 127
TX_QUEUE_HEAD.<7>.BUF.HDR_PARAMS = 832 0 127
TX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.payload_mac_ptr = 784 0 15
TX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.payload_pal_ptr = 786 0 15
TX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.payload_ring_len = 788 0 15
TX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.payload_ring_base = 790 0 15
TX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.dw2 = 792 0 31
TX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.dw3 = 796 0 31
TX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.DW2.max_msdu_size = 792 0 11
TX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 792 12 23
TX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 792 24 31
TX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 796 0 3
TX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.DW3.num_mpdus = 796 4 15
TX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 796 16 27
TX_QUEUE_HEAD.<7>.BUF.RING_PARAMS.DW3.reserved.4211 = 796 28 31
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.dw0 = 800 0 3
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.dw1 = 804 0 31
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.mcs_vector = 808 0 31
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.scratchpad = 812 0 31
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.DW0.qtype = 800 0 3
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.DW0.packet_mode = 800 4 7
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 800 8 13
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.DW0.ack_policy = 800 14 15
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.DW0.mcs_index = 800 16 20
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 800 21 21
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.DW0.qos_mode = 800 22 23
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 800 24 28
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.DW0.encryption_mode = 800 29 30
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.DW0.status_en = 800 31 31
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.DW1.reverse_direction = 804 0 0
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.DW1.force_released = 804 1 1
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.DW1.interrupt_en = 804 2 3
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 804 4 8
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.DW1.lifetime_en = 804 9 9
TX_QUEUE_HEAD.<7>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 804 10 31
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.dw0 = 816 0 31
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.dw1 = 820 0 31
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.reserved.4217 = 824 0 31
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.dw3 = 828 0 31
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 816 0 2
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 816 3 3
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 816 4 4
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 816 5 5
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 816 6 19
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.DW0.added_duration = 816 20 29
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 816 30 30
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.DW0.reserved.4215 = 816 31 31
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 820 0 12
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 820 13 13
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 820 14 16
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 820 17 20
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.DW1.reserved.4216 = 820 21 31
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.DW3.reserved.4218 = 828 0 15
TX_QUEUE_HEAD.<7>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 828 16 31
TX_QUEUE_HEAD.<7>.BUF.HDR_PARAMS.addr1 = 832 0 15
TX_QUEUE_HEAD.<7>.BUF.HDR_PARAMS.addr2 = 838 0 15
TX_QUEUE_HEAD.<7>.BUF.HDR_PARAMS.dw3 = 844 0 31
TX_QUEUE_HEAD.<7>.BUF.HDR_PARAMS.DW3.dest_id = 844 0 2
TX_QUEUE_HEAD.<7>.BUF.HDR_PARAMS.DW3.key_id = 844 3 3
TX_QUEUE_HEAD.<7>.BUF.HDR_PARAMS.DW3.mac_id = 844 4 5
TX_QUEUE_HEAD.<7>.BUF.HDR_PARAMS.DW3.reserved.4219 = 844 6 13
TX_QUEUE_HEAD.<7>.BUF.HDR_PARAMS.DW3.target_ds_type = 844 14 15
TX_QUEUE_HEAD.<7>.BUF.HDR_PARAMS.DW3.max_retry = 844 16 23
TX_QUEUE_HEAD.<7>.BUF.HDR_PARAMS.DW3.reserved.4220 = 844 24 31
TX_QUEUE_HEAD.<7>.BAP_PARAMS.dw0 = 848 0 31
TX_QUEUE_HEAD.<7>.BAP_PARAMS.dw1 = 852 0 31
TX_QUEUE_HEAD.<7>.BAP_PARAMS.dw2 = 856 0 31
TX_QUEUE_HEAD.<7>.BAP_PARAMS.dw3 = 860 0 31
TX_QUEUE_HEAD.<7>.BAP_PARAMS.ba_bitmap = 864 0 31
TX_QUEUE_HEAD.<7>.BAP_PARAMS.mtp_tx_vec = 880 0 31
TX_QUEUE_HEAD.<7>.BAP_PARAMS.reserved.4230 = 888 0 31
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW0.back_en = 848 0 0
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW0.sn_global = 848 1 1
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW0.win_cap_en = 848 2 2
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW0.reserved.4221 = 848 3 7
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW0.dest_id = 848 8 10
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW0.reserved.4222 = 848 11 15
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW0.tid = 848 16 19
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW0.reserved.4223 = 848 20 23
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW0.win_size = 848 24 30
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW0.reserved.4224 = 848 31 31
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW1.win_start_o = 852 0 11
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW1.reserved.4225 = 852 12 15
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW1.win_start_o_idx = 852 16 23
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW1.reserved.4226 = 852 24 31
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW2.win_limit = 856 0 11
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW2.win_limit_null = 856 12 12
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW2.reserved.4227 = 856 13 15
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW2.win_limit_idx = 856 16 23
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW2.capacity.4228 = 856 24 31
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW3.high_sn_idx = 860 0 7
TX_QUEUE_HEAD.<7>.BAP_PARAMS.DW3.reserved.4229 = 860 8 31
TX_QUEUE_HEAD.<8>.BUF = 896 0 511
TX_QUEUE_HEAD.<8>.BAP_PARAMS = 960 0 383
TX_QUEUE_HEAD.<8>.BUF.RING_PARAMS = 896 0 127
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS = 912 0 127
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS = 928 0 127
TX_QUEUE_HEAD.<8>.BUF.HDR_PARAMS = 944 0 127
TX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.payload_mac_ptr = 896 0 15
TX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.payload_pal_ptr = 898 0 15
TX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.payload_ring_len = 900 0 15
TX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.payload_ring_base = 902 0 15
TX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.dw2 = 904 0 31
TX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.dw3 = 908 0 31
TX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.DW2.max_msdu_size = 904 0 11
TX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 904 12 23
TX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 904 24 31
TX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 908 0 3
TX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.DW3.num_mpdus = 908 4 15
TX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 908 16 27
TX_QUEUE_HEAD.<8>.BUF.RING_PARAMS.DW3.reserved.4211 = 908 28 31
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.dw0 = 912 0 3
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.dw1 = 916 0 31
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.mcs_vector = 920 0 31
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.scratchpad = 924 0 31
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.DW0.qtype = 912 0 3
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.DW0.packet_mode = 912 4 7
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 912 8 13
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.DW0.ack_policy = 912 14 15
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.DW0.mcs_index = 912 16 20
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 912 21 21
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.DW0.qos_mode = 912 22 23
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 912 24 28
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.DW0.encryption_mode = 912 29 30
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.DW0.status_en = 912 31 31
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.DW1.reverse_direction = 916 0 0
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.DW1.force_released = 916 1 1
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.DW1.interrupt_en = 916 2 3
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 916 4 8
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.DW1.lifetime_en = 916 9 9
TX_QUEUE_HEAD.<8>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 916 10 31
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.dw0 = 928 0 31
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.dw1 = 932 0 31
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.reserved.4217 = 936 0 31
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.dw3 = 940 0 31
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 928 0 2
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 928 3 3
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 928 4 4
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 928 5 5
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 928 6 19
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.DW0.added_duration = 928 20 29
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 928 30 30
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.DW0.reserved.4215 = 928 31 31
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 932 0 12
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 932 13 13
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 932 14 16
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 932 17 20
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.DW1.reserved.4216 = 932 21 31
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.DW3.reserved.4218 = 940 0 15
TX_QUEUE_HEAD.<8>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 940 16 31
TX_QUEUE_HEAD.<8>.BUF.HDR_PARAMS.addr1 = 944 0 15
TX_QUEUE_HEAD.<8>.BUF.HDR_PARAMS.addr2 = 950 0 15
TX_QUEUE_HEAD.<8>.BUF.HDR_PARAMS.dw3 = 956 0 31
TX_QUEUE_HEAD.<8>.BUF.HDR_PARAMS.DW3.dest_id = 956 0 2
TX_QUEUE_HEAD.<8>.BUF.HDR_PARAMS.DW3.key_id = 956 3 3
TX_QUEUE_HEAD.<8>.BUF.HDR_PARAMS.DW3.mac_id = 956 4 5
TX_QUEUE_HEAD.<8>.BUF.HDR_PARAMS.DW3.reserved.4219 = 956 6 13
TX_QUEUE_HEAD.<8>.BUF.HDR_PARAMS.DW3.target_ds_type = 956 14 15
TX_QUEUE_HEAD.<8>.BUF.HDR_PARAMS.DW3.max_retry = 956 16 23
TX_QUEUE_HEAD.<8>.BUF.HDR_PARAMS.DW3.reserved.4220 = 956 24 31
TX_QUEUE_HEAD.<8>.BAP_PARAMS.dw0 = 960 0 31
TX_QUEUE_HEAD.<8>.BAP_PARAMS.dw1 = 964 0 31
TX_QUEUE_HEAD.<8>.BAP_PARAMS.dw2 = 968 0 31
TX_QUEUE_HEAD.<8>.BAP_PARAMS.dw3 = 972 0 31
TX_QUEUE_HEAD.<8>.BAP_PARAMS.ba_bitmap = 976 0 31
TX_QUEUE_HEAD.<8>.BAP_PARAMS.mtp_tx_vec = 992 0 31
TX_QUEUE_HEAD.<8>.BAP_PARAMS.reserved.4230 = 1000 0 31
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW0.back_en = 960 0 0
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW0.sn_global = 960 1 1
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW0.win_cap_en = 960 2 2
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW0.reserved.4221 = 960 3 7
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW0.dest_id = 960 8 10
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW0.reserved.4222 = 960 11 15
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW0.tid = 960 16 19
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW0.reserved.4223 = 960 20 23
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW0.win_size = 960 24 30
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW0.reserved.4224 = 960 31 31
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW1.win_start_o = 964 0 11
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW1.reserved.4225 = 964 12 15
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW1.win_start_o_idx = 964 16 23
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW1.reserved.4226 = 964 24 31
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW2.win_limit = 968 0 11
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW2.win_limit_null = 968 12 12
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW2.reserved.4227 = 968 13 15
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW2.win_limit_idx = 968 16 23
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW2.capacity.4228 = 968 24 31
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW3.high_sn_idx = 972 0 7
TX_QUEUE_HEAD.<8>.BAP_PARAMS.DW3.reserved.4229 = 972 8 31
TX_QUEUE_HEAD.<9>.BUF = 1008 0 511
TX_QUEUE_HEAD.<9>.BAP_PARAMS = 1072 0 383
TX_QUEUE_HEAD.<9>.BUF.RING_PARAMS = 1008 0 127
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS = 1024 0 127
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS = 1040 0 127
TX_QUEUE_HEAD.<9>.BUF.HDR_PARAMS = 1056 0 127
TX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.payload_mac_ptr = 1008 0 15
TX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.payload_pal_ptr = 1010 0 15
TX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.payload_ring_len = 1012 0 15
TX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.payload_ring_base = 1014 0 15
TX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.dw2 = 1016 0 31
TX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.dw3 = 1020 0 31
TX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.DW2.max_msdu_size = 1016 0 11
TX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1016 12 23
TX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1016 24 31
TX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1020 0 3
TX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.DW3.num_mpdus = 1020 4 15
TX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1020 16 27
TX_QUEUE_HEAD.<9>.BUF.RING_PARAMS.DW3.reserved.4211 = 1020 28 31
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.dw0 = 1024 0 3
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.dw1 = 1028 0 31
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.mcs_vector = 1032 0 31
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.scratchpad = 1036 0 31
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.DW0.qtype = 1024 0 3
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.DW0.packet_mode = 1024 4 7
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 1024 8 13
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.DW0.ack_policy = 1024 14 15
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.DW0.mcs_index = 1024 16 20
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 1024 21 21
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.DW0.qos_mode = 1024 22 23
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 1024 24 28
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.DW0.encryption_mode = 1024 29 30
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.DW0.status_en = 1024 31 31
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.DW1.reverse_direction = 1028 0 0
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.DW1.force_released = 1028 1 1
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.DW1.interrupt_en = 1028 2 3
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 1028 4 8
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.DW1.lifetime_en = 1028 9 9
TX_QUEUE_HEAD.<9>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 1028 10 31
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.dw0 = 1040 0 31
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.dw1 = 1044 0 31
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.reserved.4217 = 1048 0 31
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.dw3 = 1052 0 31
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 1040 0 2
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 1040 3 3
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 1040 4 4
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 1040 5 5
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 1040 6 19
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.DW0.added_duration = 1040 20 29
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 1040 30 30
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.DW0.reserved.4215 = 1040 31 31
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 1044 0 12
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 1044 13 13
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 1044 14 16
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 1044 17 20
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.DW1.reserved.4216 = 1044 21 31
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.DW3.reserved.4218 = 1052 0 15
TX_QUEUE_HEAD.<9>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 1052 16 31
TX_QUEUE_HEAD.<9>.BUF.HDR_PARAMS.addr1 = 1056 0 15
TX_QUEUE_HEAD.<9>.BUF.HDR_PARAMS.addr2 = 1062 0 15
TX_QUEUE_HEAD.<9>.BUF.HDR_PARAMS.dw3 = 1068 0 31
TX_QUEUE_HEAD.<9>.BUF.HDR_PARAMS.DW3.dest_id = 1068 0 2
TX_QUEUE_HEAD.<9>.BUF.HDR_PARAMS.DW3.key_id = 1068 3 3
TX_QUEUE_HEAD.<9>.BUF.HDR_PARAMS.DW3.mac_id = 1068 4 5
TX_QUEUE_HEAD.<9>.BUF.HDR_PARAMS.DW3.reserved.4219 = 1068 6 13
TX_QUEUE_HEAD.<9>.BUF.HDR_PARAMS.DW3.target_ds_type = 1068 14 15
TX_QUEUE_HEAD.<9>.BUF.HDR_PARAMS.DW3.max_retry = 1068 16 23
TX_QUEUE_HEAD.<9>.BUF.HDR_PARAMS.DW3.reserved.4220 = 1068 24 31
TX_QUEUE_HEAD.<9>.BAP_PARAMS.dw0 = 1072 0 31
TX_QUEUE_HEAD.<9>.BAP_PARAMS.dw1 = 1076 0 31
TX_QUEUE_HEAD.<9>.BAP_PARAMS.dw2 = 1080 0 31
TX_QUEUE_HEAD.<9>.BAP_PARAMS.dw3 = 1084 0 31
TX_QUEUE_HEAD.<9>.BAP_PARAMS.ba_bitmap = 1088 0 31
TX_QUEUE_HEAD.<9>.BAP_PARAMS.mtp_tx_vec = 1104 0 31
TX_QUEUE_HEAD.<9>.BAP_PARAMS.reserved.4230 = 1112 0 31
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW0.back_en = 1072 0 0
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW0.sn_global = 1072 1 1
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW0.win_cap_en = 1072 2 2
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW0.reserved.4221 = 1072 3 7
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW0.dest_id = 1072 8 10
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW0.reserved.4222 = 1072 11 15
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW0.tid = 1072 16 19
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW0.reserved.4223 = 1072 20 23
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW0.win_size = 1072 24 30
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW0.reserved.4224 = 1072 31 31
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW1.win_start_o = 1076 0 11
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW1.reserved.4225 = 1076 12 15
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW1.win_start_o_idx = 1076 16 23
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW1.reserved.4226 = 1076 24 31
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW2.win_limit = 1080 0 11
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW2.win_limit_null = 1080 12 12
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW2.reserved.4227 = 1080 13 15
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW2.win_limit_idx = 1080 16 23
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW2.capacity.4228 = 1080 24 31
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW3.high_sn_idx = 1084 0 7
TX_QUEUE_HEAD.<9>.BAP_PARAMS.DW3.reserved.4229 = 1084 8 31
TX_QUEUE_HEAD.<10>.BUF = 1120 0 511
TX_QUEUE_HEAD.<10>.BAP_PARAMS = 1184 0 383
TX_QUEUE_HEAD.<10>.BUF.RING_PARAMS = 1120 0 127
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS = 1136 0 127
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS = 1152 0 127
TX_QUEUE_HEAD.<10>.BUF.HDR_PARAMS = 1168 0 127
TX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.payload_mac_ptr = 1120 0 15
TX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.payload_pal_ptr = 1122 0 15
TX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.payload_ring_len = 1124 0 15
TX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.payload_ring_base = 1126 0 15
TX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.dw2 = 1128 0 31
TX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.dw3 = 1132 0 31
TX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.DW2.max_msdu_size = 1128 0 11
TX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1128 12 23
TX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1128 24 31
TX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1132 0 3
TX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.DW3.num_mpdus = 1132 4 15
TX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1132 16 27
TX_QUEUE_HEAD.<10>.BUF.RING_PARAMS.DW3.reserved.4211 = 1132 28 31
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.dw0 = 1136 0 3
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.dw1 = 1140 0 31
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.mcs_vector = 1144 0 31
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.scratchpad = 1148 0 31
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.DW0.qtype = 1136 0 3
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.DW0.packet_mode = 1136 4 7
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 1136 8 13
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.DW0.ack_policy = 1136 14 15
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.DW0.mcs_index = 1136 16 20
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 1136 21 21
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.DW0.qos_mode = 1136 22 23
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 1136 24 28
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.DW0.encryption_mode = 1136 29 30
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.DW0.status_en = 1136 31 31
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.DW1.reverse_direction = 1140 0 0
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.DW1.force_released = 1140 1 1
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.DW1.interrupt_en = 1140 2 3
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 1140 4 8
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.DW1.lifetime_en = 1140 9 9
TX_QUEUE_HEAD.<10>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 1140 10 31
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.dw0 = 1152 0 31
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.dw1 = 1156 0 31
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.reserved.4217 = 1160 0 31
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.dw3 = 1164 0 31
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 1152 0 2
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 1152 3 3
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 1152 4 4
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 1152 5 5
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 1152 6 19
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.DW0.added_duration = 1152 20 29
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 1152 30 30
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.DW0.reserved.4215 = 1152 31 31
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 1156 0 12
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 1156 13 13
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 1156 14 16
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 1156 17 20
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.DW1.reserved.4216 = 1156 21 31
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.DW3.reserved.4218 = 1164 0 15
TX_QUEUE_HEAD.<10>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 1164 16 31
TX_QUEUE_HEAD.<10>.BUF.HDR_PARAMS.addr1 = 1168 0 15
TX_QUEUE_HEAD.<10>.BUF.HDR_PARAMS.addr2 = 1174 0 15
TX_QUEUE_HEAD.<10>.BUF.HDR_PARAMS.dw3 = 1180 0 31
TX_QUEUE_HEAD.<10>.BUF.HDR_PARAMS.DW3.dest_id = 1180 0 2
TX_QUEUE_HEAD.<10>.BUF.HDR_PARAMS.DW3.key_id = 1180 3 3
TX_QUEUE_HEAD.<10>.BUF.HDR_PARAMS.DW3.mac_id = 1180 4 5
TX_QUEUE_HEAD.<10>.BUF.HDR_PARAMS.DW3.reserved.4219 = 1180 6 13
TX_QUEUE_HEAD.<10>.BUF.HDR_PARAMS.DW3.target_ds_type = 1180 14 15
TX_QUEUE_HEAD.<10>.BUF.HDR_PARAMS.DW3.max_retry = 1180 16 23
TX_QUEUE_HEAD.<10>.BUF.HDR_PARAMS.DW3.reserved.4220 = 1180 24 31
TX_QUEUE_HEAD.<10>.BAP_PARAMS.dw0 = 1184 0 31
TX_QUEUE_HEAD.<10>.BAP_PARAMS.dw1 = 1188 0 31
TX_QUEUE_HEAD.<10>.BAP_PARAMS.dw2 = 1192 0 31
TX_QUEUE_HEAD.<10>.BAP_PARAMS.dw3 = 1196 0 31
TX_QUEUE_HEAD.<10>.BAP_PARAMS.ba_bitmap = 1200 0 31
TX_QUEUE_HEAD.<10>.BAP_PARAMS.mtp_tx_vec = 1216 0 31
TX_QUEUE_HEAD.<10>.BAP_PARAMS.reserved.4230 = 1224 0 31
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW0.back_en = 1184 0 0
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW0.sn_global = 1184 1 1
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW0.win_cap_en = 1184 2 2
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW0.reserved.4221 = 1184 3 7
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW0.dest_id = 1184 8 10
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW0.reserved.4222 = 1184 11 15
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW0.tid = 1184 16 19
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW0.reserved.4223 = 1184 20 23
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW0.win_size = 1184 24 30
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW0.reserved.4224 = 1184 31 31
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW1.win_start_o = 1188 0 11
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW1.reserved.4225 = 1188 12 15
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW1.win_start_o_idx = 1188 16 23
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW1.reserved.4226 = 1188 24 31
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW2.win_limit = 1192 0 11
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW2.win_limit_null = 1192 12 12
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW2.reserved.4227 = 1192 13 15
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW2.win_limit_idx = 1192 16 23
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW2.capacity.4228 = 1192 24 31
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW3.high_sn_idx = 1196 0 7
TX_QUEUE_HEAD.<10>.BAP_PARAMS.DW3.reserved.4229 = 1196 8 31
TX_QUEUE_HEAD.<11>.BUF = 1232 0 511
TX_QUEUE_HEAD.<11>.BAP_PARAMS = 1296 0 383
TX_QUEUE_HEAD.<11>.BUF.RING_PARAMS = 1232 0 127
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS = 1248 0 127
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS = 1264 0 127
TX_QUEUE_HEAD.<11>.BUF.HDR_PARAMS = 1280 0 127
TX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.payload_mac_ptr = 1232 0 15
TX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.payload_pal_ptr = 1234 0 15
TX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.payload_ring_len = 1236 0 15
TX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.payload_ring_base = 1238 0 15
TX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.dw2 = 1240 0 31
TX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.dw3 = 1244 0 31
TX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.DW2.max_msdu_size = 1240 0 11
TX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1240 12 23
TX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1240 24 31
TX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1244 0 3
TX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.DW3.num_mpdus = 1244 4 15
TX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1244 16 27
TX_QUEUE_HEAD.<11>.BUF.RING_PARAMS.DW3.reserved.4211 = 1244 28 31
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.dw0 = 1248 0 3
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.dw1 = 1252 0 31
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.mcs_vector = 1256 0 31
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.scratchpad = 1260 0 31
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.DW0.qtype = 1248 0 3
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.DW0.packet_mode = 1248 4 7
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 1248 8 13
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.DW0.ack_policy = 1248 14 15
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.DW0.mcs_index = 1248 16 20
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 1248 21 21
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.DW0.qos_mode = 1248 22 23
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 1248 24 28
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.DW0.encryption_mode = 1248 29 30
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.DW0.status_en = 1248 31 31
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.DW1.reverse_direction = 1252 0 0
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.DW1.force_released = 1252 1 1
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.DW1.interrupt_en = 1252 2 3
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 1252 4 8
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.DW1.lifetime_en = 1252 9 9
TX_QUEUE_HEAD.<11>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 1252 10 31
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.dw0 = 1264 0 31
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.dw1 = 1268 0 31
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.reserved.4217 = 1272 0 31
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.dw3 = 1276 0 31
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 1264 0 2
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 1264 3 3
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 1264 4 4
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 1264 5 5
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 1264 6 19
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.DW0.added_duration = 1264 20 29
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 1264 30 30
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.DW0.reserved.4215 = 1264 31 31
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 1268 0 12
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 1268 13 13
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 1268 14 16
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 1268 17 20
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.DW1.reserved.4216 = 1268 21 31
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.DW3.reserved.4218 = 1276 0 15
TX_QUEUE_HEAD.<11>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 1276 16 31
TX_QUEUE_HEAD.<11>.BUF.HDR_PARAMS.addr1 = 1280 0 15
TX_QUEUE_HEAD.<11>.BUF.HDR_PARAMS.addr2 = 1286 0 15
TX_QUEUE_HEAD.<11>.BUF.HDR_PARAMS.dw3 = 1292 0 31
TX_QUEUE_HEAD.<11>.BUF.HDR_PARAMS.DW3.dest_id = 1292 0 2
TX_QUEUE_HEAD.<11>.BUF.HDR_PARAMS.DW3.key_id = 1292 3 3
TX_QUEUE_HEAD.<11>.BUF.HDR_PARAMS.DW3.mac_id = 1292 4 5
TX_QUEUE_HEAD.<11>.BUF.HDR_PARAMS.DW3.reserved.4219 = 1292 6 13
TX_QUEUE_HEAD.<11>.BUF.HDR_PARAMS.DW3.target_ds_type = 1292 14 15
TX_QUEUE_HEAD.<11>.BUF.HDR_PARAMS.DW3.max_retry = 1292 16 23
TX_QUEUE_HEAD.<11>.BUF.HDR_PARAMS.DW3.reserved.4220 = 1292 24 31
TX_QUEUE_HEAD.<11>.BAP_PARAMS.dw0 = 1296 0 31
TX_QUEUE_HEAD.<11>.BAP_PARAMS.dw1 = 1300 0 31
TX_QUEUE_HEAD.<11>.BAP_PARAMS.dw2 = 1304 0 31
TX_QUEUE_HEAD.<11>.BAP_PARAMS.dw3 = 1308 0 31
TX_QUEUE_HEAD.<11>.BAP_PARAMS.ba_bitmap = 1312 0 31
TX_QUEUE_HEAD.<11>.BAP_PARAMS.mtp_tx_vec = 1328 0 31
TX_QUEUE_HEAD.<11>.BAP_PARAMS.reserved.4230 = 1336 0 31
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW0.back_en = 1296 0 0
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW0.sn_global = 1296 1 1
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW0.win_cap_en = 1296 2 2
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW0.reserved.4221 = 1296 3 7
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW0.dest_id = 1296 8 10
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW0.reserved.4222 = 1296 11 15
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW0.tid = 1296 16 19
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW0.reserved.4223 = 1296 20 23
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW0.win_size = 1296 24 30
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW0.reserved.4224 = 1296 31 31
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW1.win_start_o = 1300 0 11
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW1.reserved.4225 = 1300 12 15
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW1.win_start_o_idx = 1300 16 23
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW1.reserved.4226 = 1300 24 31
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW2.win_limit = 1304 0 11
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW2.win_limit_null = 1304 12 12
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW2.reserved.4227 = 1304 13 15
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW2.win_limit_idx = 1304 16 23
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW2.capacity.4228 = 1304 24 31
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW3.high_sn_idx = 1308 0 7
TX_QUEUE_HEAD.<11>.BAP_PARAMS.DW3.reserved.4229 = 1308 8 31
TX_QUEUE_HEAD.<12>.BUF = 1344 0 511
TX_QUEUE_HEAD.<12>.BAP_PARAMS = 1408 0 383
TX_QUEUE_HEAD.<12>.BUF.RING_PARAMS = 1344 0 127
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS = 1360 0 127
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS = 1376 0 127
TX_QUEUE_HEAD.<12>.BUF.HDR_PARAMS = 1392 0 127
TX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.payload_mac_ptr = 1344 0 15
TX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.payload_pal_ptr = 1346 0 15
TX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.payload_ring_len = 1348 0 15
TX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.payload_ring_base = 1350 0 15
TX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.dw2 = 1352 0 31
TX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.dw3 = 1356 0 31
TX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.DW2.max_msdu_size = 1352 0 11
TX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1352 12 23
TX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1352 24 31
TX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1356 0 3
TX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.DW3.num_mpdus = 1356 4 15
TX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1356 16 27
TX_QUEUE_HEAD.<12>.BUF.RING_PARAMS.DW3.reserved.4211 = 1356 28 31
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.dw0 = 1360 0 3
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.dw1 = 1364 0 31
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.mcs_vector = 1368 0 31
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.scratchpad = 1372 0 31
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.DW0.qtype = 1360 0 3
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.DW0.packet_mode = 1360 4 7
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 1360 8 13
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.DW0.ack_policy = 1360 14 15
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.DW0.mcs_index = 1360 16 20
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 1360 21 21
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.DW0.qos_mode = 1360 22 23
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 1360 24 28
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.DW0.encryption_mode = 1360 29 30
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.DW0.status_en = 1360 31 31
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.DW1.reverse_direction = 1364 0 0
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.DW1.force_released = 1364 1 1
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.DW1.interrupt_en = 1364 2 3
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 1364 4 8
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.DW1.lifetime_en = 1364 9 9
TX_QUEUE_HEAD.<12>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 1364 10 31
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.dw0 = 1376 0 31
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.dw1 = 1380 0 31
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.reserved.4217 = 1384 0 31
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.dw3 = 1388 0 31
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 1376 0 2
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 1376 3 3
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 1376 4 4
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 1376 5 5
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 1376 6 19
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.DW0.added_duration = 1376 20 29
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 1376 30 30
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.DW0.reserved.4215 = 1376 31 31
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 1380 0 12
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 1380 13 13
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 1380 14 16
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 1380 17 20
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.DW1.reserved.4216 = 1380 21 31
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.DW3.reserved.4218 = 1388 0 15
TX_QUEUE_HEAD.<12>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 1388 16 31
TX_QUEUE_HEAD.<12>.BUF.HDR_PARAMS.addr1 = 1392 0 15
TX_QUEUE_HEAD.<12>.BUF.HDR_PARAMS.addr2 = 1398 0 15
TX_QUEUE_HEAD.<12>.BUF.HDR_PARAMS.dw3 = 1404 0 31
TX_QUEUE_HEAD.<12>.BUF.HDR_PARAMS.DW3.dest_id = 1404 0 2
TX_QUEUE_HEAD.<12>.BUF.HDR_PARAMS.DW3.key_id = 1404 3 3
TX_QUEUE_HEAD.<12>.BUF.HDR_PARAMS.DW3.mac_id = 1404 4 5
TX_QUEUE_HEAD.<12>.BUF.HDR_PARAMS.DW3.reserved.4219 = 1404 6 13
TX_QUEUE_HEAD.<12>.BUF.HDR_PARAMS.DW3.target_ds_type = 1404 14 15
TX_QUEUE_HEAD.<12>.BUF.HDR_PARAMS.DW3.max_retry = 1404 16 23
TX_QUEUE_HEAD.<12>.BUF.HDR_PARAMS.DW3.reserved.4220 = 1404 24 31
TX_QUEUE_HEAD.<12>.BAP_PARAMS.dw0 = 1408 0 31
TX_QUEUE_HEAD.<12>.BAP_PARAMS.dw1 = 1412 0 31
TX_QUEUE_HEAD.<12>.BAP_PARAMS.dw2 = 1416 0 31
TX_QUEUE_HEAD.<12>.BAP_PARAMS.dw3 = 1420 0 31
TX_QUEUE_HEAD.<12>.BAP_PARAMS.ba_bitmap = 1424 0 31
TX_QUEUE_HEAD.<12>.BAP_PARAMS.mtp_tx_vec = 1440 0 31
TX_QUEUE_HEAD.<12>.BAP_PARAMS.reserved.4230 = 1448 0 31
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW0.back_en = 1408 0 0
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW0.sn_global = 1408 1 1
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW0.win_cap_en = 1408 2 2
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW0.reserved.4221 = 1408 3 7
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW0.dest_id = 1408 8 10
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW0.reserved.4222 = 1408 11 15
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW0.tid = 1408 16 19
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW0.reserved.4223 = 1408 20 23
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW0.win_size = 1408 24 30
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW0.reserved.4224 = 1408 31 31
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW1.win_start_o = 1412 0 11
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW1.reserved.4225 = 1412 12 15
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW1.win_start_o_idx = 1412 16 23
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW1.reserved.4226 = 1412 24 31
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW2.win_limit = 1416 0 11
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW2.win_limit_null = 1416 12 12
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW2.reserved.4227 = 1416 13 15
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW2.win_limit_idx = 1416 16 23
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW2.capacity.4228 = 1416 24 31
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW3.high_sn_idx = 1420 0 7
TX_QUEUE_HEAD.<12>.BAP_PARAMS.DW3.reserved.4229 = 1420 8 31
TX_QUEUE_HEAD.<13>.BUF = 1456 0 511
TX_QUEUE_HEAD.<13>.BAP_PARAMS = 1520 0 383
TX_QUEUE_HEAD.<13>.BUF.RING_PARAMS = 1456 0 127
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS = 1472 0 127
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS = 1488 0 127
TX_QUEUE_HEAD.<13>.BUF.HDR_PARAMS = 1504 0 127
TX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.payload_mac_ptr = 1456 0 15
TX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.payload_pal_ptr = 1458 0 15
TX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.payload_ring_len = 1460 0 15
TX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.payload_ring_base = 1462 0 15
TX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.dw2 = 1464 0 31
TX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.dw3 = 1468 0 31
TX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.DW2.max_msdu_size = 1464 0 11
TX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1464 12 23
TX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1464 24 31
TX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1468 0 3
TX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.DW3.num_mpdus = 1468 4 15
TX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1468 16 27
TX_QUEUE_HEAD.<13>.BUF.RING_PARAMS.DW3.reserved.4211 = 1468 28 31
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.dw0 = 1472 0 3
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.dw1 = 1476 0 31
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.mcs_vector = 1480 0 31
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.scratchpad = 1484 0 31
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.DW0.qtype = 1472 0 3
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.DW0.packet_mode = 1472 4 7
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 1472 8 13
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.DW0.ack_policy = 1472 14 15
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.DW0.mcs_index = 1472 16 20
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 1472 21 21
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.DW0.qos_mode = 1472 22 23
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 1472 24 28
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.DW0.encryption_mode = 1472 29 30
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.DW0.status_en = 1472 31 31
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.DW1.reverse_direction = 1476 0 0
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.DW1.force_released = 1476 1 1
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.DW1.interrupt_en = 1476 2 3
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 1476 4 8
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.DW1.lifetime_en = 1476 9 9
TX_QUEUE_HEAD.<13>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 1476 10 31
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.dw0 = 1488 0 31
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.dw1 = 1492 0 31
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.reserved.4217 = 1496 0 31
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.dw3 = 1500 0 31
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 1488 0 2
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 1488 3 3
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 1488 4 4
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 1488 5 5
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 1488 6 19
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.DW0.added_duration = 1488 20 29
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 1488 30 30
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.DW0.reserved.4215 = 1488 31 31
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 1492 0 12
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 1492 13 13
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 1492 14 16
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 1492 17 20
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.DW1.reserved.4216 = 1492 21 31
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.DW3.reserved.4218 = 1500 0 15
TX_QUEUE_HEAD.<13>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 1500 16 31
TX_QUEUE_HEAD.<13>.BUF.HDR_PARAMS.addr1 = 1504 0 15
TX_QUEUE_HEAD.<13>.BUF.HDR_PARAMS.addr2 = 1510 0 15
TX_QUEUE_HEAD.<13>.BUF.HDR_PARAMS.dw3 = 1516 0 31
TX_QUEUE_HEAD.<13>.BUF.HDR_PARAMS.DW3.dest_id = 1516 0 2
TX_QUEUE_HEAD.<13>.BUF.HDR_PARAMS.DW3.key_id = 1516 3 3
TX_QUEUE_HEAD.<13>.BUF.HDR_PARAMS.DW3.mac_id = 1516 4 5
TX_QUEUE_HEAD.<13>.BUF.HDR_PARAMS.DW3.reserved.4219 = 1516 6 13
TX_QUEUE_HEAD.<13>.BUF.HDR_PARAMS.DW3.target_ds_type = 1516 14 15
TX_QUEUE_HEAD.<13>.BUF.HDR_PARAMS.DW3.max_retry = 1516 16 23
TX_QUEUE_HEAD.<13>.BUF.HDR_PARAMS.DW3.reserved.4220 = 1516 24 31
TX_QUEUE_HEAD.<13>.BAP_PARAMS.dw0 = 1520 0 31
TX_QUEUE_HEAD.<13>.BAP_PARAMS.dw1 = 1524 0 31
TX_QUEUE_HEAD.<13>.BAP_PARAMS.dw2 = 1528 0 31
TX_QUEUE_HEAD.<13>.BAP_PARAMS.dw3 = 1532 0 31
TX_QUEUE_HEAD.<13>.BAP_PARAMS.ba_bitmap = 1536 0 31
TX_QUEUE_HEAD.<13>.BAP_PARAMS.mtp_tx_vec = 1552 0 31
TX_QUEUE_HEAD.<13>.BAP_PARAMS.reserved.4230 = 1560 0 31
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW0.back_en = 1520 0 0
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW0.sn_global = 1520 1 1
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW0.win_cap_en = 1520 2 2
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW0.reserved.4221 = 1520 3 7
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW0.dest_id = 1520 8 10
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW0.reserved.4222 = 1520 11 15
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW0.tid = 1520 16 19
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW0.reserved.4223 = 1520 20 23
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW0.win_size = 1520 24 30
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW0.reserved.4224 = 1520 31 31
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW1.win_start_o = 1524 0 11
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW1.reserved.4225 = 1524 12 15
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW1.win_start_o_idx = 1524 16 23
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW1.reserved.4226 = 1524 24 31
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW2.win_limit = 1528 0 11
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW2.win_limit_null = 1528 12 12
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW2.reserved.4227 = 1528 13 15
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW2.win_limit_idx = 1528 16 23
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW2.capacity.4228 = 1528 24 31
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW3.high_sn_idx = 1532 0 7
TX_QUEUE_HEAD.<13>.BAP_PARAMS.DW3.reserved.4229 = 1532 8 31
TX_QUEUE_HEAD.<14>.BUF = 1568 0 511
TX_QUEUE_HEAD.<14>.BAP_PARAMS = 1632 0 383
TX_QUEUE_HEAD.<14>.BUF.RING_PARAMS = 1568 0 127
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS = 1584 0 127
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS = 1600 0 127
TX_QUEUE_HEAD.<14>.BUF.HDR_PARAMS = 1616 0 127
TX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.payload_mac_ptr = 1568 0 15
TX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.payload_pal_ptr = 1570 0 15
TX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.payload_ring_len = 1572 0 15
TX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.payload_ring_base = 1574 0 15
TX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.dw2 = 1576 0 31
TX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.dw3 = 1580 0 31
TX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.DW2.max_msdu_size = 1576 0 11
TX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1576 12 23
TX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1576 24 31
TX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1580 0 3
TX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.DW3.num_mpdus = 1580 4 15
TX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1580 16 27
TX_QUEUE_HEAD.<14>.BUF.RING_PARAMS.DW3.reserved.4211 = 1580 28 31
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.dw0 = 1584 0 3
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.dw1 = 1588 0 31
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.mcs_vector = 1592 0 31
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.scratchpad = 1596 0 31
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.DW0.qtype = 1584 0 3
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.DW0.packet_mode = 1584 4 7
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 1584 8 13
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.DW0.ack_policy = 1584 14 15
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.DW0.mcs_index = 1584 16 20
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 1584 21 21
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.DW0.qos_mode = 1584 22 23
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 1584 24 28
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.DW0.encryption_mode = 1584 29 30
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.DW0.status_en = 1584 31 31
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.DW1.reverse_direction = 1588 0 0
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.DW1.force_released = 1588 1 1
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.DW1.interrupt_en = 1588 2 3
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 1588 4 8
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.DW1.lifetime_en = 1588 9 9
TX_QUEUE_HEAD.<14>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 1588 10 31
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.dw0 = 1600 0 31
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.dw1 = 1604 0 31
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.reserved.4217 = 1608 0 31
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.dw3 = 1612 0 31
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 1600 0 2
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 1600 3 3
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 1600 4 4
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 1600 5 5
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 1600 6 19
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.DW0.added_duration = 1600 20 29
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 1600 30 30
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.DW0.reserved.4215 = 1600 31 31
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 1604 0 12
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 1604 13 13
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 1604 14 16
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 1604 17 20
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.DW1.reserved.4216 = 1604 21 31
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.DW3.reserved.4218 = 1612 0 15
TX_QUEUE_HEAD.<14>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 1612 16 31
TX_QUEUE_HEAD.<14>.BUF.HDR_PARAMS.addr1 = 1616 0 15
TX_QUEUE_HEAD.<14>.BUF.HDR_PARAMS.addr2 = 1622 0 15
TX_QUEUE_HEAD.<14>.BUF.HDR_PARAMS.dw3 = 1628 0 31
TX_QUEUE_HEAD.<14>.BUF.HDR_PARAMS.DW3.dest_id = 1628 0 2
TX_QUEUE_HEAD.<14>.BUF.HDR_PARAMS.DW3.key_id = 1628 3 3
TX_QUEUE_HEAD.<14>.BUF.HDR_PARAMS.DW3.mac_id = 1628 4 5
TX_QUEUE_HEAD.<14>.BUF.HDR_PARAMS.DW3.reserved.4219 = 1628 6 13
TX_QUEUE_HEAD.<14>.BUF.HDR_PARAMS.DW3.target_ds_type = 1628 14 15
TX_QUEUE_HEAD.<14>.BUF.HDR_PARAMS.DW3.max_retry = 1628 16 23
TX_QUEUE_HEAD.<14>.BUF.HDR_PARAMS.DW3.reserved.4220 = 1628 24 31
TX_QUEUE_HEAD.<14>.BAP_PARAMS.dw0 = 1632 0 31
TX_QUEUE_HEAD.<14>.BAP_PARAMS.dw1 = 1636 0 31
TX_QUEUE_HEAD.<14>.BAP_PARAMS.dw2 = 1640 0 31
TX_QUEUE_HEAD.<14>.BAP_PARAMS.dw3 = 1644 0 31
TX_QUEUE_HEAD.<14>.BAP_PARAMS.ba_bitmap = 1648 0 31
TX_QUEUE_HEAD.<14>.BAP_PARAMS.mtp_tx_vec = 1664 0 31
TX_QUEUE_HEAD.<14>.BAP_PARAMS.reserved.4230 = 1672 0 31
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW0.back_en = 1632 0 0
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW0.sn_global = 1632 1 1
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW0.win_cap_en = 1632 2 2
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW0.reserved.4221 = 1632 3 7
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW0.dest_id = 1632 8 10
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW0.reserved.4222 = 1632 11 15
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW0.tid = 1632 16 19
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW0.reserved.4223 = 1632 20 23
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW0.win_size = 1632 24 30
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW0.reserved.4224 = 1632 31 31
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW1.win_start_o = 1636 0 11
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW1.reserved.4225 = 1636 12 15
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW1.win_start_o_idx = 1636 16 23
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW1.reserved.4226 = 1636 24 31
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW2.win_limit = 1640 0 11
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW2.win_limit_null = 1640 12 12
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW2.reserved.4227 = 1640 13 15
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW2.win_limit_idx = 1640 16 23
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW2.capacity.4228 = 1640 24 31
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW3.high_sn_idx = 1644 0 7
TX_QUEUE_HEAD.<14>.BAP_PARAMS.DW3.reserved.4229 = 1644 8 31
TX_QUEUE_HEAD.<15>.BUF = 1680 0 511
TX_QUEUE_HEAD.<15>.BAP_PARAMS = 1744 0 383
TX_QUEUE_HEAD.<15>.BUF.RING_PARAMS = 1680 0 127
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS = 1696 0 127
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS = 1712 0 127
TX_QUEUE_HEAD.<15>.BUF.HDR_PARAMS = 1728 0 127
TX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.payload_mac_ptr = 1680 0 15
TX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.payload_pal_ptr = 1682 0 15
TX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.payload_ring_len = 1684 0 15
TX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.payload_ring_base = 1686 0 15
TX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.dw2 = 1688 0 31
TX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.dw3 = 1692 0 31
TX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.DW2.max_msdu_size = 1688 0 11
TX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1688 12 23
TX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1688 24 31
TX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1692 0 3
TX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.DW3.num_mpdus = 1692 4 15
TX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1692 16 27
TX_QUEUE_HEAD.<15>.BUF.RING_PARAMS.DW3.reserved.4211 = 1692 28 31
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.dw0 = 1696 0 3
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.dw1 = 1700 0 31
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.mcs_vector = 1704 0 31
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.scratchpad = 1708 0 31
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.DW0.qtype = 1696 0 3
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.DW0.packet_mode = 1696 4 7
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 1696 8 13
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.DW0.ack_policy = 1696 14 15
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.DW0.mcs_index = 1696 16 20
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 1696 21 21
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.DW0.qos_mode = 1696 22 23
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 1696 24 28
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.DW0.encryption_mode = 1696 29 30
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.DW0.status_en = 1696 31 31
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.DW1.reverse_direction = 1700 0 0
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.DW1.force_released = 1700 1 1
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.DW1.interrupt_en = 1700 2 3
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 1700 4 8
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.DW1.lifetime_en = 1700 9 9
TX_QUEUE_HEAD.<15>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 1700 10 31
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.dw0 = 1712 0 31
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.dw1 = 1716 0 31
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.reserved.4217 = 1720 0 31
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.dw3 = 1724 0 31
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 1712 0 2
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 1712 3 3
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 1712 4 4
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 1712 5 5
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 1712 6 19
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.DW0.added_duration = 1712 20 29
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 1712 30 30
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.DW0.reserved.4215 = 1712 31 31
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 1716 0 12
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 1716 13 13
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 1716 14 16
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 1716 17 20
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.DW1.reserved.4216 = 1716 21 31
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.DW3.reserved.4218 = 1724 0 15
TX_QUEUE_HEAD.<15>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 1724 16 31
TX_QUEUE_HEAD.<15>.BUF.HDR_PARAMS.addr1 = 1728 0 15
TX_QUEUE_HEAD.<15>.BUF.HDR_PARAMS.addr2 = 1734 0 15
TX_QUEUE_HEAD.<15>.BUF.HDR_PARAMS.dw3 = 1740 0 31
TX_QUEUE_HEAD.<15>.BUF.HDR_PARAMS.DW3.dest_id = 1740 0 2
TX_QUEUE_HEAD.<15>.BUF.HDR_PARAMS.DW3.key_id = 1740 3 3
TX_QUEUE_HEAD.<15>.BUF.HDR_PARAMS.DW3.mac_id = 1740 4 5
TX_QUEUE_HEAD.<15>.BUF.HDR_PARAMS.DW3.reserved.4219 = 1740 6 13
TX_QUEUE_HEAD.<15>.BUF.HDR_PARAMS.DW3.target_ds_type = 1740 14 15
TX_QUEUE_HEAD.<15>.BUF.HDR_PARAMS.DW3.max_retry = 1740 16 23
TX_QUEUE_HEAD.<15>.BUF.HDR_PARAMS.DW3.reserved.4220 = 1740 24 31
TX_QUEUE_HEAD.<15>.BAP_PARAMS.dw0 = 1744 0 31
TX_QUEUE_HEAD.<15>.BAP_PARAMS.dw1 = 1748 0 31
TX_QUEUE_HEAD.<15>.BAP_PARAMS.dw2 = 1752 0 31
TX_QUEUE_HEAD.<15>.BAP_PARAMS.dw3 = 1756 0 31
TX_QUEUE_HEAD.<15>.BAP_PARAMS.ba_bitmap = 1760 0 31
TX_QUEUE_HEAD.<15>.BAP_PARAMS.mtp_tx_vec = 1776 0 31
TX_QUEUE_HEAD.<15>.BAP_PARAMS.reserved.4230 = 1784 0 31
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW0.back_en = 1744 0 0
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW0.sn_global = 1744 1 1
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW0.win_cap_en = 1744 2 2
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW0.reserved.4221 = 1744 3 7
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW0.dest_id = 1744 8 10
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW0.reserved.4222 = 1744 11 15
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW0.tid = 1744 16 19
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW0.reserved.4223 = 1744 20 23
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW0.win_size = 1744 24 30
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW0.reserved.4224 = 1744 31 31
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW1.win_start_o = 1748 0 11
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW1.reserved.4225 = 1748 12 15
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW1.win_start_o_idx = 1748 16 23
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW1.reserved.4226 = 1748 24 31
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW2.win_limit = 1752 0 11
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW2.win_limit_null = 1752 12 12
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW2.reserved.4227 = 1752 13 15
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW2.win_limit_idx = 1752 16 23
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW2.capacity.4228 = 1752 24 31
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW3.high_sn_idx = 1756 0 7
TX_QUEUE_HEAD.<15>.BAP_PARAMS.DW3.reserved.4229 = 1756 8 31
TX_QUEUE_HEAD.<16>.BUF = 1792 0 511
TX_QUEUE_HEAD.<16>.BAP_PARAMS = 1856 0 383
TX_QUEUE_HEAD.<16>.BUF.RING_PARAMS = 1792 0 127
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS = 1808 0 127
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS = 1824 0 127
TX_QUEUE_HEAD.<16>.BUF.HDR_PARAMS = 1840 0 127
TX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.payload_mac_ptr = 1792 0 15
TX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.payload_pal_ptr = 1794 0 15
TX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.payload_ring_len = 1796 0 15
TX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.payload_ring_base = 1798 0 15
TX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.dw2 = 1800 0 31
TX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.dw3 = 1804 0 31
TX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.DW2.max_msdu_size = 1800 0 11
TX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1800 12 23
TX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1800 24 31
TX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1804 0 3
TX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.DW3.num_mpdus = 1804 4 15
TX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1804 16 27
TX_QUEUE_HEAD.<16>.BUF.RING_PARAMS.DW3.reserved.4211 = 1804 28 31
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.dw0 = 1808 0 3
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.dw1 = 1812 0 31
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.mcs_vector = 1816 0 31
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.scratchpad = 1820 0 31
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.DW0.qtype = 1808 0 3
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.DW0.packet_mode = 1808 4 7
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 1808 8 13
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.DW0.ack_policy = 1808 14 15
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.DW0.mcs_index = 1808 16 20
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 1808 21 21
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.DW0.qos_mode = 1808 22 23
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 1808 24 28
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.DW0.encryption_mode = 1808 29 30
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.DW0.status_en = 1808 31 31
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.DW1.reverse_direction = 1812 0 0
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.DW1.force_released = 1812 1 1
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.DW1.interrupt_en = 1812 2 3
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 1812 4 8
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.DW1.lifetime_en = 1812 9 9
TX_QUEUE_HEAD.<16>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 1812 10 31
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.dw0 = 1824 0 31
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.dw1 = 1828 0 31
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.reserved.4217 = 1832 0 31
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.dw3 = 1836 0 31
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 1824 0 2
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 1824 3 3
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 1824 4 4
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 1824 5 5
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 1824 6 19
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.DW0.added_duration = 1824 20 29
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 1824 30 30
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.DW0.reserved.4215 = 1824 31 31
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 1828 0 12
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 1828 13 13
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 1828 14 16
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 1828 17 20
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.DW1.reserved.4216 = 1828 21 31
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.DW3.reserved.4218 = 1836 0 15
TX_QUEUE_HEAD.<16>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 1836 16 31
TX_QUEUE_HEAD.<16>.BUF.HDR_PARAMS.addr1 = 1840 0 15
TX_QUEUE_HEAD.<16>.BUF.HDR_PARAMS.addr2 = 1846 0 15
TX_QUEUE_HEAD.<16>.BUF.HDR_PARAMS.dw3 = 1852 0 31
TX_QUEUE_HEAD.<16>.BUF.HDR_PARAMS.DW3.dest_id = 1852 0 2
TX_QUEUE_HEAD.<16>.BUF.HDR_PARAMS.DW3.key_id = 1852 3 3
TX_QUEUE_HEAD.<16>.BUF.HDR_PARAMS.DW3.mac_id = 1852 4 5
TX_QUEUE_HEAD.<16>.BUF.HDR_PARAMS.DW3.reserved.4219 = 1852 6 13
TX_QUEUE_HEAD.<16>.BUF.HDR_PARAMS.DW3.target_ds_type = 1852 14 15
TX_QUEUE_HEAD.<16>.BUF.HDR_PARAMS.DW3.max_retry = 1852 16 23
TX_QUEUE_HEAD.<16>.BUF.HDR_PARAMS.DW3.reserved.4220 = 1852 24 31
TX_QUEUE_HEAD.<16>.BAP_PARAMS.dw0 = 1856 0 31
TX_QUEUE_HEAD.<16>.BAP_PARAMS.dw1 = 1860 0 31
TX_QUEUE_HEAD.<16>.BAP_PARAMS.dw2 = 1864 0 31
TX_QUEUE_HEAD.<16>.BAP_PARAMS.dw3 = 1868 0 31
TX_QUEUE_HEAD.<16>.BAP_PARAMS.ba_bitmap = 1872 0 31
TX_QUEUE_HEAD.<16>.BAP_PARAMS.mtp_tx_vec = 1888 0 31
TX_QUEUE_HEAD.<16>.BAP_PARAMS.reserved.4230 = 1896 0 31
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW0.back_en = 1856 0 0
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW0.sn_global = 1856 1 1
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW0.win_cap_en = 1856 2 2
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW0.reserved.4221 = 1856 3 7
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW0.dest_id = 1856 8 10
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW0.reserved.4222 = 1856 11 15
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW0.tid = 1856 16 19
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW0.reserved.4223 = 1856 20 23
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW0.win_size = 1856 24 30
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW0.reserved.4224 = 1856 31 31
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW1.win_start_o = 1860 0 11
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW1.reserved.4225 = 1860 12 15
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW1.win_start_o_idx = 1860 16 23
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW1.reserved.4226 = 1860 24 31
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW2.win_limit = 1864 0 11
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW2.win_limit_null = 1864 12 12
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW2.reserved.4227 = 1864 13 15
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW2.win_limit_idx = 1864 16 23
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW2.capacity.4228 = 1864 24 31
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW3.high_sn_idx = 1868 0 7
TX_QUEUE_HEAD.<16>.BAP_PARAMS.DW3.reserved.4229 = 1868 8 31
TX_QUEUE_HEAD.<17>.BUF = 1904 0 511
TX_QUEUE_HEAD.<17>.BAP_PARAMS = 1968 0 383
TX_QUEUE_HEAD.<17>.BUF.RING_PARAMS = 1904 0 127
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS = 1920 0 127
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS = 1936 0 127
TX_QUEUE_HEAD.<17>.BUF.HDR_PARAMS = 1952 0 127
TX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.payload_mac_ptr = 1904 0 15
TX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.payload_pal_ptr = 1906 0 15
TX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.payload_ring_len = 1908 0 15
TX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.payload_ring_base = 1910 0 15
TX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.dw2 = 1912 0 31
TX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.dw3 = 1916 0 31
TX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.DW2.max_msdu_size = 1912 0 11
TX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 1912 12 23
TX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 1912 24 31
TX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 1916 0 3
TX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.DW3.num_mpdus = 1916 4 15
TX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 1916 16 27
TX_QUEUE_HEAD.<17>.BUF.RING_PARAMS.DW3.reserved.4211 = 1916 28 31
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.dw0 = 1920 0 3
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.dw1 = 1924 0 31
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.mcs_vector = 1928 0 31
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.scratchpad = 1932 0 31
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.DW0.qtype = 1920 0 3
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.DW0.packet_mode = 1920 4 7
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 1920 8 13
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.DW0.ack_policy = 1920 14 15
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.DW0.mcs_index = 1920 16 20
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 1920 21 21
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.DW0.qos_mode = 1920 22 23
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 1920 24 28
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.DW0.encryption_mode = 1920 29 30
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.DW0.status_en = 1920 31 31
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.DW1.reverse_direction = 1924 0 0
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.DW1.force_released = 1924 1 1
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.DW1.interrupt_en = 1924 2 3
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 1924 4 8
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.DW1.lifetime_en = 1924 9 9
TX_QUEUE_HEAD.<17>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 1924 10 31
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.dw0 = 1936 0 31
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.dw1 = 1940 0 31
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.reserved.4217 = 1944 0 31
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.dw3 = 1948 0 31
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 1936 0 2
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 1936 3 3
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 1936 4 4
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 1936 5 5
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 1936 6 19
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.DW0.added_duration = 1936 20 29
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 1936 30 30
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.DW0.reserved.4215 = 1936 31 31
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 1940 0 12
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 1940 13 13
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 1940 14 16
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 1940 17 20
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.DW1.reserved.4216 = 1940 21 31
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.DW3.reserved.4218 = 1948 0 15
TX_QUEUE_HEAD.<17>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 1948 16 31
TX_QUEUE_HEAD.<17>.BUF.HDR_PARAMS.addr1 = 1952 0 15
TX_QUEUE_HEAD.<17>.BUF.HDR_PARAMS.addr2 = 1958 0 15
TX_QUEUE_HEAD.<17>.BUF.HDR_PARAMS.dw3 = 1964 0 31
TX_QUEUE_HEAD.<17>.BUF.HDR_PARAMS.DW3.dest_id = 1964 0 2
TX_QUEUE_HEAD.<17>.BUF.HDR_PARAMS.DW3.key_id = 1964 3 3
TX_QUEUE_HEAD.<17>.BUF.HDR_PARAMS.DW3.mac_id = 1964 4 5
TX_QUEUE_HEAD.<17>.BUF.HDR_PARAMS.DW3.reserved.4219 = 1964 6 13
TX_QUEUE_HEAD.<17>.BUF.HDR_PARAMS.DW3.target_ds_type = 1964 14 15
TX_QUEUE_HEAD.<17>.BUF.HDR_PARAMS.DW3.max_retry = 1964 16 23
TX_QUEUE_HEAD.<17>.BUF.HDR_PARAMS.DW3.reserved.4220 = 1964 24 31
TX_QUEUE_HEAD.<17>.BAP_PARAMS.dw0 = 1968 0 31
TX_QUEUE_HEAD.<17>.BAP_PARAMS.dw1 = 1972 0 31
TX_QUEUE_HEAD.<17>.BAP_PARAMS.dw2 = 1976 0 31
TX_QUEUE_HEAD.<17>.BAP_PARAMS.dw3 = 1980 0 31
TX_QUEUE_HEAD.<17>.BAP_PARAMS.ba_bitmap = 1984 0 31
TX_QUEUE_HEAD.<17>.BAP_PARAMS.mtp_tx_vec = 2000 0 31
TX_QUEUE_HEAD.<17>.BAP_PARAMS.reserved.4230 = 2008 0 31
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW0.back_en = 1968 0 0
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW0.sn_global = 1968 1 1
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW0.win_cap_en = 1968 2 2
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW0.reserved.4221 = 1968 3 7
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW0.dest_id = 1968 8 10
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW0.reserved.4222 = 1968 11 15
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW0.tid = 1968 16 19
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW0.reserved.4223 = 1968 20 23
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW0.win_size = 1968 24 30
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW0.reserved.4224 = 1968 31 31
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW1.win_start_o = 1972 0 11
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW1.reserved.4225 = 1972 12 15
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW1.win_start_o_idx = 1972 16 23
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW1.reserved.4226 = 1972 24 31
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW2.win_limit = 1976 0 11
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW2.win_limit_null = 1976 12 12
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW2.reserved.4227 = 1976 13 15
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW2.win_limit_idx = 1976 16 23
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW2.capacity.4228 = 1976 24 31
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW3.high_sn_idx = 1980 0 7
TX_QUEUE_HEAD.<17>.BAP_PARAMS.DW3.reserved.4229 = 1980 8 31
TX_QUEUE_HEAD.<18>.BUF = 2016 0 511
TX_QUEUE_HEAD.<18>.BAP_PARAMS = 2080 0 383
TX_QUEUE_HEAD.<18>.BUF.RING_PARAMS = 2016 0 127
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS = 2032 0 127
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS = 2048 0 127
TX_QUEUE_HEAD.<18>.BUF.HDR_PARAMS = 2064 0 127
TX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.payload_mac_ptr = 2016 0 15
TX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.payload_pal_ptr = 2018 0 15
TX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.payload_ring_len = 2020 0 15
TX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.payload_ring_base = 2022 0 15
TX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.dw2 = 2024 0 31
TX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.dw3 = 2028 0 31
TX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.DW2.max_msdu_size = 2024 0 11
TX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 2024 12 23
TX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 2024 24 31
TX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 2028 0 3
TX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.DW3.num_mpdus = 2028 4 15
TX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 2028 16 27
TX_QUEUE_HEAD.<18>.BUF.RING_PARAMS.DW3.reserved.4211 = 2028 28 31
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.dw0 = 2032 0 3
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.dw1 = 2036 0 31
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.mcs_vector = 2040 0 31
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.scratchpad = 2044 0 31
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.DW0.qtype = 2032 0 3
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.DW0.packet_mode = 2032 4 7
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 2032 8 13
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.DW0.ack_policy = 2032 14 15
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.DW0.mcs_index = 2032 16 20
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 2032 21 21
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.DW0.qos_mode = 2032 22 23
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 2032 24 28
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.DW0.encryption_mode = 2032 29 30
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.DW0.status_en = 2032 31 31
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.DW1.reverse_direction = 2036 0 0
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.DW1.force_released = 2036 1 1
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.DW1.interrupt_en = 2036 2 3
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 2036 4 8
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.DW1.lifetime_en = 2036 9 9
TX_QUEUE_HEAD.<18>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 2036 10 31
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.dw0 = 2048 0 31
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.dw1 = 2052 0 31
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.reserved.4217 = 2056 0 31
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.dw3 = 2060 0 31
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 2048 0 2
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 2048 3 3
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 2048 4 4
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 2048 5 5
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 2048 6 19
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.DW0.added_duration = 2048 20 29
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 2048 30 30
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.DW0.reserved.4215 = 2048 31 31
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 2052 0 12
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 2052 13 13
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 2052 14 16
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 2052 17 20
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.DW1.reserved.4216 = 2052 21 31
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.DW3.reserved.4218 = 2060 0 15
TX_QUEUE_HEAD.<18>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 2060 16 31
TX_QUEUE_HEAD.<18>.BUF.HDR_PARAMS.addr1 = 2064 0 15
TX_QUEUE_HEAD.<18>.BUF.HDR_PARAMS.addr2 = 2070 0 15
TX_QUEUE_HEAD.<18>.BUF.HDR_PARAMS.dw3 = 2076 0 31
TX_QUEUE_HEAD.<18>.BUF.HDR_PARAMS.DW3.dest_id = 2076 0 2
TX_QUEUE_HEAD.<18>.BUF.HDR_PARAMS.DW3.key_id = 2076 3 3
TX_QUEUE_HEAD.<18>.BUF.HDR_PARAMS.DW3.mac_id = 2076 4 5
TX_QUEUE_HEAD.<18>.BUF.HDR_PARAMS.DW3.reserved.4219 = 2076 6 13
TX_QUEUE_HEAD.<18>.BUF.HDR_PARAMS.DW3.target_ds_type = 2076 14 15
TX_QUEUE_HEAD.<18>.BUF.HDR_PARAMS.DW3.max_retry = 2076 16 23
TX_QUEUE_HEAD.<18>.BUF.HDR_PARAMS.DW3.reserved.4220 = 2076 24 31
TX_QUEUE_HEAD.<18>.BAP_PARAMS.dw0 = 2080 0 31
TX_QUEUE_HEAD.<18>.BAP_PARAMS.dw1 = 2084 0 31
TX_QUEUE_HEAD.<18>.BAP_PARAMS.dw2 = 2088 0 31
TX_QUEUE_HEAD.<18>.BAP_PARAMS.dw3 = 2092 0 31
TX_QUEUE_HEAD.<18>.BAP_PARAMS.ba_bitmap = 2096 0 31
TX_QUEUE_HEAD.<18>.BAP_PARAMS.mtp_tx_vec = 2112 0 31
TX_QUEUE_HEAD.<18>.BAP_PARAMS.reserved.4230 = 2120 0 31
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW0.back_en = 2080 0 0
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW0.sn_global = 2080 1 1
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW0.win_cap_en = 2080 2 2
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW0.reserved.4221 = 2080 3 7
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW0.dest_id = 2080 8 10
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW0.reserved.4222 = 2080 11 15
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW0.tid = 2080 16 19
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW0.reserved.4223 = 2080 20 23
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW0.win_size = 2080 24 30
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW0.reserved.4224 = 2080 31 31
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW1.win_start_o = 2084 0 11
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW1.reserved.4225 = 2084 12 15
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW1.win_start_o_idx = 2084 16 23
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW1.reserved.4226 = 2084 24 31
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW2.win_limit = 2088 0 11
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW2.win_limit_null = 2088 12 12
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW2.reserved.4227 = 2088 13 15
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW2.win_limit_idx = 2088 16 23
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW2.capacity.4228 = 2088 24 31
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW3.high_sn_idx = 2092 0 7
TX_QUEUE_HEAD.<18>.BAP_PARAMS.DW3.reserved.4229 = 2092 8 31
TX_QUEUE_HEAD.<19>.BUF = 2128 0 511
TX_QUEUE_HEAD.<19>.BAP_PARAMS = 2192 0 383
TX_QUEUE_HEAD.<19>.BUF.RING_PARAMS = 2128 0 127
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS = 2144 0 127
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS = 2160 0 127
TX_QUEUE_HEAD.<19>.BUF.HDR_PARAMS = 2176 0 127
TX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.payload_mac_ptr = 2128 0 15
TX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.payload_pal_ptr = 2130 0 15
TX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.payload_ring_len = 2132 0 15
TX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.payload_ring_base = 2134 0 15
TX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.dw2 = 2136 0 31
TX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.dw3 = 2140 0 31
TX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.DW2.max_msdu_size = 2136 0 11
TX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 2136 12 23
TX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 2136 24 31
TX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 2140 0 3
TX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.DW3.num_mpdus = 2140 4 15
TX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 2140 16 27
TX_QUEUE_HEAD.<19>.BUF.RING_PARAMS.DW3.reserved.4211 = 2140 28 31
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.dw0 = 2144 0 3
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.dw1 = 2148 0 31
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.mcs_vector = 2152 0 31
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.scratchpad = 2156 0 31
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.DW0.qtype = 2144 0 3
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.DW0.packet_mode = 2144 4 7
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 2144 8 13
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.DW0.ack_policy = 2144 14 15
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.DW0.mcs_index = 2144 16 20
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 2144 21 21
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.DW0.qos_mode = 2144 22 23
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 2144 24 28
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.DW0.encryption_mode = 2144 29 30
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.DW0.status_en = 2144 31 31
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.DW1.reverse_direction = 2148 0 0
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.DW1.force_released = 2148 1 1
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.DW1.interrupt_en = 2148 2 3
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 2148 4 8
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.DW1.lifetime_en = 2148 9 9
TX_QUEUE_HEAD.<19>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 2148 10 31
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.dw0 = 2160 0 31
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.dw1 = 2164 0 31
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.reserved.4217 = 2168 0 31
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.dw3 = 2172 0 31
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 2160 0 2
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 2160 3 3
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 2160 4 4
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 2160 5 5
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 2160 6 19
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.DW0.added_duration = 2160 20 29
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 2160 30 30
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.DW0.reserved.4215 = 2160 31 31
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 2164 0 12
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 2164 13 13
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 2164 14 16
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 2164 17 20
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.DW1.reserved.4216 = 2164 21 31
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.DW3.reserved.4218 = 2172 0 15
TX_QUEUE_HEAD.<19>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 2172 16 31
TX_QUEUE_HEAD.<19>.BUF.HDR_PARAMS.addr1 = 2176 0 15
TX_QUEUE_HEAD.<19>.BUF.HDR_PARAMS.addr2 = 2182 0 15
TX_QUEUE_HEAD.<19>.BUF.HDR_PARAMS.dw3 = 2188 0 31
TX_QUEUE_HEAD.<19>.BUF.HDR_PARAMS.DW3.dest_id = 2188 0 2
TX_QUEUE_HEAD.<19>.BUF.HDR_PARAMS.DW3.key_id = 2188 3 3
TX_QUEUE_HEAD.<19>.BUF.HDR_PARAMS.DW3.mac_id = 2188 4 5
TX_QUEUE_HEAD.<19>.BUF.HDR_PARAMS.DW3.reserved.4219 = 2188 6 13
TX_QUEUE_HEAD.<19>.BUF.HDR_PARAMS.DW3.target_ds_type = 2188 14 15
TX_QUEUE_HEAD.<19>.BUF.HDR_PARAMS.DW3.max_retry = 2188 16 23
TX_QUEUE_HEAD.<19>.BUF.HDR_PARAMS.DW3.reserved.4220 = 2188 24 31
TX_QUEUE_HEAD.<19>.BAP_PARAMS.dw0 = 2192 0 31
TX_QUEUE_HEAD.<19>.BAP_PARAMS.dw1 = 2196 0 31
TX_QUEUE_HEAD.<19>.BAP_PARAMS.dw2 = 2200 0 31
TX_QUEUE_HEAD.<19>.BAP_PARAMS.dw3 = 2204 0 31
TX_QUEUE_HEAD.<19>.BAP_PARAMS.ba_bitmap = 2208 0 31
TX_QUEUE_HEAD.<19>.BAP_PARAMS.mtp_tx_vec = 2224 0 31
TX_QUEUE_HEAD.<19>.BAP_PARAMS.reserved.4230 = 2232 0 31
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW0.back_en = 2192 0 0
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW0.sn_global = 2192 1 1
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW0.win_cap_en = 2192 2 2
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW0.reserved.4221 = 2192 3 7
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW0.dest_id = 2192 8 10
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW0.reserved.4222 = 2192 11 15
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW0.tid = 2192 16 19
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW0.reserved.4223 = 2192 20 23
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW0.win_size = 2192 24 30
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW0.reserved.4224 = 2192 31 31
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW1.win_start_o = 2196 0 11
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW1.reserved.4225 = 2196 12 15
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW1.win_start_o_idx = 2196 16 23
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW1.reserved.4226 = 2196 24 31
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW2.win_limit = 2200 0 11
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW2.win_limit_null = 2200 12 12
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW2.reserved.4227 = 2200 13 15
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW2.win_limit_idx = 2200 16 23
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW2.capacity.4228 = 2200 24 31
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW3.high_sn_idx = 2204 0 7
TX_QUEUE_HEAD.<19>.BAP_PARAMS.DW3.reserved.4229 = 2204 8 31
TX_QUEUE_HEAD.<20>.BUF = 2240 0 511
TX_QUEUE_HEAD.<20>.BAP_PARAMS = 2304 0 383
TX_QUEUE_HEAD.<20>.BUF.RING_PARAMS = 2240 0 127
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS = 2256 0 127
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS = 2272 0 127
TX_QUEUE_HEAD.<20>.BUF.HDR_PARAMS = 2288 0 127
TX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.payload_mac_ptr = 2240 0 15
TX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.payload_pal_ptr = 2242 0 15
TX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.payload_ring_len = 2244 0 15
TX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.payload_ring_base = 2246 0 15
TX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.dw2 = 2248 0 31
TX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.dw3 = 2252 0 31
TX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.DW2.max_msdu_size = 2248 0 11
TX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 2248 12 23
TX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 2248 24 31
TX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 2252 0 3
TX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.DW3.num_mpdus = 2252 4 15
TX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 2252 16 27
TX_QUEUE_HEAD.<20>.BUF.RING_PARAMS.DW3.reserved.4211 = 2252 28 31
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.dw0 = 2256 0 3
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.dw1 = 2260 0 31
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.mcs_vector = 2264 0 31
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.scratchpad = 2268 0 31
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.DW0.qtype = 2256 0 3
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.DW0.packet_mode = 2256 4 7
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 2256 8 13
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.DW0.ack_policy = 2256 14 15
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.DW0.mcs_index = 2256 16 20
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 2256 21 21
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.DW0.qos_mode = 2256 22 23
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 2256 24 28
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.DW0.encryption_mode = 2256 29 30
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.DW0.status_en = 2256 31 31
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.DW1.reverse_direction = 2260 0 0
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.DW1.force_released = 2260 1 1
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.DW1.interrupt_en = 2260 2 3
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 2260 4 8
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.DW1.lifetime_en = 2260 9 9
TX_QUEUE_HEAD.<20>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 2260 10 31
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.dw0 = 2272 0 31
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.dw1 = 2276 0 31
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.reserved.4217 = 2280 0 31
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.dw3 = 2284 0 31
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 2272 0 2
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 2272 3 3
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 2272 4 4
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 2272 5 5
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 2272 6 19
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.DW0.added_duration = 2272 20 29
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 2272 30 30
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.DW0.reserved.4215 = 2272 31 31
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 2276 0 12
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 2276 13 13
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 2276 14 16
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 2276 17 20
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.DW1.reserved.4216 = 2276 21 31
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.DW3.reserved.4218 = 2284 0 15
TX_QUEUE_HEAD.<20>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 2284 16 31
TX_QUEUE_HEAD.<20>.BUF.HDR_PARAMS.addr1 = 2288 0 15
TX_QUEUE_HEAD.<20>.BUF.HDR_PARAMS.addr2 = 2294 0 15
TX_QUEUE_HEAD.<20>.BUF.HDR_PARAMS.dw3 = 2300 0 31
TX_QUEUE_HEAD.<20>.BUF.HDR_PARAMS.DW3.dest_id = 2300 0 2
TX_QUEUE_HEAD.<20>.BUF.HDR_PARAMS.DW3.key_id = 2300 3 3
TX_QUEUE_HEAD.<20>.BUF.HDR_PARAMS.DW3.mac_id = 2300 4 5
TX_QUEUE_HEAD.<20>.BUF.HDR_PARAMS.DW3.reserved.4219 = 2300 6 13
TX_QUEUE_HEAD.<20>.BUF.HDR_PARAMS.DW3.target_ds_type = 2300 14 15
TX_QUEUE_HEAD.<20>.BUF.HDR_PARAMS.DW3.max_retry = 2300 16 23
TX_QUEUE_HEAD.<20>.BUF.HDR_PARAMS.DW3.reserved.4220 = 2300 24 31
TX_QUEUE_HEAD.<20>.BAP_PARAMS.dw0 = 2304 0 31
TX_QUEUE_HEAD.<20>.BAP_PARAMS.dw1 = 2308 0 31
TX_QUEUE_HEAD.<20>.BAP_PARAMS.dw2 = 2312 0 31
TX_QUEUE_HEAD.<20>.BAP_PARAMS.dw3 = 2316 0 31
TX_QUEUE_HEAD.<20>.BAP_PARAMS.ba_bitmap = 2320 0 31
TX_QUEUE_HEAD.<20>.BAP_PARAMS.mtp_tx_vec = 2336 0 31
TX_QUEUE_HEAD.<20>.BAP_PARAMS.reserved.4230 = 2344 0 31
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW0.back_en = 2304 0 0
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW0.sn_global = 2304 1 1
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW0.win_cap_en = 2304 2 2
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW0.reserved.4221 = 2304 3 7
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW0.dest_id = 2304 8 10
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW0.reserved.4222 = 2304 11 15
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW0.tid = 2304 16 19
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW0.reserved.4223 = 2304 20 23
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW0.win_size = 2304 24 30
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW0.reserved.4224 = 2304 31 31
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW1.win_start_o = 2308 0 11
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW1.reserved.4225 = 2308 12 15
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW1.win_start_o_idx = 2308 16 23
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW1.reserved.4226 = 2308 24 31
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW2.win_limit = 2312 0 11
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW2.win_limit_null = 2312 12 12
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW2.reserved.4227 = 2312 13 15
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW2.win_limit_idx = 2312 16 23
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW2.capacity.4228 = 2312 24 31
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW3.high_sn_idx = 2316 0 7
TX_QUEUE_HEAD.<20>.BAP_PARAMS.DW3.reserved.4229 = 2316 8 31
TX_QUEUE_HEAD.<21>.BUF = 2352 0 511
TX_QUEUE_HEAD.<21>.BAP_PARAMS = 2416 0 383
TX_QUEUE_HEAD.<21>.BUF.RING_PARAMS = 2352 0 127
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS = 2368 0 127
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS = 2384 0 127
TX_QUEUE_HEAD.<21>.BUF.HDR_PARAMS = 2400 0 127
TX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.payload_mac_ptr = 2352 0 15
TX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.payload_pal_ptr = 2354 0 15
TX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.payload_ring_len = 2356 0 15
TX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.payload_ring_base = 2358 0 15
TX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.dw2 = 2360 0 31
TX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.dw3 = 2364 0 31
TX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.DW2.max_msdu_size = 2360 0 11
TX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 2360 12 23
TX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 2360 24 31
TX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 2364 0 3
TX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.DW3.num_mpdus = 2364 4 15
TX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 2364 16 27
TX_QUEUE_HEAD.<21>.BUF.RING_PARAMS.DW3.reserved.4211 = 2364 28 31
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.dw0 = 2368 0 3
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.dw1 = 2372 0 31
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.mcs_vector = 2376 0 31
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.scratchpad = 2380 0 31
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.DW0.qtype = 2368 0 3
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.DW0.packet_mode = 2368 4 7
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 2368 8 13
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.DW0.ack_policy = 2368 14 15
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.DW0.mcs_index = 2368 16 20
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 2368 21 21
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.DW0.qos_mode = 2368 22 23
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 2368 24 28
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.DW0.encryption_mode = 2368 29 30
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.DW0.status_en = 2368 31 31
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.DW1.reverse_direction = 2372 0 0
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.DW1.force_released = 2372 1 1
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.DW1.interrupt_en = 2372 2 3
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 2372 4 8
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.DW1.lifetime_en = 2372 9 9
TX_QUEUE_HEAD.<21>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 2372 10 31
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.dw0 = 2384 0 31
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.dw1 = 2388 0 31
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.reserved.4217 = 2392 0 31
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.dw3 = 2396 0 31
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 2384 0 2
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 2384 3 3
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 2384 4 4
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 2384 5 5
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 2384 6 19
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.DW0.added_duration = 2384 20 29
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 2384 30 30
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.DW0.reserved.4215 = 2384 31 31
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 2388 0 12
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 2388 13 13
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 2388 14 16
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 2388 17 20
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.DW1.reserved.4216 = 2388 21 31
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.DW3.reserved.4218 = 2396 0 15
TX_QUEUE_HEAD.<21>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 2396 16 31
TX_QUEUE_HEAD.<21>.BUF.HDR_PARAMS.addr1 = 2400 0 15
TX_QUEUE_HEAD.<21>.BUF.HDR_PARAMS.addr2 = 2406 0 15
TX_QUEUE_HEAD.<21>.BUF.HDR_PARAMS.dw3 = 2412 0 31
TX_QUEUE_HEAD.<21>.BUF.HDR_PARAMS.DW3.dest_id = 2412 0 2
TX_QUEUE_HEAD.<21>.BUF.HDR_PARAMS.DW3.key_id = 2412 3 3
TX_QUEUE_HEAD.<21>.BUF.HDR_PARAMS.DW3.mac_id = 2412 4 5
TX_QUEUE_HEAD.<21>.BUF.HDR_PARAMS.DW3.reserved.4219 = 2412 6 13
TX_QUEUE_HEAD.<21>.BUF.HDR_PARAMS.DW3.target_ds_type = 2412 14 15
TX_QUEUE_HEAD.<21>.BUF.HDR_PARAMS.DW3.max_retry = 2412 16 23
TX_QUEUE_HEAD.<21>.BUF.HDR_PARAMS.DW3.reserved.4220 = 2412 24 31
TX_QUEUE_HEAD.<21>.BAP_PARAMS.dw0 = 2416 0 31
TX_QUEUE_HEAD.<21>.BAP_PARAMS.dw1 = 2420 0 31
TX_QUEUE_HEAD.<21>.BAP_PARAMS.dw2 = 2424 0 31
TX_QUEUE_HEAD.<21>.BAP_PARAMS.dw3 = 2428 0 31
TX_QUEUE_HEAD.<21>.BAP_PARAMS.ba_bitmap = 2432 0 31
TX_QUEUE_HEAD.<21>.BAP_PARAMS.mtp_tx_vec = 2448 0 31
TX_QUEUE_HEAD.<21>.BAP_PARAMS.reserved.4230 = 2456 0 31
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW0.back_en = 2416 0 0
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW0.sn_global = 2416 1 1
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW0.win_cap_en = 2416 2 2
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW0.reserved.4221 = 2416 3 7
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW0.dest_id = 2416 8 10
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW0.reserved.4222 = 2416 11 15
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW0.tid = 2416 16 19
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW0.reserved.4223 = 2416 20 23
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW0.win_size = 2416 24 30
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW0.reserved.4224 = 2416 31 31
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW1.win_start_o = 2420 0 11
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW1.reserved.4225 = 2420 12 15
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW1.win_start_o_idx = 2420 16 23
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW1.reserved.4226 = 2420 24 31
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW2.win_limit = 2424 0 11
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW2.win_limit_null = 2424 12 12
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW2.reserved.4227 = 2424 13 15
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW2.win_limit_idx = 2424 16 23
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW2.capacity.4228 = 2424 24 31
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW3.high_sn_idx = 2428 0 7
TX_QUEUE_HEAD.<21>.BAP_PARAMS.DW3.reserved.4229 = 2428 8 31
TX_QUEUE_HEAD.<22>.BUF = 2464 0 511
TX_QUEUE_HEAD.<22>.BAP_PARAMS = 2528 0 383
TX_QUEUE_HEAD.<22>.BUF.RING_PARAMS = 2464 0 127
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS = 2480 0 127
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS = 2496 0 127
TX_QUEUE_HEAD.<22>.BUF.HDR_PARAMS = 2512 0 127
TX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.payload_mac_ptr = 2464 0 15
TX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.payload_pal_ptr = 2466 0 15
TX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.payload_ring_len = 2468 0 15
TX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.payload_ring_base = 2470 0 15
TX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.dw2 = 2472 0 31
TX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.dw3 = 2476 0 31
TX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.DW2.max_msdu_size = 2472 0 11
TX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 2472 12 23
TX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 2472 24 31
TX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 2476 0 3
TX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.DW3.num_mpdus = 2476 4 15
TX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 2476 16 27
TX_QUEUE_HEAD.<22>.BUF.RING_PARAMS.DW3.reserved.4211 = 2476 28 31
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.dw0 = 2480 0 3
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.dw1 = 2484 0 31
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.mcs_vector = 2488 0 31
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.scratchpad = 2492 0 31
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.DW0.qtype = 2480 0 3
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.DW0.packet_mode = 2480 4 7
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 2480 8 13
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.DW0.ack_policy = 2480 14 15
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.DW0.mcs_index = 2480 16 20
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 2480 21 21
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.DW0.qos_mode = 2480 22 23
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 2480 24 28
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.DW0.encryption_mode = 2480 29 30
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.DW0.status_en = 2480 31 31
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.DW1.reverse_direction = 2484 0 0
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.DW1.force_released = 2484 1 1
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.DW1.interrupt_en = 2484 2 3
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 2484 4 8
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.DW1.lifetime_en = 2484 9 9
TX_QUEUE_HEAD.<22>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 2484 10 31
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.dw0 = 2496 0 31
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.dw1 = 2500 0 31
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.reserved.4217 = 2504 0 31
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.dw3 = 2508 0 31
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 2496 0 2
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 2496 3 3
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 2496 4 4
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 2496 5 5
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 2496 6 19
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.DW0.added_duration = 2496 20 29
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 2496 30 30
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.DW0.reserved.4215 = 2496 31 31
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 2500 0 12
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 2500 13 13
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 2500 14 16
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 2500 17 20
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.DW1.reserved.4216 = 2500 21 31
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.DW3.reserved.4218 = 2508 0 15
TX_QUEUE_HEAD.<22>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 2508 16 31
TX_QUEUE_HEAD.<22>.BUF.HDR_PARAMS.addr1 = 2512 0 15
TX_QUEUE_HEAD.<22>.BUF.HDR_PARAMS.addr2 = 2518 0 15
TX_QUEUE_HEAD.<22>.BUF.HDR_PARAMS.dw3 = 2524 0 31
TX_QUEUE_HEAD.<22>.BUF.HDR_PARAMS.DW3.dest_id = 2524 0 2
TX_QUEUE_HEAD.<22>.BUF.HDR_PARAMS.DW3.key_id = 2524 3 3
TX_QUEUE_HEAD.<22>.BUF.HDR_PARAMS.DW3.mac_id = 2524 4 5
TX_QUEUE_HEAD.<22>.BUF.HDR_PARAMS.DW3.reserved.4219 = 2524 6 13
TX_QUEUE_HEAD.<22>.BUF.HDR_PARAMS.DW3.target_ds_type = 2524 14 15
TX_QUEUE_HEAD.<22>.BUF.HDR_PARAMS.DW3.max_retry = 2524 16 23
TX_QUEUE_HEAD.<22>.BUF.HDR_PARAMS.DW3.reserved.4220 = 2524 24 31
TX_QUEUE_HEAD.<22>.BAP_PARAMS.dw0 = 2528 0 31
TX_QUEUE_HEAD.<22>.BAP_PARAMS.dw1 = 2532 0 31
TX_QUEUE_HEAD.<22>.BAP_PARAMS.dw2 = 2536 0 31
TX_QUEUE_HEAD.<22>.BAP_PARAMS.dw3 = 2540 0 31
TX_QUEUE_HEAD.<22>.BAP_PARAMS.ba_bitmap = 2544 0 31
TX_QUEUE_HEAD.<22>.BAP_PARAMS.mtp_tx_vec = 2560 0 31
TX_QUEUE_HEAD.<22>.BAP_PARAMS.reserved.4230 = 2568 0 31
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW0.back_en = 2528 0 0
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW0.sn_global = 2528 1 1
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW0.win_cap_en = 2528 2 2
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW0.reserved.4221 = 2528 3 7
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW0.dest_id = 2528 8 10
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW0.reserved.4222 = 2528 11 15
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW0.tid = 2528 16 19
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW0.reserved.4223 = 2528 20 23
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW0.win_size = 2528 24 30
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW0.reserved.4224 = 2528 31 31
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW1.win_start_o = 2532 0 11
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW1.reserved.4225 = 2532 12 15
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW1.win_start_o_idx = 2532 16 23
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW1.reserved.4226 = 2532 24 31
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW2.win_limit = 2536 0 11
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW2.win_limit_null = 2536 12 12
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW2.reserved.4227 = 2536 13 15
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW2.win_limit_idx = 2536 16 23
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW2.capacity.4228 = 2536 24 31
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW3.high_sn_idx = 2540 0 7
TX_QUEUE_HEAD.<22>.BAP_PARAMS.DW3.reserved.4229 = 2540 8 31
TX_QUEUE_HEAD.<23>.BUF = 2576 0 511
TX_QUEUE_HEAD.<23>.BAP_PARAMS = 2640 0 383
TX_QUEUE_HEAD.<23>.BUF.RING_PARAMS = 2576 0 127
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS = 2592 0 127
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS = 2608 0 127
TX_QUEUE_HEAD.<23>.BUF.HDR_PARAMS = 2624 0 127
TX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.payload_mac_ptr = 2576 0 15
TX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.payload_pal_ptr = 2578 0 15
TX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.payload_ring_len = 2580 0 15
TX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.payload_ring_base = 2582 0 15
TX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.dw2 = 2584 0 31
TX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.dw3 = 2588 0 31
TX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.DW2.max_msdu_size = 2584 0 11
TX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 2584 12 23
TX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 2584 24 31
TX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 2588 0 3
TX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.DW3.num_mpdus = 2588 4 15
TX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 2588 16 27
TX_QUEUE_HEAD.<23>.BUF.RING_PARAMS.DW3.reserved.4211 = 2588 28 31
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.dw0 = 2592 0 3
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.dw1 = 2596 0 31
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.mcs_vector = 2600 0 31
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.scratchpad = 2604 0 31
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.DW0.qtype = 2592 0 3
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.DW0.packet_mode = 2592 4 7
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 2592 8 13
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.DW0.ack_policy = 2592 14 15
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.DW0.mcs_index = 2592 16 20
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 2592 21 21
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.DW0.qos_mode = 2592 22 23
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 2592 24 28
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.DW0.encryption_mode = 2592 29 30
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.DW0.status_en = 2592 31 31
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.DW1.reverse_direction = 2596 0 0
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.DW1.force_released = 2596 1 1
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.DW1.interrupt_en = 2596 2 3
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 2596 4 8
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.DW1.lifetime_en = 2596 9 9
TX_QUEUE_HEAD.<23>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 2596 10 31
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.dw0 = 2608 0 31
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.dw1 = 2612 0 31
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.reserved.4217 = 2616 0 31
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.dw3 = 2620 0 31
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 2608 0 2
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 2608 3 3
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 2608 4 4
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 2608 5 5
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 2608 6 19
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.DW0.added_duration = 2608 20 29
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 2608 30 30
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.DW0.reserved.4215 = 2608 31 31
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 2612 0 12
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 2612 13 13
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 2612 14 16
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 2612 17 20
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.DW1.reserved.4216 = 2612 21 31
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.DW3.reserved.4218 = 2620 0 15
TX_QUEUE_HEAD.<23>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 2620 16 31
TX_QUEUE_HEAD.<23>.BUF.HDR_PARAMS.addr1 = 2624 0 15
TX_QUEUE_HEAD.<23>.BUF.HDR_PARAMS.addr2 = 2630 0 15
TX_QUEUE_HEAD.<23>.BUF.HDR_PARAMS.dw3 = 2636 0 31
TX_QUEUE_HEAD.<23>.BUF.HDR_PARAMS.DW3.dest_id = 2636 0 2
TX_QUEUE_HEAD.<23>.BUF.HDR_PARAMS.DW3.key_id = 2636 3 3
TX_QUEUE_HEAD.<23>.BUF.HDR_PARAMS.DW3.mac_id = 2636 4 5
TX_QUEUE_HEAD.<23>.BUF.HDR_PARAMS.DW3.reserved.4219 = 2636 6 13
TX_QUEUE_HEAD.<23>.BUF.HDR_PARAMS.DW3.target_ds_type = 2636 14 15
TX_QUEUE_HEAD.<23>.BUF.HDR_PARAMS.DW3.max_retry = 2636 16 23
TX_QUEUE_HEAD.<23>.BUF.HDR_PARAMS.DW3.reserved.4220 = 2636 24 31
TX_QUEUE_HEAD.<23>.BAP_PARAMS.dw0 = 2640 0 31
TX_QUEUE_HEAD.<23>.BAP_PARAMS.dw1 = 2644 0 31
TX_QUEUE_HEAD.<23>.BAP_PARAMS.dw2 = 2648 0 31
TX_QUEUE_HEAD.<23>.BAP_PARAMS.dw3 = 2652 0 31
TX_QUEUE_HEAD.<23>.BAP_PARAMS.ba_bitmap = 2656 0 31
TX_QUEUE_HEAD.<23>.BAP_PARAMS.mtp_tx_vec = 2672 0 31
TX_QUEUE_HEAD.<23>.BAP_PARAMS.reserved.4230 = 2680 0 31
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW0.back_en = 2640 0 0
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW0.sn_global = 2640 1 1
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW0.win_cap_en = 2640 2 2
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW0.reserved.4221 = 2640 3 7
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW0.dest_id = 2640 8 10
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW0.reserved.4222 = 2640 11 15
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW0.tid = 2640 16 19
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW0.reserved.4223 = 2640 20 23
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW0.win_size = 2640 24 30
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW0.reserved.4224 = 2640 31 31
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW1.win_start_o = 2644 0 11
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW1.reserved.4225 = 2644 12 15
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW1.win_start_o_idx = 2644 16 23
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW1.reserved.4226 = 2644 24 31
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW2.win_limit = 2648 0 11
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW2.win_limit_null = 2648 12 12
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW2.reserved.4227 = 2648 13 15
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW2.win_limit_idx = 2648 16 23
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW2.capacity.4228 = 2648 24 31
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW3.high_sn_idx = 2652 0 7
TX_QUEUE_HEAD.<23>.BAP_PARAMS.DW3.reserved.4229 = 2652 8 31
TX_QUEUE_HEAD.<24>.BUF = 2688 0 511
TX_QUEUE_HEAD.<24>.BAP_PARAMS = 2752 0 383
TX_QUEUE_HEAD.<24>.BUF.RING_PARAMS = 2688 0 127
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS = 2704 0 127
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS = 2720 0 127
TX_QUEUE_HEAD.<24>.BUF.HDR_PARAMS = 2736 0 127
TX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.payload_mac_ptr = 2688 0 15
TX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.payload_pal_ptr = 2690 0 15
TX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.payload_ring_len = 2692 0 15
TX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.payload_ring_base = 2694 0 15
TX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.dw2 = 2696 0 31
TX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.dw3 = 2700 0 31
TX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.DW2.max_msdu_size = 2696 0 11
TX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 2696 12 23
TX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 2696 24 31
TX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 2700 0 3
TX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.DW3.num_mpdus = 2700 4 15
TX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 2700 16 27
TX_QUEUE_HEAD.<24>.BUF.RING_PARAMS.DW3.reserved.4211 = 2700 28 31
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.dw0 = 2704 0 3
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.dw1 = 2708 0 31
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.mcs_vector = 2712 0 31
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.scratchpad = 2716 0 31
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.DW0.qtype = 2704 0 3
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.DW0.packet_mode = 2704 4 7
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 2704 8 13
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.DW0.ack_policy = 2704 14 15
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.DW0.mcs_index = 2704 16 20
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 2704 21 21
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.DW0.qos_mode = 2704 22 23
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 2704 24 28
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.DW0.encryption_mode = 2704 29 30
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.DW0.status_en = 2704 31 31
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.DW1.reverse_direction = 2708 0 0
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.DW1.force_released = 2708 1 1
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.DW1.interrupt_en = 2708 2 3
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 2708 4 8
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.DW1.lifetime_en = 2708 9 9
TX_QUEUE_HEAD.<24>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 2708 10 31
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.dw0 = 2720 0 31
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.dw1 = 2724 0 31
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.reserved.4217 = 2728 0 31
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.dw3 = 2732 0 31
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 2720 0 2
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 2720 3 3
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 2720 4 4
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 2720 5 5
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 2720 6 19
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.DW0.added_duration = 2720 20 29
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 2720 30 30
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.DW0.reserved.4215 = 2720 31 31
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 2724 0 12
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 2724 13 13
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 2724 14 16
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 2724 17 20
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.DW1.reserved.4216 = 2724 21 31
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.DW3.reserved.4218 = 2732 0 15
TX_QUEUE_HEAD.<24>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 2732 16 31
TX_QUEUE_HEAD.<24>.BUF.HDR_PARAMS.addr1 = 2736 0 15
TX_QUEUE_HEAD.<24>.BUF.HDR_PARAMS.addr2 = 2742 0 15
TX_QUEUE_HEAD.<24>.BUF.HDR_PARAMS.dw3 = 2748 0 31
TX_QUEUE_HEAD.<24>.BUF.HDR_PARAMS.DW3.dest_id = 2748 0 2
TX_QUEUE_HEAD.<24>.BUF.HDR_PARAMS.DW3.key_id = 2748 3 3
TX_QUEUE_HEAD.<24>.BUF.HDR_PARAMS.DW3.mac_id = 2748 4 5
TX_QUEUE_HEAD.<24>.BUF.HDR_PARAMS.DW3.reserved.4219 = 2748 6 13
TX_QUEUE_HEAD.<24>.BUF.HDR_PARAMS.DW3.target_ds_type = 2748 14 15
TX_QUEUE_HEAD.<24>.BUF.HDR_PARAMS.DW3.max_retry = 2748 16 23
TX_QUEUE_HEAD.<24>.BUF.HDR_PARAMS.DW3.reserved.4220 = 2748 24 31
TX_QUEUE_HEAD.<24>.BAP_PARAMS.dw0 = 2752 0 31
TX_QUEUE_HEAD.<24>.BAP_PARAMS.dw1 = 2756 0 31
TX_QUEUE_HEAD.<24>.BAP_PARAMS.dw2 = 2760 0 31
TX_QUEUE_HEAD.<24>.BAP_PARAMS.dw3 = 2764 0 31
TX_QUEUE_HEAD.<24>.BAP_PARAMS.ba_bitmap = 2768 0 31
TX_QUEUE_HEAD.<24>.BAP_PARAMS.mtp_tx_vec = 2784 0 31
TX_QUEUE_HEAD.<24>.BAP_PARAMS.reserved.4230 = 2792 0 31
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW0.back_en = 2752 0 0
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW0.sn_global = 2752 1 1
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW0.win_cap_en = 2752 2 2
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW0.reserved.4221 = 2752 3 7
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW0.dest_id = 2752 8 10
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW0.reserved.4222 = 2752 11 15
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW0.tid = 2752 16 19
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW0.reserved.4223 = 2752 20 23
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW0.win_size = 2752 24 30
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW0.reserved.4224 = 2752 31 31
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW1.win_start_o = 2756 0 11
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW1.reserved.4225 = 2756 12 15
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW1.win_start_o_idx = 2756 16 23
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW1.reserved.4226 = 2756 24 31
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW2.win_limit = 2760 0 11
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW2.win_limit_null = 2760 12 12
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW2.reserved.4227 = 2760 13 15
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW2.win_limit_idx = 2760 16 23
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW2.capacity.4228 = 2760 24 31
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW3.high_sn_idx = 2764 0 7
TX_QUEUE_HEAD.<24>.BAP_PARAMS.DW3.reserved.4229 = 2764 8 31
TX_QUEUE_HEAD.<25>.BUF = 2800 0 511
TX_QUEUE_HEAD.<25>.BAP_PARAMS = 2864 0 383
TX_QUEUE_HEAD.<25>.BUF.RING_PARAMS = 2800 0 127
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS = 2816 0 127
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS = 2832 0 127
TX_QUEUE_HEAD.<25>.BUF.HDR_PARAMS = 2848 0 127
TX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.payload_mac_ptr = 2800 0 15
TX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.payload_pal_ptr = 2802 0 15
TX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.payload_ring_len = 2804 0 15
TX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.payload_ring_base = 2806 0 15
TX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.dw2 = 2808 0 31
TX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.dw3 = 2812 0 31
TX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.DW2.max_msdu_size = 2808 0 11
TX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 2808 12 23
TX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 2808 24 31
TX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 2812 0 3
TX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.DW3.num_mpdus = 2812 4 15
TX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 2812 16 27
TX_QUEUE_HEAD.<25>.BUF.RING_PARAMS.DW3.reserved.4211 = 2812 28 31
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.dw0 = 2816 0 3
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.dw1 = 2820 0 31
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.mcs_vector = 2824 0 31
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.scratchpad = 2828 0 31
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.DW0.qtype = 2816 0 3
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.DW0.packet_mode = 2816 4 7
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 2816 8 13
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.DW0.ack_policy = 2816 14 15
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.DW0.mcs_index = 2816 16 20
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 2816 21 21
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.DW0.qos_mode = 2816 22 23
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 2816 24 28
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.DW0.encryption_mode = 2816 29 30
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.DW0.status_en = 2816 31 31
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.DW1.reverse_direction = 2820 0 0
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.DW1.force_released = 2820 1 1
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.DW1.interrupt_en = 2820 2 3
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 2820 4 8
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.DW1.lifetime_en = 2820 9 9
TX_QUEUE_HEAD.<25>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 2820 10 31
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.dw0 = 2832 0 31
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.dw1 = 2836 0 31
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.reserved.4217 = 2840 0 31
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.dw3 = 2844 0 31
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 2832 0 2
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 2832 3 3
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 2832 4 4
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 2832 5 5
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 2832 6 19
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.DW0.added_duration = 2832 20 29
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 2832 30 30
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.DW0.reserved.4215 = 2832 31 31
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 2836 0 12
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 2836 13 13
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 2836 14 16
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 2836 17 20
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.DW1.reserved.4216 = 2836 21 31
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.DW3.reserved.4218 = 2844 0 15
TX_QUEUE_HEAD.<25>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 2844 16 31
TX_QUEUE_HEAD.<25>.BUF.HDR_PARAMS.addr1 = 2848 0 15
TX_QUEUE_HEAD.<25>.BUF.HDR_PARAMS.addr2 = 2854 0 15
TX_QUEUE_HEAD.<25>.BUF.HDR_PARAMS.dw3 = 2860 0 31
TX_QUEUE_HEAD.<25>.BUF.HDR_PARAMS.DW3.dest_id = 2860 0 2
TX_QUEUE_HEAD.<25>.BUF.HDR_PARAMS.DW3.key_id = 2860 3 3
TX_QUEUE_HEAD.<25>.BUF.HDR_PARAMS.DW3.mac_id = 2860 4 5
TX_QUEUE_HEAD.<25>.BUF.HDR_PARAMS.DW3.reserved.4219 = 2860 6 13
TX_QUEUE_HEAD.<25>.BUF.HDR_PARAMS.DW3.target_ds_type = 2860 14 15
TX_QUEUE_HEAD.<25>.BUF.HDR_PARAMS.DW3.max_retry = 2860 16 23
TX_QUEUE_HEAD.<25>.BUF.HDR_PARAMS.DW3.reserved.4220 = 2860 24 31
TX_QUEUE_HEAD.<25>.BAP_PARAMS.dw0 = 2864 0 31
TX_QUEUE_HEAD.<25>.BAP_PARAMS.dw1 = 2868 0 31
TX_QUEUE_HEAD.<25>.BAP_PARAMS.dw2 = 2872 0 31
TX_QUEUE_HEAD.<25>.BAP_PARAMS.dw3 = 2876 0 31
TX_QUEUE_HEAD.<25>.BAP_PARAMS.ba_bitmap = 2880 0 31
TX_QUEUE_HEAD.<25>.BAP_PARAMS.mtp_tx_vec = 2896 0 31
TX_QUEUE_HEAD.<25>.BAP_PARAMS.reserved.4230 = 2904 0 31
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW0.back_en = 2864 0 0
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW0.sn_global = 2864 1 1
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW0.win_cap_en = 2864 2 2
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW0.reserved.4221 = 2864 3 7
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW0.dest_id = 2864 8 10
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW0.reserved.4222 = 2864 11 15
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW0.tid = 2864 16 19
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW0.reserved.4223 = 2864 20 23
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW0.win_size = 2864 24 30
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW0.reserved.4224 = 2864 31 31
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW1.win_start_o = 2868 0 11
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW1.reserved.4225 = 2868 12 15
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW1.win_start_o_idx = 2868 16 23
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW1.reserved.4226 = 2868 24 31
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW2.win_limit = 2872 0 11
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW2.win_limit_null = 2872 12 12
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW2.reserved.4227 = 2872 13 15
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW2.win_limit_idx = 2872 16 23
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW2.capacity.4228 = 2872 24 31
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW3.high_sn_idx = 2876 0 7
TX_QUEUE_HEAD.<25>.BAP_PARAMS.DW3.reserved.4229 = 2876 8 31
TX_QUEUE_HEAD.<26>.BUF = 2912 0 511
TX_QUEUE_HEAD.<26>.BAP_PARAMS = 2976 0 383
TX_QUEUE_HEAD.<26>.BUF.RING_PARAMS = 2912 0 127
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS = 2928 0 127
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS = 2944 0 127
TX_QUEUE_HEAD.<26>.BUF.HDR_PARAMS = 2960 0 127
TX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.payload_mac_ptr = 2912 0 15
TX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.payload_pal_ptr = 2914 0 15
TX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.payload_ring_len = 2916 0 15
TX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.payload_ring_base = 2918 0 15
TX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.dw2 = 2920 0 31
TX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.dw3 = 2924 0 31
TX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.DW2.max_msdu_size = 2920 0 11
TX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 2920 12 23
TX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 2920 24 31
TX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 2924 0 3
TX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.DW3.num_mpdus = 2924 4 15
TX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 2924 16 27
TX_QUEUE_HEAD.<26>.BUF.RING_PARAMS.DW3.reserved.4211 = 2924 28 31
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.dw0 = 2928 0 3
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.dw1 = 2932 0 31
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.mcs_vector = 2936 0 31
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.scratchpad = 2940 0 31
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.DW0.qtype = 2928 0 3
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.DW0.packet_mode = 2928 4 7
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 2928 8 13
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.DW0.ack_policy = 2928 14 15
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.DW0.mcs_index = 2928 16 20
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 2928 21 21
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.DW0.qos_mode = 2928 22 23
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 2928 24 28
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.DW0.encryption_mode = 2928 29 30
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.DW0.status_en = 2928 31 31
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.DW1.reverse_direction = 2932 0 0
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.DW1.force_released = 2932 1 1
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.DW1.interrupt_en = 2932 2 3
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 2932 4 8
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.DW1.lifetime_en = 2932 9 9
TX_QUEUE_HEAD.<26>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 2932 10 31
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.dw0 = 2944 0 31
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.dw1 = 2948 0 31
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.reserved.4217 = 2952 0 31
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.dw3 = 2956 0 31
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 2944 0 2
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 2944 3 3
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 2944 4 4
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 2944 5 5
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 2944 6 19
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.DW0.added_duration = 2944 20 29
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 2944 30 30
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.DW0.reserved.4215 = 2944 31 31
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 2948 0 12
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 2948 13 13
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 2948 14 16
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 2948 17 20
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.DW1.reserved.4216 = 2948 21 31
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.DW3.reserved.4218 = 2956 0 15
TX_QUEUE_HEAD.<26>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 2956 16 31
TX_QUEUE_HEAD.<26>.BUF.HDR_PARAMS.addr1 = 2960 0 15
TX_QUEUE_HEAD.<26>.BUF.HDR_PARAMS.addr2 = 2966 0 15
TX_QUEUE_HEAD.<26>.BUF.HDR_PARAMS.dw3 = 2972 0 31
TX_QUEUE_HEAD.<26>.BUF.HDR_PARAMS.DW3.dest_id = 2972 0 2
TX_QUEUE_HEAD.<26>.BUF.HDR_PARAMS.DW3.key_id = 2972 3 3
TX_QUEUE_HEAD.<26>.BUF.HDR_PARAMS.DW3.mac_id = 2972 4 5
TX_QUEUE_HEAD.<26>.BUF.HDR_PARAMS.DW3.reserved.4219 = 2972 6 13
TX_QUEUE_HEAD.<26>.BUF.HDR_PARAMS.DW3.target_ds_type = 2972 14 15
TX_QUEUE_HEAD.<26>.BUF.HDR_PARAMS.DW3.max_retry = 2972 16 23
TX_QUEUE_HEAD.<26>.BUF.HDR_PARAMS.DW3.reserved.4220 = 2972 24 31
TX_QUEUE_HEAD.<26>.BAP_PARAMS.dw0 = 2976 0 31
TX_QUEUE_HEAD.<26>.BAP_PARAMS.dw1 = 2980 0 31
TX_QUEUE_HEAD.<26>.BAP_PARAMS.dw2 = 2984 0 31
TX_QUEUE_HEAD.<26>.BAP_PARAMS.dw3 = 2988 0 31
TX_QUEUE_HEAD.<26>.BAP_PARAMS.ba_bitmap = 2992 0 31
TX_QUEUE_HEAD.<26>.BAP_PARAMS.mtp_tx_vec = 3008 0 31
TX_QUEUE_HEAD.<26>.BAP_PARAMS.reserved.4230 = 3016 0 31
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW0.back_en = 2976 0 0
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW0.sn_global = 2976 1 1
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW0.win_cap_en = 2976 2 2
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW0.reserved.4221 = 2976 3 7
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW0.dest_id = 2976 8 10
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW0.reserved.4222 = 2976 11 15
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW0.tid = 2976 16 19
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW0.reserved.4223 = 2976 20 23
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW0.win_size = 2976 24 30
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW0.reserved.4224 = 2976 31 31
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW1.win_start_o = 2980 0 11
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW1.reserved.4225 = 2980 12 15
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW1.win_start_o_idx = 2980 16 23
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW1.reserved.4226 = 2980 24 31
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW2.win_limit = 2984 0 11
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW2.win_limit_null = 2984 12 12
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW2.reserved.4227 = 2984 13 15
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW2.win_limit_idx = 2984 16 23
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW2.capacity.4228 = 2984 24 31
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW3.high_sn_idx = 2988 0 7
TX_QUEUE_HEAD.<26>.BAP_PARAMS.DW3.reserved.4229 = 2988 8 31
TX_QUEUE_HEAD.<27>.BUF = 3024 0 511
TX_QUEUE_HEAD.<27>.BAP_PARAMS = 3088 0 383
TX_QUEUE_HEAD.<27>.BUF.RING_PARAMS = 3024 0 127
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS = 3040 0 127
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS = 3056 0 127
TX_QUEUE_HEAD.<27>.BUF.HDR_PARAMS = 3072 0 127
TX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.payload_mac_ptr = 3024 0 15
TX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.payload_pal_ptr = 3026 0 15
TX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.payload_ring_len = 3028 0 15
TX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.payload_ring_base = 3030 0 15
TX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.dw2 = 3032 0 31
TX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.dw3 = 3036 0 31
TX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.DW2.max_msdu_size = 3032 0 11
TX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 3032 12 23
TX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 3032 24 31
TX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 3036 0 3
TX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.DW3.num_mpdus = 3036 4 15
TX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 3036 16 27
TX_QUEUE_HEAD.<27>.BUF.RING_PARAMS.DW3.reserved.4211 = 3036 28 31
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.dw0 = 3040 0 3
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.dw1 = 3044 0 31
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.mcs_vector = 3048 0 31
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.scratchpad = 3052 0 31
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.DW0.qtype = 3040 0 3
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.DW0.packet_mode = 3040 4 7
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 3040 8 13
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.DW0.ack_policy = 3040 14 15
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.DW0.mcs_index = 3040 16 20
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 3040 21 21
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.DW0.qos_mode = 3040 22 23
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 3040 24 28
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.DW0.encryption_mode = 3040 29 30
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.DW0.status_en = 3040 31 31
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.DW1.reverse_direction = 3044 0 0
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.DW1.force_released = 3044 1 1
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.DW1.interrupt_en = 3044 2 3
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 3044 4 8
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.DW1.lifetime_en = 3044 9 9
TX_QUEUE_HEAD.<27>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 3044 10 31
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.dw0 = 3056 0 31
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.dw1 = 3060 0 31
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.reserved.4217 = 3064 0 31
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.dw3 = 3068 0 31
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 3056 0 2
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 3056 3 3
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 3056 4 4
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 3056 5 5
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 3056 6 19
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.DW0.added_duration = 3056 20 29
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 3056 30 30
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.DW0.reserved.4215 = 3056 31 31
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 3060 0 12
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 3060 13 13
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 3060 14 16
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 3060 17 20
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.DW1.reserved.4216 = 3060 21 31
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.DW3.reserved.4218 = 3068 0 15
TX_QUEUE_HEAD.<27>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 3068 16 31
TX_QUEUE_HEAD.<27>.BUF.HDR_PARAMS.addr1 = 3072 0 15
TX_QUEUE_HEAD.<27>.BUF.HDR_PARAMS.addr2 = 3078 0 15
TX_QUEUE_HEAD.<27>.BUF.HDR_PARAMS.dw3 = 3084 0 31
TX_QUEUE_HEAD.<27>.BUF.HDR_PARAMS.DW3.dest_id = 3084 0 2
TX_QUEUE_HEAD.<27>.BUF.HDR_PARAMS.DW3.key_id = 3084 3 3
TX_QUEUE_HEAD.<27>.BUF.HDR_PARAMS.DW3.mac_id = 3084 4 5
TX_QUEUE_HEAD.<27>.BUF.HDR_PARAMS.DW3.reserved.4219 = 3084 6 13
TX_QUEUE_HEAD.<27>.BUF.HDR_PARAMS.DW3.target_ds_type = 3084 14 15
TX_QUEUE_HEAD.<27>.BUF.HDR_PARAMS.DW3.max_retry = 3084 16 23
TX_QUEUE_HEAD.<27>.BUF.HDR_PARAMS.DW3.reserved.4220 = 3084 24 31
TX_QUEUE_HEAD.<27>.BAP_PARAMS.dw0 = 3088 0 31
TX_QUEUE_HEAD.<27>.BAP_PARAMS.dw1 = 3092 0 31
TX_QUEUE_HEAD.<27>.BAP_PARAMS.dw2 = 3096 0 31
TX_QUEUE_HEAD.<27>.BAP_PARAMS.dw3 = 3100 0 31
TX_QUEUE_HEAD.<27>.BAP_PARAMS.ba_bitmap = 3104 0 31
TX_QUEUE_HEAD.<27>.BAP_PARAMS.mtp_tx_vec = 3120 0 31
TX_QUEUE_HEAD.<27>.BAP_PARAMS.reserved.4230 = 3128 0 31
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW0.back_en = 3088 0 0
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW0.sn_global = 3088 1 1
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW0.win_cap_en = 3088 2 2
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW0.reserved.4221 = 3088 3 7
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW0.dest_id = 3088 8 10
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW0.reserved.4222 = 3088 11 15
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW0.tid = 3088 16 19
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW0.reserved.4223 = 3088 20 23
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW0.win_size = 3088 24 30
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW0.reserved.4224 = 3088 31 31
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW1.win_start_o = 3092 0 11
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW1.reserved.4225 = 3092 12 15
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW1.win_start_o_idx = 3092 16 23
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW1.reserved.4226 = 3092 24 31
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW2.win_limit = 3096 0 11
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW2.win_limit_null = 3096 12 12
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW2.reserved.4227 = 3096 13 15
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW2.win_limit_idx = 3096 16 23
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW2.capacity.4228 = 3096 24 31
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW3.high_sn_idx = 3100 0 7
TX_QUEUE_HEAD.<27>.BAP_PARAMS.DW3.reserved.4229 = 3100 8 31
TX_QUEUE_HEAD.<28>.BUF = 3136 0 511
TX_QUEUE_HEAD.<28>.BAP_PARAMS = 3200 0 383
TX_QUEUE_HEAD.<28>.BUF.RING_PARAMS = 3136 0 127
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS = 3152 0 127
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS = 3168 0 127
TX_QUEUE_HEAD.<28>.BUF.HDR_PARAMS = 3184 0 127
TX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.payload_mac_ptr = 3136 0 15
TX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.payload_pal_ptr = 3138 0 15
TX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.payload_ring_len = 3140 0 15
TX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.payload_ring_base = 3142 0 15
TX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.dw2 = 3144 0 31
TX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.dw3 = 3148 0 31
TX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.DW2.max_msdu_size = 3144 0 11
TX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 3144 12 23
TX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 3144 24 31
TX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 3148 0 3
TX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.DW3.num_mpdus = 3148 4 15
TX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 3148 16 27
TX_QUEUE_HEAD.<28>.BUF.RING_PARAMS.DW3.reserved.4211 = 3148 28 31
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.dw0 = 3152 0 3
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.dw1 = 3156 0 31
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.mcs_vector = 3160 0 31
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.scratchpad = 3164 0 31
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.DW0.qtype = 3152 0 3
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.DW0.packet_mode = 3152 4 7
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 3152 8 13
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.DW0.ack_policy = 3152 14 15
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.DW0.mcs_index = 3152 16 20
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 3152 21 21
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.DW0.qos_mode = 3152 22 23
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 3152 24 28
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.DW0.encryption_mode = 3152 29 30
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.DW0.status_en = 3152 31 31
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.DW1.reverse_direction = 3156 0 0
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.DW1.force_released = 3156 1 1
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.DW1.interrupt_en = 3156 2 3
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 3156 4 8
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.DW1.lifetime_en = 3156 9 9
TX_QUEUE_HEAD.<28>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 3156 10 31
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.dw0 = 3168 0 31
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.dw1 = 3172 0 31
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.reserved.4217 = 3176 0 31
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.dw3 = 3180 0 31
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 3168 0 2
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 3168 3 3
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 3168 4 4
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 3168 5 5
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 3168 6 19
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.DW0.added_duration = 3168 20 29
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 3168 30 30
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.DW0.reserved.4215 = 3168 31 31
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 3172 0 12
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 3172 13 13
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 3172 14 16
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 3172 17 20
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.DW1.reserved.4216 = 3172 21 31
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.DW3.reserved.4218 = 3180 0 15
TX_QUEUE_HEAD.<28>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 3180 16 31
TX_QUEUE_HEAD.<28>.BUF.HDR_PARAMS.addr1 = 3184 0 15
TX_QUEUE_HEAD.<28>.BUF.HDR_PARAMS.addr2 = 3190 0 15
TX_QUEUE_HEAD.<28>.BUF.HDR_PARAMS.dw3 = 3196 0 31
TX_QUEUE_HEAD.<28>.BUF.HDR_PARAMS.DW3.dest_id = 3196 0 2
TX_QUEUE_HEAD.<28>.BUF.HDR_PARAMS.DW3.key_id = 3196 3 3
TX_QUEUE_HEAD.<28>.BUF.HDR_PARAMS.DW3.mac_id = 3196 4 5
TX_QUEUE_HEAD.<28>.BUF.HDR_PARAMS.DW3.reserved.4219 = 3196 6 13
TX_QUEUE_HEAD.<28>.BUF.HDR_PARAMS.DW3.target_ds_type = 3196 14 15
TX_QUEUE_HEAD.<28>.BUF.HDR_PARAMS.DW3.max_retry = 3196 16 23
TX_QUEUE_HEAD.<28>.BUF.HDR_PARAMS.DW3.reserved.4220 = 3196 24 31
TX_QUEUE_HEAD.<28>.BAP_PARAMS.dw0 = 3200 0 31
TX_QUEUE_HEAD.<28>.BAP_PARAMS.dw1 = 3204 0 31
TX_QUEUE_HEAD.<28>.BAP_PARAMS.dw2 = 3208 0 31
TX_QUEUE_HEAD.<28>.BAP_PARAMS.dw3 = 3212 0 31
TX_QUEUE_HEAD.<28>.BAP_PARAMS.ba_bitmap = 3216 0 31
TX_QUEUE_HEAD.<28>.BAP_PARAMS.mtp_tx_vec = 3232 0 31
TX_QUEUE_HEAD.<28>.BAP_PARAMS.reserved.4230 = 3240 0 31
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW0.back_en = 3200 0 0
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW0.sn_global = 3200 1 1
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW0.win_cap_en = 3200 2 2
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW0.reserved.4221 = 3200 3 7
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW0.dest_id = 3200 8 10
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW0.reserved.4222 = 3200 11 15
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW0.tid = 3200 16 19
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW0.reserved.4223 = 3200 20 23
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW0.win_size = 3200 24 30
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW0.reserved.4224 = 3200 31 31
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW1.win_start_o = 3204 0 11
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW1.reserved.4225 = 3204 12 15
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW1.win_start_o_idx = 3204 16 23
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW1.reserved.4226 = 3204 24 31
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW2.win_limit = 3208 0 11
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW2.win_limit_null = 3208 12 12
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW2.reserved.4227 = 3208 13 15
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW2.win_limit_idx = 3208 16 23
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW2.capacity.4228 = 3208 24 31
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW3.high_sn_idx = 3212 0 7
TX_QUEUE_HEAD.<28>.BAP_PARAMS.DW3.reserved.4229 = 3212 8 31
TX_QUEUE_HEAD.<29>.BUF = 3248 0 511
TX_QUEUE_HEAD.<29>.BAP_PARAMS = 3312 0 383
TX_QUEUE_HEAD.<29>.BUF.RING_PARAMS = 3248 0 127
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS = 3264 0 127
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS = 3280 0 127
TX_QUEUE_HEAD.<29>.BUF.HDR_PARAMS = 3296 0 127
TX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.payload_mac_ptr = 3248 0 15
TX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.payload_pal_ptr = 3250 0 15
TX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.payload_ring_len = 3252 0 15
TX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.payload_ring_base = 3254 0 15
TX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.dw2 = 3256 0 31
TX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.dw3 = 3260 0 31
TX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.DW2.max_msdu_size = 3256 0 11
TX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 3256 12 23
TX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 3256 24 31
TX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 3260 0 3
TX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.DW3.num_mpdus = 3260 4 15
TX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 3260 16 27
TX_QUEUE_HEAD.<29>.BUF.RING_PARAMS.DW3.reserved.4211 = 3260 28 31
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.dw0 = 3264 0 3
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.dw1 = 3268 0 31
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.mcs_vector = 3272 0 31
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.scratchpad = 3276 0 31
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.DW0.qtype = 3264 0 3
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.DW0.packet_mode = 3264 4 7
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 3264 8 13
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.DW0.ack_policy = 3264 14 15
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.DW0.mcs_index = 3264 16 20
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 3264 21 21
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.DW0.qos_mode = 3264 22 23
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 3264 24 28
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.DW0.encryption_mode = 3264 29 30
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.DW0.status_en = 3264 31 31
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.DW1.reverse_direction = 3268 0 0
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.DW1.force_released = 3268 1 1
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.DW1.interrupt_en = 3268 2 3
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 3268 4 8
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.DW1.lifetime_en = 3268 9 9
TX_QUEUE_HEAD.<29>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 3268 10 31
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.dw0 = 3280 0 31
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.dw1 = 3284 0 31
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.reserved.4217 = 3288 0 31
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.dw3 = 3292 0 31
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 3280 0 2
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 3280 3 3
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 3280 4 4
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 3280 5 5
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 3280 6 19
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.DW0.added_duration = 3280 20 29
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 3280 30 30
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.DW0.reserved.4215 = 3280 31 31
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 3284 0 12
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 3284 13 13
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 3284 14 16
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 3284 17 20
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.DW1.reserved.4216 = 3284 21 31
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.DW3.reserved.4218 = 3292 0 15
TX_QUEUE_HEAD.<29>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 3292 16 31
TX_QUEUE_HEAD.<29>.BUF.HDR_PARAMS.addr1 = 3296 0 15
TX_QUEUE_HEAD.<29>.BUF.HDR_PARAMS.addr2 = 3302 0 15
TX_QUEUE_HEAD.<29>.BUF.HDR_PARAMS.dw3 = 3308 0 31
TX_QUEUE_HEAD.<29>.BUF.HDR_PARAMS.DW3.dest_id = 3308 0 2
TX_QUEUE_HEAD.<29>.BUF.HDR_PARAMS.DW3.key_id = 3308 3 3
TX_QUEUE_HEAD.<29>.BUF.HDR_PARAMS.DW3.mac_id = 3308 4 5
TX_QUEUE_HEAD.<29>.BUF.HDR_PARAMS.DW3.reserved.4219 = 3308 6 13
TX_QUEUE_HEAD.<29>.BUF.HDR_PARAMS.DW3.target_ds_type = 3308 14 15
TX_QUEUE_HEAD.<29>.BUF.HDR_PARAMS.DW3.max_retry = 3308 16 23
TX_QUEUE_HEAD.<29>.BUF.HDR_PARAMS.DW3.reserved.4220 = 3308 24 31
TX_QUEUE_HEAD.<29>.BAP_PARAMS.dw0 = 3312 0 31
TX_QUEUE_HEAD.<29>.BAP_PARAMS.dw1 = 3316 0 31
TX_QUEUE_HEAD.<29>.BAP_PARAMS.dw2 = 3320 0 31
TX_QUEUE_HEAD.<29>.BAP_PARAMS.dw3 = 3324 0 31
TX_QUEUE_HEAD.<29>.BAP_PARAMS.ba_bitmap = 3328 0 31
TX_QUEUE_HEAD.<29>.BAP_PARAMS.mtp_tx_vec = 3344 0 31
TX_QUEUE_HEAD.<29>.BAP_PARAMS.reserved.4230 = 3352 0 31
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW0.back_en = 3312 0 0
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW0.sn_global = 3312 1 1
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW0.win_cap_en = 3312 2 2
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW0.reserved.4221 = 3312 3 7
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW0.dest_id = 3312 8 10
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW0.reserved.4222 = 3312 11 15
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW0.tid = 3312 16 19
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW0.reserved.4223 = 3312 20 23
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW0.win_size = 3312 24 30
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW0.reserved.4224 = 3312 31 31
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW1.win_start_o = 3316 0 11
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW1.reserved.4225 = 3316 12 15
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW1.win_start_o_idx = 3316 16 23
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW1.reserved.4226 = 3316 24 31
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW2.win_limit = 3320 0 11
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW2.win_limit_null = 3320 12 12
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW2.reserved.4227 = 3320 13 15
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW2.win_limit_idx = 3320 16 23
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW2.capacity.4228 = 3320 24 31
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW3.high_sn_idx = 3324 0 7
TX_QUEUE_HEAD.<29>.BAP_PARAMS.DW3.reserved.4229 = 3324 8 31
TX_QUEUE_HEAD.<30>.BUF = 3360 0 511
TX_QUEUE_HEAD.<30>.BAP_PARAMS = 3424 0 383
TX_QUEUE_HEAD.<30>.BUF.RING_PARAMS = 3360 0 127
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS = 3376 0 127
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS = 3392 0 127
TX_QUEUE_HEAD.<30>.BUF.HDR_PARAMS = 3408 0 127
TX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.payload_mac_ptr = 3360 0 15
TX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.payload_pal_ptr = 3362 0 15
TX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.payload_ring_len = 3364 0 15
TX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.payload_ring_base = 3366 0 15
TX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.dw2 = 3368 0 31
TX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.dw3 = 3372 0 31
TX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.DW2.max_msdu_size = 3368 0 11
TX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 3368 12 23
TX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 3368 24 31
TX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 3372 0 3
TX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.DW3.num_mpdus = 3372 4 15
TX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 3372 16 27
TX_QUEUE_HEAD.<30>.BUF.RING_PARAMS.DW3.reserved.4211 = 3372 28 31
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.dw0 = 3376 0 3
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.dw1 = 3380 0 31
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.mcs_vector = 3384 0 31
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.scratchpad = 3388 0 31
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.DW0.qtype = 3376 0 3
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.DW0.packet_mode = 3376 4 7
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 3376 8 13
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.DW0.ack_policy = 3376 14 15
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.DW0.mcs_index = 3376 16 20
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 3376 21 21
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.DW0.qos_mode = 3376 22 23
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 3376 24 28
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.DW0.encryption_mode = 3376 29 30
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.DW0.status_en = 3376 31 31
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.DW1.reverse_direction = 3380 0 0
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.DW1.force_released = 3380 1 1
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.DW1.interrupt_en = 3380 2 3
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 3380 4 8
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.DW1.lifetime_en = 3380 9 9
TX_QUEUE_HEAD.<30>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 3380 10 31
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.dw0 = 3392 0 31
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.dw1 = 3396 0 31
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.reserved.4217 = 3400 0 31
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.dw3 = 3404 0 31
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 3392 0 2
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 3392 3 3
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 3392 4 4
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 3392 5 5
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 3392 6 19
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.DW0.added_duration = 3392 20 29
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 3392 30 30
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.DW0.reserved.4215 = 3392 31 31
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 3396 0 12
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 3396 13 13
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 3396 14 16
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 3396 17 20
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.DW1.reserved.4216 = 3396 21 31
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.DW3.reserved.4218 = 3404 0 15
TX_QUEUE_HEAD.<30>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 3404 16 31
TX_QUEUE_HEAD.<30>.BUF.HDR_PARAMS.addr1 = 3408 0 15
TX_QUEUE_HEAD.<30>.BUF.HDR_PARAMS.addr2 = 3414 0 15
TX_QUEUE_HEAD.<30>.BUF.HDR_PARAMS.dw3 = 3420 0 31
TX_QUEUE_HEAD.<30>.BUF.HDR_PARAMS.DW3.dest_id = 3420 0 2
TX_QUEUE_HEAD.<30>.BUF.HDR_PARAMS.DW3.key_id = 3420 3 3
TX_QUEUE_HEAD.<30>.BUF.HDR_PARAMS.DW3.mac_id = 3420 4 5
TX_QUEUE_HEAD.<30>.BUF.HDR_PARAMS.DW3.reserved.4219 = 3420 6 13
TX_QUEUE_HEAD.<30>.BUF.HDR_PARAMS.DW3.target_ds_type = 3420 14 15
TX_QUEUE_HEAD.<30>.BUF.HDR_PARAMS.DW3.max_retry = 3420 16 23
TX_QUEUE_HEAD.<30>.BUF.HDR_PARAMS.DW3.reserved.4220 = 3420 24 31
TX_QUEUE_HEAD.<30>.BAP_PARAMS.dw0 = 3424 0 31
TX_QUEUE_HEAD.<30>.BAP_PARAMS.dw1 = 3428 0 31
TX_QUEUE_HEAD.<30>.BAP_PARAMS.dw2 = 3432 0 31
TX_QUEUE_HEAD.<30>.BAP_PARAMS.dw3 = 3436 0 31
TX_QUEUE_HEAD.<30>.BAP_PARAMS.ba_bitmap = 3440 0 31
TX_QUEUE_HEAD.<30>.BAP_PARAMS.mtp_tx_vec = 3456 0 31
TX_QUEUE_HEAD.<30>.BAP_PARAMS.reserved.4230 = 3464 0 31
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW0.back_en = 3424 0 0
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW0.sn_global = 3424 1 1
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW0.win_cap_en = 3424 2 2
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW0.reserved.4221 = 3424 3 7
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW0.dest_id = 3424 8 10
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW0.reserved.4222 = 3424 11 15
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW0.tid = 3424 16 19
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW0.reserved.4223 = 3424 20 23
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW0.win_size = 3424 24 30
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW0.reserved.4224 = 3424 31 31
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW1.win_start_o = 3428 0 11
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW1.reserved.4225 = 3428 12 15
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW1.win_start_o_idx = 3428 16 23
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW1.reserved.4226 = 3428 24 31
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW2.win_limit = 3432 0 11
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW2.win_limit_null = 3432 12 12
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW2.reserved.4227 = 3432 13 15
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW2.win_limit_idx = 3432 16 23
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW2.capacity.4228 = 3432 24 31
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW3.high_sn_idx = 3436 0 7
TX_QUEUE_HEAD.<30>.BAP_PARAMS.DW3.reserved.4229 = 3436 8 31
TX_QUEUE_HEAD.<31>.BUF = 3472 0 511
TX_QUEUE_HEAD.<31>.BAP_PARAMS = 3536 0 383
TX_QUEUE_HEAD.<31>.BUF.RING_PARAMS = 3472 0 127
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS = 3488 0 127
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS = 3504 0 127
TX_QUEUE_HEAD.<31>.BUF.HDR_PARAMS = 3520 0 127
TX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.payload_mac_ptr = 3472 0 15
TX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.payload_pal_ptr = 3474 0 15
TX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.payload_ring_len = 3476 0 15
TX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.payload_ring_base = 3478 0 15
TX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.dw2 = 3480 0 31
TX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.dw3 = 3484 0 31
TX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.DW2.max_msdu_size = 3480 0 11
TX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.DW2.mpdu_mac_ptr = 3480 12 23
TX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.DW2.mpdu_pal_ptr0_7 = 3480 24 31
TX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.DW3.mpdu_pal_ptr8_11 = 3484 0 3
TX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.DW3.num_mpdus = 3484 4 15
TX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.DW3.mpdu_ring_base = 3484 16 27
TX_QUEUE_HEAD.<31>.BUF.RING_PARAMS.DW3.reserved.4211 = 3484 28 31
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.dw0 = 3488 0 3
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.dw1 = 3492 0 31
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.mcs_vector = 3496 0 31
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.scratchpad = 3500 0 31
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.DW0.qtype = 3488 0 3
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.DW0.packet_mode = 3488 4 7
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.DW0.reserved.4212 = 3488 8 13
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.DW0.ack_policy = 3488 14 15
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.DW0.mcs_index = 3488 16 20
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.DW0.add_mac_hdr = 3488 21 21
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.DW0.qos_mode = 3488 22 23
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.DW0.reserved.4213 = 3488 24 28
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.DW0.encryption_mode = 3488 29 30
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.DW0.status_en = 3488 31 31
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.DW1.reverse_direction = 3492 0 0
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.DW1.force_released = 3492 1 1
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.DW1.interrupt_en = 3492 2 3
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.DW1.lifetime_lsb_ref = 3492 4 8
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.DW1.lifetime_en = 3492 9 9
TX_QUEUE_HEAD.<31>.BUF.CTRL_PARAMS.DW1.reserved.4214 = 3492 10 31
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.dw0 = 3504 0 31
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.dw1 = 3508 0 31
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.reserved.4217 = 3512 0 31
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.dw3 = 3516 0 31
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.DW0.mpdu_spacing = 3504 0 2
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.DW0.msdu_agg_en = 3504 3 3
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.DW0.mpdu_agg_en = 3504 4 4
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.DW0.msdu_agg_type = 3504 5 5
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.DW0.max_byte_per_mpdu = 3504 6 19
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.DW0.added_duration = 3504 20 29
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.DW0.add_pcie_cnt_en = 3504 30 30
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.DW0.reserved.4215 = 3504 31 31
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.DW1.max_ppdu_duration = 3508 0 12
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.DW1.fix_mode_enable = 3508 13 13
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.DW1.max_ampdu_length_exp = 3508 14 16
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.DW1.max_ppdu_duration_frac_div16 = 3508 17 20
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.DW1.reserved.4216 = 3508 21 31
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.DW3.reserved.4218 = 3516 0 15
TX_QUEUE_HEAD.<31>.BUF.AGG_PARAMS.DW3.tx_rx_bandwidth_ratio = 3516 16 31
TX_QUEUE_HEAD.<31>.BUF.HDR_PARAMS.addr1 = 3520 0 15
TX_QUEUE_HEAD.<31>.BUF.HDR_PARAMS.addr2 = 3526 0 15
TX_QUEUE_HEAD.<31>.BUF.HDR_PARAMS.dw3 = 3532 0 31
TX_QUEUE_HEAD.<31>.BUF.HDR_PARAMS.DW3.dest_id = 3532 0 2
TX_QUEUE_HEAD.<31>.BUF.HDR_PARAMS.DW3.key_id = 3532 3 3
TX_QUEUE_HEAD.<31>.BUF.HDR_PARAMS.DW3.mac_id = 3532 4 5
TX_QUEUE_HEAD.<31>.BUF.HDR_PARAMS.DW3.reserved.4219 = 3532 6 13
TX_QUEUE_HEAD.<31>.BUF.HDR_PARAMS.DW3.target_ds_type = 3532 14 15
TX_QUEUE_HEAD.<31>.BUF.HDR_PARAMS.DW3.max_retry = 3532 16 23
TX_QUEUE_HEAD.<31>.BUF.HDR_PARAMS.DW3.reserved.4220 = 3532 24 31
TX_QUEUE_HEAD.<31>.BAP_PARAMS.dw0 = 3536 0 31
TX_QUEUE_HEAD.<31>.BAP_PARAMS.dw1 = 3540 0 31
TX_QUEUE_HEAD.<31>.BAP_PARAMS.dw2 = 3544 0 31
TX_QUEUE_HEAD.<31>.BAP_PARAMS.dw3 = 3548 0 31
TX_QUEUE_HEAD.<31>.BAP_PARAMS.ba_bitmap = 3552 0 31
TX_QUEUE_HEAD.<31>.BAP_PARAMS.mtp_tx_vec = 3568 0 31
TX_QUEUE_HEAD.<31>.BAP_PARAMS.reserved.4230 = 3576 0 31
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW0.back_en = 3536 0 0
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW0.sn_global = 3536 1 1
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW0.win_cap_en = 3536 2 2
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW0.reserved.4221 = 3536 3 7
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW0.dest_id = 3536 8 10
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW0.reserved.4222 = 3536 11 15
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW0.tid = 3536 16 19
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW0.reserved.4223 = 3536 20 23
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW0.win_size = 3536 24 30
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW0.reserved.4224 = 3536 31 31
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW1.win_start_o = 3540 0 11
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW1.reserved.4225 = 3540 12 15
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW1.win_start_o_idx = 3540 16 23
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW1.reserved.4226 = 3540 24 31
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW2.win_limit = 3544 0 11
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW2.win_limit_null = 3544 12 12
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW2.reserved.4227 = 3544 13 15
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW2.win_limit_idx = 3544 16 23
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW2.capacity.4228 = 3544 24 31
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW3.high_sn_idx = 3548 0 7
TX_QUEUE_HEAD.<31>.BAP_PARAMS.DW3.reserved.4229 = 3548 8 31
MR = 0 0 97535
MR.<0> = 0 0 24383
MR.<1> = 3048 0 24383
MR.<2> = 6096 0 24383
MR.<3> = 9144 0 24383
MR.<0>.TX_SEC = 0 0 63
MR.<0>.RX_SEC = 1024 0 63
MR.<0>.EDGE_BIAS_TBL_PSH_IMP_OFF_ = 2048 0 31
MR.<0>.DIST_CFG = 2432 0 447
MR.<0>.EDGE_SPDT_CFG = 2488 0 127
MR.<0>.IF_CFG = 2504 0 287
MR.<0>.LO_CFG = 2540 0 319
MR.<0>.PSH_2TO4 = 2580 0 31
MR.<0>.RFCA_REGS = 2584 0 127
MR.<0>.BBX_CFG = 2600 0 31
MR.<0>.RMS_DET_ADC = 2604 0 127
MR.<0>.RF_SPARES = 2620 0 95
MR.<0>.XPM_WAVE_RD = 2632 0 319
MR.<0>.XPM_WAVE_WR = 2672 0 639
MR.<0>.XPM_GENERAL = 2752 0 95
MR.<0>.MODEM_CFG = 2764 0 127
MR.<0>.MODEM_STAT = 2780 0 255
MR.<0>.MAIN_SM_GENERAL = 2812 0 63
MR.<0>.SUCCESSIVE_APP = 2820 0 255
MR.<0>.CAR_CFG = 2852 0 159
MR.<0>.CURR_RF_CONFIG = 2872 0 1343
MR.<0>.IO_PAD_REN = 3040 0 31
MR.<0>.FORCE_FB_MAIN = 3044 0 31
MR.<0>.TX_SEC.ANT_CFG1 = 0 0 31
MR.<0>.TX_SEC.ANT_CFG2 = 4 0 31
MR.<0>.TX_SEC.ANT_CFG1.psh = 0 0 31
MR.<0>.TX_SEC.ANT_CFG2.imp_match = 4 0 15
MR.<0>.TX_SEC.ANT_CFG2.spare = 4 16 23
MR.<0>.TX_SEC.ANT_CFG2.reserved.4231 = 4 24 31
MR.<0>.RX_SEC.ANT_CFG1 = 1024 0 31
MR.<0>.RX_SEC.ANT_CFG2 = 1028 0 31
MR.<0>.RX_SEC.ANT_CFG1.psh = 1024 0 31
MR.<0>.RX_SEC.ANT_CFG2.imp_match = 1028 0 15
MR.<0>.RX_SEC.ANT_CFG2.spare = 1028 16 23
MR.<0>.RX_SEC.ANT_CFG2.reserved.4232 = 1028 24 31
MR.<0>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF = 2048 0 31
MR.<0>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp1_iref = 2048 0 3
MR.<0>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp2_iref = 2048 4 7
MR.<0>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp3_iref = 2048 8 11
MR.<0>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp1_pwdn = 2048 12 12
MR.<0>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp2_pwdn = 2048 13 13
MR.<0>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp3_pwdn = 2048 14 14
MR.<0>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.reserved.4233 = 2048 15 15
MR.<0>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp1_iref = 2048 16 19
MR.<0>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp2_iref = 2048 20 23
MR.<0>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp3_iref = 2048 24 27
MR.<0>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp1_pwdn = 2048 28 28
MR.<0>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp2_pwdn = 2048 29 29
MR.<0>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp3_pwdn = 2048 30 30
MR.<0>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.reserved.4234 = 2048 31 31
MR.<0>.DIST_CFG.X2_TX_IREF_TXON = 2432 0 31
MR.<0>.DIST_CFG.X2_RX_IREF_TXON = 2436 0 31
MR.<0>.DIST_CFG.X4_RXTX_IREF_TXON = 2440 0 31
MR.<0>.DIST_CFG.X8_RXTX_IREF_TXON = 2444 0 31
MR.<0>.DIST_CFG.X16_RXTX_IREF_TXON = 2448 0 31
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON = 2452 0 31
MR.<0>.DIST_CFG.X16_RXTX_PWDN_TXON = 2456 0 31
MR.<0>.DIST_CFG.X2_TX_IREF_RXON = 2460 0 31
MR.<0>.DIST_CFG.X2_RX_IREF_RXON = 2464 0 31
MR.<0>.DIST_CFG.X4_RXTX_IREF_RXON = 2468 0 31
MR.<0>.DIST_CFG.X8_RXTX_IREF_RXON = 2472 0 31
MR.<0>.DIST_CFG.X16_RXTX_IREF_RXON = 2476 0 31
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON = 2480 0 31
MR.<0>.DIST_CFG.X16_RXTX_PWDN_RXON = 2484 0 31
MR.<0>.DIST_CFG.X2_TX_IREF_TXON.dist0_x2_tx_iref_txon = 2432 0 3
MR.<0>.DIST_CFG.X2_TX_IREF_TXON.dist1_x2_tx_iref_txon = 2432 4 7
MR.<0>.DIST_CFG.X2_TX_IREF_TXON.dist2_x2_tx_iref_txon = 2432 8 11
MR.<0>.DIST_CFG.X2_TX_IREF_TXON.dist3_x2_tx_iref_txon = 2432 12 15
MR.<0>.DIST_CFG.X2_TX_IREF_TXON.dist4_x2_tx_iref_txon = 2432 16 19
MR.<0>.DIST_CFG.X2_TX_IREF_TXON.dist5_x2_tx_iref_txon = 2432 20 23
MR.<0>.DIST_CFG.X2_TX_IREF_TXON.dist6_x2_tx_iref_txon = 2432 24 27
MR.<0>.DIST_CFG.X2_TX_IREF_TXON.dist7_x2_tx_iref_txon = 2432 28 31
MR.<0>.DIST_CFG.X2_RX_IREF_TXON.dist0_x2_rx_iref_txon = 2436 0 3
MR.<0>.DIST_CFG.X2_RX_IREF_TXON.dist1_x2_rx_iref_txon = 2436 4 7
MR.<0>.DIST_CFG.X2_RX_IREF_TXON.dist2_x2_rx_iref_txon = 2436 8 11
MR.<0>.DIST_CFG.X2_RX_IREF_TXON.dist3_x2_rx_iref_txon = 2436 12 15
MR.<0>.DIST_CFG.X2_RX_IREF_TXON.dist4_x2_rx_iref_txon = 2436 16 19
MR.<0>.DIST_CFG.X2_RX_IREF_TXON.dist5_x2_rx_iref_txon = 2436 20 23
MR.<0>.DIST_CFG.X2_RX_IREF_TXON.dist6_x2_rx_iref_txon = 2436 24 27
MR.<0>.DIST_CFG.X2_RX_IREF_TXON.dist7_x2_rx_iref_txon = 2436 28 31
MR.<0>.DIST_CFG.X4_RXTX_IREF_TXON.dist0_x4_tx_iref_txon = 2440 0 3
MR.<0>.DIST_CFG.X4_RXTX_IREF_TXON.dist1_x4_tx_iref_txon = 2440 4 7
MR.<0>.DIST_CFG.X4_RXTX_IREF_TXON.dist2_x4_tx_iref_txon = 2440 8 11
MR.<0>.DIST_CFG.X4_RXTX_IREF_TXON.dist3_x4_tx_iref_txon = 2440 12 15
MR.<0>.DIST_CFG.X4_RXTX_IREF_TXON.dist0_x4_rx_iref_txon = 2440 16 19
MR.<0>.DIST_CFG.X4_RXTX_IREF_TXON.dist1_x4_rx_iref_txon = 2440 20 23
MR.<0>.DIST_CFG.X4_RXTX_IREF_TXON.dist2_x4_rx_iref_txon = 2440 24 27
MR.<0>.DIST_CFG.X4_RXTX_IREF_TXON.dist3_x4_rx_iref_txon = 2440 28 31
MR.<0>.DIST_CFG.X8_RXTX_IREF_TXON.dist0_x8_amp1_tx_iref_txon = 2444 0 3
MR.<0>.DIST_CFG.X8_RXTX_IREF_TXON.dist0_x8_amp2_tx_iref_txon = 2444 4 7
MR.<0>.DIST_CFG.X8_RXTX_IREF_TXON.dist1_x8_amp1_tx_iref_txon = 2444 8 11
MR.<0>.DIST_CFG.X8_RXTX_IREF_TXON.dist1_x8_amp2_tx_iref_txon = 2444 12 15
MR.<0>.DIST_CFG.X8_RXTX_IREF_TXON.dist0_x8_amp1_rx_iref_txon = 2444 16 19
MR.<0>.DIST_CFG.X8_RXTX_IREF_TXON.dist0_x8_amp2_rx_iref_txon = 2444 20 23
MR.<0>.DIST_CFG.X8_RXTX_IREF_TXON.dist1_x8_amp1_rx_iref_txon = 2444 24 27
MR.<0>.DIST_CFG.X8_RXTX_IREF_TXON.dist1_x8_amp2_rx_iref_txon = 2444 28 31
MR.<0>.DIST_CFG.X16_RXTX_IREF_TXON.dist_x16_tx_iref_txon = 2448 0 3
MR.<0>.DIST_CFG.X16_RXTX_IREF_TXON.dist_x16_rx_iref_txon = 2448 4 7
MR.<0>.DIST_CFG.X16_RXTX_IREF_TXON.reserved.4235 = 2448 8 31
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x8_amp1_tx_pwdn_txon = 2452 0 0
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x8_amp2_tx_pwdn_txon = 2452 1 1
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x8_amp1_tx_pwdn_txon = 2452 2 2
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x8_amp2_tx_pwdn_txon = 2452 3 3
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x8_amp1_rx_pwdn_txon = 2452 4 4
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x8_amp2_rx_pwdn_txon = 2452 5 5
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x8_amp1_rx_pwdn_txon = 2452 6 6
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x8_amp2_rx_pwdn_txon = 2452 7 7
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x4_tx_pwdn_txon = 2452 8 8
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x4_tx_pwdn_txon = 2452 9 9
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist2_x4_tx_pwdn_txon = 2452 10 10
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist3_x4_tx_pwdn_txon = 2452 11 11
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x4_rx_pwdn_txon = 2452 12 12
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x4_rx_pwdn_txon = 2452 13 13
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist2_x4_rx_pwdn_txon = 2452 14 14
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist3_x4_rx_pwdn_txon = 2452 15 15
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x2_tx_pwdn_txon = 2452 16 16
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x2_tx_pwdn_txon = 2452 17 17
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist2_x2_tx_pwdn_txon = 2452 18 18
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist3_x2_tx_pwdn_txon = 2452 19 19
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist4_x2_tx_pwdn_txon = 2452 20 20
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist5_x2_tx_pwdn_txon = 2452 21 21
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist6_x2_tx_pwdn_txon = 2452 22 22
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist7_x2_tx_pwdn_txon = 2452 23 23
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x2_rx_pwdn_txon = 2452 24 24
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x2_rx_pwdn_txon = 2452 25 25
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist2_x2_rx_pwdn_txon = 2452 26 26
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist3_x2_rx_pwdn_txon = 2452 27 27
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist4_x2_rx_pwdn_txon = 2452 28 28
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist5_x2_rx_pwdn_txon = 2452 29 29
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist6_x2_rx_pwdn_txon = 2452 30 30
MR.<0>.DIST_CFG.X248_RXTX_PWDN_TXON.dist7_x2_rx_pwdn_txon = 2452 31 31
MR.<0>.DIST_CFG.X16_RXTX_PWDN_TXON.dist_x16_tx_pwdn_txon = 2456 0 0
MR.<0>.DIST_CFG.X16_RXTX_PWDN_TXON.dist_x16_rx_pwdn_txon = 2456 1 1
MR.<0>.DIST_CFG.X16_RXTX_PWDN_TXON.reserved.4236 = 2456 2 31
MR.<0>.DIST_CFG.X2_TX_IREF_RXON.dist0_x2_tx_iref_rxon = 2460 0 3
MR.<0>.DIST_CFG.X2_TX_IREF_RXON.dist1_x2_tx_iref_rxon = 2460 4 7
MR.<0>.DIST_CFG.X2_TX_IREF_RXON.dist2_x2_tx_iref_rxon = 2460 8 11
MR.<0>.DIST_CFG.X2_TX_IREF_RXON.dist3_x2_tx_iref_rxon = 2460 12 15
MR.<0>.DIST_CFG.X2_TX_IREF_RXON.dist4_x2_tx_iref_rxon = 2460 16 19
MR.<0>.DIST_CFG.X2_TX_IREF_RXON.dist5_x2_tx_iref_rxon = 2460 20 23
MR.<0>.DIST_CFG.X2_TX_IREF_RXON.dist6_x2_tx_iref_rxon = 2460 24 27
MR.<0>.DIST_CFG.X2_TX_IREF_RXON.dist7_x2_tx_iref_rxon = 2460 28 31
MR.<0>.DIST_CFG.X2_RX_IREF_RXON.dist0_x2_rx_iref_rxon = 2464 0 3
MR.<0>.DIST_CFG.X2_RX_IREF_RXON.dist1_x2_rx_iref_rxon = 2464 4 7
MR.<0>.DIST_CFG.X2_RX_IREF_RXON.dist2_x2_rx_iref_rxon = 2464 8 11
MR.<0>.DIST_CFG.X2_RX_IREF_RXON.dist3_x2_rx_iref_rxon = 2464 12 15
MR.<0>.DIST_CFG.X2_RX_IREF_RXON.dist4_x2_rx_iref_rxon = 2464 16 19
MR.<0>.DIST_CFG.X2_RX_IREF_RXON.dist5_x2_rx_iref_rxon = 2464 20 23
MR.<0>.DIST_CFG.X2_RX_IREF_RXON.dist6_x2_rx_iref_rxon = 2464 24 27
MR.<0>.DIST_CFG.X2_RX_IREF_RXON.dist7_x2_rx_iref_rxon = 2464 28 31
MR.<0>.DIST_CFG.X4_RXTX_IREF_RXON.dist0_x4_tx_iref_rxon = 2468 0 3
MR.<0>.DIST_CFG.X4_RXTX_IREF_RXON.dist1_x4_tx_iref_rxon = 2468 4 7
MR.<0>.DIST_CFG.X4_RXTX_IREF_RXON.dist2_x4_tx_iref_rxon = 2468 8 11
MR.<0>.DIST_CFG.X4_RXTX_IREF_RXON.dist3_x4_tx_iref_rxon = 2468 12 15
MR.<0>.DIST_CFG.X4_RXTX_IREF_RXON.dist0_x4_rx_iref_rxon = 2468 16 19
MR.<0>.DIST_CFG.X4_RXTX_IREF_RXON.dist1_x4_rx_iref_rxon = 2468 20 23
MR.<0>.DIST_CFG.X4_RXTX_IREF_RXON.dist2_x4_rx_iref_rxon = 2468 24 27
MR.<0>.DIST_CFG.X4_RXTX_IREF_RXON.dist3_x4_rx_iref_rxon = 2468 28 31
MR.<0>.DIST_CFG.X8_RXTX_IREF_RXON.dist0_x8_amp1_tx_iref_rxon = 2472 0 3
MR.<0>.DIST_CFG.X8_RXTX_IREF_RXON.dist0_x8_amp2_tx_iref_rxon = 2472 4 7
MR.<0>.DIST_CFG.X8_RXTX_IREF_RXON.dist1_x8_amp1_tx_iref_rxon = 2472 8 11
MR.<0>.DIST_CFG.X8_RXTX_IREF_RXON.dist1_x8_amp2_tx_iref_rxon = 2472 12 15
MR.<0>.DIST_CFG.X8_RXTX_IREF_RXON.dist0_x8_amp1_rx_iref_rxon = 2472 16 19
MR.<0>.DIST_CFG.X8_RXTX_IREF_RXON.dist0_x8_amp2_rx_iref_rxon = 2472 20 23
MR.<0>.DIST_CFG.X8_RXTX_IREF_RXON.dist1_x8_amp1_rx_iref_rxon = 2472 24 27
MR.<0>.DIST_CFG.X8_RXTX_IREF_RXON.dist1_x8_amp2_rx_iref_rxon = 2472 28 31
MR.<0>.DIST_CFG.X16_RXTX_IREF_RXON.dist_x16_tx_iref_rxon = 2476 0 3
MR.<0>.DIST_CFG.X16_RXTX_IREF_RXON.dist_x16_rx_iref_rxon = 2476 4 7
MR.<0>.DIST_CFG.X16_RXTX_IREF_RXON.reserved.4237 = 2476 8 31
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x8_amp1_tx_pwdn_rxon = 2480 0 0
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x8_amp2_tx_pwdn_rxon = 2480 1 1
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x8_amp1_tx_pwdn_rxon = 2480 2 2
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x8_amp2_tx_pwdn_rxon = 2480 3 3
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x8_amp1_rx_pwdn_rxon = 2480 4 4
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x8_amp2_rx_pwdn_rxon = 2480 5 5
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x8_amp1_rx_pwdn_rxon = 2480 6 6
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x8_amp2_rx_pwdn_rxon = 2480 7 7
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x4_tx_pwdn_rxon = 2480 8 8
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x4_tx_pwdn_rxon = 2480 9 9
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist2_x4_tx_pwdn_rxon = 2480 10 10
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist3_x4_tx_pwdn_rxon = 2480 11 11
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x4_rx_pwdn_rxon = 2480 12 12
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x4_rx_pwdn_rxon = 2480 13 13
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist2_x4_rx_pwdn_rxon = 2480 14 14
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist3_x4_rx_pwdn_rxon = 2480 15 15
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x2_tx_pwdn_rxon = 2480 16 16
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x2_tx_pwdn_rxon = 2480 17 17
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist2_x2_tx_pwdn_rxon = 2480 18 18
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist3_x2_tx_pwdn_rxon = 2480 19 19
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist4_x2_tx_pwdn_rxon = 2480 20 20
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist5_x2_tx_pwdn_rxon = 2480 21 21
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist6_x2_tx_pwdn_rxon = 2480 22 22
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist7_x2_tx_pwdn_rxon = 2480 23 23
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x2_rx_pwdn_rxon = 2480 24 24
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x2_rx_pwdn_rxon = 2480 25 25
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist2_x2_rx_pwdn_rxon = 2480 26 26
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist3_x2_rx_pwdn_rxon = 2480 27 27
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist4_x2_rx_pwdn_rxon = 2480 28 28
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist5_x2_rx_pwdn_rxon = 2480 29 29
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist6_x2_rx_pwdn_rxon = 2480 30 30
MR.<0>.DIST_CFG.X248_RXTX_PWDN_RXON.dist7_x2_rx_pwdn_rxon = 2480 31 31
MR.<0>.DIST_CFG.X16_RXTX_PWDN_RXON.dist_x16_tx_pwdn_rxon = 2484 0 0
MR.<0>.DIST_CFG.X16_RXTX_PWDN_RXON.dist_x16_rx_pwdn_rxon = 2484 1 1
MR.<0>.DIST_CFG.X16_RXTX_PWDN_RXON.reserved.4238 = 2484 2 31
MR.<0>.EDGE_SPDT_CFG.SPDT_7_0_TXON = 2488 0 31
MR.<0>.EDGE_SPDT_CFG.SPDT_15_8_TXON = 2492 0 31
MR.<0>.EDGE_SPDT_CFG.SPDT_7_0_RXON = 2496 0 31
MR.<0>.EDGE_SPDT_CFG.SPDT_15_8_RXON = 2500 0 31
MR.<0>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_0_txon = 2488 0 3
MR.<0>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_1_txon = 2488 4 7
MR.<0>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_2_txon = 2488 8 11
MR.<0>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_3_txon = 2488 12 15
MR.<0>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_4_txon = 2488 16 19
MR.<0>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_5_txon = 2488 20 23
MR.<0>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_6_txon = 2488 24 27
MR.<0>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_7_txon = 2488 28 31
MR.<0>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_8_txon = 2492 0 3
MR.<0>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_9_txon = 2492 4 7
MR.<0>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_10_txon = 2492 8 11
MR.<0>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_11_txon = 2492 12 15
MR.<0>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_12_txon = 2492 16 19
MR.<0>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_13_txon = 2492 20 23
MR.<0>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_14_txon = 2492 24 27
MR.<0>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_15_txon = 2492 28 31
MR.<0>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_0_rxon = 2496 0 3
MR.<0>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_1_rxon = 2496 4 7
MR.<0>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_2_rxon = 2496 8 11
MR.<0>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_3_rxon = 2496 12 15
MR.<0>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_4_rxon = 2496 16 19
MR.<0>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_5_rxon = 2496 20 23
MR.<0>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_6_rxon = 2496 24 27
MR.<0>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_7_rxon = 2496 28 31
MR.<0>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_8_rxon = 2500 0 3
MR.<0>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_9_rxon = 2500 4 7
MR.<0>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_10_rxon = 2500 8 11
MR.<0>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_11_rxon = 2500 12 15
MR.<0>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_12_rxon = 2500 16 19
MR.<0>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_13_rxon = 2500 20 23
MR.<0>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_14_rxon = 2500 24 27
MR.<0>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_15_rxon = 2500 28 31
MR.<0>.IF_CFG.IF_CFG_TXON = 2504 0 31
MR.<0>.IF_CFG.IF_CFG_RXON = 2508 0 31
MR.<0>.IF_CFG.IF_CFG_TXON_OFF = 2512 0 31
MR.<0>.IF_CFG.IF_CFG_RXON_OFF = 2516 0 31
MR.<0>.IF_CFG.IF_CFG_SPST = 2520 0 31
MR.<0>.IF_CFG.IF_BIAS_CFG_TXON = 2524 0 31
MR.<0>.IF_CFG.IF_BIAS_CFG_RXON = 2528 0 31
MR.<0>.IF_CFG.IF_BIAS_CFG_TXON_OFF = 2532 0 31
MR.<0>.IF_CFG.IF_BIAS_CFG_RXON_OFF = 2536 0 31
MR.<0>.IF_CFG.IF_CFG_TXON.if_amp15_tx_iref1_txon = 2504 0 3
MR.<0>.IF_CFG.IF_CFG_TXON.if_amp15_tx_iref2_txon = 2504 4 7
MR.<0>.IF_CFG.IF_CFG_TXON.if_amp15_rx_iref1_txon = 2504 8 11
MR.<0>.IF_CFG.IF_CFG_TXON.if_amp15_rx_iref2_txon = 2504 12 15
MR.<0>.IF_CFG.IF_CFG_TXON.if_spdt_txon = 2504 16 19
MR.<0>.IF_CFG.IF_CFG_TXON.if_amp15_tx_iref1_pwdn_txon = 2504 20 20
MR.<0>.IF_CFG.IF_CFG_TXON.if_amp15_tx_iref2_pwdn_txon = 2504 21 21
MR.<0>.IF_CFG.IF_CFG_TXON.if_amp15_rx_iref1_pwdn_txon = 2504 22 22
MR.<0>.IF_CFG.IF_CFG_TXON.if_amp15_rx_iref2_pwdn_txon = 2504 23 23
MR.<0>.IF_CFG.IF_CFG_TXON.reserved.4239 = 2504 24 31
MR.<0>.IF_CFG.IF_CFG_RXON.if_amp15_tx_iref1_rxon = 2508 0 3
MR.<0>.IF_CFG.IF_CFG_RXON.if_amp15_tx_iref2_rxon = 2508 4 7
MR.<0>.IF_CFG.IF_CFG_RXON.if_amp15_rx_iref1_rxon = 2508 8 11
MR.<0>.IF_CFG.IF_CFG_RXON.if_amp15_rx_iref2_rxon = 2508 12 15
MR.<0>.IF_CFG.IF_CFG_RXON.if_spdt_rxon = 2508 16 19
MR.<0>.IF_CFG.IF_CFG_RXON.if_amp15_tx_iref1_pwdn_rxon = 2508 20 20
MR.<0>.IF_CFG.IF_CFG_RXON.if_amp15_tx_iref2_pwdn_rxon = 2508 21 21
MR.<0>.IF_CFG.IF_CFG_RXON.if_amp15_rx_iref1_pwdn_rxon = 2508 22 22
MR.<0>.IF_CFG.IF_CFG_RXON.if_amp15_rx_iref2_pwdn_rxon = 2508 23 23
MR.<0>.IF_CFG.IF_CFG_RXON.reserved.4240 = 2508 24 31
MR.<0>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_tx_iref1_txon_off = 2512 0 3
MR.<0>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_tx_iref2_txon_off = 2512 4 7
MR.<0>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_rx_iref1_txon_off = 2512 8 11
MR.<0>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_rx_iref2_txon_off = 2512 12 15
MR.<0>.IF_CFG.IF_CFG_TXON_OFF.if_spdt_txon_off = 2512 16 19
MR.<0>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_tx_iref1_pwdn_txon_off = 2512 20 20
MR.<0>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_tx_iref2_pwdn_txon_off = 2512 21 21
MR.<0>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_rx_iref1_pwdn_txon_off = 2512 22 22
MR.<0>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_rx_iref2_pwdn_txon_off = 2512 23 23
MR.<0>.IF_CFG.IF_CFG_TXON_OFF.reserved.4241 = 2512 24 31
MR.<0>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_tx_iref1_rxon_off = 2516 0 3
MR.<0>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_tx_iref2_rxon_off = 2516 4 7
MR.<0>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_rx_iref1_rxon_off = 2516 8 11
MR.<0>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_rx_iref2_rxon_off = 2516 12 15
MR.<0>.IF_CFG.IF_CFG_RXON_OFF.if_spdt_rxon_off = 2516 16 19
MR.<0>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_tx_iref1_pwdn_rxon_off = 2516 20 20
MR.<0>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_tx_iref2_pwdn_rxon_off = 2516 21 21
MR.<0>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_rx_iref1_pwdn_rxon_off = 2516 22 22
MR.<0>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_rx_iref2_pwdn_rxon_off = 2516 23 23
MR.<0>.IF_CFG.IF_CFG_RXON_OFF.reserved.4242 = 2516 24 31
MR.<0>.IF_CFG.IF_CFG_SPST.sw_if_div_ctl_on = 2520 0 0
MR.<0>.IF_CFG.IF_CFG_SPST.sw_if_div_ctl_not_on = 2520 1 1
MR.<0>.IF_CFG.IF_CFG_SPST.sw_if_div_ctl_off = 2520 2 2
MR.<0>.IF_CFG.IF_CFG_SPST.sw_if_div_ctl_not_off = 2520 3 3
MR.<0>.IF_CFG.IF_CFG_SPST.reserved.4243 = 2520 4 31
MR.<0>.IF_CFG.IF_BIAS_CFG_TXON.if_amp15_rx_iref3_txon = 2524 0 3
MR.<0>.IF_CFG.IF_BIAS_CFG_TXON.if_amp15_rx_iref4_txon = 2524 4 7
MR.<0>.IF_CFG.IF_BIAS_CFG_TXON.if_amp15_rx_iref4_pwdn_txon = 2524 8 8
MR.<0>.IF_CFG.IF_BIAS_CFG_TXON.if_amp15_rx_iref3_pwdn_txon = 2524 9 9
MR.<0>.IF_CFG.IF_BIAS_CFG_TXON.reserved.4244 = 2524 10 31
MR.<0>.IF_CFG.IF_BIAS_CFG_RXON.if_amp15_rx_iref3_rxon = 2528 0 3
MR.<0>.IF_CFG.IF_BIAS_CFG_RXON.if_amp15_rx_iref4_rxon = 2528 4 7
MR.<0>.IF_CFG.IF_BIAS_CFG_RXON.if_amp15_rx_iref4_pwdn_rxon = 2528 8 8
MR.<0>.IF_CFG.IF_BIAS_CFG_RXON.if_amp15_rx_iref3_pwdn_rxon = 2528 9 9
MR.<0>.IF_CFG.IF_BIAS_CFG_RXON.reserved.4245 = 2528 10 31
MR.<0>.IF_CFG.IF_BIAS_CFG_TXON_OFF.if_amp15_rx_iref3_txon_off = 2532 0 3
MR.<0>.IF_CFG.IF_BIAS_CFG_TXON_OFF.if_amp15_rx_iref4_txon_off = 2532 4 7
MR.<0>.IF_CFG.IF_BIAS_CFG_TXON_OFF.if_amp15_rx_iref4_pwdn_txon_off = 2532 8 8
MR.<0>.IF_CFG.IF_BIAS_CFG_TXON_OFF.if_amp15_rx_iref3_pwdn_txon_off = 2532 9 9
MR.<0>.IF_CFG.IF_BIAS_CFG_TXON_OFF.reserved.4246 = 2532 10 31
MR.<0>.IF_CFG.IF_BIAS_CFG_RXON_OFF.if_amp15_rx_iref3_rxon_off = 2536 0 3
MR.<0>.IF_CFG.IF_BIAS_CFG_RXON_OFF.if_amp15_rx_iref4_rxon_off = 2536 4 7
MR.<0>.IF_CFG.IF_BIAS_CFG_RXON_OFF.if_amp15_rx_iref4_pwdn_rxon_off = 2536 8 8
MR.<0>.IF_CFG.IF_BIAS_CFG_RXON_OFF.if_amp15_rx_iref3_pwdn_rxon_off = 2536 9 9
MR.<0>.IF_CFG.IF_BIAS_CFG_RXON_OFF.reserved.4247 = 2536 10 31
MR.<0>.LO_CFG.LO_LOW_TXON = 2540 0 31
MR.<0>.LO_CFG.LO_HIGH_TXON = 2544 0 31
MR.<0>.LO_CFG.LO_LOW_RXON = 2548 0 31
MR.<0>.LO_CFG.LO_HIGH_RXON = 2552 0 31
MR.<0>.LO_CFG.LO_PWDN_TXRX = 2556 0 31
MR.<0>.LO_CFG.LO_PWDN = 2560 0 31
MR.<0>.LO_CFG.LO_BIAS_CFG_TXON = 2564 0 31
MR.<0>.LO_CFG.LO_BIAS_CFG_RXON = 2568 0 31
MR.<0>.LO_CFG.LO_BIAS_CFG_PWDN = 2572 0 31
MR.<0>.LO_CFG.SW_LO_CTL = 2576 0 31
MR.<0>.LO_CFG.LO_LOW_TXON.lo_amp75_iref1_txon = 2540 0 3
MR.<0>.LO_CFG.LO_LOW_TXON.lo_amp75_iref2_txon = 2540 4 7
MR.<0>.LO_CFG.LO_LOW_TXON.lo_multx2_imult_txon = 2540 8 11
MR.<0>.LO_CFG.LO_LOW_TXON.lo_multx2_ibuff_txon = 2540 12 15
MR.<0>.LO_CFG.LO_LOW_TXON.lo_amp45_iref1_txon = 2540 16 19
MR.<0>.LO_CFG.LO_LOW_TXON.lo_amp45_iref2_txon = 2540 20 23
MR.<0>.LO_CFG.LO_LOW_TXON.lo_mix45_tx_iref_txon = 2540 24 27
MR.<0>.LO_CFG.LO_LOW_TXON.lo_mix45_rx_iref_txon = 2540 28 31
MR.<0>.LO_CFG.LO_HIGH_TXON.lo_multx3_iref_txon = 2544 0 3
MR.<0>.LO_CFG.LO_HIGH_TXON.lo_amp45_tx_iref1_txon = 2544 4 7
MR.<0>.LO_CFG.LO_HIGH_TXON.lo_amp45_tx_iref2_txon = 2544 8 11
MR.<0>.LO_CFG.LO_HIGH_TXON.lo_amp45_rx_iref3_txon = 2544 12 15
MR.<0>.LO_CFG.LO_HIGH_TXON.lo_amp45_tx_iref3_txon = 2544 16 19
MR.<0>.LO_CFG.LO_HIGH_TXON.lo_amp15_iref2_txon = 2544 20 23
MR.<0>.LO_CFG.LO_HIGH_TXON.lo_amp15_iref1_txon = 2544 24 27
MR.<0>.LO_CFG.LO_HIGH_TXON.reserved.4248 = 2544 28 31
MR.<0>.LO_CFG.LO_LOW_RXON.lo_amp75_iref1_rxon = 2548 0 3
MR.<0>.LO_CFG.LO_LOW_RXON.lo_amp75_iref2_rxon = 2548 4 7
MR.<0>.LO_CFG.LO_LOW_RXON.lo_multx2_imult_rxon = 2548 8 11
MR.<0>.LO_CFG.LO_LOW_RXON.lo_multx2_ibuff_rxon = 2548 12 15
MR.<0>.LO_CFG.LO_LOW_RXON.lo_amp45_iref1_rxon = 2548 16 19
MR.<0>.LO_CFG.LO_LOW_RXON.lo_amp45_iref2_rxon = 2548 20 23
MR.<0>.LO_CFG.LO_LOW_RXON.lo_mix45_tx_iref_rxon = 2548 24 27
MR.<0>.LO_CFG.LO_LOW_RXON.lo_mix45_rx_iref_rxon = 2548 28 31
MR.<0>.LO_CFG.LO_HIGH_RXON.lo_multx3_iref_rxon = 2552 0 3
MR.<0>.LO_CFG.LO_HIGH_RXON.lo_amp45_tx_iref1_rxon = 2552 4 7
MR.<0>.LO_CFG.LO_HIGH_RXON.lo_amp45_tx_iref2_rxon = 2552 8 11
MR.<0>.LO_CFG.LO_HIGH_RXON.lo_amp45_rx_iref3_rxon = 2552 12 15
MR.<0>.LO_CFG.LO_HIGH_RXON.lo_amp45_tx_iref3_rxon = 2552 16 19
MR.<0>.LO_CFG.LO_HIGH_RXON.lo_amp15_iref2_rxon = 2552 20 23
MR.<0>.LO_CFG.LO_HIGH_RXON.lo_amp15_iref1_rxon = 2552 24 27
MR.<0>.LO_CFG.LO_HIGH_RXON.reserved.4249 = 2552 28 31
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref1_rxon = 2556 0 0
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref2_rxon = 2556 1 1
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_rx_iref3_rxon = 2556 2 2
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref3_rxon = 2556 3 3
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_iref2_rxon = 2556 4 4
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_iref1_rxon = 2556 5 5
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mix45_rx_iref_rxon = 2556 6 6
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mix45_tx_iref_rxon = 2556 7 7
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp15_iref2_rxon = 2556 8 8
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp15_iref1_rxon = 2556 9 9
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x3_iref_rxon = 2556 10 10
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x2_ibuff_rxon = 2556 11 11
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x2_imult_rxon = 2556 12 12
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp7p5_iref2_rxon = 2556 13 13
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp7p5_iref1_rxon = 2556 14 14
MR.<0>.LO_CFG.LO_PWDN_TXRX.reserved.4250 = 2556 15 15
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref1_txon = 2556 16 16
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref2_txon = 2556 17 17
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_rx_iref3_txon = 2556 18 18
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref3_txon = 2556 19 19
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_iref2_txon = 2556 20 20
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_iref1_txon = 2556 21 21
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mix45_rx_iref_txon = 2556 22 22
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mix45_tx_iref_txon = 2556 23 23
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp15_iref2_txon = 2556 24 24
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp15_iref1_txon = 2556 25 25
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x3_iref_txon = 2556 26 26
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x2_ibuff_txon = 2556 27 27
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x2_imult_txon = 2556 28 28
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp7p5_iref2_txon = 2556 29 29
MR.<0>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp7p5_iref1_txon = 2556 30 30
MR.<0>.LO_CFG.LO_PWDN_TXRX.reserved.4251 = 2556 31 31
MR.<0>.LO_CFG.LO_PWDN.lo_pwdn_amp45_tx_iref1_pwdn = 2560 0 0
MR.<0>.LO_CFG.LO_PWDN.lo_pwdn_amp45_tx_iref2_pwdn = 2560 1 1
MR.<0>.LO_CFG.LO_PWDN.lo_pwdn_amp45_rx_iref3_pwdn = 2560 2 2
MR.<0>.LO_CFG.LO_PWDN.lo_pwdn_amp45_tx_iref3_pwdn = 2560 3 3
MR.<0>.LO_CFG.LO_PWDN.lo_pwdn_amp45_iref2_pwdn = 2560 4 4
MR.<0>.LO_CFG.LO_PWDN.lo_pwdn_amp45_iref1_pwdn = 2560 5 5
MR.<0>.LO_CFG.LO_PWDN.lo_pwdn_mix45_rx_iref_pwdn = 2560 6 6
MR.<0>.LO_CFG.LO_PWDN.lo_pwdn_mix45_tx_iref_pwdn = 2560 7 7
MR.<0>.LO_CFG.LO_PWDN.lo_pwdn_amp15_iref2_pwdn = 2560 8 8
MR.<0>.LO_CFG.LO_PWDN.lo_pwdn_amp15_iref1_pwdn = 2560 9 9
MR.<0>.LO_CFG.LO_PWDN.lo_pwdn_mult_x3_iref_pwdn = 2560 10 10
MR.<0>.LO_CFG.LO_PWDN.lo_pwdn_mult_x2_ibuff_pwdn = 2560 11 11
MR.<0>.LO_CFG.LO_PWDN.lo_pwdn_mult_x2_imult_pwdn = 2560 12 12
MR.<0>.LO_CFG.LO_PWDN.lo_pwdn_amp7p5_iref2_pwdn = 2560 13 13
MR.<0>.LO_CFG.LO_PWDN.lo_pwdn_amp7p5_iref1_pwdn = 2560 14 14
MR.<0>.LO_CFG.LO_PWDN.reserved.4252 = 2560 15 31
MR.<0>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_mult_x3_tx_iref_txon = 2564 0 3
MR.<0>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_mult_x3_rx_iref_txon = 2564 4 7
MR.<0>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_amp45_rx_iref1_txon = 2564 8 11
MR.<0>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_amp45_rx_iref2_txon = 2564 12 15
MR.<0>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_mult_x3_tx_iref_pwdn_txon = 2564 16 16
MR.<0>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_mult_x3_rx_iref_pwdn_txon = 2564 17 17
MR.<0>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_amp45_rx_iref2_pwdn_txon = 2564 18 18
MR.<0>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_amp45_rx_iref1_pwdn_txon = 2564 19 19
MR.<0>.LO_CFG.LO_BIAS_CFG_TXON.rx_pwdn_txon = 2564 20 20
MR.<0>.LO_CFG.LO_BIAS_CFG_TXON.tx_pwdn_txon = 2564 21 21
MR.<0>.LO_CFG.LO_BIAS_CFG_TXON.reserved.4253 = 2564 22 31
MR.<0>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_mult_x3_tx_iref_rxon = 2568 0 3
MR.<0>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_mult_x3_rx_iref_rxon = 2568 4 7
MR.<0>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_amp45_rx_iref1_rxon = 2568 8 11
MR.<0>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_amp45_rx_iref2_rxon = 2568 12 15
MR.<0>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_mult_x3_tx_iref_pwdn_rxon = 2568 16 16
MR.<0>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_mult_x3_rx_iref_pwdn_rxon = 2568 17 17
MR.<0>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_amp45_rx_iref2_pwdn_rxon = 2568 18 18
MR.<0>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_amp45_rx_iref1_pwdn_rxon = 2568 19 19
MR.<0>.LO_CFG.LO_BIAS_CFG_RXON.rx_pwdn_rxon = 2568 20 20
MR.<0>.LO_CFG.LO_BIAS_CFG_RXON.tx_pwdn_rxon = 2568 21 21
MR.<0>.LO_CFG.LO_BIAS_CFG_RXON.reserved.4254 = 2568 22 31
MR.<0>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_mult_x3_tx_iref_pwdn = 2572 0 3
MR.<0>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_mult_x3_rx_iref_pwdn = 2572 4 7
MR.<0>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_amp45_rx_iref1_pwdn = 2572 8 11
MR.<0>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_amp45_rx_iref2_pwdn = 2572 12 15
MR.<0>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_mult_x3_tx_iref_pwdn_pwdn = 2572 16 16
MR.<0>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_mult_x3_rx_iref_pwdn_pwdn = 2572 17 17
MR.<0>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_amp45_rx_iref2_pwdn_pwdn = 2572 18 18
MR.<0>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_amp45_rx_iref1_pwdn_pwdn = 2572 19 19
MR.<0>.LO_CFG.LO_BIAS_CFG_PWDN.rx_pwdn_pwdn = 2572 20 20
MR.<0>.LO_CFG.LO_BIAS_CFG_PWDN.tx_pwdn_pwdn = 2572 21 21
MR.<0>.LO_CFG.LO_BIAS_CFG_PWDN.reserved.4255 = 2572 22 31
MR.<0>.LO_CFG.SW_LO_CTL.sw_lo_main_ctl_00 = 2576 0 1
MR.<0>.LO_CFG.SW_LO_CTL.sw_lo_main_ctl_01 = 2576 2 3
MR.<0>.LO_CFG.SW_LO_CTL.sw_lo_main_ctl_10 = 2576 4 5
MR.<0>.LO_CFG.SW_LO_CTL.sw_lo_main_ctl_11 = 2576 6 7
MR.<0>.LO_CFG.SW_LO_CTL.sw_lo_fb_ctl_00 = 2576 8 9
MR.<0>.LO_CFG.SW_LO_CTL.sw_lo_fb_ctl_01 = 2576 10 11
MR.<0>.LO_CFG.SW_LO_CTL.sw_lo_fb_ctl_10 = 2576 12 13
MR.<0>.LO_CFG.SW_LO_CTL.sw_lo_fb_ctl_11 = 2576 14 15
MR.<0>.LO_CFG.SW_LO_CTL.reserved.4256 = 2576 16 31
MR.<0>.PSH_2TO4.PSH_2TO4 = 2580 0 31
MR.<0>.PSH_2TO4.PSH_2TO4.psh_tx_180ab_90ab_0 = 2580 0 3
MR.<0>.PSH_2TO4.PSH_2TO4.psh_tx_180ab_90ab_1 = 2580 4 7
MR.<0>.PSH_2TO4.PSH_2TO4.psh_tx_180ab_90ab_2 = 2580 8 11
MR.<0>.PSH_2TO4.PSH_2TO4.psh_tx_180ab_90ab_3 = 2580 12 15
MR.<0>.PSH_2TO4.PSH_2TO4.psh_rx_180ab_90ab_0 = 2580 16 19
MR.<0>.PSH_2TO4.PSH_2TO4.psh_rx_180ab_90ab_1 = 2580 20 23
MR.<0>.PSH_2TO4.PSH_2TO4.psh_rx_180ab_90ab_2 = 2580 24 27
MR.<0>.PSH_2TO4.PSH_2TO4.psh_rx_180ab_90ab_3 = 2580 28 31
MR.<0>.RFCA_REGS.RFC_POLY_IREF = 2584 0 31
MR.<0>.RFCA_REGS.RFC_CLKGEN_CFG = 2588 0 31
MR.<0>.RFCA_REGS.RFCA_GENERAL = 2592 0 31
MR.<0>.RFCA_REGS.RFC_BIAS = 2596 0 31
MR.<0>.RFCA_REGS.RFC_POLY_IREF.rfcd_poly_iref_cfg = 2584 0 24
MR.<0>.RFCA_REGS.RFC_POLY_IREF.reserved.4257 = 2584 25 31
MR.<0>.RFCA_REGS.RFC_CLKGEN_CFG.rfcd_cntpath_en = 2588 0 0
MR.<0>.RFCA_REGS.RFC_CLKGEN_CFG.rfcd_clkgen_div5sel = 2588 1 1
MR.<0>.RFCA_REGS.RFC_CLKGEN_CFG.rfcd_clkgen_ana_en = 2588 2 2
MR.<0>.RFCA_REGS.RFC_CLKGEN_CFG.reserved.4258 = 2588 3 31
MR.<0>.RFCA_REGS.RFCA_GENERAL.rfcd_clkgen_divlo = 2592 0 6
MR.<0>.RFCA_REGS.RFCA_GENERAL.rfcd_clkgen_divhi = 2592 7 13
MR.<0>.RFCA_REGS.RFCA_GENERAL.rfcd_rx_hyst_ctrl = 2592 14 15
MR.<0>.RFCA_REGS.RFCA_GENERAL.rfcd_rx_term_ctrl = 2592 16 18
MR.<0>.RFCA_REGS.RFCA_GENERAL.rfcd_tx_drvr_pd = 2592 19 22
MR.<0>.RFCA_REGS.RFCA_GENERAL.rfcd_tx_drvr_pu = 2592 23 26
MR.<0>.RFCA_REGS.RFCA_GENERAL.rfcd_rx_rdac_ctrl = 2592 27 30
MR.<0>.RFCA_REGS.RFCA_GENERAL.reserved.4259 = 2592 31 31
MR.<0>.RFCA_REGS.RFC_BIAS.rfcd_poly_bias_cfg = 2596 0 24
MR.<0>.RFCA_REGS.RFC_BIAS.reserved.4260 = 2596 25 31
MR.<0>.BBX_CFG.BBX_CFG1 = 2600 0 31
MR.<0>.BBX_CFG.BBX_CFG1.bbx_bg_ctrim = 2600 0 5
MR.<0>.BBX_CFG.BBX_CFG1.reserved.4261 = 2600 6 7
MR.<0>.BBX_CFG.BBX_CFG1.bbx_bg_ptrim = 2600 8 13
MR.<0>.BBX_CFG.BBX_CFG1.reserved.4262 = 2600 14 15
MR.<0>.BBX_CFG.BBX_CFG1.bbx_bgen = 2600 16 16
MR.<0>.BBX_CFG.BBX_CFG1.reserved.4263 = 2600 17 31
MR.<0>.RMS_DET_ADC.RMS_DET_ADC1 = 2604 0 31
MR.<0>.RMS_DET_ADC.RMS_DET_ADC2 = 2608 0 31
MR.<0>.RMS_DET_ADC.RMS_DET_EN = 2612 0 31
MR.<0>.RMS_DET_ADC.RF_ATT = 2616 0 31
MR.<0>.RMS_DET_ADC.RMS_DET_ADC1.sense_tbcell = 2604 0 15
MR.<0>.RMS_DET_ADC.RMS_DET_ADC1.reserved.4264 = 2604 16 31
MR.<0>.RMS_DET_ADC.RMS_DET_ADC2.adc_comp_itrim = 2608 0 3
MR.<0>.RMS_DET_ADC.RMS_DET_ADC2.rms_itrim = 2608 4 7
MR.<0>.RMS_DET_ADC.RMS_DET_ADC2.therm_itrim = 2608 8 11
MR.<0>.RMS_DET_ADC.RMS_DET_ADC2.thermal_ptrim = 2608 12 17
MR.<0>.RMS_DET_ADC.RMS_DET_ADC2.rms_refbase_trim = 2608 18 19
MR.<0>.RMS_DET_ADC.RMS_DET_ADC2.therm_refbase_high = 2608 20 20
MR.<0>.RMS_DET_ADC.RMS_DET_ADC2.reserved.4265 = 2608 21 31
MR.<0>.RMS_DET_ADC.RMS_DET_EN.sa_comp_en = 2612 0 0
MR.<0>.RMS_DET_ADC.RMS_DET_EN.txrms_pwdn = 2612 1 1
MR.<0>.RMS_DET_ADC.RMS_DET_EN.rxrms_pwdn = 2612 2 2
MR.<0>.RMS_DET_ADC.RMS_DET_EN.therm_en = 2612 3 3
MR.<0>.RMS_DET_ADC.RMS_DET_EN.reserved.4266 = 2612 4 31
MR.<0>.RMS_DET_ADC.RF_ATT.atten_cfg_dist1_x8_atten_ser_off = 2616 0 0
MR.<0>.RMS_DET_ADC.RF_ATT.atten_cfg_dist0_x8_atten_ser_off = 2616 1 1
MR.<0>.RMS_DET_ADC.RF_ATT.atten_cfg_dist1_x8_atten_par_off = 2616 2 2
MR.<0>.RMS_DET_ADC.RF_ATT.atten_cfg_dist0_x8_atten_par_off = 2616 3 3
MR.<0>.RMS_DET_ADC.RF_ATT.atten_cfg_dist1_x8_atten_ser_on = 2616 4 4
MR.<0>.RMS_DET_ADC.RF_ATT.atten_cfg_dist0_x8_atten_ser_on = 2616 5 5
MR.<0>.RMS_DET_ADC.RF_ATT.atten_cfg_dist1_x8_atten_par_on = 2616 6 6
MR.<0>.RMS_DET_ADC.RF_ATT.atten_cfg_dist0_x8_atten_par_on = 2616 7 7
MR.<0>.RMS_DET_ADC.RF_ATT.reserved.4267 = 2616 8 31
MR.<0>.RF_SPARES.RF_SPARE1 = 2620 0 31
MR.<0>.RF_SPARES.RF_SPARE2 = 2624 0 31
MR.<0>.RF_SPARES.RF_SPARE3 = 2628 0 31
MR.<0>.RF_SPARES.RF_SPARE1.spare_vec1 = 2620 0 31
MR.<0>.RF_SPARES.RF_SPARE2.spare_vec2 = 2624 0 31
MR.<0>.RF_SPARES.RF_SPARE3.spare_vec3 = 2628 0 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_1 = 2632 0 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_2 = 2636 0 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_3 = 2640 0 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_4 = 2644 0 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_5 = 2648 0 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_6 = 2652 0 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_7 = 2656 0 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_8 = 2660 0 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_9 = 2664 0 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_10 = 2668 0 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_1.xpm_ifc_rd_time1 = 2632 0 15
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_1.xpm_ifc_rd_vec1 = 2632 16 18
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_1.reserved.4268 = 2632 19 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_2.xpm_ifc_rd_time2 = 2636 0 15
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_2.xpm_ifc_rd_vec2 = 2636 16 18
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_2.reserved.4269 = 2636 19 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_3.xpm_ifc_rd_time3 = 2640 0 15
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_3.xpm_ifc_rd_vec3 = 2640 16 18
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_3.reserved.4270 = 2640 19 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_4.xpm_ifc_rd_time4 = 2644 0 15
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_4.xpm_ifc_rd_vec4 = 2644 16 18
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_4.reserved.4271 = 2644 19 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_5.xpm_ifc_rd_time5 = 2648 0 15
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_5.xpm_ifc_rd_vec5 = 2648 16 18
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_5.reserved.4272 = 2648 19 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_6.xpm_ifc_rd_time6 = 2652 0 15
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_6.xpm_ifc_rd_vec6 = 2652 16 18
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_6.reserved.4273 = 2652 19 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_7.xpm_ifc_rd_time7 = 2656 0 15
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_7.xpm_ifc_rd_vec7 = 2656 16 18
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_7.reserved.4274 = 2656 19 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_8.xpm_ifc_rd_time8 = 2660 0 15
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_8.xpm_ifc_rd_vec8 = 2660 16 18
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_8.reserved.4275 = 2660 19 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_9.xpm_ifc_rd_time9 = 2664 0 15
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_9.xpm_ifc_rd_vec9 = 2664 16 18
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_9.reserved.4276 = 2664 19 31
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_10.xpm_ifc_rd_time10 = 2668 0 15
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_10.xpm_ifc_rd_vec10 = 2668 16 18
MR.<0>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_10.reserved.4277 = 2668 19 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_1 = 2672 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_2 = 2676 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_3 = 2680 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_4 = 2684 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_5 = 2688 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_6 = 2692 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_7 = 2696 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_8 = 2700 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_9 = 2704 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_10 = 2708 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_11 = 2712 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_12 = 2716 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_13 = 2720 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_14 = 2724 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_15 = 2728 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_16 = 2732 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_17 = 2736 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_18 = 2740 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_19 = 2744 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_20 = 2748 0 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_1.xpm_ifc_wr_time1 = 2672 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_1.xpm_ifc_wr_vec1 = 2672 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_1.reserved.4278 = 2672 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_2.xpm_ifc_wr_time2 = 2676 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_2.xpm_ifc_wr_vec2 = 2676 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_2.reserved.4279 = 2676 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_3.xpm_ifc_wr_time3 = 2680 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_3.xpm_ifc_wr_vec3 = 2680 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_3.reserved.4280 = 2680 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_4.xpm_ifc_wr_time4 = 2684 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_4.xpm_ifc_wr_vec4 = 2684 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_4.reserved.4281 = 2684 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_5.xpm_ifc_wr_time5 = 2688 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_5.xpm_ifc_wr_vec5 = 2688 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_5.reserved.4282 = 2688 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_6.xpm_ifc_wr_time6 = 2692 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_6.xpm_ifc_wr_vec6 = 2692 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_6.reserved.4283 = 2692 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_7.xpm_ifc_wr_time7 = 2696 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_7.xpm_ifc_wr_vec7 = 2696 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_7.reserved.4284 = 2696 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_8.xpm_ifc_wr_time8 = 2700 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_8.xpm_ifc_wr_vec8 = 2700 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_8.reserved.4285 = 2700 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_9.xpm_ifc_wr_time9 = 2704 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_9.xpm_ifc_wr_vec9 = 2704 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_9.reserved.4286 = 2704 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_10.xpm_ifc_wr_time10 = 2708 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_10.xpm_ifc_wr_vec10 = 2708 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_10.reserved.4287 = 2708 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_11.xpm_ifc_wr_time11 = 2712 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_11.xpm_ifc_wr_vec11 = 2712 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_11.reserved.4288 = 2712 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_12.xpm_ifc_wr_time12 = 2716 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_12.xpm_ifc_wr_vec12 = 2716 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_12.reserved.4289 = 2716 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_13.xpm_ifc_wr_time13 = 2720 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_13.xpm_ifc_wr_vec13 = 2720 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_13.reserved.4290 = 2720 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_14.xpm_ifc_wr_time14 = 2724 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_14.xpm_ifc_wr_vec14 = 2724 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_14.reserved.4291 = 2724 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_15.xpm_ifc_wr_time15 = 2728 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_15.xpm_ifc_wr_vec15 = 2728 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_15.reserved.4292 = 2728 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_16.xpm_ifc_wr_time16 = 2732 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_16.xpm_ifc_wr_vec16 = 2732 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_16.reserved.4293 = 2732 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_17.xpm_ifc_wr_time17 = 2736 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_17.xpm_ifc_wr_vec17 = 2736 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_17.reserved.4294 = 2736 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_18.xpm_ifc_wr_time18 = 2740 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_18.xpm_ifc_wr_vec18 = 2740 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_18.reserved.4295 = 2740 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_19.xpm_ifc_wr_time19 = 2744 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_19.xpm_ifc_wr_vec19 = 2744 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_19.reserved.4296 = 2744 25 31
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_20.xpm_ifc_wr_time20 = 2748 0 15
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_20.xpm_ifc_wr_vec20 = 2748 16 24
MR.<0>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_20.reserved.4297 = 2748 25 31
MR.<0>.XPM_GENERAL.RFC_XPM_GENERAL_0 = 2752 0 31
MR.<0>.XPM_GENERAL.RFC_XPM_GENERAL_1 = 2756 0 31
MR.<0>.XPM_GENERAL.RFC_XPM_GENERAL_2 = 2760 0 31
MR.<0>.XPM_GENERAL.RFC_XPM_GENERAL_0.xpm_rd_dout_sample_time = 2752 0 23
MR.<0>.XPM_GENERAL.RFC_XPM_GENERAL_0.reserved.4298 = 2752 24 31
MR.<0>.XPM_GENERAL.RFC_XPM_GENERAL_1.xpm_wr_dout_sample_time = 2756 0 23
MR.<0>.XPM_GENERAL.RFC_XPM_GENERAL_1.reserved.4299 = 2756 24 31
MR.<0>.XPM_GENERAL.RFC_XPM_GENERAL_2.xpm_data_output = 2760 0 7
MR.<0>.XPM_GENERAL.RFC_XPM_GENERAL_2.xpm_data_output_valid = 2760 8 8
MR.<0>.XPM_GENERAL.RFC_XPM_GENERAL_2.xpm_lock_reg = 2760 9 9
MR.<0>.XPM_GENERAL.RFC_XPM_GENERAL_2.xpm_ifc_busy = 2760 10 10
MR.<0>.XPM_GENERAL.RFC_XPM_GENERAL_2.reserved.4300 = 2760 11 31
MR.<0>.MODEM_CFG.MR_RFC_MODEM_TX_SFD_MODE = 2764 0 31
MR.<0>.MODEM_CFG.MR_RFC_MODEM_RX_SFD_MODE = 2768 0 31
MR.<0>.MODEM_CFG.MR_RFC_MODEM_CFG_1 = 2772 0 31
MR.<0>.MODEM_CFG.MR_RFC_MODEM_CFG_2 = 2776 0 31
MR.<0>.MODEM_CFG.MR_RFC_MODEM_TX_SFD_MODE.tx_sfd_word = 2764 0 31
MR.<0>.MODEM_CFG.MR_RFC_MODEM_RX_SFD_MODE.rx_sfd_word = 2768 0 31
MR.<0>.MODEM_CFG.MR_RFC_MODEM_CFG_1.idle_pattern = 2772 0 31
MR.<0>.MODEM_CFG.MR_RFC_MODEM_CFG_2.crc_mode = 2776 0 1
MR.<0>.MODEM_CFG.MR_RFC_MODEM_CFG_2.tx_sfd_mode = 2776 2 6
MR.<0>.MODEM_CFG.MR_RFC_MODEM_CFG_2.rx_sfd_mode = 2776 7 11
MR.<0>.MODEM_CFG.MR_RFC_MODEM_CFG_2.idle_force_mode = 2776 12 12
MR.<0>.MODEM_CFG.MR_RFC_MODEM_CFG_2.idle_force_val = 2776 13 13
MR.<0>.MODEM_CFG.MR_RFC_MODEM_CFG_2.mdm_stt_sfd_clr = 2776 14 14
MR.<0>.MODEM_CFG.MR_RFC_MODEM_CFG_2.mdm_stt_crc_clr = 2776 15 15
MR.<0>.MODEM_CFG.MR_RFC_MODEM_CFG_2.liv_hw_reset_val = 2776 16 22
MR.<0>.MODEM_CFG.MR_RFC_MODEM_CFG_2.reserved.4301 = 2776 23 31
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_0 = 2780 0 31
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_1 = 2784 0 31
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_2 = 2788 0 31
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_3 = 2792 0 31
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_4 = 2796 0 31
MR.<0>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_5 = 2800 0 31
MR.<0>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_6 = 2804 0 31
MR.<0>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_7 = 2808 0 31
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_odd_0_sfd_ok = 2780 0 3
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_even_0_sfd_ok = 2780 4 7
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_odd_90_sfd_ok = 2780 8 11
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_even_90_sfd_ok = 2780 12 15
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_odd_180_sfd_ok = 2780 16 19
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_even_180_sfd_ok = 2780 20 23
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_odd_270_sfd_ok = 2780 24 27
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_even_270_sfd_ok = 2780 28 31
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_1.mdm_stt_man_odd_0_crc_ok = 2784 0 11
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_1.reserved.4302 = 2784 12 15
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_1.mdm_stt_man_even_0_crc_ok = 2784 16 27
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_1.reserved.4303 = 2784 28 31
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_2.mdm_stt_man_odd_90_crc_ok = 2788 0 11
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_2.reserved.4304 = 2788 12 15
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_2.mdm_stt_man_even_90_crc_ok = 2788 16 27
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_2.reserved.4305 = 2788 28 31
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_3.mdm_stt_man_odd_180_crc_ok = 2792 0 11
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_3.reserved.4306 = 2792 12 15
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_3.mdm_stt_man_even_180_crc_ok = 2792 16 27
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_3.reserved.4307 = 2792 28 31
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_4.mdm_stt_man_odd_270_crc_ok = 2796 0 11
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_4.reserved.4308 = 2796 12 15
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_4.mdm_stt_man_even_270_crc_ok = 2796 16 27
MR.<0>.MODEM_STAT.MR_RFC_MODEM_STAT_4.reserved.4309 = 2796 28 31
MR.<0>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_5.mdm_stt_rx_sfd_ok = 2800 0 15
MR.<0>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_5.reserved.4310 = 2800 16 31
MR.<0>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_6.mdm_stt_rx_crc_ok = 2804 0 23
MR.<0>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_6.reserved.4311 = 2804 24 31
MR.<0>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_7.mdm_stt_rx_crc_err = 2808 0 15
MR.<0>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_7.reserved.4312 = 2808 16 31
MR.<0>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0 = 2812 0 31
MR.<0>.MAIN_SM_GENERAL.DIV_GROUP_CTL = 2816 0 31
MR.<0>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0.rxtx_ta_time = 2812 0 9
MR.<0>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0.tx_response_time = 2812 10 19
MR.<0>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0.slave_tx_time = 2812 20 29
MR.<0>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0.reserved.4313 = 2812 30 31
MR.<0>.MAIN_SM_GENERAL.DIV_GROUP_CTL.group_id = 2816 0 2
MR.<0>.MAIN_SM_GENERAL.DIV_GROUP_CTL.diversity_mode = 2816 3 3
MR.<0>.MAIN_SM_GENERAL.DIV_GROUP_CTL.pair_mode = 2816 4 4
MR.<0>.MAIN_SM_GENERAL.DIV_GROUP_CTL.reserved.4314 = 2816 5 31
MR.<0>.SUCCESSIVE_APP.SUC_APP_MODE = 2820 0 31
MR.<0>.SUCCESSIVE_APP.SUC_APP_TIME = 2824 0 31
MR.<0>.SUCCESSIVE_APP.SUC_APP_TH = 2828 0 31
MR.<0>.SUCCESSIVE_APP.SUC_APP_START = 2832 0 31
MR.<0>.SUCCESSIVE_APP.RF_ATT_STAT = 2836 0 31
MR.<0>.SUCCESSIVE_APP.SUC_APP_AVG_LEN = 2840 0 31
MR.<0>.SUCCESSIVE_APP.SUC_APP_RESULT = 2844 0 31
MR.<0>.SUCCESSIVE_APP.SUC_APP_RST = 2848 0 31
MR.<0>.SUCCESSIVE_APP.SUC_APP_MODE.rf_att_mode = 2820 0 1
MR.<0>.SUCCESSIVE_APP.SUC_APP_MODE.suc_app_det_mode = 2820 2 3
MR.<0>.SUCCESSIVE_APP.SUC_APP_MODE.suc_app_comp_polarity = 2820 4 4
MR.<0>.SUCCESSIVE_APP.SUC_APP_MODE.force_tx_sa_mode = 2820 5 5
MR.<0>.SUCCESSIVE_APP.SUC_APP_MODE.reserved.4315 = 2820 6 31
MR.<0>.SUCCESSIVE_APP.SUC_APP_TIME.suc_app_comp_delay_tx = 2824 0 7
MR.<0>.SUCCESSIVE_APP.SUC_APP_TIME.suc_app_comp_delay_rx = 2824 8 15
MR.<0>.SUCCESSIVE_APP.SUC_APP_TIME.post_tx_on_count = 2824 16 31
MR.<0>.SUCCESSIVE_APP.SUC_APP_TH.suc_app_det_th_low = 2828 0 4
MR.<0>.SUCCESSIVE_APP.SUC_APP_TH.reserved.4316 = 2828 5 7
MR.<0>.SUCCESSIVE_APP.SUC_APP_TH.suc_app_det_th_high = 2828 8 12
MR.<0>.SUCCESSIVE_APP.SUC_APP_TH.reserved.4317 = 2828 13 31
MR.<0>.SUCCESSIVE_APP.SUC_APP_START.suc_app_tx_det_start = 2832 0 0
MR.<0>.SUCCESSIVE_APP.SUC_APP_START.reserved.4318 = 2832 1 31
MR.<0>.SUCCESSIVE_APP.RF_ATT_STAT.mr_rfc_rgf_rf_att_status = 2836 0 0
MR.<0>.SUCCESSIVE_APP.RF_ATT_STAT.rf_att_th1_pass = 2836 1 1
MR.<0>.SUCCESSIVE_APP.RF_ATT_STAT.reserved.4319 = 2836 2 31
MR.<0>.SUCCESSIVE_APP.SUC_APP_AVG_LEN.suc_app_adc_avg_length = 2840 0 9
MR.<0>.SUCCESSIVE_APP.SUC_APP_AVG_LEN.reserved.4320 = 2840 10 31
MR.<0>.SUCCESSIVE_APP.SUC_APP_RESULT.suc_app_adc_accum_reg = 2844 0 15
MR.<0>.SUCCESSIVE_APP.SUC_APP_RESULT.reserved.4321 = 2844 16 31
MR.<0>.SUCCESSIVE_APP.SUC_APP_RST.suc_app_clr = 2848 0 0
MR.<0>.SUCCESSIVE_APP.SUC_APP_RST.reserved.4322 = 2848 1 31
MR.<0>.CAR_CFG.CAR_CFG_SW_RST = 2852 0 31
MR.<0>.CAR_CFG.CAR_CFG_SW_RST_MASK = 2856 0 31
MR.<0>.CAR_CFG.CAR_CFG_HW_RST_MASK = 2860 0 31
MR.<0>.CAR_CFG.CAR_CFG_FRC_CLK = 2864 0 31
MR.<0>.CAR_CFG.CAR_CFG_CG_BYPASS = 2868 0 31
MR.<0>.CAR_CFG.CAR_CFG_SW_RST.sw_reset = 2852 0 4
MR.<0>.CAR_CFG.CAR_CFG_SW_RST.reserved.4323 = 2852 5 31
MR.<0>.CAR_CFG.CAR_CFG_SW_RST_MASK.sw_reset_mask = 2856 0 4
MR.<0>.CAR_CFG.CAR_CFG_SW_RST_MASK.reserved.4324 = 2856 5 31
MR.<0>.CAR_CFG.CAR_CFG_HW_RST_MASK.hw_reset_mask = 2860 0 4
MR.<0>.CAR_CFG.CAR_CFG_HW_RST_MASK.reserved.4325 = 2860 5 31
MR.<0>.CAR_CFG.CAR_CFG_FRC_CLK.frc_man_clk = 2864 0 0
MR.<0>.CAR_CFG.CAR_CFG_FRC_CLK.frc_liv_clk = 2864 1 1
MR.<0>.CAR_CFG.CAR_CFG_FRC_CLK.reserved.4326 = 2864 2 31
MR.<0>.CAR_CFG.CAR_CFG_CG_BYPASS.sys_rgf_sw_bypass_hw_cg = 2868 0 0
MR.<0>.CAR_CFG.CAR_CFG_CG_BYPASS.reserved.4327 = 2868 1 31
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT = 2872 0 63
MR.<0>.CURR_RF_CONFIG.EDGE_IREF = 2880 0 511
MR.<0>.CURR_RF_CONFIG.DIST_IREF = 2944 0 159
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN = 2964 0 127
MR.<0>.CURR_RF_CONFIG.DIST_PWDN = 2980 0 63
MR.<0>.CURR_RF_CONFIG.EDGE_PSH = 2988 0 127
MR.<0>.CURR_RF_CONFIG.SPDT_IF = 3004 0 31
MR.<0>.CURR_RF_CONFIG.LO = 3008 0 95
MR.<0>.CURR_RF_CONFIG.RFC = 3020 0 95
MR.<0>.CURR_RF_CONFIG.ATTEN = 3032 0 31
MR.<0>.CURR_RF_CONFIG.SPARE = 3036 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0 = 2872 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8 = 2876 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_0 = 2872 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_1 = 2872 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_2 = 2872 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_3 = 2872 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_4 = 2872 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_5 = 2872 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_6 = 2872 24 27
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_7 = 2872 28 31
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_8 = 2876 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_9 = 2876 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_10 = 2876 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_11 = 2876 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_12 = 2876 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_13 = 2876 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_14 = 2876 24 27
MR.<0>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_15 = 2876 28 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF = 2880 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF = 2884 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF = 2888 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF = 2892 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF = 2896 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF = 2900 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF = 2904 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF = 2908 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF = 2912 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF = 2916 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF = 2920 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF = 2924 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF = 2928 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF = 2932 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF = 2936 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF = 2940 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_rx_amp3_iref = 2880 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_rx_amp2_iref = 2880 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_rx_amp1_iref = 2880 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_tx_amp3_iref = 2880 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_tx_amp2_iref = 2880 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_tx_amp1_iref = 2880 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.reserved.4328 = 2880 24 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_rx_amp3_iref = 2884 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_rx_amp2_iref = 2884 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_rx_amp1_iref = 2884 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_tx_amp3_iref = 2884 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_tx_amp2_iref = 2884 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_tx_amp1_iref = 2884 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.reserved.4329 = 2884 24 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_rx_amp3_iref = 2888 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_rx_amp2_iref = 2888 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_rx_amp1_iref = 2888 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_tx_amp3_iref = 2888 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_tx_amp2_iref = 2888 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_tx_amp1_iref = 2888 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.reserved.4330 = 2888 24 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_rx_amp3_iref = 2892 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_rx_amp2_iref = 2892 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_rx_amp1_iref = 2892 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_tx_amp3_iref = 2892 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_tx_amp2_iref = 2892 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_tx_amp1_iref = 2892 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.reserved.4331 = 2892 24 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_rx_amp3_iref = 2896 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_rx_amp2_iref = 2896 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_rx_amp1_iref = 2896 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_tx_amp3_iref = 2896 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_tx_amp2_iref = 2896 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_tx_amp1_iref = 2896 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.reserved.4332 = 2896 24 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_rx_amp3_iref = 2900 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_rx_amp2_iref = 2900 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_rx_amp1_iref = 2900 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_tx_amp3_iref = 2900 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_tx_amp2_iref = 2900 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_tx_amp1_iref = 2900 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.reserved.4333 = 2900 24 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_rx_amp3_iref = 2904 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_rx_amp2_iref = 2904 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_rx_amp1_iref = 2904 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_tx_amp3_iref = 2904 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_tx_amp2_iref = 2904 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_tx_amp1_iref = 2904 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.reserved.4334 = 2904 24 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_rx_amp3_iref = 2908 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_rx_amp2_iref = 2908 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_rx_amp1_iref = 2908 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_tx_amp3_iref = 2908 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_tx_amp2_iref = 2908 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_tx_amp1_iref = 2908 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.reserved.4335 = 2908 24 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_rx_amp3_iref = 2912 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_rx_amp2_iref = 2912 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_rx_amp1_iref = 2912 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_tx_amp3_iref = 2912 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_tx_amp2_iref = 2912 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_tx_amp1_iref = 2912 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.reserved.4336 = 2912 24 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_rx_amp3_iref = 2916 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_rx_amp2_iref = 2916 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_rx_amp1_iref = 2916 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_tx_amp3_iref = 2916 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_tx_amp2_iref = 2916 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_tx_amp1_iref = 2916 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.reserved.4337 = 2916 24 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_rx_amp3_iref = 2920 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_rx_amp2_iref = 2920 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_rx_amp1_iref = 2920 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_tx_amp3_iref = 2920 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_tx_amp2_iref = 2920 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_tx_amp1_iref = 2920 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.reserved.4338 = 2920 24 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_rx_amp3_iref = 2924 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_rx_amp2_iref = 2924 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_rx_amp1_iref = 2924 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_tx_amp3_iref = 2924 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_tx_amp2_iref = 2924 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_tx_amp1_iref = 2924 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.reserved.4339 = 2924 24 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_rx_amp3_iref = 2928 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_rx_amp2_iref = 2928 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_rx_amp1_iref = 2928 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_tx_amp3_iref = 2928 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_tx_amp2_iref = 2928 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_tx_amp1_iref = 2928 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.reserved.4340 = 2928 24 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_rx_amp3_iref = 2932 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_rx_amp2_iref = 2932 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_rx_amp1_iref = 2932 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_tx_amp3_iref = 2932 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_tx_amp2_iref = 2932 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_tx_amp1_iref = 2932 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.reserved.4341 = 2932 24 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_rx_amp3_iref = 2936 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_rx_amp2_iref = 2936 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_rx_amp1_iref = 2936 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_tx_amp3_iref = 2936 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_tx_amp2_iref = 2936 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_tx_amp1_iref = 2936 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.reserved.4342 = 2936 24 31
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_rx_amp3_iref = 2940 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_rx_amp2_iref = 2940 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_rx_amp1_iref = 2940 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_tx_amp3_iref = 2940 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_tx_amp2_iref = 2940 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_tx_amp1_iref = 2940 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.reserved.4343 = 2940 24 31
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF = 2944 0 31
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF = 2948 0 31
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF = 2952 0 31
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF = 2956 0 31
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X16_IREF = 2960 0 31
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist0_x2_rx_iref = 2944 0 3
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist1_x2_rx_iref = 2944 4 7
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist2_x2_rx_iref = 2944 8 11
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist3_x2_rx_iref = 2944 12 15
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist4_x2_rx_iref = 2944 16 19
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist5_x2_rx_iref = 2944 20 23
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist6_x2_rx_iref = 2944 24 27
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist7_x2_rx_iref = 2944 28 31
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist0_x2_tx_iref = 2948 0 3
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist1_x2_tx_iref = 2948 4 7
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist2_x2_tx_iref = 2948 8 11
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist3_x2_tx_iref = 2948 12 15
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist4_x2_tx_iref = 2948 16 19
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist5_x2_tx_iref = 2948 20 23
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist6_x2_tx_iref = 2948 24 27
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist7_x2_tx_iref = 2948 28 31
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist0_x4_tx_iref = 2952 0 3
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist0_x4_rx_iref = 2952 4 7
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist1_x4_tx_iref = 2952 8 11
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist1_x4_rx_iref = 2952 12 15
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist2_x4_tx_iref = 2952 16 19
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist2_x4_rx_iref = 2952 20 23
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist3_x4_tx_iref = 2952 24 27
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist3_x4_rx_iref = 2952 28 31
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist0_x8_amp2_rx_iref = 2956 0 3
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist0_x8_amp1_rx_iref = 2956 4 7
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist0_x8_amp2_tx_iref = 2956 8 11
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist0_x8_amp1_tx_iref = 2956 12 15
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist1_x8_amp2_rx_iref = 2956 16 19
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist1_x8_amp1_rx_iref = 2956 20 23
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist1_x8_amp2_tx_iref = 2956 24 27
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist1_x8_amp1_tx_iref = 2956 28 31
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X16_IREF.dist_x16_tx_iref = 2960 0 3
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X16_IREF.dist_x16_rx_iref = 2960 4 7
MR.<0>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X16_IREF.reserved.4344 = 2960 8 31
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN = 2964 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN = 2968 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN = 2972 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN = 2976 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_rx_3 = 2964 0 2
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_tx_3 = 2964 3 5
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_rx_2 = 2964 6 8
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_tx_2 = 2964 9 11
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_rx_1 = 2964 12 14
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_tx_1 = 2964 15 17
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_rx_0 = 2964 18 20
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_tx_0 = 2964 21 23
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.reserved.4345 = 2964 24 31
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_rx_7 = 2968 0 2
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_tx_7 = 2968 3 5
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_rx_6 = 2968 6 8
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_tx_6 = 2968 9 11
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_rx_5 = 2968 12 14
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_tx_5 = 2968 15 17
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_rx_4 = 2968 18 20
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_tx_4 = 2968 21 23
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.reserved.4346 = 2968 24 31
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_rx_11 = 2972 0 2
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_tx_11 = 2972 3 5
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_rx_10 = 2972 6 8
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_tx_10 = 2972 9 11
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_rx_9 = 2972 12 14
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_tx_9 = 2972 15 17
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_rx_8 = 2972 18 20
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_tx_8 = 2972 21 23
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.reserved.4347 = 2972 24 31
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_rx_15 = 2976 0 2
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_tx_15 = 2976 3 5
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_rx_14 = 2976 6 8
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_tx_14 = 2976 9 11
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_rx_13 = 2976 12 14
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_tx_13 = 2976 15 17
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_rx_12 = 2976 18 20
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_tx_12 = 2976 21 23
MR.<0>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.reserved.4348 = 2976 24 31
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN = 2980 0 31
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X16_PWDN = 2984 0 31
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x8_amp2_rx_pwdn = 2980 0 0
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x8_amp1_rx_pwdn = 2980 1 1
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x8_amp2_tx_pwdn = 2980 2 2
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x8_amp1_tx_pwdn = 2980 3 3
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x8_amp2_rx_pwdn = 2980 4 4
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x8_amp1_rx_pwdn = 2980 5 5
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x8_amp2_tx_pwdn = 2980 6 6
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x8_amp1_tx_pwdn = 2980 7 7
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist3_x4_tx_pwdn = 2980 8 8
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist3_x4_rx_pwdn = 2980 9 9
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist2_x4_tx_pwdn = 2980 10 10
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist2_x4_rx_pwdn = 2980 11 11
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x4_tx_pwdn = 2980 12 12
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x4_rx_pwdn = 2980 13 13
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x4_tx_pwdn = 2980 14 14
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x4_rx_pwdn = 2980 15 15
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist7_x2_tx_pwdn = 2980 16 16
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist7_x2_rx_pwdn = 2980 17 17
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist6_x2_tx_pwdn = 2980 18 18
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist6_x2_rx_pwdn = 2980 19 19
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist5_x2_tx_pwdn = 2980 20 20
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist5_x2_rx_pwdn = 2980 21 21
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist4_x2_tx_pwdn = 2980 22 22
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist4_x2_rx_pwdn = 2980 23 23
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist3_x2_tx_pwdn = 2980 24 24
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist3_x2_rx_pwdn = 2980 25 25
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist2_x2_tx_pwdn = 2980 26 26
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist2_x2_rx_pwdn = 2980 27 27
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x2_tx_pwdn = 2980 28 28
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x2_rx_pwdn = 2980 29 29
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x2_tx_pwdn = 2980 30 30
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x2_rx_pwdn = 2980 31 31
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X16_PWDN.dist_x16_tx_pwdn = 2984 0 0
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X16_PWDN.dist_x16_rx_pwdn = 2984 1 1
MR.<0>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X16_PWDN.reserved.4349 = 2984 2 31
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH = 2988 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH = 2992 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH = 2996 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH = 3000 0 31
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_rx_3 = 2988 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_tx_3 = 2988 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_rx_2 = 2988 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_tx_2 = 2988 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_rx_1 = 2988 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_tx_1 = 2988 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_rx_0 = 2988 24 27
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_tx_0 = 2988 28 31
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_rx_7 = 2992 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_tx_7 = 2992 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_rx_6 = 2992 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_tx_6 = 2992 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_rx_5 = 2992 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_tx_5 = 2992 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_rx_4 = 2992 24 27
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_tx_4 = 2992 28 31
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_rx_11 = 2996 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_tx_11 = 2996 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_rx_10 = 2996 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_tx_10 = 2996 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_rx_9 = 2996 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_tx_9 = 2996 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_rx_8 = 2996 24 27
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_tx_8 = 2996 28 31
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_rx_15 = 3000 0 3
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_tx_15 = 3000 4 7
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_rx_14 = 3000 8 11
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_tx_14 = 3000 12 15
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_rx_13 = 3000 16 19
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_tx_13 = 3000 20 23
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_rx_12 = 3000 24 27
MR.<0>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_tx_12 = 3000 28 31
MR.<0>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF = 3004 0 31
MR.<0>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.mux_sw_if_div_ctl = 3004 0 1
MR.<0>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_rx_iref1_pwdn = 3004 2 2
MR.<0>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_rx_iref2_pwdn = 3004 3 3
MR.<0>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_tx_iref1_pwdn = 3004 4 4
MR.<0>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_tx_iref2_pwdn = 3004 5 5
MR.<0>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_rx_iref1 = 3004 6 9
MR.<0>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_rx_iref2 = 3004 10 13
MR.<0>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_tx_iref1 = 3004 14 17
MR.<0>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_tx_iref2 = 3004 18 21
MR.<0>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_spdt_ctl = 3004 22 25
MR.<0>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.reserved.4350 = 3004 26 31
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1 = 3008 0 31
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2 = 3012 0 31
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3 = 3016 0 31
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_amp45_iref2 = 3008 0 3
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_amp45_iref1 = 3008 4 7
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_mult_x3_iref = 3008 8 11
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_mult_x2_ibuff = 3008 12 15
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_mult_x2_imult = 3008 16 19
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_amp7p5_iref2 = 3008 20 23
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_amp7p5_iref1 = 3008 24 27
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_sw_lo_main_ctl = 3008 28 29
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_sw_lo_fb_ctl = 3008 30 31
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_amp15_iref2 = 3012 0 3
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_amp15_iref1 = 3012 4 7
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_tx_amp45_iref5 = 3012 8 11
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_rx_amp45_iref5 = 3012 12 15
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_amp45_iref4 = 3012 16 19
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_amp45_iref3 = 3012 20 23
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_rx_mix45_iref = 3012 24 27
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_tx_mix45_iref = 3012 28 31
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp15_iref2_pwdn = 3016 0 0
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp15_iref1_pwdn = 3016 1 1
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_tx_amp45_iref5_pwdn = 3016 2 2
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_rx_amp45_iref5_pwdn = 3016 3 3
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp45_iref4_pwdn = 3016 4 4
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp45_iref3_pwdn = 3016 5 5
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_rx_mix45_iref_pwdn = 3016 6 6
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_tx_mix45_iref_pwdn = 3016 7 7
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp45_iref2_pwdn = 3016 8 8
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp45_iref1_pwdn = 3016 9 9
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_mult_x3_iref_pwdn = 3016 10 10
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_mult_x2_ibuff_pwdn = 3016 11 11
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_mult_x2_imult_pwdn = 3016 12 12
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp7p5_iref2_pwdn = 3016 13 13
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp7p5_iref1_pwdn = 3016 14 14
MR.<0>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.reserved.4351 = 3016 15 31
MR.<0>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_1 = 3020 0 31
MR.<0>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_2 = 3024 0 31
MR.<0>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_3 = 3028 0 31
MR.<0>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_1.curr_cfg_rfc_1 = 3020 0 31
MR.<0>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_2.curr_cfg_rfc_2 = 3024 0 31
MR.<0>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_3.curr_cfg_rfc_3 = 3028 0 5
MR.<0>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_3.reserved.4352 = 3028 6 31
MR.<0>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN = 3032 0 31
MR.<0>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.dist1_x8_atten_ser = 3032 0 0
MR.<0>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.dist0_x8_atten_ser = 3032 1 1
MR.<0>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.dist1_x8_atten_par = 3032 2 2
MR.<0>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.dist0_x8_atten_par = 3032 3 3
MR.<0>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.reserved.4353 = 3032 4 31
MR.<0>.CURR_RF_CONFIG.SPARE.CURR_CFG_SEC_TBL_SPARE = 3036 0 31
MR.<0>.CURR_RF_CONFIG.SPARE.CURR_CFG_SEC_TBL_SPARE.curr_cfg_sec_tbl_spare = 3036 0 15
MR.<0>.CURR_RF_CONFIG.SPARE.CURR_CFG_SEC_TBL_SPARE.reserved.4354 = 3036 16 31
MR.<0>.IO_PAD_REN.IO_PAD_REN = 3040 0 31
MR.<0>.IO_PAD_REN.IO_PAD_REN.io_pad_ren_vec = 3040 0 2
MR.<0>.IO_PAD_REN.IO_PAD_REN.reserved.4355 = 3040 3 31
MR.<0>.FORCE_FB_MAIN.FORCE_FB_MAIN = 3044 0 31
MR.<0>.FORCE_FB_MAIN.FORCE_FB_MAIN.ext_lo_fb_main_ctl = 3044 0 0
MR.<0>.FORCE_FB_MAIN.FORCE_FB_MAIN.ext_ctrl_fb_main_ctl = 3044 1 1
MR.<0>.FORCE_FB_MAIN.FORCE_FB_MAIN.force_ext_lo_fb_main_ctl = 3044 2 2
MR.<0>.FORCE_FB_MAIN.FORCE_FB_MAIN.force_ext_ctrl_fb_main_ctl = 3044 3 3
MR.<0>.FORCE_FB_MAIN.FORCE_FB_MAIN.reserved.4356 = 3044 4 31
MR.<1>.TX_SEC = 3048 0 63
MR.<1>.RX_SEC = 4072 0 63
MR.<1>.EDGE_BIAS_TBL_PSH_IMP_OFF_ = 5096 0 31
MR.<1>.DIST_CFG = 5480 0 447
MR.<1>.EDGE_SPDT_CFG = 5536 0 127
MR.<1>.IF_CFG = 5552 0 287
MR.<1>.LO_CFG = 5588 0 319
MR.<1>.PSH_2TO4 = 5628 0 31
MR.<1>.RFCA_REGS = 5632 0 127
MR.<1>.BBX_CFG = 5648 0 31
MR.<1>.RMS_DET_ADC = 5652 0 127
MR.<1>.RF_SPARES = 5668 0 95
MR.<1>.XPM_WAVE_RD = 5680 0 319
MR.<1>.XPM_WAVE_WR = 5720 0 639
MR.<1>.XPM_GENERAL = 5800 0 95
MR.<1>.MODEM_CFG = 5812 0 127
MR.<1>.MODEM_STAT = 5828 0 255
MR.<1>.MAIN_SM_GENERAL = 5860 0 63
MR.<1>.SUCCESSIVE_APP = 5868 0 255
MR.<1>.CAR_CFG = 5900 0 159
MR.<1>.CURR_RF_CONFIG = 5920 0 1343
MR.<1>.IO_PAD_REN = 6088 0 31
MR.<1>.FORCE_FB_MAIN = 6092 0 31
MR.<1>.TX_SEC.ANT_CFG1 = 3048 0 31
MR.<1>.TX_SEC.ANT_CFG2 = 3052 0 31
MR.<1>.TX_SEC.ANT_CFG1.psh = 3048 0 31
MR.<1>.TX_SEC.ANT_CFG2.imp_match = 3052 0 15
MR.<1>.TX_SEC.ANT_CFG2.spare = 3052 16 23
MR.<1>.TX_SEC.ANT_CFG2.reserved.4231 = 3052 24 31
MR.<1>.RX_SEC.ANT_CFG1 = 4072 0 31
MR.<1>.RX_SEC.ANT_CFG2 = 4076 0 31
MR.<1>.RX_SEC.ANT_CFG1.psh = 4072 0 31
MR.<1>.RX_SEC.ANT_CFG2.imp_match = 4076 0 15
MR.<1>.RX_SEC.ANT_CFG2.spare = 4076 16 23
MR.<1>.RX_SEC.ANT_CFG2.reserved.4232 = 4076 24 31
MR.<1>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF = 5096 0 31
MR.<1>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp1_iref = 5096 0 3
MR.<1>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp2_iref = 5096 4 7
MR.<1>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp3_iref = 5096 8 11
MR.<1>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp1_pwdn = 5096 12 12
MR.<1>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp2_pwdn = 5096 13 13
MR.<1>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp3_pwdn = 5096 14 14
MR.<1>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.reserved.4233 = 5096 15 15
MR.<1>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp1_iref = 5096 16 19
MR.<1>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp2_iref = 5096 20 23
MR.<1>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp3_iref = 5096 24 27
MR.<1>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp1_pwdn = 5096 28 28
MR.<1>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp2_pwdn = 5096 29 29
MR.<1>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp3_pwdn = 5096 30 30
MR.<1>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.reserved.4234 = 5096 31 31
MR.<1>.DIST_CFG.X2_TX_IREF_TXON = 5480 0 31
MR.<1>.DIST_CFG.X2_RX_IREF_TXON = 5484 0 31
MR.<1>.DIST_CFG.X4_RXTX_IREF_TXON = 5488 0 31
MR.<1>.DIST_CFG.X8_RXTX_IREF_TXON = 5492 0 31
MR.<1>.DIST_CFG.X16_RXTX_IREF_TXON = 5496 0 31
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON = 5500 0 31
MR.<1>.DIST_CFG.X16_RXTX_PWDN_TXON = 5504 0 31
MR.<1>.DIST_CFG.X2_TX_IREF_RXON = 5508 0 31
MR.<1>.DIST_CFG.X2_RX_IREF_RXON = 5512 0 31
MR.<1>.DIST_CFG.X4_RXTX_IREF_RXON = 5516 0 31
MR.<1>.DIST_CFG.X8_RXTX_IREF_RXON = 5520 0 31
MR.<1>.DIST_CFG.X16_RXTX_IREF_RXON = 5524 0 31
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON = 5528 0 31
MR.<1>.DIST_CFG.X16_RXTX_PWDN_RXON = 5532 0 31
MR.<1>.DIST_CFG.X2_TX_IREF_TXON.dist0_x2_tx_iref_txon = 5480 0 3
MR.<1>.DIST_CFG.X2_TX_IREF_TXON.dist1_x2_tx_iref_txon = 5480 4 7
MR.<1>.DIST_CFG.X2_TX_IREF_TXON.dist2_x2_tx_iref_txon = 5480 8 11
MR.<1>.DIST_CFG.X2_TX_IREF_TXON.dist3_x2_tx_iref_txon = 5480 12 15
MR.<1>.DIST_CFG.X2_TX_IREF_TXON.dist4_x2_tx_iref_txon = 5480 16 19
MR.<1>.DIST_CFG.X2_TX_IREF_TXON.dist5_x2_tx_iref_txon = 5480 20 23
MR.<1>.DIST_CFG.X2_TX_IREF_TXON.dist6_x2_tx_iref_txon = 5480 24 27
MR.<1>.DIST_CFG.X2_TX_IREF_TXON.dist7_x2_tx_iref_txon = 5480 28 31
MR.<1>.DIST_CFG.X2_RX_IREF_TXON.dist0_x2_rx_iref_txon = 5484 0 3
MR.<1>.DIST_CFG.X2_RX_IREF_TXON.dist1_x2_rx_iref_txon = 5484 4 7
MR.<1>.DIST_CFG.X2_RX_IREF_TXON.dist2_x2_rx_iref_txon = 5484 8 11
MR.<1>.DIST_CFG.X2_RX_IREF_TXON.dist3_x2_rx_iref_txon = 5484 12 15
MR.<1>.DIST_CFG.X2_RX_IREF_TXON.dist4_x2_rx_iref_txon = 5484 16 19
MR.<1>.DIST_CFG.X2_RX_IREF_TXON.dist5_x2_rx_iref_txon = 5484 20 23
MR.<1>.DIST_CFG.X2_RX_IREF_TXON.dist6_x2_rx_iref_txon = 5484 24 27
MR.<1>.DIST_CFG.X2_RX_IREF_TXON.dist7_x2_rx_iref_txon = 5484 28 31
MR.<1>.DIST_CFG.X4_RXTX_IREF_TXON.dist0_x4_tx_iref_txon = 5488 0 3
MR.<1>.DIST_CFG.X4_RXTX_IREF_TXON.dist1_x4_tx_iref_txon = 5488 4 7
MR.<1>.DIST_CFG.X4_RXTX_IREF_TXON.dist2_x4_tx_iref_txon = 5488 8 11
MR.<1>.DIST_CFG.X4_RXTX_IREF_TXON.dist3_x4_tx_iref_txon = 5488 12 15
MR.<1>.DIST_CFG.X4_RXTX_IREF_TXON.dist0_x4_rx_iref_txon = 5488 16 19
MR.<1>.DIST_CFG.X4_RXTX_IREF_TXON.dist1_x4_rx_iref_txon = 5488 20 23
MR.<1>.DIST_CFG.X4_RXTX_IREF_TXON.dist2_x4_rx_iref_txon = 5488 24 27
MR.<1>.DIST_CFG.X4_RXTX_IREF_TXON.dist3_x4_rx_iref_txon = 5488 28 31
MR.<1>.DIST_CFG.X8_RXTX_IREF_TXON.dist0_x8_amp1_tx_iref_txon = 5492 0 3
MR.<1>.DIST_CFG.X8_RXTX_IREF_TXON.dist0_x8_amp2_tx_iref_txon = 5492 4 7
MR.<1>.DIST_CFG.X8_RXTX_IREF_TXON.dist1_x8_amp1_tx_iref_txon = 5492 8 11
MR.<1>.DIST_CFG.X8_RXTX_IREF_TXON.dist1_x8_amp2_tx_iref_txon = 5492 12 15
MR.<1>.DIST_CFG.X8_RXTX_IREF_TXON.dist0_x8_amp1_rx_iref_txon = 5492 16 19
MR.<1>.DIST_CFG.X8_RXTX_IREF_TXON.dist0_x8_amp2_rx_iref_txon = 5492 20 23
MR.<1>.DIST_CFG.X8_RXTX_IREF_TXON.dist1_x8_amp1_rx_iref_txon = 5492 24 27
MR.<1>.DIST_CFG.X8_RXTX_IREF_TXON.dist1_x8_amp2_rx_iref_txon = 5492 28 31
MR.<1>.DIST_CFG.X16_RXTX_IREF_TXON.dist_x16_tx_iref_txon = 5496 0 3
MR.<1>.DIST_CFG.X16_RXTX_IREF_TXON.dist_x16_rx_iref_txon = 5496 4 7
MR.<1>.DIST_CFG.X16_RXTX_IREF_TXON.reserved.4235 = 5496 8 31
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x8_amp1_tx_pwdn_txon = 5500 0 0
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x8_amp2_tx_pwdn_txon = 5500 1 1
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x8_amp1_tx_pwdn_txon = 5500 2 2
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x8_amp2_tx_pwdn_txon = 5500 3 3
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x8_amp1_rx_pwdn_txon = 5500 4 4
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x8_amp2_rx_pwdn_txon = 5500 5 5
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x8_amp1_rx_pwdn_txon = 5500 6 6
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x8_amp2_rx_pwdn_txon = 5500 7 7
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x4_tx_pwdn_txon = 5500 8 8
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x4_tx_pwdn_txon = 5500 9 9
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist2_x4_tx_pwdn_txon = 5500 10 10
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist3_x4_tx_pwdn_txon = 5500 11 11
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x4_rx_pwdn_txon = 5500 12 12
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x4_rx_pwdn_txon = 5500 13 13
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist2_x4_rx_pwdn_txon = 5500 14 14
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist3_x4_rx_pwdn_txon = 5500 15 15
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x2_tx_pwdn_txon = 5500 16 16
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x2_tx_pwdn_txon = 5500 17 17
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist2_x2_tx_pwdn_txon = 5500 18 18
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist3_x2_tx_pwdn_txon = 5500 19 19
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist4_x2_tx_pwdn_txon = 5500 20 20
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist5_x2_tx_pwdn_txon = 5500 21 21
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist6_x2_tx_pwdn_txon = 5500 22 22
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist7_x2_tx_pwdn_txon = 5500 23 23
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x2_rx_pwdn_txon = 5500 24 24
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x2_rx_pwdn_txon = 5500 25 25
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist2_x2_rx_pwdn_txon = 5500 26 26
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist3_x2_rx_pwdn_txon = 5500 27 27
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist4_x2_rx_pwdn_txon = 5500 28 28
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist5_x2_rx_pwdn_txon = 5500 29 29
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist6_x2_rx_pwdn_txon = 5500 30 30
MR.<1>.DIST_CFG.X248_RXTX_PWDN_TXON.dist7_x2_rx_pwdn_txon = 5500 31 31
MR.<1>.DIST_CFG.X16_RXTX_PWDN_TXON.dist_x16_tx_pwdn_txon = 5504 0 0
MR.<1>.DIST_CFG.X16_RXTX_PWDN_TXON.dist_x16_rx_pwdn_txon = 5504 1 1
MR.<1>.DIST_CFG.X16_RXTX_PWDN_TXON.reserved.4236 = 5504 2 31
MR.<1>.DIST_CFG.X2_TX_IREF_RXON.dist0_x2_tx_iref_rxon = 5508 0 3
MR.<1>.DIST_CFG.X2_TX_IREF_RXON.dist1_x2_tx_iref_rxon = 5508 4 7
MR.<1>.DIST_CFG.X2_TX_IREF_RXON.dist2_x2_tx_iref_rxon = 5508 8 11
MR.<1>.DIST_CFG.X2_TX_IREF_RXON.dist3_x2_tx_iref_rxon = 5508 12 15
MR.<1>.DIST_CFG.X2_TX_IREF_RXON.dist4_x2_tx_iref_rxon = 5508 16 19
MR.<1>.DIST_CFG.X2_TX_IREF_RXON.dist5_x2_tx_iref_rxon = 5508 20 23
MR.<1>.DIST_CFG.X2_TX_IREF_RXON.dist6_x2_tx_iref_rxon = 5508 24 27
MR.<1>.DIST_CFG.X2_TX_IREF_RXON.dist7_x2_tx_iref_rxon = 5508 28 31
MR.<1>.DIST_CFG.X2_RX_IREF_RXON.dist0_x2_rx_iref_rxon = 5512 0 3
MR.<1>.DIST_CFG.X2_RX_IREF_RXON.dist1_x2_rx_iref_rxon = 5512 4 7
MR.<1>.DIST_CFG.X2_RX_IREF_RXON.dist2_x2_rx_iref_rxon = 5512 8 11
MR.<1>.DIST_CFG.X2_RX_IREF_RXON.dist3_x2_rx_iref_rxon = 5512 12 15
MR.<1>.DIST_CFG.X2_RX_IREF_RXON.dist4_x2_rx_iref_rxon = 5512 16 19
MR.<1>.DIST_CFG.X2_RX_IREF_RXON.dist5_x2_rx_iref_rxon = 5512 20 23
MR.<1>.DIST_CFG.X2_RX_IREF_RXON.dist6_x2_rx_iref_rxon = 5512 24 27
MR.<1>.DIST_CFG.X2_RX_IREF_RXON.dist7_x2_rx_iref_rxon = 5512 28 31
MR.<1>.DIST_CFG.X4_RXTX_IREF_RXON.dist0_x4_tx_iref_rxon = 5516 0 3
MR.<1>.DIST_CFG.X4_RXTX_IREF_RXON.dist1_x4_tx_iref_rxon = 5516 4 7
MR.<1>.DIST_CFG.X4_RXTX_IREF_RXON.dist2_x4_tx_iref_rxon = 5516 8 11
MR.<1>.DIST_CFG.X4_RXTX_IREF_RXON.dist3_x4_tx_iref_rxon = 5516 12 15
MR.<1>.DIST_CFG.X4_RXTX_IREF_RXON.dist0_x4_rx_iref_rxon = 5516 16 19
MR.<1>.DIST_CFG.X4_RXTX_IREF_RXON.dist1_x4_rx_iref_rxon = 5516 20 23
MR.<1>.DIST_CFG.X4_RXTX_IREF_RXON.dist2_x4_rx_iref_rxon = 5516 24 27
MR.<1>.DIST_CFG.X4_RXTX_IREF_RXON.dist3_x4_rx_iref_rxon = 5516 28 31
MR.<1>.DIST_CFG.X8_RXTX_IREF_RXON.dist0_x8_amp1_tx_iref_rxon = 5520 0 3
MR.<1>.DIST_CFG.X8_RXTX_IREF_RXON.dist0_x8_amp2_tx_iref_rxon = 5520 4 7
MR.<1>.DIST_CFG.X8_RXTX_IREF_RXON.dist1_x8_amp1_tx_iref_rxon = 5520 8 11
MR.<1>.DIST_CFG.X8_RXTX_IREF_RXON.dist1_x8_amp2_tx_iref_rxon = 5520 12 15
MR.<1>.DIST_CFG.X8_RXTX_IREF_RXON.dist0_x8_amp1_rx_iref_rxon = 5520 16 19
MR.<1>.DIST_CFG.X8_RXTX_IREF_RXON.dist0_x8_amp2_rx_iref_rxon = 5520 20 23
MR.<1>.DIST_CFG.X8_RXTX_IREF_RXON.dist1_x8_amp1_rx_iref_rxon = 5520 24 27
MR.<1>.DIST_CFG.X8_RXTX_IREF_RXON.dist1_x8_amp2_rx_iref_rxon = 5520 28 31
MR.<1>.DIST_CFG.X16_RXTX_IREF_RXON.dist_x16_tx_iref_rxon = 5524 0 3
MR.<1>.DIST_CFG.X16_RXTX_IREF_RXON.dist_x16_rx_iref_rxon = 5524 4 7
MR.<1>.DIST_CFG.X16_RXTX_IREF_RXON.reserved.4237 = 5524 8 31
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x8_amp1_tx_pwdn_rxon = 5528 0 0
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x8_amp2_tx_pwdn_rxon = 5528 1 1
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x8_amp1_tx_pwdn_rxon = 5528 2 2
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x8_amp2_tx_pwdn_rxon = 5528 3 3
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x8_amp1_rx_pwdn_rxon = 5528 4 4
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x8_amp2_rx_pwdn_rxon = 5528 5 5
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x8_amp1_rx_pwdn_rxon = 5528 6 6
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x8_amp2_rx_pwdn_rxon = 5528 7 7
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x4_tx_pwdn_rxon = 5528 8 8
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x4_tx_pwdn_rxon = 5528 9 9
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist2_x4_tx_pwdn_rxon = 5528 10 10
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist3_x4_tx_pwdn_rxon = 5528 11 11
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x4_rx_pwdn_rxon = 5528 12 12
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x4_rx_pwdn_rxon = 5528 13 13
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist2_x4_rx_pwdn_rxon = 5528 14 14
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist3_x4_rx_pwdn_rxon = 5528 15 15
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x2_tx_pwdn_rxon = 5528 16 16
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x2_tx_pwdn_rxon = 5528 17 17
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist2_x2_tx_pwdn_rxon = 5528 18 18
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist3_x2_tx_pwdn_rxon = 5528 19 19
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist4_x2_tx_pwdn_rxon = 5528 20 20
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist5_x2_tx_pwdn_rxon = 5528 21 21
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist6_x2_tx_pwdn_rxon = 5528 22 22
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist7_x2_tx_pwdn_rxon = 5528 23 23
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x2_rx_pwdn_rxon = 5528 24 24
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x2_rx_pwdn_rxon = 5528 25 25
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist2_x2_rx_pwdn_rxon = 5528 26 26
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist3_x2_rx_pwdn_rxon = 5528 27 27
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist4_x2_rx_pwdn_rxon = 5528 28 28
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist5_x2_rx_pwdn_rxon = 5528 29 29
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist6_x2_rx_pwdn_rxon = 5528 30 30
MR.<1>.DIST_CFG.X248_RXTX_PWDN_RXON.dist7_x2_rx_pwdn_rxon = 5528 31 31
MR.<1>.DIST_CFG.X16_RXTX_PWDN_RXON.dist_x16_tx_pwdn_rxon = 5532 0 0
MR.<1>.DIST_CFG.X16_RXTX_PWDN_RXON.dist_x16_rx_pwdn_rxon = 5532 1 1
MR.<1>.DIST_CFG.X16_RXTX_PWDN_RXON.reserved.4238 = 5532 2 31
MR.<1>.EDGE_SPDT_CFG.SPDT_7_0_TXON = 5536 0 31
MR.<1>.EDGE_SPDT_CFG.SPDT_15_8_TXON = 5540 0 31
MR.<1>.EDGE_SPDT_CFG.SPDT_7_0_RXON = 5544 0 31
MR.<1>.EDGE_SPDT_CFG.SPDT_15_8_RXON = 5548 0 31
MR.<1>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_0_txon = 5536 0 3
MR.<1>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_1_txon = 5536 4 7
MR.<1>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_2_txon = 5536 8 11
MR.<1>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_3_txon = 5536 12 15
MR.<1>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_4_txon = 5536 16 19
MR.<1>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_5_txon = 5536 20 23
MR.<1>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_6_txon = 5536 24 27
MR.<1>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_7_txon = 5536 28 31
MR.<1>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_8_txon = 5540 0 3
MR.<1>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_9_txon = 5540 4 7
MR.<1>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_10_txon = 5540 8 11
MR.<1>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_11_txon = 5540 12 15
MR.<1>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_12_txon = 5540 16 19
MR.<1>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_13_txon = 5540 20 23
MR.<1>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_14_txon = 5540 24 27
MR.<1>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_15_txon = 5540 28 31
MR.<1>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_0_rxon = 5544 0 3
MR.<1>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_1_rxon = 5544 4 7
MR.<1>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_2_rxon = 5544 8 11
MR.<1>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_3_rxon = 5544 12 15
MR.<1>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_4_rxon = 5544 16 19
MR.<1>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_5_rxon = 5544 20 23
MR.<1>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_6_rxon = 5544 24 27
MR.<1>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_7_rxon = 5544 28 31
MR.<1>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_8_rxon = 5548 0 3
MR.<1>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_9_rxon = 5548 4 7
MR.<1>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_10_rxon = 5548 8 11
MR.<1>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_11_rxon = 5548 12 15
MR.<1>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_12_rxon = 5548 16 19
MR.<1>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_13_rxon = 5548 20 23
MR.<1>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_14_rxon = 5548 24 27
MR.<1>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_15_rxon = 5548 28 31
MR.<1>.IF_CFG.IF_CFG_TXON = 5552 0 31
MR.<1>.IF_CFG.IF_CFG_RXON = 5556 0 31
MR.<1>.IF_CFG.IF_CFG_TXON_OFF = 5560 0 31
MR.<1>.IF_CFG.IF_CFG_RXON_OFF = 5564 0 31
MR.<1>.IF_CFG.IF_CFG_SPST = 5568 0 31
MR.<1>.IF_CFG.IF_BIAS_CFG_TXON = 5572 0 31
MR.<1>.IF_CFG.IF_BIAS_CFG_RXON = 5576 0 31
MR.<1>.IF_CFG.IF_BIAS_CFG_TXON_OFF = 5580 0 31
MR.<1>.IF_CFG.IF_BIAS_CFG_RXON_OFF = 5584 0 31
MR.<1>.IF_CFG.IF_CFG_TXON.if_amp15_tx_iref1_txon = 5552 0 3
MR.<1>.IF_CFG.IF_CFG_TXON.if_amp15_tx_iref2_txon = 5552 4 7
MR.<1>.IF_CFG.IF_CFG_TXON.if_amp15_rx_iref1_txon = 5552 8 11
MR.<1>.IF_CFG.IF_CFG_TXON.if_amp15_rx_iref2_txon = 5552 12 15
MR.<1>.IF_CFG.IF_CFG_TXON.if_spdt_txon = 5552 16 19
MR.<1>.IF_CFG.IF_CFG_TXON.if_amp15_tx_iref1_pwdn_txon = 5552 20 20
MR.<1>.IF_CFG.IF_CFG_TXON.if_amp15_tx_iref2_pwdn_txon = 5552 21 21
MR.<1>.IF_CFG.IF_CFG_TXON.if_amp15_rx_iref1_pwdn_txon = 5552 22 22
MR.<1>.IF_CFG.IF_CFG_TXON.if_amp15_rx_iref2_pwdn_txon = 5552 23 23
MR.<1>.IF_CFG.IF_CFG_TXON.reserved.4239 = 5552 24 31
MR.<1>.IF_CFG.IF_CFG_RXON.if_amp15_tx_iref1_rxon = 5556 0 3
MR.<1>.IF_CFG.IF_CFG_RXON.if_amp15_tx_iref2_rxon = 5556 4 7
MR.<1>.IF_CFG.IF_CFG_RXON.if_amp15_rx_iref1_rxon = 5556 8 11
MR.<1>.IF_CFG.IF_CFG_RXON.if_amp15_rx_iref2_rxon = 5556 12 15
MR.<1>.IF_CFG.IF_CFG_RXON.if_spdt_rxon = 5556 16 19
MR.<1>.IF_CFG.IF_CFG_RXON.if_amp15_tx_iref1_pwdn_rxon = 5556 20 20
MR.<1>.IF_CFG.IF_CFG_RXON.if_amp15_tx_iref2_pwdn_rxon = 5556 21 21
MR.<1>.IF_CFG.IF_CFG_RXON.if_amp15_rx_iref1_pwdn_rxon = 5556 22 22
MR.<1>.IF_CFG.IF_CFG_RXON.if_amp15_rx_iref2_pwdn_rxon = 5556 23 23
MR.<1>.IF_CFG.IF_CFG_RXON.reserved.4240 = 5556 24 31
MR.<1>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_tx_iref1_txon_off = 5560 0 3
MR.<1>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_tx_iref2_txon_off = 5560 4 7
MR.<1>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_rx_iref1_txon_off = 5560 8 11
MR.<1>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_rx_iref2_txon_off = 5560 12 15
MR.<1>.IF_CFG.IF_CFG_TXON_OFF.if_spdt_txon_off = 5560 16 19
MR.<1>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_tx_iref1_pwdn_txon_off = 5560 20 20
MR.<1>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_tx_iref2_pwdn_txon_off = 5560 21 21
MR.<1>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_rx_iref1_pwdn_txon_off = 5560 22 22
MR.<1>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_rx_iref2_pwdn_txon_off = 5560 23 23
MR.<1>.IF_CFG.IF_CFG_TXON_OFF.reserved.4241 = 5560 24 31
MR.<1>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_tx_iref1_rxon_off = 5564 0 3
MR.<1>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_tx_iref2_rxon_off = 5564 4 7
MR.<1>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_rx_iref1_rxon_off = 5564 8 11
MR.<1>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_rx_iref2_rxon_off = 5564 12 15
MR.<1>.IF_CFG.IF_CFG_RXON_OFF.if_spdt_rxon_off = 5564 16 19
MR.<1>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_tx_iref1_pwdn_rxon_off = 5564 20 20
MR.<1>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_tx_iref2_pwdn_rxon_off = 5564 21 21
MR.<1>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_rx_iref1_pwdn_rxon_off = 5564 22 22
MR.<1>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_rx_iref2_pwdn_rxon_off = 5564 23 23
MR.<1>.IF_CFG.IF_CFG_RXON_OFF.reserved.4242 = 5564 24 31
MR.<1>.IF_CFG.IF_CFG_SPST.sw_if_div_ctl_on = 5568 0 0
MR.<1>.IF_CFG.IF_CFG_SPST.sw_if_div_ctl_not_on = 5568 1 1
MR.<1>.IF_CFG.IF_CFG_SPST.sw_if_div_ctl_off = 5568 2 2
MR.<1>.IF_CFG.IF_CFG_SPST.sw_if_div_ctl_not_off = 5568 3 3
MR.<1>.IF_CFG.IF_CFG_SPST.reserved.4243 = 5568 4 31
MR.<1>.IF_CFG.IF_BIAS_CFG_TXON.if_amp15_rx_iref3_txon = 5572 0 3
MR.<1>.IF_CFG.IF_BIAS_CFG_TXON.if_amp15_rx_iref4_txon = 5572 4 7
MR.<1>.IF_CFG.IF_BIAS_CFG_TXON.if_amp15_rx_iref4_pwdn_txon = 5572 8 8
MR.<1>.IF_CFG.IF_BIAS_CFG_TXON.if_amp15_rx_iref3_pwdn_txon = 5572 9 9
MR.<1>.IF_CFG.IF_BIAS_CFG_TXON.reserved.4244 = 5572 10 31
MR.<1>.IF_CFG.IF_BIAS_CFG_RXON.if_amp15_rx_iref3_rxon = 5576 0 3
MR.<1>.IF_CFG.IF_BIAS_CFG_RXON.if_amp15_rx_iref4_rxon = 5576 4 7
MR.<1>.IF_CFG.IF_BIAS_CFG_RXON.if_amp15_rx_iref4_pwdn_rxon = 5576 8 8
MR.<1>.IF_CFG.IF_BIAS_CFG_RXON.if_amp15_rx_iref3_pwdn_rxon = 5576 9 9
MR.<1>.IF_CFG.IF_BIAS_CFG_RXON.reserved.4245 = 5576 10 31
MR.<1>.IF_CFG.IF_BIAS_CFG_TXON_OFF.if_amp15_rx_iref3_txon_off = 5580 0 3
MR.<1>.IF_CFG.IF_BIAS_CFG_TXON_OFF.if_amp15_rx_iref4_txon_off = 5580 4 7
MR.<1>.IF_CFG.IF_BIAS_CFG_TXON_OFF.if_amp15_rx_iref4_pwdn_txon_off = 5580 8 8
MR.<1>.IF_CFG.IF_BIAS_CFG_TXON_OFF.if_amp15_rx_iref3_pwdn_txon_off = 5580 9 9
MR.<1>.IF_CFG.IF_BIAS_CFG_TXON_OFF.reserved.4246 = 5580 10 31
MR.<1>.IF_CFG.IF_BIAS_CFG_RXON_OFF.if_amp15_rx_iref3_rxon_off = 5584 0 3
MR.<1>.IF_CFG.IF_BIAS_CFG_RXON_OFF.if_amp15_rx_iref4_rxon_off = 5584 4 7
MR.<1>.IF_CFG.IF_BIAS_CFG_RXON_OFF.if_amp15_rx_iref4_pwdn_rxon_off = 5584 8 8
MR.<1>.IF_CFG.IF_BIAS_CFG_RXON_OFF.if_amp15_rx_iref3_pwdn_rxon_off = 5584 9 9
MR.<1>.IF_CFG.IF_BIAS_CFG_RXON_OFF.reserved.4247 = 5584 10 31
MR.<1>.LO_CFG.LO_LOW_TXON = 5588 0 31
MR.<1>.LO_CFG.LO_HIGH_TXON = 5592 0 31
MR.<1>.LO_CFG.LO_LOW_RXON = 5596 0 31
MR.<1>.LO_CFG.LO_HIGH_RXON = 5600 0 31
MR.<1>.LO_CFG.LO_PWDN_TXRX = 5604 0 31
MR.<1>.LO_CFG.LO_PWDN = 5608 0 31
MR.<1>.LO_CFG.LO_BIAS_CFG_TXON = 5612 0 31
MR.<1>.LO_CFG.LO_BIAS_CFG_RXON = 5616 0 31
MR.<1>.LO_CFG.LO_BIAS_CFG_PWDN = 5620 0 31
MR.<1>.LO_CFG.SW_LO_CTL = 5624 0 31
MR.<1>.LO_CFG.LO_LOW_TXON.lo_amp75_iref1_txon = 5588 0 3
MR.<1>.LO_CFG.LO_LOW_TXON.lo_amp75_iref2_txon = 5588 4 7
MR.<1>.LO_CFG.LO_LOW_TXON.lo_multx2_imult_txon = 5588 8 11
MR.<1>.LO_CFG.LO_LOW_TXON.lo_multx2_ibuff_txon = 5588 12 15
MR.<1>.LO_CFG.LO_LOW_TXON.lo_amp45_iref1_txon = 5588 16 19
MR.<1>.LO_CFG.LO_LOW_TXON.lo_amp45_iref2_txon = 5588 20 23
MR.<1>.LO_CFG.LO_LOW_TXON.lo_mix45_tx_iref_txon = 5588 24 27
MR.<1>.LO_CFG.LO_LOW_TXON.lo_mix45_rx_iref_txon = 5588 28 31
MR.<1>.LO_CFG.LO_HIGH_TXON.lo_multx3_iref_txon = 5592 0 3
MR.<1>.LO_CFG.LO_HIGH_TXON.lo_amp45_tx_iref1_txon = 5592 4 7
MR.<1>.LO_CFG.LO_HIGH_TXON.lo_amp45_tx_iref2_txon = 5592 8 11
MR.<1>.LO_CFG.LO_HIGH_TXON.lo_amp45_rx_iref3_txon = 5592 12 15
MR.<1>.LO_CFG.LO_HIGH_TXON.lo_amp45_tx_iref3_txon = 5592 16 19
MR.<1>.LO_CFG.LO_HIGH_TXON.lo_amp15_iref2_txon = 5592 20 23
MR.<1>.LO_CFG.LO_HIGH_TXON.lo_amp15_iref1_txon = 5592 24 27
MR.<1>.LO_CFG.LO_HIGH_TXON.reserved.4248 = 5592 28 31
MR.<1>.LO_CFG.LO_LOW_RXON.lo_amp75_iref1_rxon = 5596 0 3
MR.<1>.LO_CFG.LO_LOW_RXON.lo_amp75_iref2_rxon = 5596 4 7
MR.<1>.LO_CFG.LO_LOW_RXON.lo_multx2_imult_rxon = 5596 8 11
MR.<1>.LO_CFG.LO_LOW_RXON.lo_multx2_ibuff_rxon = 5596 12 15
MR.<1>.LO_CFG.LO_LOW_RXON.lo_amp45_iref1_rxon = 5596 16 19
MR.<1>.LO_CFG.LO_LOW_RXON.lo_amp45_iref2_rxon = 5596 20 23
MR.<1>.LO_CFG.LO_LOW_RXON.lo_mix45_tx_iref_rxon = 5596 24 27
MR.<1>.LO_CFG.LO_LOW_RXON.lo_mix45_rx_iref_rxon = 5596 28 31
MR.<1>.LO_CFG.LO_HIGH_RXON.lo_multx3_iref_rxon = 5600 0 3
MR.<1>.LO_CFG.LO_HIGH_RXON.lo_amp45_tx_iref1_rxon = 5600 4 7
MR.<1>.LO_CFG.LO_HIGH_RXON.lo_amp45_tx_iref2_rxon = 5600 8 11
MR.<1>.LO_CFG.LO_HIGH_RXON.lo_amp45_rx_iref3_rxon = 5600 12 15
MR.<1>.LO_CFG.LO_HIGH_RXON.lo_amp45_tx_iref3_rxon = 5600 16 19
MR.<1>.LO_CFG.LO_HIGH_RXON.lo_amp15_iref2_rxon = 5600 20 23
MR.<1>.LO_CFG.LO_HIGH_RXON.lo_amp15_iref1_rxon = 5600 24 27
MR.<1>.LO_CFG.LO_HIGH_RXON.reserved.4249 = 5600 28 31
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref1_rxon = 5604 0 0
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref2_rxon = 5604 1 1
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_rx_iref3_rxon = 5604 2 2
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref3_rxon = 5604 3 3
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_iref2_rxon = 5604 4 4
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_iref1_rxon = 5604 5 5
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mix45_rx_iref_rxon = 5604 6 6
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mix45_tx_iref_rxon = 5604 7 7
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp15_iref2_rxon = 5604 8 8
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp15_iref1_rxon = 5604 9 9
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x3_iref_rxon = 5604 10 10
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x2_ibuff_rxon = 5604 11 11
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x2_imult_rxon = 5604 12 12
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp7p5_iref2_rxon = 5604 13 13
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp7p5_iref1_rxon = 5604 14 14
MR.<1>.LO_CFG.LO_PWDN_TXRX.reserved.4250 = 5604 15 15
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref1_txon = 5604 16 16
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref2_txon = 5604 17 17
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_rx_iref3_txon = 5604 18 18
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref3_txon = 5604 19 19
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_iref2_txon = 5604 20 20
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_iref1_txon = 5604 21 21
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mix45_rx_iref_txon = 5604 22 22
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mix45_tx_iref_txon = 5604 23 23
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp15_iref2_txon = 5604 24 24
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp15_iref1_txon = 5604 25 25
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x3_iref_txon = 5604 26 26
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x2_ibuff_txon = 5604 27 27
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x2_imult_txon = 5604 28 28
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp7p5_iref2_txon = 5604 29 29
MR.<1>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp7p5_iref1_txon = 5604 30 30
MR.<1>.LO_CFG.LO_PWDN_TXRX.reserved.4251 = 5604 31 31
MR.<1>.LO_CFG.LO_PWDN.lo_pwdn_amp45_tx_iref1_pwdn = 5608 0 0
MR.<1>.LO_CFG.LO_PWDN.lo_pwdn_amp45_tx_iref2_pwdn = 5608 1 1
MR.<1>.LO_CFG.LO_PWDN.lo_pwdn_amp45_rx_iref3_pwdn = 5608 2 2
MR.<1>.LO_CFG.LO_PWDN.lo_pwdn_amp45_tx_iref3_pwdn = 5608 3 3
MR.<1>.LO_CFG.LO_PWDN.lo_pwdn_amp45_iref2_pwdn = 5608 4 4
MR.<1>.LO_CFG.LO_PWDN.lo_pwdn_amp45_iref1_pwdn = 5608 5 5
MR.<1>.LO_CFG.LO_PWDN.lo_pwdn_mix45_rx_iref_pwdn = 5608 6 6
MR.<1>.LO_CFG.LO_PWDN.lo_pwdn_mix45_tx_iref_pwdn = 5608 7 7
MR.<1>.LO_CFG.LO_PWDN.lo_pwdn_amp15_iref2_pwdn = 5608 8 8
MR.<1>.LO_CFG.LO_PWDN.lo_pwdn_amp15_iref1_pwdn = 5608 9 9
MR.<1>.LO_CFG.LO_PWDN.lo_pwdn_mult_x3_iref_pwdn = 5608 10 10
MR.<1>.LO_CFG.LO_PWDN.lo_pwdn_mult_x2_ibuff_pwdn = 5608 11 11
MR.<1>.LO_CFG.LO_PWDN.lo_pwdn_mult_x2_imult_pwdn = 5608 12 12
MR.<1>.LO_CFG.LO_PWDN.lo_pwdn_amp7p5_iref2_pwdn = 5608 13 13
MR.<1>.LO_CFG.LO_PWDN.lo_pwdn_amp7p5_iref1_pwdn = 5608 14 14
MR.<1>.LO_CFG.LO_PWDN.reserved.4252 = 5608 15 31
MR.<1>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_mult_x3_tx_iref_txon = 5612 0 3
MR.<1>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_mult_x3_rx_iref_txon = 5612 4 7
MR.<1>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_amp45_rx_iref1_txon = 5612 8 11
MR.<1>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_amp45_rx_iref2_txon = 5612 12 15
MR.<1>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_mult_x3_tx_iref_pwdn_txon = 5612 16 16
MR.<1>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_mult_x3_rx_iref_pwdn_txon = 5612 17 17
MR.<1>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_amp45_rx_iref2_pwdn_txon = 5612 18 18
MR.<1>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_amp45_rx_iref1_pwdn_txon = 5612 19 19
MR.<1>.LO_CFG.LO_BIAS_CFG_TXON.rx_pwdn_txon = 5612 20 20
MR.<1>.LO_CFG.LO_BIAS_CFG_TXON.tx_pwdn_txon = 5612 21 21
MR.<1>.LO_CFG.LO_BIAS_CFG_TXON.reserved.4253 = 5612 22 31
MR.<1>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_mult_x3_tx_iref_rxon = 5616 0 3
MR.<1>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_mult_x3_rx_iref_rxon = 5616 4 7
MR.<1>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_amp45_rx_iref1_rxon = 5616 8 11
MR.<1>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_amp45_rx_iref2_rxon = 5616 12 15
MR.<1>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_mult_x3_tx_iref_pwdn_rxon = 5616 16 16
MR.<1>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_mult_x3_rx_iref_pwdn_rxon = 5616 17 17
MR.<1>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_amp45_rx_iref2_pwdn_rxon = 5616 18 18
MR.<1>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_amp45_rx_iref1_pwdn_rxon = 5616 19 19
MR.<1>.LO_CFG.LO_BIAS_CFG_RXON.rx_pwdn_rxon = 5616 20 20
MR.<1>.LO_CFG.LO_BIAS_CFG_RXON.tx_pwdn_rxon = 5616 21 21
MR.<1>.LO_CFG.LO_BIAS_CFG_RXON.reserved.4254 = 5616 22 31
MR.<1>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_mult_x3_tx_iref_pwdn = 5620 0 3
MR.<1>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_mult_x3_rx_iref_pwdn = 5620 4 7
MR.<1>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_amp45_rx_iref1_pwdn = 5620 8 11
MR.<1>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_amp45_rx_iref2_pwdn = 5620 12 15
MR.<1>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_mult_x3_tx_iref_pwdn_pwdn = 5620 16 16
MR.<1>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_mult_x3_rx_iref_pwdn_pwdn = 5620 17 17
MR.<1>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_amp45_rx_iref2_pwdn_pwdn = 5620 18 18
MR.<1>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_amp45_rx_iref1_pwdn_pwdn = 5620 19 19
MR.<1>.LO_CFG.LO_BIAS_CFG_PWDN.rx_pwdn_pwdn = 5620 20 20
MR.<1>.LO_CFG.LO_BIAS_CFG_PWDN.tx_pwdn_pwdn = 5620 21 21
MR.<1>.LO_CFG.LO_BIAS_CFG_PWDN.reserved.4255 = 5620 22 31
MR.<1>.LO_CFG.SW_LO_CTL.sw_lo_main_ctl_00 = 5624 0 1
MR.<1>.LO_CFG.SW_LO_CTL.sw_lo_main_ctl_01 = 5624 2 3
MR.<1>.LO_CFG.SW_LO_CTL.sw_lo_main_ctl_10 = 5624 4 5
MR.<1>.LO_CFG.SW_LO_CTL.sw_lo_main_ctl_11 = 5624 6 7
MR.<1>.LO_CFG.SW_LO_CTL.sw_lo_fb_ctl_00 = 5624 8 9
MR.<1>.LO_CFG.SW_LO_CTL.sw_lo_fb_ctl_01 = 5624 10 11
MR.<1>.LO_CFG.SW_LO_CTL.sw_lo_fb_ctl_10 = 5624 12 13
MR.<1>.LO_CFG.SW_LO_CTL.sw_lo_fb_ctl_11 = 5624 14 15
MR.<1>.LO_CFG.SW_LO_CTL.reserved.4256 = 5624 16 31
MR.<1>.PSH_2TO4.PSH_2TO4 = 5628 0 31
MR.<1>.PSH_2TO4.PSH_2TO4.psh_tx_180ab_90ab_0 = 5628 0 3
MR.<1>.PSH_2TO4.PSH_2TO4.psh_tx_180ab_90ab_1 = 5628 4 7
MR.<1>.PSH_2TO4.PSH_2TO4.psh_tx_180ab_90ab_2 = 5628 8 11
MR.<1>.PSH_2TO4.PSH_2TO4.psh_tx_180ab_90ab_3 = 5628 12 15
MR.<1>.PSH_2TO4.PSH_2TO4.psh_rx_180ab_90ab_0 = 5628 16 19
MR.<1>.PSH_2TO4.PSH_2TO4.psh_rx_180ab_90ab_1 = 5628 20 23
MR.<1>.PSH_2TO4.PSH_2TO4.psh_rx_180ab_90ab_2 = 5628 24 27
MR.<1>.PSH_2TO4.PSH_2TO4.psh_rx_180ab_90ab_3 = 5628 28 31
MR.<1>.RFCA_REGS.RFC_POLY_IREF = 5632 0 31
MR.<1>.RFCA_REGS.RFC_CLKGEN_CFG = 5636 0 31
MR.<1>.RFCA_REGS.RFCA_GENERAL = 5640 0 31
MR.<1>.RFCA_REGS.RFC_BIAS = 5644 0 31
MR.<1>.RFCA_REGS.RFC_POLY_IREF.rfcd_poly_iref_cfg = 5632 0 24
MR.<1>.RFCA_REGS.RFC_POLY_IREF.reserved.4257 = 5632 25 31
MR.<1>.RFCA_REGS.RFC_CLKGEN_CFG.rfcd_cntpath_en = 5636 0 0
MR.<1>.RFCA_REGS.RFC_CLKGEN_CFG.rfcd_clkgen_div5sel = 5636 1 1
MR.<1>.RFCA_REGS.RFC_CLKGEN_CFG.rfcd_clkgen_ana_en = 5636 2 2
MR.<1>.RFCA_REGS.RFC_CLKGEN_CFG.reserved.4258 = 5636 3 31
MR.<1>.RFCA_REGS.RFCA_GENERAL.rfcd_clkgen_divlo = 5640 0 6
MR.<1>.RFCA_REGS.RFCA_GENERAL.rfcd_clkgen_divhi = 5640 7 13
MR.<1>.RFCA_REGS.RFCA_GENERAL.rfcd_rx_hyst_ctrl = 5640 14 15
MR.<1>.RFCA_REGS.RFCA_GENERAL.rfcd_rx_term_ctrl = 5640 16 18
MR.<1>.RFCA_REGS.RFCA_GENERAL.rfcd_tx_drvr_pd = 5640 19 22
MR.<1>.RFCA_REGS.RFCA_GENERAL.rfcd_tx_drvr_pu = 5640 23 26
MR.<1>.RFCA_REGS.RFCA_GENERAL.rfcd_rx_rdac_ctrl = 5640 27 30
MR.<1>.RFCA_REGS.RFCA_GENERAL.reserved.4259 = 5640 31 31
MR.<1>.RFCA_REGS.RFC_BIAS.rfcd_poly_bias_cfg = 5644 0 24
MR.<1>.RFCA_REGS.RFC_BIAS.reserved.4260 = 5644 25 31
MR.<1>.BBX_CFG.BBX_CFG1 = 5648 0 31
MR.<1>.BBX_CFG.BBX_CFG1.bbx_bg_ctrim = 5648 0 5
MR.<1>.BBX_CFG.BBX_CFG1.reserved.4261 = 5648 6 7
MR.<1>.BBX_CFG.BBX_CFG1.bbx_bg_ptrim = 5648 8 13
MR.<1>.BBX_CFG.BBX_CFG1.reserved.4262 = 5648 14 15
MR.<1>.BBX_CFG.BBX_CFG1.bbx_bgen = 5648 16 16
MR.<1>.BBX_CFG.BBX_CFG1.reserved.4263 = 5648 17 31
MR.<1>.RMS_DET_ADC.RMS_DET_ADC1 = 5652 0 31
MR.<1>.RMS_DET_ADC.RMS_DET_ADC2 = 5656 0 31
MR.<1>.RMS_DET_ADC.RMS_DET_EN = 5660 0 31
MR.<1>.RMS_DET_ADC.RF_ATT = 5664 0 31
MR.<1>.RMS_DET_ADC.RMS_DET_ADC1.sense_tbcell = 5652 0 15
MR.<1>.RMS_DET_ADC.RMS_DET_ADC1.reserved.4264 = 5652 16 31
MR.<1>.RMS_DET_ADC.RMS_DET_ADC2.adc_comp_itrim = 5656 0 3
MR.<1>.RMS_DET_ADC.RMS_DET_ADC2.rms_itrim = 5656 4 7
MR.<1>.RMS_DET_ADC.RMS_DET_ADC2.therm_itrim = 5656 8 11
MR.<1>.RMS_DET_ADC.RMS_DET_ADC2.thermal_ptrim = 5656 12 17
MR.<1>.RMS_DET_ADC.RMS_DET_ADC2.rms_refbase_trim = 5656 18 19
MR.<1>.RMS_DET_ADC.RMS_DET_ADC2.therm_refbase_high = 5656 20 20
MR.<1>.RMS_DET_ADC.RMS_DET_ADC2.reserved.4265 = 5656 21 31
MR.<1>.RMS_DET_ADC.RMS_DET_EN.sa_comp_en = 5660 0 0
MR.<1>.RMS_DET_ADC.RMS_DET_EN.txrms_pwdn = 5660 1 1
MR.<1>.RMS_DET_ADC.RMS_DET_EN.rxrms_pwdn = 5660 2 2
MR.<1>.RMS_DET_ADC.RMS_DET_EN.therm_en = 5660 3 3
MR.<1>.RMS_DET_ADC.RMS_DET_EN.reserved.4266 = 5660 4 31
MR.<1>.RMS_DET_ADC.RF_ATT.atten_cfg_dist1_x8_atten_ser_off = 5664 0 0
MR.<1>.RMS_DET_ADC.RF_ATT.atten_cfg_dist0_x8_atten_ser_off = 5664 1 1
MR.<1>.RMS_DET_ADC.RF_ATT.atten_cfg_dist1_x8_atten_par_off = 5664 2 2
MR.<1>.RMS_DET_ADC.RF_ATT.atten_cfg_dist0_x8_atten_par_off = 5664 3 3
MR.<1>.RMS_DET_ADC.RF_ATT.atten_cfg_dist1_x8_atten_ser_on = 5664 4 4
MR.<1>.RMS_DET_ADC.RF_ATT.atten_cfg_dist0_x8_atten_ser_on = 5664 5 5
MR.<1>.RMS_DET_ADC.RF_ATT.atten_cfg_dist1_x8_atten_par_on = 5664 6 6
MR.<1>.RMS_DET_ADC.RF_ATT.atten_cfg_dist0_x8_atten_par_on = 5664 7 7
MR.<1>.RMS_DET_ADC.RF_ATT.reserved.4267 = 5664 8 31
MR.<1>.RF_SPARES.RF_SPARE1 = 5668 0 31
MR.<1>.RF_SPARES.RF_SPARE2 = 5672 0 31
MR.<1>.RF_SPARES.RF_SPARE3 = 5676 0 31
MR.<1>.RF_SPARES.RF_SPARE1.spare_vec1 = 5668 0 31
MR.<1>.RF_SPARES.RF_SPARE2.spare_vec2 = 5672 0 31
MR.<1>.RF_SPARES.RF_SPARE3.spare_vec3 = 5676 0 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_1 = 5680 0 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_2 = 5684 0 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_3 = 5688 0 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_4 = 5692 0 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_5 = 5696 0 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_6 = 5700 0 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_7 = 5704 0 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_8 = 5708 0 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_9 = 5712 0 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_10 = 5716 0 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_1.xpm_ifc_rd_time1 = 5680 0 15
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_1.xpm_ifc_rd_vec1 = 5680 16 18
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_1.reserved.4268 = 5680 19 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_2.xpm_ifc_rd_time2 = 5684 0 15
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_2.xpm_ifc_rd_vec2 = 5684 16 18
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_2.reserved.4269 = 5684 19 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_3.xpm_ifc_rd_time3 = 5688 0 15
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_3.xpm_ifc_rd_vec3 = 5688 16 18
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_3.reserved.4270 = 5688 19 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_4.xpm_ifc_rd_time4 = 5692 0 15
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_4.xpm_ifc_rd_vec4 = 5692 16 18
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_4.reserved.4271 = 5692 19 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_5.xpm_ifc_rd_time5 = 5696 0 15
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_5.xpm_ifc_rd_vec5 = 5696 16 18
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_5.reserved.4272 = 5696 19 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_6.xpm_ifc_rd_time6 = 5700 0 15
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_6.xpm_ifc_rd_vec6 = 5700 16 18
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_6.reserved.4273 = 5700 19 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_7.xpm_ifc_rd_time7 = 5704 0 15
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_7.xpm_ifc_rd_vec7 = 5704 16 18
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_7.reserved.4274 = 5704 19 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_8.xpm_ifc_rd_time8 = 5708 0 15
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_8.xpm_ifc_rd_vec8 = 5708 16 18
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_8.reserved.4275 = 5708 19 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_9.xpm_ifc_rd_time9 = 5712 0 15
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_9.xpm_ifc_rd_vec9 = 5712 16 18
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_9.reserved.4276 = 5712 19 31
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_10.xpm_ifc_rd_time10 = 5716 0 15
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_10.xpm_ifc_rd_vec10 = 5716 16 18
MR.<1>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_10.reserved.4277 = 5716 19 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_1 = 5720 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_2 = 5724 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_3 = 5728 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_4 = 5732 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_5 = 5736 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_6 = 5740 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_7 = 5744 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_8 = 5748 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_9 = 5752 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_10 = 5756 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_11 = 5760 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_12 = 5764 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_13 = 5768 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_14 = 5772 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_15 = 5776 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_16 = 5780 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_17 = 5784 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_18 = 5788 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_19 = 5792 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_20 = 5796 0 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_1.xpm_ifc_wr_time1 = 5720 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_1.xpm_ifc_wr_vec1 = 5720 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_1.reserved.4278 = 5720 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_2.xpm_ifc_wr_time2 = 5724 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_2.xpm_ifc_wr_vec2 = 5724 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_2.reserved.4279 = 5724 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_3.xpm_ifc_wr_time3 = 5728 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_3.xpm_ifc_wr_vec3 = 5728 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_3.reserved.4280 = 5728 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_4.xpm_ifc_wr_time4 = 5732 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_4.xpm_ifc_wr_vec4 = 5732 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_4.reserved.4281 = 5732 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_5.xpm_ifc_wr_time5 = 5736 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_5.xpm_ifc_wr_vec5 = 5736 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_5.reserved.4282 = 5736 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_6.xpm_ifc_wr_time6 = 5740 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_6.xpm_ifc_wr_vec6 = 5740 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_6.reserved.4283 = 5740 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_7.xpm_ifc_wr_time7 = 5744 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_7.xpm_ifc_wr_vec7 = 5744 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_7.reserved.4284 = 5744 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_8.xpm_ifc_wr_time8 = 5748 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_8.xpm_ifc_wr_vec8 = 5748 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_8.reserved.4285 = 5748 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_9.xpm_ifc_wr_time9 = 5752 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_9.xpm_ifc_wr_vec9 = 5752 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_9.reserved.4286 = 5752 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_10.xpm_ifc_wr_time10 = 5756 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_10.xpm_ifc_wr_vec10 = 5756 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_10.reserved.4287 = 5756 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_11.xpm_ifc_wr_time11 = 5760 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_11.xpm_ifc_wr_vec11 = 5760 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_11.reserved.4288 = 5760 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_12.xpm_ifc_wr_time12 = 5764 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_12.xpm_ifc_wr_vec12 = 5764 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_12.reserved.4289 = 5764 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_13.xpm_ifc_wr_time13 = 5768 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_13.xpm_ifc_wr_vec13 = 5768 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_13.reserved.4290 = 5768 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_14.xpm_ifc_wr_time14 = 5772 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_14.xpm_ifc_wr_vec14 = 5772 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_14.reserved.4291 = 5772 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_15.xpm_ifc_wr_time15 = 5776 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_15.xpm_ifc_wr_vec15 = 5776 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_15.reserved.4292 = 5776 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_16.xpm_ifc_wr_time16 = 5780 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_16.xpm_ifc_wr_vec16 = 5780 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_16.reserved.4293 = 5780 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_17.xpm_ifc_wr_time17 = 5784 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_17.xpm_ifc_wr_vec17 = 5784 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_17.reserved.4294 = 5784 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_18.xpm_ifc_wr_time18 = 5788 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_18.xpm_ifc_wr_vec18 = 5788 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_18.reserved.4295 = 5788 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_19.xpm_ifc_wr_time19 = 5792 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_19.xpm_ifc_wr_vec19 = 5792 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_19.reserved.4296 = 5792 25 31
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_20.xpm_ifc_wr_time20 = 5796 0 15
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_20.xpm_ifc_wr_vec20 = 5796 16 24
MR.<1>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_20.reserved.4297 = 5796 25 31
MR.<1>.XPM_GENERAL.RFC_XPM_GENERAL_0 = 5800 0 31
MR.<1>.XPM_GENERAL.RFC_XPM_GENERAL_1 = 5804 0 31
MR.<1>.XPM_GENERAL.RFC_XPM_GENERAL_2 = 5808 0 31
MR.<1>.XPM_GENERAL.RFC_XPM_GENERAL_0.xpm_rd_dout_sample_time = 5800 0 23
MR.<1>.XPM_GENERAL.RFC_XPM_GENERAL_0.reserved.4298 = 5800 24 31
MR.<1>.XPM_GENERAL.RFC_XPM_GENERAL_1.xpm_wr_dout_sample_time = 5804 0 23
MR.<1>.XPM_GENERAL.RFC_XPM_GENERAL_1.reserved.4299 = 5804 24 31
MR.<1>.XPM_GENERAL.RFC_XPM_GENERAL_2.xpm_data_output = 5808 0 7
MR.<1>.XPM_GENERAL.RFC_XPM_GENERAL_2.xpm_data_output_valid = 5808 8 8
MR.<1>.XPM_GENERAL.RFC_XPM_GENERAL_2.xpm_lock_reg = 5808 9 9
MR.<1>.XPM_GENERAL.RFC_XPM_GENERAL_2.xpm_ifc_busy = 5808 10 10
MR.<1>.XPM_GENERAL.RFC_XPM_GENERAL_2.reserved.4300 = 5808 11 31
MR.<1>.MODEM_CFG.MR_RFC_MODEM_TX_SFD_MODE = 5812 0 31
MR.<1>.MODEM_CFG.MR_RFC_MODEM_RX_SFD_MODE = 5816 0 31
MR.<1>.MODEM_CFG.MR_RFC_MODEM_CFG_1 = 5820 0 31
MR.<1>.MODEM_CFG.MR_RFC_MODEM_CFG_2 = 5824 0 31
MR.<1>.MODEM_CFG.MR_RFC_MODEM_TX_SFD_MODE.tx_sfd_word = 5812 0 31
MR.<1>.MODEM_CFG.MR_RFC_MODEM_RX_SFD_MODE.rx_sfd_word = 5816 0 31
MR.<1>.MODEM_CFG.MR_RFC_MODEM_CFG_1.idle_pattern = 5820 0 31
MR.<1>.MODEM_CFG.MR_RFC_MODEM_CFG_2.crc_mode = 5824 0 1
MR.<1>.MODEM_CFG.MR_RFC_MODEM_CFG_2.tx_sfd_mode = 5824 2 6
MR.<1>.MODEM_CFG.MR_RFC_MODEM_CFG_2.rx_sfd_mode = 5824 7 11
MR.<1>.MODEM_CFG.MR_RFC_MODEM_CFG_2.idle_force_mode = 5824 12 12
MR.<1>.MODEM_CFG.MR_RFC_MODEM_CFG_2.idle_force_val = 5824 13 13
MR.<1>.MODEM_CFG.MR_RFC_MODEM_CFG_2.mdm_stt_sfd_clr = 5824 14 14
MR.<1>.MODEM_CFG.MR_RFC_MODEM_CFG_2.mdm_stt_crc_clr = 5824 15 15
MR.<1>.MODEM_CFG.MR_RFC_MODEM_CFG_2.liv_hw_reset_val = 5824 16 22
MR.<1>.MODEM_CFG.MR_RFC_MODEM_CFG_2.reserved.4301 = 5824 23 31
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_0 = 5828 0 31
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_1 = 5832 0 31
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_2 = 5836 0 31
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_3 = 5840 0 31
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_4 = 5844 0 31
MR.<1>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_5 = 5848 0 31
MR.<1>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_6 = 5852 0 31
MR.<1>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_7 = 5856 0 31
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_odd_0_sfd_ok = 5828 0 3
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_even_0_sfd_ok = 5828 4 7
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_odd_90_sfd_ok = 5828 8 11
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_even_90_sfd_ok = 5828 12 15
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_odd_180_sfd_ok = 5828 16 19
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_even_180_sfd_ok = 5828 20 23
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_odd_270_sfd_ok = 5828 24 27
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_even_270_sfd_ok = 5828 28 31
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_1.mdm_stt_man_odd_0_crc_ok = 5832 0 11
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_1.reserved.4302 = 5832 12 15
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_1.mdm_stt_man_even_0_crc_ok = 5832 16 27
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_1.reserved.4303 = 5832 28 31
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_2.mdm_stt_man_odd_90_crc_ok = 5836 0 11
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_2.reserved.4304 = 5836 12 15
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_2.mdm_stt_man_even_90_crc_ok = 5836 16 27
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_2.reserved.4305 = 5836 28 31
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_3.mdm_stt_man_odd_180_crc_ok = 5840 0 11
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_3.reserved.4306 = 5840 12 15
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_3.mdm_stt_man_even_180_crc_ok = 5840 16 27
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_3.reserved.4307 = 5840 28 31
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_4.mdm_stt_man_odd_270_crc_ok = 5844 0 11
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_4.reserved.4308 = 5844 12 15
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_4.mdm_stt_man_even_270_crc_ok = 5844 16 27
MR.<1>.MODEM_STAT.MR_RFC_MODEM_STAT_4.reserved.4309 = 5844 28 31
MR.<1>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_5.mdm_stt_rx_sfd_ok = 5848 0 15
MR.<1>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_5.reserved.4310 = 5848 16 31
MR.<1>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_6.mdm_stt_rx_crc_ok = 5852 0 23
MR.<1>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_6.reserved.4311 = 5852 24 31
MR.<1>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_7.mdm_stt_rx_crc_err = 5856 0 15
MR.<1>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_7.reserved.4312 = 5856 16 31
MR.<1>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0 = 5860 0 31
MR.<1>.MAIN_SM_GENERAL.DIV_GROUP_CTL = 5864 0 31
MR.<1>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0.rxtx_ta_time = 5860 0 9
MR.<1>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0.tx_response_time = 5860 10 19
MR.<1>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0.slave_tx_time = 5860 20 29
MR.<1>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0.reserved.4313 = 5860 30 31
MR.<1>.MAIN_SM_GENERAL.DIV_GROUP_CTL.group_id = 5864 0 2
MR.<1>.MAIN_SM_GENERAL.DIV_GROUP_CTL.diversity_mode = 5864 3 3
MR.<1>.MAIN_SM_GENERAL.DIV_GROUP_CTL.pair_mode = 5864 4 4
MR.<1>.MAIN_SM_GENERAL.DIV_GROUP_CTL.reserved.4314 = 5864 5 31
MR.<1>.SUCCESSIVE_APP.SUC_APP_MODE = 5868 0 31
MR.<1>.SUCCESSIVE_APP.SUC_APP_TIME = 5872 0 31
MR.<1>.SUCCESSIVE_APP.SUC_APP_TH = 5876 0 31
MR.<1>.SUCCESSIVE_APP.SUC_APP_START = 5880 0 31
MR.<1>.SUCCESSIVE_APP.RF_ATT_STAT = 5884 0 31
MR.<1>.SUCCESSIVE_APP.SUC_APP_AVG_LEN = 5888 0 31
MR.<1>.SUCCESSIVE_APP.SUC_APP_RESULT = 5892 0 31
MR.<1>.SUCCESSIVE_APP.SUC_APP_RST = 5896 0 31
MR.<1>.SUCCESSIVE_APP.SUC_APP_MODE.rf_att_mode = 5868 0 1
MR.<1>.SUCCESSIVE_APP.SUC_APP_MODE.suc_app_det_mode = 5868 2 3
MR.<1>.SUCCESSIVE_APP.SUC_APP_MODE.suc_app_comp_polarity = 5868 4 4
MR.<1>.SUCCESSIVE_APP.SUC_APP_MODE.force_tx_sa_mode = 5868 5 5
MR.<1>.SUCCESSIVE_APP.SUC_APP_MODE.reserved.4315 = 5868 6 31
MR.<1>.SUCCESSIVE_APP.SUC_APP_TIME.suc_app_comp_delay_tx = 5872 0 7
MR.<1>.SUCCESSIVE_APP.SUC_APP_TIME.suc_app_comp_delay_rx = 5872 8 15
MR.<1>.SUCCESSIVE_APP.SUC_APP_TIME.post_tx_on_count = 5872 16 31
MR.<1>.SUCCESSIVE_APP.SUC_APP_TH.suc_app_det_th_low = 5876 0 4
MR.<1>.SUCCESSIVE_APP.SUC_APP_TH.reserved.4316 = 5876 5 7
MR.<1>.SUCCESSIVE_APP.SUC_APP_TH.suc_app_det_th_high = 5876 8 12
MR.<1>.SUCCESSIVE_APP.SUC_APP_TH.reserved.4317 = 5876 13 31
MR.<1>.SUCCESSIVE_APP.SUC_APP_START.suc_app_tx_det_start = 5880 0 0
MR.<1>.SUCCESSIVE_APP.SUC_APP_START.reserved.4318 = 5880 1 31
MR.<1>.SUCCESSIVE_APP.RF_ATT_STAT.mr_rfc_rgf_rf_att_status = 5884 0 0
MR.<1>.SUCCESSIVE_APP.RF_ATT_STAT.rf_att_th1_pass = 5884 1 1
MR.<1>.SUCCESSIVE_APP.RF_ATT_STAT.reserved.4319 = 5884 2 31
MR.<1>.SUCCESSIVE_APP.SUC_APP_AVG_LEN.suc_app_adc_avg_length = 5888 0 9
MR.<1>.SUCCESSIVE_APP.SUC_APP_AVG_LEN.reserved.4320 = 5888 10 31
MR.<1>.SUCCESSIVE_APP.SUC_APP_RESULT.suc_app_adc_accum_reg = 5892 0 15
MR.<1>.SUCCESSIVE_APP.SUC_APP_RESULT.reserved.4321 = 5892 16 31
MR.<1>.SUCCESSIVE_APP.SUC_APP_RST.suc_app_clr = 5896 0 0
MR.<1>.SUCCESSIVE_APP.SUC_APP_RST.reserved.4322 = 5896 1 31
MR.<1>.CAR_CFG.CAR_CFG_SW_RST = 5900 0 31
MR.<1>.CAR_CFG.CAR_CFG_SW_RST_MASK = 5904 0 31
MR.<1>.CAR_CFG.CAR_CFG_HW_RST_MASK = 5908 0 31
MR.<1>.CAR_CFG.CAR_CFG_FRC_CLK = 5912 0 31
MR.<1>.CAR_CFG.CAR_CFG_CG_BYPASS = 5916 0 31
MR.<1>.CAR_CFG.CAR_CFG_SW_RST.sw_reset = 5900 0 4
MR.<1>.CAR_CFG.CAR_CFG_SW_RST.reserved.4323 = 5900 5 31
MR.<1>.CAR_CFG.CAR_CFG_SW_RST_MASK.sw_reset_mask = 5904 0 4
MR.<1>.CAR_CFG.CAR_CFG_SW_RST_MASK.reserved.4324 = 5904 5 31
MR.<1>.CAR_CFG.CAR_CFG_HW_RST_MASK.hw_reset_mask = 5908 0 4
MR.<1>.CAR_CFG.CAR_CFG_HW_RST_MASK.reserved.4325 = 5908 5 31
MR.<1>.CAR_CFG.CAR_CFG_FRC_CLK.frc_man_clk = 5912 0 0
MR.<1>.CAR_CFG.CAR_CFG_FRC_CLK.frc_liv_clk = 5912 1 1
MR.<1>.CAR_CFG.CAR_CFG_FRC_CLK.reserved.4326 = 5912 2 31
MR.<1>.CAR_CFG.CAR_CFG_CG_BYPASS.sys_rgf_sw_bypass_hw_cg = 5916 0 0
MR.<1>.CAR_CFG.CAR_CFG_CG_BYPASS.reserved.4327 = 5916 1 31
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT = 5920 0 63
MR.<1>.CURR_RF_CONFIG.EDGE_IREF = 5928 0 511
MR.<1>.CURR_RF_CONFIG.DIST_IREF = 5992 0 159
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN = 6012 0 127
MR.<1>.CURR_RF_CONFIG.DIST_PWDN = 6028 0 63
MR.<1>.CURR_RF_CONFIG.EDGE_PSH = 6036 0 127
MR.<1>.CURR_RF_CONFIG.SPDT_IF = 6052 0 31
MR.<1>.CURR_RF_CONFIG.LO = 6056 0 95
MR.<1>.CURR_RF_CONFIG.RFC = 6068 0 95
MR.<1>.CURR_RF_CONFIG.ATTEN = 6080 0 31
MR.<1>.CURR_RF_CONFIG.SPARE = 6084 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0 = 5920 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8 = 5924 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_0 = 5920 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_1 = 5920 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_2 = 5920 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_3 = 5920 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_4 = 5920 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_5 = 5920 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_6 = 5920 24 27
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_7 = 5920 28 31
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_8 = 5924 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_9 = 5924 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_10 = 5924 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_11 = 5924 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_12 = 5924 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_13 = 5924 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_14 = 5924 24 27
MR.<1>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_15 = 5924 28 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF = 5928 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF = 5932 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF = 5936 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF = 5940 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF = 5944 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF = 5948 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF = 5952 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF = 5956 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF = 5960 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF = 5964 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF = 5968 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF = 5972 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF = 5976 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF = 5980 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF = 5984 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF = 5988 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_rx_amp3_iref = 5928 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_rx_amp2_iref = 5928 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_rx_amp1_iref = 5928 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_tx_amp3_iref = 5928 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_tx_amp2_iref = 5928 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_tx_amp1_iref = 5928 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.reserved.4328 = 5928 24 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_rx_amp3_iref = 5932 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_rx_amp2_iref = 5932 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_rx_amp1_iref = 5932 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_tx_amp3_iref = 5932 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_tx_amp2_iref = 5932 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_tx_amp1_iref = 5932 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.reserved.4329 = 5932 24 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_rx_amp3_iref = 5936 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_rx_amp2_iref = 5936 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_rx_amp1_iref = 5936 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_tx_amp3_iref = 5936 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_tx_amp2_iref = 5936 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_tx_amp1_iref = 5936 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.reserved.4330 = 5936 24 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_rx_amp3_iref = 5940 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_rx_amp2_iref = 5940 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_rx_amp1_iref = 5940 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_tx_amp3_iref = 5940 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_tx_amp2_iref = 5940 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_tx_amp1_iref = 5940 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.reserved.4331 = 5940 24 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_rx_amp3_iref = 5944 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_rx_amp2_iref = 5944 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_rx_amp1_iref = 5944 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_tx_amp3_iref = 5944 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_tx_amp2_iref = 5944 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_tx_amp1_iref = 5944 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.reserved.4332 = 5944 24 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_rx_amp3_iref = 5948 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_rx_amp2_iref = 5948 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_rx_amp1_iref = 5948 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_tx_amp3_iref = 5948 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_tx_amp2_iref = 5948 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_tx_amp1_iref = 5948 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.reserved.4333 = 5948 24 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_rx_amp3_iref = 5952 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_rx_amp2_iref = 5952 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_rx_amp1_iref = 5952 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_tx_amp3_iref = 5952 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_tx_amp2_iref = 5952 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_tx_amp1_iref = 5952 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.reserved.4334 = 5952 24 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_rx_amp3_iref = 5956 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_rx_amp2_iref = 5956 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_rx_amp1_iref = 5956 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_tx_amp3_iref = 5956 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_tx_amp2_iref = 5956 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_tx_amp1_iref = 5956 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.reserved.4335 = 5956 24 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_rx_amp3_iref = 5960 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_rx_amp2_iref = 5960 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_rx_amp1_iref = 5960 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_tx_amp3_iref = 5960 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_tx_amp2_iref = 5960 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_tx_amp1_iref = 5960 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.reserved.4336 = 5960 24 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_rx_amp3_iref = 5964 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_rx_amp2_iref = 5964 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_rx_amp1_iref = 5964 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_tx_amp3_iref = 5964 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_tx_amp2_iref = 5964 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_tx_amp1_iref = 5964 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.reserved.4337 = 5964 24 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_rx_amp3_iref = 5968 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_rx_amp2_iref = 5968 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_rx_amp1_iref = 5968 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_tx_amp3_iref = 5968 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_tx_amp2_iref = 5968 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_tx_amp1_iref = 5968 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.reserved.4338 = 5968 24 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_rx_amp3_iref = 5972 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_rx_amp2_iref = 5972 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_rx_amp1_iref = 5972 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_tx_amp3_iref = 5972 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_tx_amp2_iref = 5972 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_tx_amp1_iref = 5972 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.reserved.4339 = 5972 24 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_rx_amp3_iref = 5976 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_rx_amp2_iref = 5976 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_rx_amp1_iref = 5976 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_tx_amp3_iref = 5976 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_tx_amp2_iref = 5976 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_tx_amp1_iref = 5976 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.reserved.4340 = 5976 24 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_rx_amp3_iref = 5980 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_rx_amp2_iref = 5980 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_rx_amp1_iref = 5980 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_tx_amp3_iref = 5980 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_tx_amp2_iref = 5980 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_tx_amp1_iref = 5980 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.reserved.4341 = 5980 24 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_rx_amp3_iref = 5984 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_rx_amp2_iref = 5984 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_rx_amp1_iref = 5984 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_tx_amp3_iref = 5984 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_tx_amp2_iref = 5984 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_tx_amp1_iref = 5984 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.reserved.4342 = 5984 24 31
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_rx_amp3_iref = 5988 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_rx_amp2_iref = 5988 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_rx_amp1_iref = 5988 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_tx_amp3_iref = 5988 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_tx_amp2_iref = 5988 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_tx_amp1_iref = 5988 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.reserved.4343 = 5988 24 31
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF = 5992 0 31
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF = 5996 0 31
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF = 6000 0 31
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF = 6004 0 31
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X16_IREF = 6008 0 31
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist0_x2_rx_iref = 5992 0 3
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist1_x2_rx_iref = 5992 4 7
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist2_x2_rx_iref = 5992 8 11
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist3_x2_rx_iref = 5992 12 15
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist4_x2_rx_iref = 5992 16 19
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist5_x2_rx_iref = 5992 20 23
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist6_x2_rx_iref = 5992 24 27
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist7_x2_rx_iref = 5992 28 31
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist0_x2_tx_iref = 5996 0 3
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist1_x2_tx_iref = 5996 4 7
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist2_x2_tx_iref = 5996 8 11
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist3_x2_tx_iref = 5996 12 15
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist4_x2_tx_iref = 5996 16 19
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist5_x2_tx_iref = 5996 20 23
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist6_x2_tx_iref = 5996 24 27
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist7_x2_tx_iref = 5996 28 31
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist0_x4_tx_iref = 6000 0 3
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist0_x4_rx_iref = 6000 4 7
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist1_x4_tx_iref = 6000 8 11
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist1_x4_rx_iref = 6000 12 15
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist2_x4_tx_iref = 6000 16 19
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist2_x4_rx_iref = 6000 20 23
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist3_x4_tx_iref = 6000 24 27
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist3_x4_rx_iref = 6000 28 31
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist0_x8_amp2_rx_iref = 6004 0 3
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist0_x8_amp1_rx_iref = 6004 4 7
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist0_x8_amp2_tx_iref = 6004 8 11
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist0_x8_amp1_tx_iref = 6004 12 15
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist1_x8_amp2_rx_iref = 6004 16 19
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist1_x8_amp1_rx_iref = 6004 20 23
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist1_x8_amp2_tx_iref = 6004 24 27
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist1_x8_amp1_tx_iref = 6004 28 31
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X16_IREF.dist_x16_tx_iref = 6008 0 3
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X16_IREF.dist_x16_rx_iref = 6008 4 7
MR.<1>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X16_IREF.reserved.4344 = 6008 8 31
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN = 6012 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN = 6016 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN = 6020 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN = 6024 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_rx_3 = 6012 0 2
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_tx_3 = 6012 3 5
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_rx_2 = 6012 6 8
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_tx_2 = 6012 9 11
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_rx_1 = 6012 12 14
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_tx_1 = 6012 15 17
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_rx_0 = 6012 18 20
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_tx_0 = 6012 21 23
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.reserved.4345 = 6012 24 31
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_rx_7 = 6016 0 2
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_tx_7 = 6016 3 5
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_rx_6 = 6016 6 8
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_tx_6 = 6016 9 11
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_rx_5 = 6016 12 14
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_tx_5 = 6016 15 17
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_rx_4 = 6016 18 20
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_tx_4 = 6016 21 23
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.reserved.4346 = 6016 24 31
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_rx_11 = 6020 0 2
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_tx_11 = 6020 3 5
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_rx_10 = 6020 6 8
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_tx_10 = 6020 9 11
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_rx_9 = 6020 12 14
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_tx_9 = 6020 15 17
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_rx_8 = 6020 18 20
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_tx_8 = 6020 21 23
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.reserved.4347 = 6020 24 31
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_rx_15 = 6024 0 2
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_tx_15 = 6024 3 5
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_rx_14 = 6024 6 8
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_tx_14 = 6024 9 11
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_rx_13 = 6024 12 14
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_tx_13 = 6024 15 17
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_rx_12 = 6024 18 20
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_tx_12 = 6024 21 23
MR.<1>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.reserved.4348 = 6024 24 31
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN = 6028 0 31
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X16_PWDN = 6032 0 31
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x8_amp2_rx_pwdn = 6028 0 0
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x8_amp1_rx_pwdn = 6028 1 1
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x8_amp2_tx_pwdn = 6028 2 2
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x8_amp1_tx_pwdn = 6028 3 3
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x8_amp2_rx_pwdn = 6028 4 4
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x8_amp1_rx_pwdn = 6028 5 5
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x8_amp2_tx_pwdn = 6028 6 6
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x8_amp1_tx_pwdn = 6028 7 7
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist3_x4_tx_pwdn = 6028 8 8
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist3_x4_rx_pwdn = 6028 9 9
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist2_x4_tx_pwdn = 6028 10 10
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist2_x4_rx_pwdn = 6028 11 11
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x4_tx_pwdn = 6028 12 12
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x4_rx_pwdn = 6028 13 13
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x4_tx_pwdn = 6028 14 14
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x4_rx_pwdn = 6028 15 15
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist7_x2_tx_pwdn = 6028 16 16
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist7_x2_rx_pwdn = 6028 17 17
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist6_x2_tx_pwdn = 6028 18 18
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist6_x2_rx_pwdn = 6028 19 19
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist5_x2_tx_pwdn = 6028 20 20
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist5_x2_rx_pwdn = 6028 21 21
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist4_x2_tx_pwdn = 6028 22 22
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist4_x2_rx_pwdn = 6028 23 23
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist3_x2_tx_pwdn = 6028 24 24
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist3_x2_rx_pwdn = 6028 25 25
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist2_x2_tx_pwdn = 6028 26 26
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist2_x2_rx_pwdn = 6028 27 27
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x2_tx_pwdn = 6028 28 28
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x2_rx_pwdn = 6028 29 29
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x2_tx_pwdn = 6028 30 30
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x2_rx_pwdn = 6028 31 31
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X16_PWDN.dist_x16_tx_pwdn = 6032 0 0
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X16_PWDN.dist_x16_rx_pwdn = 6032 1 1
MR.<1>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X16_PWDN.reserved.4349 = 6032 2 31
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH = 6036 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH = 6040 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH = 6044 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH = 6048 0 31
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_rx_3 = 6036 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_tx_3 = 6036 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_rx_2 = 6036 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_tx_2 = 6036 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_rx_1 = 6036 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_tx_1 = 6036 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_rx_0 = 6036 24 27
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_tx_0 = 6036 28 31
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_rx_7 = 6040 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_tx_7 = 6040 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_rx_6 = 6040 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_tx_6 = 6040 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_rx_5 = 6040 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_tx_5 = 6040 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_rx_4 = 6040 24 27
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_tx_4 = 6040 28 31
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_rx_11 = 6044 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_tx_11 = 6044 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_rx_10 = 6044 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_tx_10 = 6044 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_rx_9 = 6044 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_tx_9 = 6044 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_rx_8 = 6044 24 27
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_tx_8 = 6044 28 31
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_rx_15 = 6048 0 3
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_tx_15 = 6048 4 7
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_rx_14 = 6048 8 11
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_tx_14 = 6048 12 15
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_rx_13 = 6048 16 19
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_tx_13 = 6048 20 23
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_rx_12 = 6048 24 27
MR.<1>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_tx_12 = 6048 28 31
MR.<1>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF = 6052 0 31
MR.<1>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.mux_sw_if_div_ctl = 6052 0 1
MR.<1>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_rx_iref1_pwdn = 6052 2 2
MR.<1>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_rx_iref2_pwdn = 6052 3 3
MR.<1>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_tx_iref1_pwdn = 6052 4 4
MR.<1>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_tx_iref2_pwdn = 6052 5 5
MR.<1>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_rx_iref1 = 6052 6 9
MR.<1>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_rx_iref2 = 6052 10 13
MR.<1>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_tx_iref1 = 6052 14 17
MR.<1>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_tx_iref2 = 6052 18 21
MR.<1>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_spdt_ctl = 6052 22 25
MR.<1>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.reserved.4350 = 6052 26 31
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1 = 6056 0 31
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2 = 6060 0 31
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3 = 6064 0 31
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_amp45_iref2 = 6056 0 3
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_amp45_iref1 = 6056 4 7
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_mult_x3_iref = 6056 8 11
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_mult_x2_ibuff = 6056 12 15
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_mult_x2_imult = 6056 16 19
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_amp7p5_iref2 = 6056 20 23
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_amp7p5_iref1 = 6056 24 27
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_sw_lo_main_ctl = 6056 28 29
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_sw_lo_fb_ctl = 6056 30 31
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_amp15_iref2 = 6060 0 3
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_amp15_iref1 = 6060 4 7
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_tx_amp45_iref5 = 6060 8 11
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_rx_amp45_iref5 = 6060 12 15
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_amp45_iref4 = 6060 16 19
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_amp45_iref3 = 6060 20 23
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_rx_mix45_iref = 6060 24 27
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_tx_mix45_iref = 6060 28 31
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp15_iref2_pwdn = 6064 0 0
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp15_iref1_pwdn = 6064 1 1
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_tx_amp45_iref5_pwdn = 6064 2 2
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_rx_amp45_iref5_pwdn = 6064 3 3
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp45_iref4_pwdn = 6064 4 4
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp45_iref3_pwdn = 6064 5 5
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_rx_mix45_iref_pwdn = 6064 6 6
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_tx_mix45_iref_pwdn = 6064 7 7
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp45_iref2_pwdn = 6064 8 8
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp45_iref1_pwdn = 6064 9 9
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_mult_x3_iref_pwdn = 6064 10 10
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_mult_x2_ibuff_pwdn = 6064 11 11
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_mult_x2_imult_pwdn = 6064 12 12
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp7p5_iref2_pwdn = 6064 13 13
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp7p5_iref1_pwdn = 6064 14 14
MR.<1>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.reserved.4351 = 6064 15 31
MR.<1>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_1 = 6068 0 31
MR.<1>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_2 = 6072 0 31
MR.<1>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_3 = 6076 0 31
MR.<1>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_1.curr_cfg_rfc_1 = 6068 0 31
MR.<1>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_2.curr_cfg_rfc_2 = 6072 0 31
MR.<1>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_3.curr_cfg_rfc_3 = 6076 0 5
MR.<1>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_3.reserved.4352 = 6076 6 31
MR.<1>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN = 6080 0 31
MR.<1>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.dist1_x8_atten_ser = 6080 0 0
MR.<1>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.dist0_x8_atten_ser = 6080 1 1
MR.<1>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.dist1_x8_atten_par = 6080 2 2
MR.<1>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.dist0_x8_atten_par = 6080 3 3
MR.<1>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.reserved.4353 = 6080 4 31
MR.<1>.CURR_RF_CONFIG.SPARE.CURR_CFG_SEC_TBL_SPARE = 6084 0 31
MR.<1>.CURR_RF_CONFIG.SPARE.CURR_CFG_SEC_TBL_SPARE.curr_cfg_sec_tbl_spare = 6084 0 15
MR.<1>.CURR_RF_CONFIG.SPARE.CURR_CFG_SEC_TBL_SPARE.reserved.4354 = 6084 16 31
MR.<1>.IO_PAD_REN.IO_PAD_REN = 6088 0 31
MR.<1>.IO_PAD_REN.IO_PAD_REN.io_pad_ren_vec = 6088 0 2
MR.<1>.IO_PAD_REN.IO_PAD_REN.reserved.4355 = 6088 3 31
MR.<1>.FORCE_FB_MAIN.FORCE_FB_MAIN = 6092 0 31
MR.<1>.FORCE_FB_MAIN.FORCE_FB_MAIN.ext_lo_fb_main_ctl = 6092 0 0
MR.<1>.FORCE_FB_MAIN.FORCE_FB_MAIN.ext_ctrl_fb_main_ctl = 6092 1 1
MR.<1>.FORCE_FB_MAIN.FORCE_FB_MAIN.force_ext_lo_fb_main_ctl = 6092 2 2
MR.<1>.FORCE_FB_MAIN.FORCE_FB_MAIN.force_ext_ctrl_fb_main_ctl = 6092 3 3
MR.<1>.FORCE_FB_MAIN.FORCE_FB_MAIN.reserved.4356 = 6092 4 31
MR.<2>.TX_SEC = 6096 0 63
MR.<2>.RX_SEC = 7120 0 63
MR.<2>.EDGE_BIAS_TBL_PSH_IMP_OFF_ = 8144 0 31
MR.<2>.DIST_CFG = 8528 0 447
MR.<2>.EDGE_SPDT_CFG = 8584 0 127
MR.<2>.IF_CFG = 8600 0 287
MR.<2>.LO_CFG = 8636 0 319
MR.<2>.PSH_2TO4 = 8676 0 31
MR.<2>.RFCA_REGS = 8680 0 127
MR.<2>.BBX_CFG = 8696 0 31
MR.<2>.RMS_DET_ADC = 8700 0 127
MR.<2>.RF_SPARES = 8716 0 95
MR.<2>.XPM_WAVE_RD = 8728 0 319
MR.<2>.XPM_WAVE_WR = 8768 0 639
MR.<2>.XPM_GENERAL = 8848 0 95
MR.<2>.MODEM_CFG = 8860 0 127
MR.<2>.MODEM_STAT = 8876 0 255
MR.<2>.MAIN_SM_GENERAL = 8908 0 63
MR.<2>.SUCCESSIVE_APP = 8916 0 255
MR.<2>.CAR_CFG = 8948 0 159
MR.<2>.CURR_RF_CONFIG = 8968 0 1343
MR.<2>.IO_PAD_REN = 9136 0 31
MR.<2>.FORCE_FB_MAIN = 9140 0 31
MR.<2>.TX_SEC.ANT_CFG1 = 6096 0 31
MR.<2>.TX_SEC.ANT_CFG2 = 6100 0 31
MR.<2>.TX_SEC.ANT_CFG1.psh = 6096 0 31
MR.<2>.TX_SEC.ANT_CFG2.imp_match = 6100 0 15
MR.<2>.TX_SEC.ANT_CFG2.spare = 6100 16 23
MR.<2>.TX_SEC.ANT_CFG2.reserved.4231 = 6100 24 31
MR.<2>.RX_SEC.ANT_CFG1 = 7120 0 31
MR.<2>.RX_SEC.ANT_CFG2 = 7124 0 31
MR.<2>.RX_SEC.ANT_CFG1.psh = 7120 0 31
MR.<2>.RX_SEC.ANT_CFG2.imp_match = 7124 0 15
MR.<2>.RX_SEC.ANT_CFG2.spare = 7124 16 23
MR.<2>.RX_SEC.ANT_CFG2.reserved.4232 = 7124 24 31
MR.<2>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF = 8144 0 31
MR.<2>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp1_iref = 8144 0 3
MR.<2>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp2_iref = 8144 4 7
MR.<2>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp3_iref = 8144 8 11
MR.<2>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp1_pwdn = 8144 12 12
MR.<2>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp2_pwdn = 8144 13 13
MR.<2>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp3_pwdn = 8144 14 14
MR.<2>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.reserved.4233 = 8144 15 15
MR.<2>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp1_iref = 8144 16 19
MR.<2>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp2_iref = 8144 20 23
MR.<2>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp3_iref = 8144 24 27
MR.<2>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp1_pwdn = 8144 28 28
MR.<2>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp2_pwdn = 8144 29 29
MR.<2>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp3_pwdn = 8144 30 30
MR.<2>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.reserved.4234 = 8144 31 31
MR.<2>.DIST_CFG.X2_TX_IREF_TXON = 8528 0 31
MR.<2>.DIST_CFG.X2_RX_IREF_TXON = 8532 0 31
MR.<2>.DIST_CFG.X4_RXTX_IREF_TXON = 8536 0 31
MR.<2>.DIST_CFG.X8_RXTX_IREF_TXON = 8540 0 31
MR.<2>.DIST_CFG.X16_RXTX_IREF_TXON = 8544 0 31
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON = 8548 0 31
MR.<2>.DIST_CFG.X16_RXTX_PWDN_TXON = 8552 0 31
MR.<2>.DIST_CFG.X2_TX_IREF_RXON = 8556 0 31
MR.<2>.DIST_CFG.X2_RX_IREF_RXON = 8560 0 31
MR.<2>.DIST_CFG.X4_RXTX_IREF_RXON = 8564 0 31
MR.<2>.DIST_CFG.X8_RXTX_IREF_RXON = 8568 0 31
MR.<2>.DIST_CFG.X16_RXTX_IREF_RXON = 8572 0 31
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON = 8576 0 31
MR.<2>.DIST_CFG.X16_RXTX_PWDN_RXON = 8580 0 31
MR.<2>.DIST_CFG.X2_TX_IREF_TXON.dist0_x2_tx_iref_txon = 8528 0 3
MR.<2>.DIST_CFG.X2_TX_IREF_TXON.dist1_x2_tx_iref_txon = 8528 4 7
MR.<2>.DIST_CFG.X2_TX_IREF_TXON.dist2_x2_tx_iref_txon = 8528 8 11
MR.<2>.DIST_CFG.X2_TX_IREF_TXON.dist3_x2_tx_iref_txon = 8528 12 15
MR.<2>.DIST_CFG.X2_TX_IREF_TXON.dist4_x2_tx_iref_txon = 8528 16 19
MR.<2>.DIST_CFG.X2_TX_IREF_TXON.dist5_x2_tx_iref_txon = 8528 20 23
MR.<2>.DIST_CFG.X2_TX_IREF_TXON.dist6_x2_tx_iref_txon = 8528 24 27
MR.<2>.DIST_CFG.X2_TX_IREF_TXON.dist7_x2_tx_iref_txon = 8528 28 31
MR.<2>.DIST_CFG.X2_RX_IREF_TXON.dist0_x2_rx_iref_txon = 8532 0 3
MR.<2>.DIST_CFG.X2_RX_IREF_TXON.dist1_x2_rx_iref_txon = 8532 4 7
MR.<2>.DIST_CFG.X2_RX_IREF_TXON.dist2_x2_rx_iref_txon = 8532 8 11
MR.<2>.DIST_CFG.X2_RX_IREF_TXON.dist3_x2_rx_iref_txon = 8532 12 15
MR.<2>.DIST_CFG.X2_RX_IREF_TXON.dist4_x2_rx_iref_txon = 8532 16 19
MR.<2>.DIST_CFG.X2_RX_IREF_TXON.dist5_x2_rx_iref_txon = 8532 20 23
MR.<2>.DIST_CFG.X2_RX_IREF_TXON.dist6_x2_rx_iref_txon = 8532 24 27
MR.<2>.DIST_CFG.X2_RX_IREF_TXON.dist7_x2_rx_iref_txon = 8532 28 31
MR.<2>.DIST_CFG.X4_RXTX_IREF_TXON.dist0_x4_tx_iref_txon = 8536 0 3
MR.<2>.DIST_CFG.X4_RXTX_IREF_TXON.dist1_x4_tx_iref_txon = 8536 4 7
MR.<2>.DIST_CFG.X4_RXTX_IREF_TXON.dist2_x4_tx_iref_txon = 8536 8 11
MR.<2>.DIST_CFG.X4_RXTX_IREF_TXON.dist3_x4_tx_iref_txon = 8536 12 15
MR.<2>.DIST_CFG.X4_RXTX_IREF_TXON.dist0_x4_rx_iref_txon = 8536 16 19
MR.<2>.DIST_CFG.X4_RXTX_IREF_TXON.dist1_x4_rx_iref_txon = 8536 20 23
MR.<2>.DIST_CFG.X4_RXTX_IREF_TXON.dist2_x4_rx_iref_txon = 8536 24 27
MR.<2>.DIST_CFG.X4_RXTX_IREF_TXON.dist3_x4_rx_iref_txon = 8536 28 31
MR.<2>.DIST_CFG.X8_RXTX_IREF_TXON.dist0_x8_amp1_tx_iref_txon = 8540 0 3
MR.<2>.DIST_CFG.X8_RXTX_IREF_TXON.dist0_x8_amp2_tx_iref_txon = 8540 4 7
MR.<2>.DIST_CFG.X8_RXTX_IREF_TXON.dist1_x8_amp1_tx_iref_txon = 8540 8 11
MR.<2>.DIST_CFG.X8_RXTX_IREF_TXON.dist1_x8_amp2_tx_iref_txon = 8540 12 15
MR.<2>.DIST_CFG.X8_RXTX_IREF_TXON.dist0_x8_amp1_rx_iref_txon = 8540 16 19
MR.<2>.DIST_CFG.X8_RXTX_IREF_TXON.dist0_x8_amp2_rx_iref_txon = 8540 20 23
MR.<2>.DIST_CFG.X8_RXTX_IREF_TXON.dist1_x8_amp1_rx_iref_txon = 8540 24 27
MR.<2>.DIST_CFG.X8_RXTX_IREF_TXON.dist1_x8_amp2_rx_iref_txon = 8540 28 31
MR.<2>.DIST_CFG.X16_RXTX_IREF_TXON.dist_x16_tx_iref_txon = 8544 0 3
MR.<2>.DIST_CFG.X16_RXTX_IREF_TXON.dist_x16_rx_iref_txon = 8544 4 7
MR.<2>.DIST_CFG.X16_RXTX_IREF_TXON.reserved.4235 = 8544 8 31
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x8_amp1_tx_pwdn_txon = 8548 0 0
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x8_amp2_tx_pwdn_txon = 8548 1 1
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x8_amp1_tx_pwdn_txon = 8548 2 2
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x8_amp2_tx_pwdn_txon = 8548 3 3
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x8_amp1_rx_pwdn_txon = 8548 4 4
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x8_amp2_rx_pwdn_txon = 8548 5 5
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x8_amp1_rx_pwdn_txon = 8548 6 6
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x8_amp2_rx_pwdn_txon = 8548 7 7
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x4_tx_pwdn_txon = 8548 8 8
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x4_tx_pwdn_txon = 8548 9 9
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist2_x4_tx_pwdn_txon = 8548 10 10
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist3_x4_tx_pwdn_txon = 8548 11 11
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x4_rx_pwdn_txon = 8548 12 12
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x4_rx_pwdn_txon = 8548 13 13
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist2_x4_rx_pwdn_txon = 8548 14 14
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist3_x4_rx_pwdn_txon = 8548 15 15
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x2_tx_pwdn_txon = 8548 16 16
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x2_tx_pwdn_txon = 8548 17 17
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist2_x2_tx_pwdn_txon = 8548 18 18
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist3_x2_tx_pwdn_txon = 8548 19 19
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist4_x2_tx_pwdn_txon = 8548 20 20
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist5_x2_tx_pwdn_txon = 8548 21 21
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist6_x2_tx_pwdn_txon = 8548 22 22
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist7_x2_tx_pwdn_txon = 8548 23 23
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x2_rx_pwdn_txon = 8548 24 24
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x2_rx_pwdn_txon = 8548 25 25
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist2_x2_rx_pwdn_txon = 8548 26 26
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist3_x2_rx_pwdn_txon = 8548 27 27
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist4_x2_rx_pwdn_txon = 8548 28 28
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist5_x2_rx_pwdn_txon = 8548 29 29
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist6_x2_rx_pwdn_txon = 8548 30 30
MR.<2>.DIST_CFG.X248_RXTX_PWDN_TXON.dist7_x2_rx_pwdn_txon = 8548 31 31
MR.<2>.DIST_CFG.X16_RXTX_PWDN_TXON.dist_x16_tx_pwdn_txon = 8552 0 0
MR.<2>.DIST_CFG.X16_RXTX_PWDN_TXON.dist_x16_rx_pwdn_txon = 8552 1 1
MR.<2>.DIST_CFG.X16_RXTX_PWDN_TXON.reserved.4236 = 8552 2 31
MR.<2>.DIST_CFG.X2_TX_IREF_RXON.dist0_x2_tx_iref_rxon = 8556 0 3
MR.<2>.DIST_CFG.X2_TX_IREF_RXON.dist1_x2_tx_iref_rxon = 8556 4 7
MR.<2>.DIST_CFG.X2_TX_IREF_RXON.dist2_x2_tx_iref_rxon = 8556 8 11
MR.<2>.DIST_CFG.X2_TX_IREF_RXON.dist3_x2_tx_iref_rxon = 8556 12 15
MR.<2>.DIST_CFG.X2_TX_IREF_RXON.dist4_x2_tx_iref_rxon = 8556 16 19
MR.<2>.DIST_CFG.X2_TX_IREF_RXON.dist5_x2_tx_iref_rxon = 8556 20 23
MR.<2>.DIST_CFG.X2_TX_IREF_RXON.dist6_x2_tx_iref_rxon = 8556 24 27
MR.<2>.DIST_CFG.X2_TX_IREF_RXON.dist7_x2_tx_iref_rxon = 8556 28 31
MR.<2>.DIST_CFG.X2_RX_IREF_RXON.dist0_x2_rx_iref_rxon = 8560 0 3
MR.<2>.DIST_CFG.X2_RX_IREF_RXON.dist1_x2_rx_iref_rxon = 8560 4 7
MR.<2>.DIST_CFG.X2_RX_IREF_RXON.dist2_x2_rx_iref_rxon = 8560 8 11
MR.<2>.DIST_CFG.X2_RX_IREF_RXON.dist3_x2_rx_iref_rxon = 8560 12 15
MR.<2>.DIST_CFG.X2_RX_IREF_RXON.dist4_x2_rx_iref_rxon = 8560 16 19
MR.<2>.DIST_CFG.X2_RX_IREF_RXON.dist5_x2_rx_iref_rxon = 8560 20 23
MR.<2>.DIST_CFG.X2_RX_IREF_RXON.dist6_x2_rx_iref_rxon = 8560 24 27
MR.<2>.DIST_CFG.X2_RX_IREF_RXON.dist7_x2_rx_iref_rxon = 8560 28 31
MR.<2>.DIST_CFG.X4_RXTX_IREF_RXON.dist0_x4_tx_iref_rxon = 8564 0 3
MR.<2>.DIST_CFG.X4_RXTX_IREF_RXON.dist1_x4_tx_iref_rxon = 8564 4 7
MR.<2>.DIST_CFG.X4_RXTX_IREF_RXON.dist2_x4_tx_iref_rxon = 8564 8 11
MR.<2>.DIST_CFG.X4_RXTX_IREF_RXON.dist3_x4_tx_iref_rxon = 8564 12 15
MR.<2>.DIST_CFG.X4_RXTX_IREF_RXON.dist0_x4_rx_iref_rxon = 8564 16 19
MR.<2>.DIST_CFG.X4_RXTX_IREF_RXON.dist1_x4_rx_iref_rxon = 8564 20 23
MR.<2>.DIST_CFG.X4_RXTX_IREF_RXON.dist2_x4_rx_iref_rxon = 8564 24 27
MR.<2>.DIST_CFG.X4_RXTX_IREF_RXON.dist3_x4_rx_iref_rxon = 8564 28 31
MR.<2>.DIST_CFG.X8_RXTX_IREF_RXON.dist0_x8_amp1_tx_iref_rxon = 8568 0 3
MR.<2>.DIST_CFG.X8_RXTX_IREF_RXON.dist0_x8_amp2_tx_iref_rxon = 8568 4 7
MR.<2>.DIST_CFG.X8_RXTX_IREF_RXON.dist1_x8_amp1_tx_iref_rxon = 8568 8 11
MR.<2>.DIST_CFG.X8_RXTX_IREF_RXON.dist1_x8_amp2_tx_iref_rxon = 8568 12 15
MR.<2>.DIST_CFG.X8_RXTX_IREF_RXON.dist0_x8_amp1_rx_iref_rxon = 8568 16 19
MR.<2>.DIST_CFG.X8_RXTX_IREF_RXON.dist0_x8_amp2_rx_iref_rxon = 8568 20 23
MR.<2>.DIST_CFG.X8_RXTX_IREF_RXON.dist1_x8_amp1_rx_iref_rxon = 8568 24 27
MR.<2>.DIST_CFG.X8_RXTX_IREF_RXON.dist1_x8_amp2_rx_iref_rxon = 8568 28 31
MR.<2>.DIST_CFG.X16_RXTX_IREF_RXON.dist_x16_tx_iref_rxon = 8572 0 3
MR.<2>.DIST_CFG.X16_RXTX_IREF_RXON.dist_x16_rx_iref_rxon = 8572 4 7
MR.<2>.DIST_CFG.X16_RXTX_IREF_RXON.reserved.4237 = 8572 8 31
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x8_amp1_tx_pwdn_rxon = 8576 0 0
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x8_amp2_tx_pwdn_rxon = 8576 1 1
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x8_amp1_tx_pwdn_rxon = 8576 2 2
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x8_amp2_tx_pwdn_rxon = 8576 3 3
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x8_amp1_rx_pwdn_rxon = 8576 4 4
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x8_amp2_rx_pwdn_rxon = 8576 5 5
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x8_amp1_rx_pwdn_rxon = 8576 6 6
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x8_amp2_rx_pwdn_rxon = 8576 7 7
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x4_tx_pwdn_rxon = 8576 8 8
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x4_tx_pwdn_rxon = 8576 9 9
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist2_x4_tx_pwdn_rxon = 8576 10 10
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist3_x4_tx_pwdn_rxon = 8576 11 11
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x4_rx_pwdn_rxon = 8576 12 12
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x4_rx_pwdn_rxon = 8576 13 13
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist2_x4_rx_pwdn_rxon = 8576 14 14
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist3_x4_rx_pwdn_rxon = 8576 15 15
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x2_tx_pwdn_rxon = 8576 16 16
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x2_tx_pwdn_rxon = 8576 17 17
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist2_x2_tx_pwdn_rxon = 8576 18 18
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist3_x2_tx_pwdn_rxon = 8576 19 19
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist4_x2_tx_pwdn_rxon = 8576 20 20
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist5_x2_tx_pwdn_rxon = 8576 21 21
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist6_x2_tx_pwdn_rxon = 8576 22 22
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist7_x2_tx_pwdn_rxon = 8576 23 23
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x2_rx_pwdn_rxon = 8576 24 24
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x2_rx_pwdn_rxon = 8576 25 25
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist2_x2_rx_pwdn_rxon = 8576 26 26
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist3_x2_rx_pwdn_rxon = 8576 27 27
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist4_x2_rx_pwdn_rxon = 8576 28 28
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist5_x2_rx_pwdn_rxon = 8576 29 29
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist6_x2_rx_pwdn_rxon = 8576 30 30
MR.<2>.DIST_CFG.X248_RXTX_PWDN_RXON.dist7_x2_rx_pwdn_rxon = 8576 31 31
MR.<2>.DIST_CFG.X16_RXTX_PWDN_RXON.dist_x16_tx_pwdn_rxon = 8580 0 0
MR.<2>.DIST_CFG.X16_RXTX_PWDN_RXON.dist_x16_rx_pwdn_rxon = 8580 1 1
MR.<2>.DIST_CFG.X16_RXTX_PWDN_RXON.reserved.4238 = 8580 2 31
MR.<2>.EDGE_SPDT_CFG.SPDT_7_0_TXON = 8584 0 31
MR.<2>.EDGE_SPDT_CFG.SPDT_15_8_TXON = 8588 0 31
MR.<2>.EDGE_SPDT_CFG.SPDT_7_0_RXON = 8592 0 31
MR.<2>.EDGE_SPDT_CFG.SPDT_15_8_RXON = 8596 0 31
MR.<2>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_0_txon = 8584 0 3
MR.<2>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_1_txon = 8584 4 7
MR.<2>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_2_txon = 8584 8 11
MR.<2>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_3_txon = 8584 12 15
MR.<2>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_4_txon = 8584 16 19
MR.<2>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_5_txon = 8584 20 23
MR.<2>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_6_txon = 8584 24 27
MR.<2>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_7_txon = 8584 28 31
MR.<2>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_8_txon = 8588 0 3
MR.<2>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_9_txon = 8588 4 7
MR.<2>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_10_txon = 8588 8 11
MR.<2>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_11_txon = 8588 12 15
MR.<2>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_12_txon = 8588 16 19
MR.<2>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_13_txon = 8588 20 23
MR.<2>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_14_txon = 8588 24 27
MR.<2>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_15_txon = 8588 28 31
MR.<2>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_0_rxon = 8592 0 3
MR.<2>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_1_rxon = 8592 4 7
MR.<2>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_2_rxon = 8592 8 11
MR.<2>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_3_rxon = 8592 12 15
MR.<2>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_4_rxon = 8592 16 19
MR.<2>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_5_rxon = 8592 20 23
MR.<2>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_6_rxon = 8592 24 27
MR.<2>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_7_rxon = 8592 28 31
MR.<2>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_8_rxon = 8596 0 3
MR.<2>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_9_rxon = 8596 4 7
MR.<2>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_10_rxon = 8596 8 11
MR.<2>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_11_rxon = 8596 12 15
MR.<2>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_12_rxon = 8596 16 19
MR.<2>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_13_rxon = 8596 20 23
MR.<2>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_14_rxon = 8596 24 27
MR.<2>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_15_rxon = 8596 28 31
MR.<2>.IF_CFG.IF_CFG_TXON = 8600 0 31
MR.<2>.IF_CFG.IF_CFG_RXON = 8604 0 31
MR.<2>.IF_CFG.IF_CFG_TXON_OFF = 8608 0 31
MR.<2>.IF_CFG.IF_CFG_RXON_OFF = 8612 0 31
MR.<2>.IF_CFG.IF_CFG_SPST = 8616 0 31
MR.<2>.IF_CFG.IF_BIAS_CFG_TXON = 8620 0 31
MR.<2>.IF_CFG.IF_BIAS_CFG_RXON = 8624 0 31
MR.<2>.IF_CFG.IF_BIAS_CFG_TXON_OFF = 8628 0 31
MR.<2>.IF_CFG.IF_BIAS_CFG_RXON_OFF = 8632 0 31
MR.<2>.IF_CFG.IF_CFG_TXON.if_amp15_tx_iref1_txon = 8600 0 3
MR.<2>.IF_CFG.IF_CFG_TXON.if_amp15_tx_iref2_txon = 8600 4 7
MR.<2>.IF_CFG.IF_CFG_TXON.if_amp15_rx_iref1_txon = 8600 8 11
MR.<2>.IF_CFG.IF_CFG_TXON.if_amp15_rx_iref2_txon = 8600 12 15
MR.<2>.IF_CFG.IF_CFG_TXON.if_spdt_txon = 8600 16 19
MR.<2>.IF_CFG.IF_CFG_TXON.if_amp15_tx_iref1_pwdn_txon = 8600 20 20
MR.<2>.IF_CFG.IF_CFG_TXON.if_amp15_tx_iref2_pwdn_txon = 8600 21 21
MR.<2>.IF_CFG.IF_CFG_TXON.if_amp15_rx_iref1_pwdn_txon = 8600 22 22
MR.<2>.IF_CFG.IF_CFG_TXON.if_amp15_rx_iref2_pwdn_txon = 8600 23 23
MR.<2>.IF_CFG.IF_CFG_TXON.reserved.4239 = 8600 24 31
MR.<2>.IF_CFG.IF_CFG_RXON.if_amp15_tx_iref1_rxon = 8604 0 3
MR.<2>.IF_CFG.IF_CFG_RXON.if_amp15_tx_iref2_rxon = 8604 4 7
MR.<2>.IF_CFG.IF_CFG_RXON.if_amp15_rx_iref1_rxon = 8604 8 11
MR.<2>.IF_CFG.IF_CFG_RXON.if_amp15_rx_iref2_rxon = 8604 12 15
MR.<2>.IF_CFG.IF_CFG_RXON.if_spdt_rxon = 8604 16 19
MR.<2>.IF_CFG.IF_CFG_RXON.if_amp15_tx_iref1_pwdn_rxon = 8604 20 20
MR.<2>.IF_CFG.IF_CFG_RXON.if_amp15_tx_iref2_pwdn_rxon = 8604 21 21
MR.<2>.IF_CFG.IF_CFG_RXON.if_amp15_rx_iref1_pwdn_rxon = 8604 22 22
MR.<2>.IF_CFG.IF_CFG_RXON.if_amp15_rx_iref2_pwdn_rxon = 8604 23 23
MR.<2>.IF_CFG.IF_CFG_RXON.reserved.4240 = 8604 24 31
MR.<2>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_tx_iref1_txon_off = 8608 0 3
MR.<2>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_tx_iref2_txon_off = 8608 4 7
MR.<2>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_rx_iref1_txon_off = 8608 8 11
MR.<2>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_rx_iref2_txon_off = 8608 12 15
MR.<2>.IF_CFG.IF_CFG_TXON_OFF.if_spdt_txon_off = 8608 16 19
MR.<2>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_tx_iref1_pwdn_txon_off = 8608 20 20
MR.<2>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_tx_iref2_pwdn_txon_off = 8608 21 21
MR.<2>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_rx_iref1_pwdn_txon_off = 8608 22 22
MR.<2>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_rx_iref2_pwdn_txon_off = 8608 23 23
MR.<2>.IF_CFG.IF_CFG_TXON_OFF.reserved.4241 = 8608 24 31
MR.<2>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_tx_iref1_rxon_off = 8612 0 3
MR.<2>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_tx_iref2_rxon_off = 8612 4 7
MR.<2>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_rx_iref1_rxon_off = 8612 8 11
MR.<2>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_rx_iref2_rxon_off = 8612 12 15
MR.<2>.IF_CFG.IF_CFG_RXON_OFF.if_spdt_rxon_off = 8612 16 19
MR.<2>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_tx_iref1_pwdn_rxon_off = 8612 20 20
MR.<2>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_tx_iref2_pwdn_rxon_off = 8612 21 21
MR.<2>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_rx_iref1_pwdn_rxon_off = 8612 22 22
MR.<2>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_rx_iref2_pwdn_rxon_off = 8612 23 23
MR.<2>.IF_CFG.IF_CFG_RXON_OFF.reserved.4242 = 8612 24 31
MR.<2>.IF_CFG.IF_CFG_SPST.sw_if_div_ctl_on = 8616 0 0
MR.<2>.IF_CFG.IF_CFG_SPST.sw_if_div_ctl_not_on = 8616 1 1
MR.<2>.IF_CFG.IF_CFG_SPST.sw_if_div_ctl_off = 8616 2 2
MR.<2>.IF_CFG.IF_CFG_SPST.sw_if_div_ctl_not_off = 8616 3 3
MR.<2>.IF_CFG.IF_CFG_SPST.reserved.4243 = 8616 4 31
MR.<2>.IF_CFG.IF_BIAS_CFG_TXON.if_amp15_rx_iref3_txon = 8620 0 3
MR.<2>.IF_CFG.IF_BIAS_CFG_TXON.if_amp15_rx_iref4_txon = 8620 4 7
MR.<2>.IF_CFG.IF_BIAS_CFG_TXON.if_amp15_rx_iref4_pwdn_txon = 8620 8 8
MR.<2>.IF_CFG.IF_BIAS_CFG_TXON.if_amp15_rx_iref3_pwdn_txon = 8620 9 9
MR.<2>.IF_CFG.IF_BIAS_CFG_TXON.reserved.4244 = 8620 10 31
MR.<2>.IF_CFG.IF_BIAS_CFG_RXON.if_amp15_rx_iref3_rxon = 8624 0 3
MR.<2>.IF_CFG.IF_BIAS_CFG_RXON.if_amp15_rx_iref4_rxon = 8624 4 7
MR.<2>.IF_CFG.IF_BIAS_CFG_RXON.if_amp15_rx_iref4_pwdn_rxon = 8624 8 8
MR.<2>.IF_CFG.IF_BIAS_CFG_RXON.if_amp15_rx_iref3_pwdn_rxon = 8624 9 9
MR.<2>.IF_CFG.IF_BIAS_CFG_RXON.reserved.4245 = 8624 10 31
MR.<2>.IF_CFG.IF_BIAS_CFG_TXON_OFF.if_amp15_rx_iref3_txon_off = 8628 0 3
MR.<2>.IF_CFG.IF_BIAS_CFG_TXON_OFF.if_amp15_rx_iref4_txon_off = 8628 4 7
MR.<2>.IF_CFG.IF_BIAS_CFG_TXON_OFF.if_amp15_rx_iref4_pwdn_txon_off = 8628 8 8
MR.<2>.IF_CFG.IF_BIAS_CFG_TXON_OFF.if_amp15_rx_iref3_pwdn_txon_off = 8628 9 9
MR.<2>.IF_CFG.IF_BIAS_CFG_TXON_OFF.reserved.4246 = 8628 10 31
MR.<2>.IF_CFG.IF_BIAS_CFG_RXON_OFF.if_amp15_rx_iref3_rxon_off = 8632 0 3
MR.<2>.IF_CFG.IF_BIAS_CFG_RXON_OFF.if_amp15_rx_iref4_rxon_off = 8632 4 7
MR.<2>.IF_CFG.IF_BIAS_CFG_RXON_OFF.if_amp15_rx_iref4_pwdn_rxon_off = 8632 8 8
MR.<2>.IF_CFG.IF_BIAS_CFG_RXON_OFF.if_amp15_rx_iref3_pwdn_rxon_off = 8632 9 9
MR.<2>.IF_CFG.IF_BIAS_CFG_RXON_OFF.reserved.4247 = 8632 10 31
MR.<2>.LO_CFG.LO_LOW_TXON = 8636 0 31
MR.<2>.LO_CFG.LO_HIGH_TXON = 8640 0 31
MR.<2>.LO_CFG.LO_LOW_RXON = 8644 0 31
MR.<2>.LO_CFG.LO_HIGH_RXON = 8648 0 31
MR.<2>.LO_CFG.LO_PWDN_TXRX = 8652 0 31
MR.<2>.LO_CFG.LO_PWDN = 8656 0 31
MR.<2>.LO_CFG.LO_BIAS_CFG_TXON = 8660 0 31
MR.<2>.LO_CFG.LO_BIAS_CFG_RXON = 8664 0 31
MR.<2>.LO_CFG.LO_BIAS_CFG_PWDN = 8668 0 31
MR.<2>.LO_CFG.SW_LO_CTL = 8672 0 31
MR.<2>.LO_CFG.LO_LOW_TXON.lo_amp75_iref1_txon = 8636 0 3
MR.<2>.LO_CFG.LO_LOW_TXON.lo_amp75_iref2_txon = 8636 4 7
MR.<2>.LO_CFG.LO_LOW_TXON.lo_multx2_imult_txon = 8636 8 11
MR.<2>.LO_CFG.LO_LOW_TXON.lo_multx2_ibuff_txon = 8636 12 15
MR.<2>.LO_CFG.LO_LOW_TXON.lo_amp45_iref1_txon = 8636 16 19
MR.<2>.LO_CFG.LO_LOW_TXON.lo_amp45_iref2_txon = 8636 20 23
MR.<2>.LO_CFG.LO_LOW_TXON.lo_mix45_tx_iref_txon = 8636 24 27
MR.<2>.LO_CFG.LO_LOW_TXON.lo_mix45_rx_iref_txon = 8636 28 31
MR.<2>.LO_CFG.LO_HIGH_TXON.lo_multx3_iref_txon = 8640 0 3
MR.<2>.LO_CFG.LO_HIGH_TXON.lo_amp45_tx_iref1_txon = 8640 4 7
MR.<2>.LO_CFG.LO_HIGH_TXON.lo_amp45_tx_iref2_txon = 8640 8 11
MR.<2>.LO_CFG.LO_HIGH_TXON.lo_amp45_rx_iref3_txon = 8640 12 15
MR.<2>.LO_CFG.LO_HIGH_TXON.lo_amp45_tx_iref3_txon = 8640 16 19
MR.<2>.LO_CFG.LO_HIGH_TXON.lo_amp15_iref2_txon = 8640 20 23
MR.<2>.LO_CFG.LO_HIGH_TXON.lo_amp15_iref1_txon = 8640 24 27
MR.<2>.LO_CFG.LO_HIGH_TXON.reserved.4248 = 8640 28 31
MR.<2>.LO_CFG.LO_LOW_RXON.lo_amp75_iref1_rxon = 8644 0 3
MR.<2>.LO_CFG.LO_LOW_RXON.lo_amp75_iref2_rxon = 8644 4 7
MR.<2>.LO_CFG.LO_LOW_RXON.lo_multx2_imult_rxon = 8644 8 11
MR.<2>.LO_CFG.LO_LOW_RXON.lo_multx2_ibuff_rxon = 8644 12 15
MR.<2>.LO_CFG.LO_LOW_RXON.lo_amp45_iref1_rxon = 8644 16 19
MR.<2>.LO_CFG.LO_LOW_RXON.lo_amp45_iref2_rxon = 8644 20 23
MR.<2>.LO_CFG.LO_LOW_RXON.lo_mix45_tx_iref_rxon = 8644 24 27
MR.<2>.LO_CFG.LO_LOW_RXON.lo_mix45_rx_iref_rxon = 8644 28 31
MR.<2>.LO_CFG.LO_HIGH_RXON.lo_multx3_iref_rxon = 8648 0 3
MR.<2>.LO_CFG.LO_HIGH_RXON.lo_amp45_tx_iref1_rxon = 8648 4 7
MR.<2>.LO_CFG.LO_HIGH_RXON.lo_amp45_tx_iref2_rxon = 8648 8 11
MR.<2>.LO_CFG.LO_HIGH_RXON.lo_amp45_rx_iref3_rxon = 8648 12 15
MR.<2>.LO_CFG.LO_HIGH_RXON.lo_amp45_tx_iref3_rxon = 8648 16 19
MR.<2>.LO_CFG.LO_HIGH_RXON.lo_amp15_iref2_rxon = 8648 20 23
MR.<2>.LO_CFG.LO_HIGH_RXON.lo_amp15_iref1_rxon = 8648 24 27
MR.<2>.LO_CFG.LO_HIGH_RXON.reserved.4249 = 8648 28 31
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref1_rxon = 8652 0 0
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref2_rxon = 8652 1 1
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_rx_iref3_rxon = 8652 2 2
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref3_rxon = 8652 3 3
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_iref2_rxon = 8652 4 4
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_iref1_rxon = 8652 5 5
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mix45_rx_iref_rxon = 8652 6 6
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mix45_tx_iref_rxon = 8652 7 7
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp15_iref2_rxon = 8652 8 8
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp15_iref1_rxon = 8652 9 9
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x3_iref_rxon = 8652 10 10
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x2_ibuff_rxon = 8652 11 11
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x2_imult_rxon = 8652 12 12
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp7p5_iref2_rxon = 8652 13 13
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp7p5_iref1_rxon = 8652 14 14
MR.<2>.LO_CFG.LO_PWDN_TXRX.reserved.4250 = 8652 15 15
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref1_txon = 8652 16 16
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref2_txon = 8652 17 17
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_rx_iref3_txon = 8652 18 18
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref3_txon = 8652 19 19
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_iref2_txon = 8652 20 20
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_iref1_txon = 8652 21 21
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mix45_rx_iref_txon = 8652 22 22
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mix45_tx_iref_txon = 8652 23 23
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp15_iref2_txon = 8652 24 24
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp15_iref1_txon = 8652 25 25
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x3_iref_txon = 8652 26 26
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x2_ibuff_txon = 8652 27 27
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x2_imult_txon = 8652 28 28
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp7p5_iref2_txon = 8652 29 29
MR.<2>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp7p5_iref1_txon = 8652 30 30
MR.<2>.LO_CFG.LO_PWDN_TXRX.reserved.4251 = 8652 31 31
MR.<2>.LO_CFG.LO_PWDN.lo_pwdn_amp45_tx_iref1_pwdn = 8656 0 0
MR.<2>.LO_CFG.LO_PWDN.lo_pwdn_amp45_tx_iref2_pwdn = 8656 1 1
MR.<2>.LO_CFG.LO_PWDN.lo_pwdn_amp45_rx_iref3_pwdn = 8656 2 2
MR.<2>.LO_CFG.LO_PWDN.lo_pwdn_amp45_tx_iref3_pwdn = 8656 3 3
MR.<2>.LO_CFG.LO_PWDN.lo_pwdn_amp45_iref2_pwdn = 8656 4 4
MR.<2>.LO_CFG.LO_PWDN.lo_pwdn_amp45_iref1_pwdn = 8656 5 5
MR.<2>.LO_CFG.LO_PWDN.lo_pwdn_mix45_rx_iref_pwdn = 8656 6 6
MR.<2>.LO_CFG.LO_PWDN.lo_pwdn_mix45_tx_iref_pwdn = 8656 7 7
MR.<2>.LO_CFG.LO_PWDN.lo_pwdn_amp15_iref2_pwdn = 8656 8 8
MR.<2>.LO_CFG.LO_PWDN.lo_pwdn_amp15_iref1_pwdn = 8656 9 9
MR.<2>.LO_CFG.LO_PWDN.lo_pwdn_mult_x3_iref_pwdn = 8656 10 10
MR.<2>.LO_CFG.LO_PWDN.lo_pwdn_mult_x2_ibuff_pwdn = 8656 11 11
MR.<2>.LO_CFG.LO_PWDN.lo_pwdn_mult_x2_imult_pwdn = 8656 12 12
MR.<2>.LO_CFG.LO_PWDN.lo_pwdn_amp7p5_iref2_pwdn = 8656 13 13
MR.<2>.LO_CFG.LO_PWDN.lo_pwdn_amp7p5_iref1_pwdn = 8656 14 14
MR.<2>.LO_CFG.LO_PWDN.reserved.4252 = 8656 15 31
MR.<2>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_mult_x3_tx_iref_txon = 8660 0 3
MR.<2>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_mult_x3_rx_iref_txon = 8660 4 7
MR.<2>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_amp45_rx_iref1_txon = 8660 8 11
MR.<2>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_amp45_rx_iref2_txon = 8660 12 15
MR.<2>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_mult_x3_tx_iref_pwdn_txon = 8660 16 16
MR.<2>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_mult_x3_rx_iref_pwdn_txon = 8660 17 17
MR.<2>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_amp45_rx_iref2_pwdn_txon = 8660 18 18
MR.<2>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_amp45_rx_iref1_pwdn_txon = 8660 19 19
MR.<2>.LO_CFG.LO_BIAS_CFG_TXON.rx_pwdn_txon = 8660 20 20
MR.<2>.LO_CFG.LO_BIAS_CFG_TXON.tx_pwdn_txon = 8660 21 21
MR.<2>.LO_CFG.LO_BIAS_CFG_TXON.reserved.4253 = 8660 22 31
MR.<2>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_mult_x3_tx_iref_rxon = 8664 0 3
MR.<2>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_mult_x3_rx_iref_rxon = 8664 4 7
MR.<2>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_amp45_rx_iref1_rxon = 8664 8 11
MR.<2>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_amp45_rx_iref2_rxon = 8664 12 15
MR.<2>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_mult_x3_tx_iref_pwdn_rxon = 8664 16 16
MR.<2>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_mult_x3_rx_iref_pwdn_rxon = 8664 17 17
MR.<2>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_amp45_rx_iref2_pwdn_rxon = 8664 18 18
MR.<2>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_amp45_rx_iref1_pwdn_rxon = 8664 19 19
MR.<2>.LO_CFG.LO_BIAS_CFG_RXON.rx_pwdn_rxon = 8664 20 20
MR.<2>.LO_CFG.LO_BIAS_CFG_RXON.tx_pwdn_rxon = 8664 21 21
MR.<2>.LO_CFG.LO_BIAS_CFG_RXON.reserved.4254 = 8664 22 31
MR.<2>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_mult_x3_tx_iref_pwdn = 8668 0 3
MR.<2>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_mult_x3_rx_iref_pwdn = 8668 4 7
MR.<2>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_amp45_rx_iref1_pwdn = 8668 8 11
MR.<2>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_amp45_rx_iref2_pwdn = 8668 12 15
MR.<2>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_mult_x3_tx_iref_pwdn_pwdn = 8668 16 16
MR.<2>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_mult_x3_rx_iref_pwdn_pwdn = 8668 17 17
MR.<2>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_amp45_rx_iref2_pwdn_pwdn = 8668 18 18
MR.<2>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_amp45_rx_iref1_pwdn_pwdn = 8668 19 19
MR.<2>.LO_CFG.LO_BIAS_CFG_PWDN.rx_pwdn_pwdn = 8668 20 20
MR.<2>.LO_CFG.LO_BIAS_CFG_PWDN.tx_pwdn_pwdn = 8668 21 21
MR.<2>.LO_CFG.LO_BIAS_CFG_PWDN.reserved.4255 = 8668 22 31
MR.<2>.LO_CFG.SW_LO_CTL.sw_lo_main_ctl_00 = 8672 0 1
MR.<2>.LO_CFG.SW_LO_CTL.sw_lo_main_ctl_01 = 8672 2 3
MR.<2>.LO_CFG.SW_LO_CTL.sw_lo_main_ctl_10 = 8672 4 5
MR.<2>.LO_CFG.SW_LO_CTL.sw_lo_main_ctl_11 = 8672 6 7
MR.<2>.LO_CFG.SW_LO_CTL.sw_lo_fb_ctl_00 = 8672 8 9
MR.<2>.LO_CFG.SW_LO_CTL.sw_lo_fb_ctl_01 = 8672 10 11
MR.<2>.LO_CFG.SW_LO_CTL.sw_lo_fb_ctl_10 = 8672 12 13
MR.<2>.LO_CFG.SW_LO_CTL.sw_lo_fb_ctl_11 = 8672 14 15
MR.<2>.LO_CFG.SW_LO_CTL.reserved.4256 = 8672 16 31
MR.<2>.PSH_2TO4.PSH_2TO4 = 8676 0 31
MR.<2>.PSH_2TO4.PSH_2TO4.psh_tx_180ab_90ab_0 = 8676 0 3
MR.<2>.PSH_2TO4.PSH_2TO4.psh_tx_180ab_90ab_1 = 8676 4 7
MR.<2>.PSH_2TO4.PSH_2TO4.psh_tx_180ab_90ab_2 = 8676 8 11
MR.<2>.PSH_2TO4.PSH_2TO4.psh_tx_180ab_90ab_3 = 8676 12 15
MR.<2>.PSH_2TO4.PSH_2TO4.psh_rx_180ab_90ab_0 = 8676 16 19
MR.<2>.PSH_2TO4.PSH_2TO4.psh_rx_180ab_90ab_1 = 8676 20 23
MR.<2>.PSH_2TO4.PSH_2TO4.psh_rx_180ab_90ab_2 = 8676 24 27
MR.<2>.PSH_2TO4.PSH_2TO4.psh_rx_180ab_90ab_3 = 8676 28 31
MR.<2>.RFCA_REGS.RFC_POLY_IREF = 8680 0 31
MR.<2>.RFCA_REGS.RFC_CLKGEN_CFG = 8684 0 31
MR.<2>.RFCA_REGS.RFCA_GENERAL = 8688 0 31
MR.<2>.RFCA_REGS.RFC_BIAS = 8692 0 31
MR.<2>.RFCA_REGS.RFC_POLY_IREF.rfcd_poly_iref_cfg = 8680 0 24
MR.<2>.RFCA_REGS.RFC_POLY_IREF.reserved.4257 = 8680 25 31
MR.<2>.RFCA_REGS.RFC_CLKGEN_CFG.rfcd_cntpath_en = 8684 0 0
MR.<2>.RFCA_REGS.RFC_CLKGEN_CFG.rfcd_clkgen_div5sel = 8684 1 1
MR.<2>.RFCA_REGS.RFC_CLKGEN_CFG.rfcd_clkgen_ana_en = 8684 2 2
MR.<2>.RFCA_REGS.RFC_CLKGEN_CFG.reserved.4258 = 8684 3 31
MR.<2>.RFCA_REGS.RFCA_GENERAL.rfcd_clkgen_divlo = 8688 0 6
MR.<2>.RFCA_REGS.RFCA_GENERAL.rfcd_clkgen_divhi = 8688 7 13
MR.<2>.RFCA_REGS.RFCA_GENERAL.rfcd_rx_hyst_ctrl = 8688 14 15
MR.<2>.RFCA_REGS.RFCA_GENERAL.rfcd_rx_term_ctrl = 8688 16 18
MR.<2>.RFCA_REGS.RFCA_GENERAL.rfcd_tx_drvr_pd = 8688 19 22
MR.<2>.RFCA_REGS.RFCA_GENERAL.rfcd_tx_drvr_pu = 8688 23 26
MR.<2>.RFCA_REGS.RFCA_GENERAL.rfcd_rx_rdac_ctrl = 8688 27 30
MR.<2>.RFCA_REGS.RFCA_GENERAL.reserved.4259 = 8688 31 31
MR.<2>.RFCA_REGS.RFC_BIAS.rfcd_poly_bias_cfg = 8692 0 24
MR.<2>.RFCA_REGS.RFC_BIAS.reserved.4260 = 8692 25 31
MR.<2>.BBX_CFG.BBX_CFG1 = 8696 0 31
MR.<2>.BBX_CFG.BBX_CFG1.bbx_bg_ctrim = 8696 0 5
MR.<2>.BBX_CFG.BBX_CFG1.reserved.4261 = 8696 6 7
MR.<2>.BBX_CFG.BBX_CFG1.bbx_bg_ptrim = 8696 8 13
MR.<2>.BBX_CFG.BBX_CFG1.reserved.4262 = 8696 14 15
MR.<2>.BBX_CFG.BBX_CFG1.bbx_bgen = 8696 16 16
MR.<2>.BBX_CFG.BBX_CFG1.reserved.4263 = 8696 17 31
MR.<2>.RMS_DET_ADC.RMS_DET_ADC1 = 8700 0 31
MR.<2>.RMS_DET_ADC.RMS_DET_ADC2 = 8704 0 31
MR.<2>.RMS_DET_ADC.RMS_DET_EN = 8708 0 31
MR.<2>.RMS_DET_ADC.RF_ATT = 8712 0 31
MR.<2>.RMS_DET_ADC.RMS_DET_ADC1.sense_tbcell = 8700 0 15
MR.<2>.RMS_DET_ADC.RMS_DET_ADC1.reserved.4264 = 8700 16 31
MR.<2>.RMS_DET_ADC.RMS_DET_ADC2.adc_comp_itrim = 8704 0 3
MR.<2>.RMS_DET_ADC.RMS_DET_ADC2.rms_itrim = 8704 4 7
MR.<2>.RMS_DET_ADC.RMS_DET_ADC2.therm_itrim = 8704 8 11
MR.<2>.RMS_DET_ADC.RMS_DET_ADC2.thermal_ptrim = 8704 12 17
MR.<2>.RMS_DET_ADC.RMS_DET_ADC2.rms_refbase_trim = 8704 18 19
MR.<2>.RMS_DET_ADC.RMS_DET_ADC2.therm_refbase_high = 8704 20 20
MR.<2>.RMS_DET_ADC.RMS_DET_ADC2.reserved.4265 = 8704 21 31
MR.<2>.RMS_DET_ADC.RMS_DET_EN.sa_comp_en = 8708 0 0
MR.<2>.RMS_DET_ADC.RMS_DET_EN.txrms_pwdn = 8708 1 1
MR.<2>.RMS_DET_ADC.RMS_DET_EN.rxrms_pwdn = 8708 2 2
MR.<2>.RMS_DET_ADC.RMS_DET_EN.therm_en = 8708 3 3
MR.<2>.RMS_DET_ADC.RMS_DET_EN.reserved.4266 = 8708 4 31
MR.<2>.RMS_DET_ADC.RF_ATT.atten_cfg_dist1_x8_atten_ser_off = 8712 0 0
MR.<2>.RMS_DET_ADC.RF_ATT.atten_cfg_dist0_x8_atten_ser_off = 8712 1 1
MR.<2>.RMS_DET_ADC.RF_ATT.atten_cfg_dist1_x8_atten_par_off = 8712 2 2
MR.<2>.RMS_DET_ADC.RF_ATT.atten_cfg_dist0_x8_atten_par_off = 8712 3 3
MR.<2>.RMS_DET_ADC.RF_ATT.atten_cfg_dist1_x8_atten_ser_on = 8712 4 4
MR.<2>.RMS_DET_ADC.RF_ATT.atten_cfg_dist0_x8_atten_ser_on = 8712 5 5
MR.<2>.RMS_DET_ADC.RF_ATT.atten_cfg_dist1_x8_atten_par_on = 8712 6 6
MR.<2>.RMS_DET_ADC.RF_ATT.atten_cfg_dist0_x8_atten_par_on = 8712 7 7
MR.<2>.RMS_DET_ADC.RF_ATT.reserved.4267 = 8712 8 31
MR.<2>.RF_SPARES.RF_SPARE1 = 8716 0 31
MR.<2>.RF_SPARES.RF_SPARE2 = 8720 0 31
MR.<2>.RF_SPARES.RF_SPARE3 = 8724 0 31
MR.<2>.RF_SPARES.RF_SPARE1.spare_vec1 = 8716 0 31
MR.<2>.RF_SPARES.RF_SPARE2.spare_vec2 = 8720 0 31
MR.<2>.RF_SPARES.RF_SPARE3.spare_vec3 = 8724 0 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_1 = 8728 0 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_2 = 8732 0 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_3 = 8736 0 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_4 = 8740 0 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_5 = 8744 0 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_6 = 8748 0 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_7 = 8752 0 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_8 = 8756 0 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_9 = 8760 0 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_10 = 8764 0 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_1.xpm_ifc_rd_time1 = 8728 0 15
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_1.xpm_ifc_rd_vec1 = 8728 16 18
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_1.reserved.4268 = 8728 19 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_2.xpm_ifc_rd_time2 = 8732 0 15
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_2.xpm_ifc_rd_vec2 = 8732 16 18
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_2.reserved.4269 = 8732 19 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_3.xpm_ifc_rd_time3 = 8736 0 15
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_3.xpm_ifc_rd_vec3 = 8736 16 18
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_3.reserved.4270 = 8736 19 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_4.xpm_ifc_rd_time4 = 8740 0 15
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_4.xpm_ifc_rd_vec4 = 8740 16 18
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_4.reserved.4271 = 8740 19 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_5.xpm_ifc_rd_time5 = 8744 0 15
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_5.xpm_ifc_rd_vec5 = 8744 16 18
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_5.reserved.4272 = 8744 19 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_6.xpm_ifc_rd_time6 = 8748 0 15
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_6.xpm_ifc_rd_vec6 = 8748 16 18
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_6.reserved.4273 = 8748 19 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_7.xpm_ifc_rd_time7 = 8752 0 15
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_7.xpm_ifc_rd_vec7 = 8752 16 18
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_7.reserved.4274 = 8752 19 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_8.xpm_ifc_rd_time8 = 8756 0 15
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_8.xpm_ifc_rd_vec8 = 8756 16 18
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_8.reserved.4275 = 8756 19 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_9.xpm_ifc_rd_time9 = 8760 0 15
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_9.xpm_ifc_rd_vec9 = 8760 16 18
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_9.reserved.4276 = 8760 19 31
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_10.xpm_ifc_rd_time10 = 8764 0 15
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_10.xpm_ifc_rd_vec10 = 8764 16 18
MR.<2>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_10.reserved.4277 = 8764 19 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_1 = 8768 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_2 = 8772 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_3 = 8776 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_4 = 8780 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_5 = 8784 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_6 = 8788 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_7 = 8792 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_8 = 8796 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_9 = 8800 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_10 = 8804 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_11 = 8808 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_12 = 8812 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_13 = 8816 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_14 = 8820 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_15 = 8824 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_16 = 8828 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_17 = 8832 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_18 = 8836 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_19 = 8840 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_20 = 8844 0 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_1.xpm_ifc_wr_time1 = 8768 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_1.xpm_ifc_wr_vec1 = 8768 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_1.reserved.4278 = 8768 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_2.xpm_ifc_wr_time2 = 8772 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_2.xpm_ifc_wr_vec2 = 8772 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_2.reserved.4279 = 8772 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_3.xpm_ifc_wr_time3 = 8776 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_3.xpm_ifc_wr_vec3 = 8776 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_3.reserved.4280 = 8776 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_4.xpm_ifc_wr_time4 = 8780 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_4.xpm_ifc_wr_vec4 = 8780 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_4.reserved.4281 = 8780 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_5.xpm_ifc_wr_time5 = 8784 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_5.xpm_ifc_wr_vec5 = 8784 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_5.reserved.4282 = 8784 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_6.xpm_ifc_wr_time6 = 8788 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_6.xpm_ifc_wr_vec6 = 8788 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_6.reserved.4283 = 8788 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_7.xpm_ifc_wr_time7 = 8792 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_7.xpm_ifc_wr_vec7 = 8792 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_7.reserved.4284 = 8792 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_8.xpm_ifc_wr_time8 = 8796 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_8.xpm_ifc_wr_vec8 = 8796 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_8.reserved.4285 = 8796 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_9.xpm_ifc_wr_time9 = 8800 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_9.xpm_ifc_wr_vec9 = 8800 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_9.reserved.4286 = 8800 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_10.xpm_ifc_wr_time10 = 8804 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_10.xpm_ifc_wr_vec10 = 8804 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_10.reserved.4287 = 8804 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_11.xpm_ifc_wr_time11 = 8808 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_11.xpm_ifc_wr_vec11 = 8808 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_11.reserved.4288 = 8808 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_12.xpm_ifc_wr_time12 = 8812 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_12.xpm_ifc_wr_vec12 = 8812 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_12.reserved.4289 = 8812 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_13.xpm_ifc_wr_time13 = 8816 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_13.xpm_ifc_wr_vec13 = 8816 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_13.reserved.4290 = 8816 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_14.xpm_ifc_wr_time14 = 8820 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_14.xpm_ifc_wr_vec14 = 8820 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_14.reserved.4291 = 8820 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_15.xpm_ifc_wr_time15 = 8824 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_15.xpm_ifc_wr_vec15 = 8824 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_15.reserved.4292 = 8824 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_16.xpm_ifc_wr_time16 = 8828 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_16.xpm_ifc_wr_vec16 = 8828 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_16.reserved.4293 = 8828 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_17.xpm_ifc_wr_time17 = 8832 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_17.xpm_ifc_wr_vec17 = 8832 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_17.reserved.4294 = 8832 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_18.xpm_ifc_wr_time18 = 8836 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_18.xpm_ifc_wr_vec18 = 8836 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_18.reserved.4295 = 8836 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_19.xpm_ifc_wr_time19 = 8840 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_19.xpm_ifc_wr_vec19 = 8840 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_19.reserved.4296 = 8840 25 31
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_20.xpm_ifc_wr_time20 = 8844 0 15
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_20.xpm_ifc_wr_vec20 = 8844 16 24
MR.<2>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_20.reserved.4297 = 8844 25 31
MR.<2>.XPM_GENERAL.RFC_XPM_GENERAL_0 = 8848 0 31
MR.<2>.XPM_GENERAL.RFC_XPM_GENERAL_1 = 8852 0 31
MR.<2>.XPM_GENERAL.RFC_XPM_GENERAL_2 = 8856 0 31
MR.<2>.XPM_GENERAL.RFC_XPM_GENERAL_0.xpm_rd_dout_sample_time = 8848 0 23
MR.<2>.XPM_GENERAL.RFC_XPM_GENERAL_0.reserved.4298 = 8848 24 31
MR.<2>.XPM_GENERAL.RFC_XPM_GENERAL_1.xpm_wr_dout_sample_time = 8852 0 23
MR.<2>.XPM_GENERAL.RFC_XPM_GENERAL_1.reserved.4299 = 8852 24 31
MR.<2>.XPM_GENERAL.RFC_XPM_GENERAL_2.xpm_data_output = 8856 0 7
MR.<2>.XPM_GENERAL.RFC_XPM_GENERAL_2.xpm_data_output_valid = 8856 8 8
MR.<2>.XPM_GENERAL.RFC_XPM_GENERAL_2.xpm_lock_reg = 8856 9 9
MR.<2>.XPM_GENERAL.RFC_XPM_GENERAL_2.xpm_ifc_busy = 8856 10 10
MR.<2>.XPM_GENERAL.RFC_XPM_GENERAL_2.reserved.4300 = 8856 11 31
MR.<2>.MODEM_CFG.MR_RFC_MODEM_TX_SFD_MODE = 8860 0 31
MR.<2>.MODEM_CFG.MR_RFC_MODEM_RX_SFD_MODE = 8864 0 31
MR.<2>.MODEM_CFG.MR_RFC_MODEM_CFG_1 = 8868 0 31
MR.<2>.MODEM_CFG.MR_RFC_MODEM_CFG_2 = 8872 0 31
MR.<2>.MODEM_CFG.MR_RFC_MODEM_TX_SFD_MODE.tx_sfd_word = 8860 0 31
MR.<2>.MODEM_CFG.MR_RFC_MODEM_RX_SFD_MODE.rx_sfd_word = 8864 0 31
MR.<2>.MODEM_CFG.MR_RFC_MODEM_CFG_1.idle_pattern = 8868 0 31
MR.<2>.MODEM_CFG.MR_RFC_MODEM_CFG_2.crc_mode = 8872 0 1
MR.<2>.MODEM_CFG.MR_RFC_MODEM_CFG_2.tx_sfd_mode = 8872 2 6
MR.<2>.MODEM_CFG.MR_RFC_MODEM_CFG_2.rx_sfd_mode = 8872 7 11
MR.<2>.MODEM_CFG.MR_RFC_MODEM_CFG_2.idle_force_mode = 8872 12 12
MR.<2>.MODEM_CFG.MR_RFC_MODEM_CFG_2.idle_force_val = 8872 13 13
MR.<2>.MODEM_CFG.MR_RFC_MODEM_CFG_2.mdm_stt_sfd_clr = 8872 14 14
MR.<2>.MODEM_CFG.MR_RFC_MODEM_CFG_2.mdm_stt_crc_clr = 8872 15 15
MR.<2>.MODEM_CFG.MR_RFC_MODEM_CFG_2.liv_hw_reset_val = 8872 16 22
MR.<2>.MODEM_CFG.MR_RFC_MODEM_CFG_2.reserved.4301 = 8872 23 31
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_0 = 8876 0 31
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_1 = 8880 0 31
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_2 = 8884 0 31
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_3 = 8888 0 31
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_4 = 8892 0 31
MR.<2>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_5 = 8896 0 31
MR.<2>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_6 = 8900 0 31
MR.<2>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_7 = 8904 0 31
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_odd_0_sfd_ok = 8876 0 3
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_even_0_sfd_ok = 8876 4 7
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_odd_90_sfd_ok = 8876 8 11
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_even_90_sfd_ok = 8876 12 15
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_odd_180_sfd_ok = 8876 16 19
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_even_180_sfd_ok = 8876 20 23
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_odd_270_sfd_ok = 8876 24 27
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_even_270_sfd_ok = 8876 28 31
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_1.mdm_stt_man_odd_0_crc_ok = 8880 0 11
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_1.reserved.4302 = 8880 12 15
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_1.mdm_stt_man_even_0_crc_ok = 8880 16 27
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_1.reserved.4303 = 8880 28 31
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_2.mdm_stt_man_odd_90_crc_ok = 8884 0 11
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_2.reserved.4304 = 8884 12 15
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_2.mdm_stt_man_even_90_crc_ok = 8884 16 27
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_2.reserved.4305 = 8884 28 31
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_3.mdm_stt_man_odd_180_crc_ok = 8888 0 11
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_3.reserved.4306 = 8888 12 15
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_3.mdm_stt_man_even_180_crc_ok = 8888 16 27
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_3.reserved.4307 = 8888 28 31
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_4.mdm_stt_man_odd_270_crc_ok = 8892 0 11
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_4.reserved.4308 = 8892 12 15
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_4.mdm_stt_man_even_270_crc_ok = 8892 16 27
MR.<2>.MODEM_STAT.MR_RFC_MODEM_STAT_4.reserved.4309 = 8892 28 31
MR.<2>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_5.mdm_stt_rx_sfd_ok = 8896 0 15
MR.<2>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_5.reserved.4310 = 8896 16 31
MR.<2>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_6.mdm_stt_rx_crc_ok = 8900 0 23
MR.<2>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_6.reserved.4311 = 8900 24 31
MR.<2>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_7.mdm_stt_rx_crc_err = 8904 0 15
MR.<2>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_7.reserved.4312 = 8904 16 31
MR.<2>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0 = 8908 0 31
MR.<2>.MAIN_SM_GENERAL.DIV_GROUP_CTL = 8912 0 31
MR.<2>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0.rxtx_ta_time = 8908 0 9
MR.<2>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0.tx_response_time = 8908 10 19
MR.<2>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0.slave_tx_time = 8908 20 29
MR.<2>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0.reserved.4313 = 8908 30 31
MR.<2>.MAIN_SM_GENERAL.DIV_GROUP_CTL.group_id = 8912 0 2
MR.<2>.MAIN_SM_GENERAL.DIV_GROUP_CTL.diversity_mode = 8912 3 3
MR.<2>.MAIN_SM_GENERAL.DIV_GROUP_CTL.pair_mode = 8912 4 4
MR.<2>.MAIN_SM_GENERAL.DIV_GROUP_CTL.reserved.4314 = 8912 5 31
MR.<2>.SUCCESSIVE_APP.SUC_APP_MODE = 8916 0 31
MR.<2>.SUCCESSIVE_APP.SUC_APP_TIME = 8920 0 31
MR.<2>.SUCCESSIVE_APP.SUC_APP_TH = 8924 0 31
MR.<2>.SUCCESSIVE_APP.SUC_APP_START = 8928 0 31
MR.<2>.SUCCESSIVE_APP.RF_ATT_STAT = 8932 0 31
MR.<2>.SUCCESSIVE_APP.SUC_APP_AVG_LEN = 8936 0 31
MR.<2>.SUCCESSIVE_APP.SUC_APP_RESULT = 8940 0 31
MR.<2>.SUCCESSIVE_APP.SUC_APP_RST = 8944 0 31
MR.<2>.SUCCESSIVE_APP.SUC_APP_MODE.rf_att_mode = 8916 0 1
MR.<2>.SUCCESSIVE_APP.SUC_APP_MODE.suc_app_det_mode = 8916 2 3
MR.<2>.SUCCESSIVE_APP.SUC_APP_MODE.suc_app_comp_polarity = 8916 4 4
MR.<2>.SUCCESSIVE_APP.SUC_APP_MODE.force_tx_sa_mode = 8916 5 5
MR.<2>.SUCCESSIVE_APP.SUC_APP_MODE.reserved.4315 = 8916 6 31
MR.<2>.SUCCESSIVE_APP.SUC_APP_TIME.suc_app_comp_delay_tx = 8920 0 7
MR.<2>.SUCCESSIVE_APP.SUC_APP_TIME.suc_app_comp_delay_rx = 8920 8 15
MR.<2>.SUCCESSIVE_APP.SUC_APP_TIME.post_tx_on_count = 8920 16 31
MR.<2>.SUCCESSIVE_APP.SUC_APP_TH.suc_app_det_th_low = 8924 0 4
MR.<2>.SUCCESSIVE_APP.SUC_APP_TH.reserved.4316 = 8924 5 7
MR.<2>.SUCCESSIVE_APP.SUC_APP_TH.suc_app_det_th_high = 8924 8 12
MR.<2>.SUCCESSIVE_APP.SUC_APP_TH.reserved.4317 = 8924 13 31
MR.<2>.SUCCESSIVE_APP.SUC_APP_START.suc_app_tx_det_start = 8928 0 0
MR.<2>.SUCCESSIVE_APP.SUC_APP_START.reserved.4318 = 8928 1 31
MR.<2>.SUCCESSIVE_APP.RF_ATT_STAT.mr_rfc_rgf_rf_att_status = 8932 0 0
MR.<2>.SUCCESSIVE_APP.RF_ATT_STAT.rf_att_th1_pass = 8932 1 1
MR.<2>.SUCCESSIVE_APP.RF_ATT_STAT.reserved.4319 = 8932 2 31
MR.<2>.SUCCESSIVE_APP.SUC_APP_AVG_LEN.suc_app_adc_avg_length = 8936 0 9
MR.<2>.SUCCESSIVE_APP.SUC_APP_AVG_LEN.reserved.4320 = 8936 10 31
MR.<2>.SUCCESSIVE_APP.SUC_APP_RESULT.suc_app_adc_accum_reg = 8940 0 15
MR.<2>.SUCCESSIVE_APP.SUC_APP_RESULT.reserved.4321 = 8940 16 31
MR.<2>.SUCCESSIVE_APP.SUC_APP_RST.suc_app_clr = 8944 0 0
MR.<2>.SUCCESSIVE_APP.SUC_APP_RST.reserved.4322 = 8944 1 31
MR.<2>.CAR_CFG.CAR_CFG_SW_RST = 8948 0 31
MR.<2>.CAR_CFG.CAR_CFG_SW_RST_MASK = 8952 0 31
MR.<2>.CAR_CFG.CAR_CFG_HW_RST_MASK = 8956 0 31
MR.<2>.CAR_CFG.CAR_CFG_FRC_CLK = 8960 0 31
MR.<2>.CAR_CFG.CAR_CFG_CG_BYPASS = 8964 0 31
MR.<2>.CAR_CFG.CAR_CFG_SW_RST.sw_reset = 8948 0 4
MR.<2>.CAR_CFG.CAR_CFG_SW_RST.reserved.4323 = 8948 5 31
MR.<2>.CAR_CFG.CAR_CFG_SW_RST_MASK.sw_reset_mask = 8952 0 4
MR.<2>.CAR_CFG.CAR_CFG_SW_RST_MASK.reserved.4324 = 8952 5 31
MR.<2>.CAR_CFG.CAR_CFG_HW_RST_MASK.hw_reset_mask = 8956 0 4
MR.<2>.CAR_CFG.CAR_CFG_HW_RST_MASK.reserved.4325 = 8956 5 31
MR.<2>.CAR_CFG.CAR_CFG_FRC_CLK.frc_man_clk = 8960 0 0
MR.<2>.CAR_CFG.CAR_CFG_FRC_CLK.frc_liv_clk = 8960 1 1
MR.<2>.CAR_CFG.CAR_CFG_FRC_CLK.reserved.4326 = 8960 2 31
MR.<2>.CAR_CFG.CAR_CFG_CG_BYPASS.sys_rgf_sw_bypass_hw_cg = 8964 0 0
MR.<2>.CAR_CFG.CAR_CFG_CG_BYPASS.reserved.4327 = 8964 1 31
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT = 8968 0 63
MR.<2>.CURR_RF_CONFIG.EDGE_IREF = 8976 0 511
MR.<2>.CURR_RF_CONFIG.DIST_IREF = 9040 0 159
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN = 9060 0 127
MR.<2>.CURR_RF_CONFIG.DIST_PWDN = 9076 0 63
MR.<2>.CURR_RF_CONFIG.EDGE_PSH = 9084 0 127
MR.<2>.CURR_RF_CONFIG.SPDT_IF = 9100 0 31
MR.<2>.CURR_RF_CONFIG.LO = 9104 0 95
MR.<2>.CURR_RF_CONFIG.RFC = 9116 0 95
MR.<2>.CURR_RF_CONFIG.ATTEN = 9128 0 31
MR.<2>.CURR_RF_CONFIG.SPARE = 9132 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0 = 8968 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8 = 8972 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_0 = 8968 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_1 = 8968 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_2 = 8968 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_3 = 8968 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_4 = 8968 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_5 = 8968 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_6 = 8968 24 27
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_7 = 8968 28 31
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_8 = 8972 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_9 = 8972 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_10 = 8972 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_11 = 8972 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_12 = 8972 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_13 = 8972 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_14 = 8972 24 27
MR.<2>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_15 = 8972 28 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF = 8976 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF = 8980 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF = 8984 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF = 8988 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF = 8992 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF = 8996 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF = 9000 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF = 9004 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF = 9008 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF = 9012 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF = 9016 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF = 9020 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF = 9024 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF = 9028 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF = 9032 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF = 9036 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_rx_amp3_iref = 8976 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_rx_amp2_iref = 8976 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_rx_amp1_iref = 8976 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_tx_amp3_iref = 8976 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_tx_amp2_iref = 8976 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_tx_amp1_iref = 8976 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.reserved.4328 = 8976 24 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_rx_amp3_iref = 8980 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_rx_amp2_iref = 8980 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_rx_amp1_iref = 8980 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_tx_amp3_iref = 8980 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_tx_amp2_iref = 8980 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_tx_amp1_iref = 8980 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.reserved.4329 = 8980 24 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_rx_amp3_iref = 8984 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_rx_amp2_iref = 8984 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_rx_amp1_iref = 8984 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_tx_amp3_iref = 8984 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_tx_amp2_iref = 8984 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_tx_amp1_iref = 8984 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.reserved.4330 = 8984 24 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_rx_amp3_iref = 8988 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_rx_amp2_iref = 8988 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_rx_amp1_iref = 8988 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_tx_amp3_iref = 8988 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_tx_amp2_iref = 8988 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_tx_amp1_iref = 8988 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.reserved.4331 = 8988 24 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_rx_amp3_iref = 8992 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_rx_amp2_iref = 8992 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_rx_amp1_iref = 8992 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_tx_amp3_iref = 8992 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_tx_amp2_iref = 8992 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_tx_amp1_iref = 8992 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.reserved.4332 = 8992 24 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_rx_amp3_iref = 8996 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_rx_amp2_iref = 8996 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_rx_amp1_iref = 8996 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_tx_amp3_iref = 8996 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_tx_amp2_iref = 8996 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_tx_amp1_iref = 8996 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.reserved.4333 = 8996 24 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_rx_amp3_iref = 9000 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_rx_amp2_iref = 9000 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_rx_amp1_iref = 9000 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_tx_amp3_iref = 9000 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_tx_amp2_iref = 9000 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_tx_amp1_iref = 9000 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.reserved.4334 = 9000 24 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_rx_amp3_iref = 9004 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_rx_amp2_iref = 9004 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_rx_amp1_iref = 9004 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_tx_amp3_iref = 9004 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_tx_amp2_iref = 9004 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_tx_amp1_iref = 9004 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.reserved.4335 = 9004 24 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_rx_amp3_iref = 9008 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_rx_amp2_iref = 9008 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_rx_amp1_iref = 9008 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_tx_amp3_iref = 9008 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_tx_amp2_iref = 9008 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_tx_amp1_iref = 9008 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.reserved.4336 = 9008 24 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_rx_amp3_iref = 9012 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_rx_amp2_iref = 9012 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_rx_amp1_iref = 9012 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_tx_amp3_iref = 9012 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_tx_amp2_iref = 9012 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_tx_amp1_iref = 9012 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.reserved.4337 = 9012 24 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_rx_amp3_iref = 9016 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_rx_amp2_iref = 9016 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_rx_amp1_iref = 9016 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_tx_amp3_iref = 9016 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_tx_amp2_iref = 9016 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_tx_amp1_iref = 9016 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.reserved.4338 = 9016 24 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_rx_amp3_iref = 9020 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_rx_amp2_iref = 9020 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_rx_amp1_iref = 9020 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_tx_amp3_iref = 9020 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_tx_amp2_iref = 9020 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_tx_amp1_iref = 9020 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.reserved.4339 = 9020 24 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_rx_amp3_iref = 9024 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_rx_amp2_iref = 9024 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_rx_amp1_iref = 9024 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_tx_amp3_iref = 9024 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_tx_amp2_iref = 9024 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_tx_amp1_iref = 9024 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.reserved.4340 = 9024 24 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_rx_amp3_iref = 9028 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_rx_amp2_iref = 9028 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_rx_amp1_iref = 9028 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_tx_amp3_iref = 9028 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_tx_amp2_iref = 9028 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_tx_amp1_iref = 9028 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.reserved.4341 = 9028 24 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_rx_amp3_iref = 9032 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_rx_amp2_iref = 9032 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_rx_amp1_iref = 9032 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_tx_amp3_iref = 9032 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_tx_amp2_iref = 9032 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_tx_amp1_iref = 9032 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.reserved.4342 = 9032 24 31
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_rx_amp3_iref = 9036 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_rx_amp2_iref = 9036 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_rx_amp1_iref = 9036 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_tx_amp3_iref = 9036 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_tx_amp2_iref = 9036 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_tx_amp1_iref = 9036 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.reserved.4343 = 9036 24 31
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF = 9040 0 31
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF = 9044 0 31
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF = 9048 0 31
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF = 9052 0 31
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X16_IREF = 9056 0 31
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist0_x2_rx_iref = 9040 0 3
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist1_x2_rx_iref = 9040 4 7
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist2_x2_rx_iref = 9040 8 11
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist3_x2_rx_iref = 9040 12 15
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist4_x2_rx_iref = 9040 16 19
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist5_x2_rx_iref = 9040 20 23
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist6_x2_rx_iref = 9040 24 27
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist7_x2_rx_iref = 9040 28 31
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist0_x2_tx_iref = 9044 0 3
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist1_x2_tx_iref = 9044 4 7
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist2_x2_tx_iref = 9044 8 11
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist3_x2_tx_iref = 9044 12 15
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist4_x2_tx_iref = 9044 16 19
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist5_x2_tx_iref = 9044 20 23
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist6_x2_tx_iref = 9044 24 27
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist7_x2_tx_iref = 9044 28 31
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist0_x4_tx_iref = 9048 0 3
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist0_x4_rx_iref = 9048 4 7
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist1_x4_tx_iref = 9048 8 11
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist1_x4_rx_iref = 9048 12 15
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist2_x4_tx_iref = 9048 16 19
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist2_x4_rx_iref = 9048 20 23
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist3_x4_tx_iref = 9048 24 27
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist3_x4_rx_iref = 9048 28 31
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist0_x8_amp2_rx_iref = 9052 0 3
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist0_x8_amp1_rx_iref = 9052 4 7
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist0_x8_amp2_tx_iref = 9052 8 11
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist0_x8_amp1_tx_iref = 9052 12 15
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist1_x8_amp2_rx_iref = 9052 16 19
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist1_x8_amp1_rx_iref = 9052 20 23
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist1_x8_amp2_tx_iref = 9052 24 27
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist1_x8_amp1_tx_iref = 9052 28 31
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X16_IREF.dist_x16_tx_iref = 9056 0 3
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X16_IREF.dist_x16_rx_iref = 9056 4 7
MR.<2>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X16_IREF.reserved.4344 = 9056 8 31
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN = 9060 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN = 9064 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN = 9068 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN = 9072 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_rx_3 = 9060 0 2
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_tx_3 = 9060 3 5
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_rx_2 = 9060 6 8
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_tx_2 = 9060 9 11
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_rx_1 = 9060 12 14
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_tx_1 = 9060 15 17
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_rx_0 = 9060 18 20
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_tx_0 = 9060 21 23
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.reserved.4345 = 9060 24 31
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_rx_7 = 9064 0 2
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_tx_7 = 9064 3 5
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_rx_6 = 9064 6 8
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_tx_6 = 9064 9 11
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_rx_5 = 9064 12 14
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_tx_5 = 9064 15 17
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_rx_4 = 9064 18 20
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_tx_4 = 9064 21 23
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.reserved.4346 = 9064 24 31
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_rx_11 = 9068 0 2
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_tx_11 = 9068 3 5
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_rx_10 = 9068 6 8
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_tx_10 = 9068 9 11
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_rx_9 = 9068 12 14
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_tx_9 = 9068 15 17
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_rx_8 = 9068 18 20
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_tx_8 = 9068 21 23
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.reserved.4347 = 9068 24 31
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_rx_15 = 9072 0 2
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_tx_15 = 9072 3 5
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_rx_14 = 9072 6 8
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_tx_14 = 9072 9 11
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_rx_13 = 9072 12 14
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_tx_13 = 9072 15 17
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_rx_12 = 9072 18 20
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_tx_12 = 9072 21 23
MR.<2>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.reserved.4348 = 9072 24 31
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN = 9076 0 31
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X16_PWDN = 9080 0 31
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x8_amp2_rx_pwdn = 9076 0 0
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x8_amp1_rx_pwdn = 9076 1 1
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x8_amp2_tx_pwdn = 9076 2 2
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x8_amp1_tx_pwdn = 9076 3 3
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x8_amp2_rx_pwdn = 9076 4 4
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x8_amp1_rx_pwdn = 9076 5 5
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x8_amp2_tx_pwdn = 9076 6 6
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x8_amp1_tx_pwdn = 9076 7 7
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist3_x4_tx_pwdn = 9076 8 8
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist3_x4_rx_pwdn = 9076 9 9
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist2_x4_tx_pwdn = 9076 10 10
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist2_x4_rx_pwdn = 9076 11 11
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x4_tx_pwdn = 9076 12 12
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x4_rx_pwdn = 9076 13 13
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x4_tx_pwdn = 9076 14 14
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x4_rx_pwdn = 9076 15 15
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist7_x2_tx_pwdn = 9076 16 16
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist7_x2_rx_pwdn = 9076 17 17
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist6_x2_tx_pwdn = 9076 18 18
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist6_x2_rx_pwdn = 9076 19 19
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist5_x2_tx_pwdn = 9076 20 20
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist5_x2_rx_pwdn = 9076 21 21
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist4_x2_tx_pwdn = 9076 22 22
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist4_x2_rx_pwdn = 9076 23 23
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist3_x2_tx_pwdn = 9076 24 24
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist3_x2_rx_pwdn = 9076 25 25
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist2_x2_tx_pwdn = 9076 26 26
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist2_x2_rx_pwdn = 9076 27 27
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x2_tx_pwdn = 9076 28 28
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x2_rx_pwdn = 9076 29 29
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x2_tx_pwdn = 9076 30 30
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x2_rx_pwdn = 9076 31 31
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X16_PWDN.dist_x16_tx_pwdn = 9080 0 0
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X16_PWDN.dist_x16_rx_pwdn = 9080 1 1
MR.<2>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X16_PWDN.reserved.4349 = 9080 2 31
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH = 9084 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH = 9088 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH = 9092 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH = 9096 0 31
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_rx_3 = 9084 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_tx_3 = 9084 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_rx_2 = 9084 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_tx_2 = 9084 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_rx_1 = 9084 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_tx_1 = 9084 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_rx_0 = 9084 24 27
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_tx_0 = 9084 28 31
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_rx_7 = 9088 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_tx_7 = 9088 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_rx_6 = 9088 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_tx_6 = 9088 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_rx_5 = 9088 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_tx_5 = 9088 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_rx_4 = 9088 24 27
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_tx_4 = 9088 28 31
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_rx_11 = 9092 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_tx_11 = 9092 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_rx_10 = 9092 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_tx_10 = 9092 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_rx_9 = 9092 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_tx_9 = 9092 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_rx_8 = 9092 24 27
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_tx_8 = 9092 28 31
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_rx_15 = 9096 0 3
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_tx_15 = 9096 4 7
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_rx_14 = 9096 8 11
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_tx_14 = 9096 12 15
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_rx_13 = 9096 16 19
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_tx_13 = 9096 20 23
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_rx_12 = 9096 24 27
MR.<2>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_tx_12 = 9096 28 31
MR.<2>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF = 9100 0 31
MR.<2>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.mux_sw_if_div_ctl = 9100 0 1
MR.<2>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_rx_iref1_pwdn = 9100 2 2
MR.<2>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_rx_iref2_pwdn = 9100 3 3
MR.<2>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_tx_iref1_pwdn = 9100 4 4
MR.<2>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_tx_iref2_pwdn = 9100 5 5
MR.<2>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_rx_iref1 = 9100 6 9
MR.<2>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_rx_iref2 = 9100 10 13
MR.<2>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_tx_iref1 = 9100 14 17
MR.<2>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_tx_iref2 = 9100 18 21
MR.<2>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_spdt_ctl = 9100 22 25
MR.<2>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.reserved.4350 = 9100 26 31
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1 = 9104 0 31
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2 = 9108 0 31
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3 = 9112 0 31
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_amp45_iref2 = 9104 0 3
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_amp45_iref1 = 9104 4 7
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_mult_x3_iref = 9104 8 11
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_mult_x2_ibuff = 9104 12 15
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_mult_x2_imult = 9104 16 19
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_amp7p5_iref2 = 9104 20 23
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_amp7p5_iref1 = 9104 24 27
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_sw_lo_main_ctl = 9104 28 29
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_sw_lo_fb_ctl = 9104 30 31
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_amp15_iref2 = 9108 0 3
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_amp15_iref1 = 9108 4 7
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_tx_amp45_iref5 = 9108 8 11
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_rx_amp45_iref5 = 9108 12 15
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_amp45_iref4 = 9108 16 19
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_amp45_iref3 = 9108 20 23
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_rx_mix45_iref = 9108 24 27
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_tx_mix45_iref = 9108 28 31
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp15_iref2_pwdn = 9112 0 0
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp15_iref1_pwdn = 9112 1 1
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_tx_amp45_iref5_pwdn = 9112 2 2
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_rx_amp45_iref5_pwdn = 9112 3 3
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp45_iref4_pwdn = 9112 4 4
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp45_iref3_pwdn = 9112 5 5
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_rx_mix45_iref_pwdn = 9112 6 6
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_tx_mix45_iref_pwdn = 9112 7 7
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp45_iref2_pwdn = 9112 8 8
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp45_iref1_pwdn = 9112 9 9
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_mult_x3_iref_pwdn = 9112 10 10
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_mult_x2_ibuff_pwdn = 9112 11 11
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_mult_x2_imult_pwdn = 9112 12 12
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp7p5_iref2_pwdn = 9112 13 13
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp7p5_iref1_pwdn = 9112 14 14
MR.<2>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.reserved.4351 = 9112 15 31
MR.<2>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_1 = 9116 0 31
MR.<2>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_2 = 9120 0 31
MR.<2>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_3 = 9124 0 31
MR.<2>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_1.curr_cfg_rfc_1 = 9116 0 31
MR.<2>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_2.curr_cfg_rfc_2 = 9120 0 31
MR.<2>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_3.curr_cfg_rfc_3 = 9124 0 5
MR.<2>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_3.reserved.4352 = 9124 6 31
MR.<2>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN = 9128 0 31
MR.<2>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.dist1_x8_atten_ser = 9128 0 0
MR.<2>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.dist0_x8_atten_ser = 9128 1 1
MR.<2>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.dist1_x8_atten_par = 9128 2 2
MR.<2>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.dist0_x8_atten_par = 9128 3 3
MR.<2>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.reserved.4353 = 9128 4 31
MR.<2>.CURR_RF_CONFIG.SPARE.CURR_CFG_SEC_TBL_SPARE = 9132 0 31
MR.<2>.CURR_RF_CONFIG.SPARE.CURR_CFG_SEC_TBL_SPARE.curr_cfg_sec_tbl_spare = 9132 0 15
MR.<2>.CURR_RF_CONFIG.SPARE.CURR_CFG_SEC_TBL_SPARE.reserved.4354 = 9132 16 31
MR.<2>.IO_PAD_REN.IO_PAD_REN = 9136 0 31
MR.<2>.IO_PAD_REN.IO_PAD_REN.io_pad_ren_vec = 9136 0 2
MR.<2>.IO_PAD_REN.IO_PAD_REN.reserved.4355 = 9136 3 31
MR.<2>.FORCE_FB_MAIN.FORCE_FB_MAIN = 9140 0 31
MR.<2>.FORCE_FB_MAIN.FORCE_FB_MAIN.ext_lo_fb_main_ctl = 9140 0 0
MR.<2>.FORCE_FB_MAIN.FORCE_FB_MAIN.ext_ctrl_fb_main_ctl = 9140 1 1
MR.<2>.FORCE_FB_MAIN.FORCE_FB_MAIN.force_ext_lo_fb_main_ctl = 9140 2 2
MR.<2>.FORCE_FB_MAIN.FORCE_FB_MAIN.force_ext_ctrl_fb_main_ctl = 9140 3 3
MR.<2>.FORCE_FB_MAIN.FORCE_FB_MAIN.reserved.4356 = 9140 4 31
MR.<3>.TX_SEC = 9144 0 63
MR.<3>.RX_SEC = 10168 0 63
MR.<3>.EDGE_BIAS_TBL_PSH_IMP_OFF_ = 11192 0 31
MR.<3>.DIST_CFG = 11576 0 447
MR.<3>.EDGE_SPDT_CFG = 11632 0 127
MR.<3>.IF_CFG = 11648 0 287
MR.<3>.LO_CFG = 11684 0 319
MR.<3>.PSH_2TO4 = 11724 0 31
MR.<3>.RFCA_REGS = 11728 0 127
MR.<3>.BBX_CFG = 11744 0 31
MR.<3>.RMS_DET_ADC = 11748 0 127
MR.<3>.RF_SPARES = 11764 0 95
MR.<3>.XPM_WAVE_RD = 11776 0 319
MR.<3>.XPM_WAVE_WR = 11816 0 639
MR.<3>.XPM_GENERAL = 11896 0 95
MR.<3>.MODEM_CFG = 11908 0 127
MR.<3>.MODEM_STAT = 11924 0 255
MR.<3>.MAIN_SM_GENERAL = 11956 0 63
MR.<3>.SUCCESSIVE_APP = 11964 0 255
MR.<3>.CAR_CFG = 11996 0 159
MR.<3>.CURR_RF_CONFIG = 12016 0 1343
MR.<3>.IO_PAD_REN = 12184 0 31
MR.<3>.FORCE_FB_MAIN = 12188 0 31
MR.<3>.TX_SEC.ANT_CFG1 = 9144 0 31
MR.<3>.TX_SEC.ANT_CFG2 = 9148 0 31
MR.<3>.TX_SEC.ANT_CFG1.psh = 9144 0 31
MR.<3>.TX_SEC.ANT_CFG2.imp_match = 9148 0 15
MR.<3>.TX_SEC.ANT_CFG2.spare = 9148 16 23
MR.<3>.TX_SEC.ANT_CFG2.reserved.4231 = 9148 24 31
MR.<3>.RX_SEC.ANT_CFG1 = 10168 0 31
MR.<3>.RX_SEC.ANT_CFG2 = 10172 0 31
MR.<3>.RX_SEC.ANT_CFG1.psh = 10168 0 31
MR.<3>.RX_SEC.ANT_CFG2.imp_match = 10172 0 15
MR.<3>.RX_SEC.ANT_CFG2.spare = 10172 16 23
MR.<3>.RX_SEC.ANT_CFG2.reserved.4232 = 10172 24 31
MR.<3>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF = 11192 0 31
MR.<3>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp1_iref = 11192 0 3
MR.<3>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp2_iref = 11192 4 7
MR.<3>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp3_iref = 11192 8 11
MR.<3>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp1_pwdn = 11192 12 12
MR.<3>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp2_pwdn = 11192 13 13
MR.<3>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.tx_amp3_pwdn = 11192 14 14
MR.<3>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.reserved.4233 = 11192 15 15
MR.<3>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp1_iref = 11192 16 19
MR.<3>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp2_iref = 11192 20 23
MR.<3>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp3_iref = 11192 24 27
MR.<3>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp1_pwdn = 11192 28 28
MR.<3>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp2_pwdn = 11192 29 29
MR.<3>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.rx_amp3_pwdn = 11192 30 30
MR.<3>.EDGE_BIAS_TBL_PSH_IMP_OFF_.AMP_CFG_PSH_IMP_OFF.reserved.4234 = 11192 31 31
MR.<3>.DIST_CFG.X2_TX_IREF_TXON = 11576 0 31
MR.<3>.DIST_CFG.X2_RX_IREF_TXON = 11580 0 31
MR.<3>.DIST_CFG.X4_RXTX_IREF_TXON = 11584 0 31
MR.<3>.DIST_CFG.X8_RXTX_IREF_TXON = 11588 0 31
MR.<3>.DIST_CFG.X16_RXTX_IREF_TXON = 11592 0 31
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON = 11596 0 31
MR.<3>.DIST_CFG.X16_RXTX_PWDN_TXON = 11600 0 31
MR.<3>.DIST_CFG.X2_TX_IREF_RXON = 11604 0 31
MR.<3>.DIST_CFG.X2_RX_IREF_RXON = 11608 0 31
MR.<3>.DIST_CFG.X4_RXTX_IREF_RXON = 11612 0 31
MR.<3>.DIST_CFG.X8_RXTX_IREF_RXON = 11616 0 31
MR.<3>.DIST_CFG.X16_RXTX_IREF_RXON = 11620 0 31
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON = 11624 0 31
MR.<3>.DIST_CFG.X16_RXTX_PWDN_RXON = 11628 0 31
MR.<3>.DIST_CFG.X2_TX_IREF_TXON.dist0_x2_tx_iref_txon = 11576 0 3
MR.<3>.DIST_CFG.X2_TX_IREF_TXON.dist1_x2_tx_iref_txon = 11576 4 7
MR.<3>.DIST_CFG.X2_TX_IREF_TXON.dist2_x2_tx_iref_txon = 11576 8 11
MR.<3>.DIST_CFG.X2_TX_IREF_TXON.dist3_x2_tx_iref_txon = 11576 12 15
MR.<3>.DIST_CFG.X2_TX_IREF_TXON.dist4_x2_tx_iref_txon = 11576 16 19
MR.<3>.DIST_CFG.X2_TX_IREF_TXON.dist5_x2_tx_iref_txon = 11576 20 23
MR.<3>.DIST_CFG.X2_TX_IREF_TXON.dist6_x2_tx_iref_txon = 11576 24 27
MR.<3>.DIST_CFG.X2_TX_IREF_TXON.dist7_x2_tx_iref_txon = 11576 28 31
MR.<3>.DIST_CFG.X2_RX_IREF_TXON.dist0_x2_rx_iref_txon = 11580 0 3
MR.<3>.DIST_CFG.X2_RX_IREF_TXON.dist1_x2_rx_iref_txon = 11580 4 7
MR.<3>.DIST_CFG.X2_RX_IREF_TXON.dist2_x2_rx_iref_txon = 11580 8 11
MR.<3>.DIST_CFG.X2_RX_IREF_TXON.dist3_x2_rx_iref_txon = 11580 12 15
MR.<3>.DIST_CFG.X2_RX_IREF_TXON.dist4_x2_rx_iref_txon = 11580 16 19
MR.<3>.DIST_CFG.X2_RX_IREF_TXON.dist5_x2_rx_iref_txon = 11580 20 23
MR.<3>.DIST_CFG.X2_RX_IREF_TXON.dist6_x2_rx_iref_txon = 11580 24 27
MR.<3>.DIST_CFG.X2_RX_IREF_TXON.dist7_x2_rx_iref_txon = 11580 28 31
MR.<3>.DIST_CFG.X4_RXTX_IREF_TXON.dist0_x4_tx_iref_txon = 11584 0 3
MR.<3>.DIST_CFG.X4_RXTX_IREF_TXON.dist1_x4_tx_iref_txon = 11584 4 7
MR.<3>.DIST_CFG.X4_RXTX_IREF_TXON.dist2_x4_tx_iref_txon = 11584 8 11
MR.<3>.DIST_CFG.X4_RXTX_IREF_TXON.dist3_x4_tx_iref_txon = 11584 12 15
MR.<3>.DIST_CFG.X4_RXTX_IREF_TXON.dist0_x4_rx_iref_txon = 11584 16 19
MR.<3>.DIST_CFG.X4_RXTX_IREF_TXON.dist1_x4_rx_iref_txon = 11584 20 23
MR.<3>.DIST_CFG.X4_RXTX_IREF_TXON.dist2_x4_rx_iref_txon = 11584 24 27
MR.<3>.DIST_CFG.X4_RXTX_IREF_TXON.dist3_x4_rx_iref_txon = 11584 28 31
MR.<3>.DIST_CFG.X8_RXTX_IREF_TXON.dist0_x8_amp1_tx_iref_txon = 11588 0 3
MR.<3>.DIST_CFG.X8_RXTX_IREF_TXON.dist0_x8_amp2_tx_iref_txon = 11588 4 7
MR.<3>.DIST_CFG.X8_RXTX_IREF_TXON.dist1_x8_amp1_tx_iref_txon = 11588 8 11
MR.<3>.DIST_CFG.X8_RXTX_IREF_TXON.dist1_x8_amp2_tx_iref_txon = 11588 12 15
MR.<3>.DIST_CFG.X8_RXTX_IREF_TXON.dist0_x8_amp1_rx_iref_txon = 11588 16 19
MR.<3>.DIST_CFG.X8_RXTX_IREF_TXON.dist0_x8_amp2_rx_iref_txon = 11588 20 23
MR.<3>.DIST_CFG.X8_RXTX_IREF_TXON.dist1_x8_amp1_rx_iref_txon = 11588 24 27
MR.<3>.DIST_CFG.X8_RXTX_IREF_TXON.dist1_x8_amp2_rx_iref_txon = 11588 28 31
MR.<3>.DIST_CFG.X16_RXTX_IREF_TXON.dist_x16_tx_iref_txon = 11592 0 3
MR.<3>.DIST_CFG.X16_RXTX_IREF_TXON.dist_x16_rx_iref_txon = 11592 4 7
MR.<3>.DIST_CFG.X16_RXTX_IREF_TXON.reserved.4235 = 11592 8 31
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x8_amp1_tx_pwdn_txon = 11596 0 0
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x8_amp2_tx_pwdn_txon = 11596 1 1
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x8_amp1_tx_pwdn_txon = 11596 2 2
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x8_amp2_tx_pwdn_txon = 11596 3 3
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x8_amp1_rx_pwdn_txon = 11596 4 4
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x8_amp2_rx_pwdn_txon = 11596 5 5
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x8_amp1_rx_pwdn_txon = 11596 6 6
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x8_amp2_rx_pwdn_txon = 11596 7 7
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x4_tx_pwdn_txon = 11596 8 8
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x4_tx_pwdn_txon = 11596 9 9
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist2_x4_tx_pwdn_txon = 11596 10 10
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist3_x4_tx_pwdn_txon = 11596 11 11
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x4_rx_pwdn_txon = 11596 12 12
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x4_rx_pwdn_txon = 11596 13 13
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist2_x4_rx_pwdn_txon = 11596 14 14
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist3_x4_rx_pwdn_txon = 11596 15 15
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x2_tx_pwdn_txon = 11596 16 16
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x2_tx_pwdn_txon = 11596 17 17
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist2_x2_tx_pwdn_txon = 11596 18 18
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist3_x2_tx_pwdn_txon = 11596 19 19
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist4_x2_tx_pwdn_txon = 11596 20 20
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist5_x2_tx_pwdn_txon = 11596 21 21
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist6_x2_tx_pwdn_txon = 11596 22 22
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist7_x2_tx_pwdn_txon = 11596 23 23
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist0_x2_rx_pwdn_txon = 11596 24 24
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist1_x2_rx_pwdn_txon = 11596 25 25
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist2_x2_rx_pwdn_txon = 11596 26 26
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist3_x2_rx_pwdn_txon = 11596 27 27
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist4_x2_rx_pwdn_txon = 11596 28 28
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist5_x2_rx_pwdn_txon = 11596 29 29
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist6_x2_rx_pwdn_txon = 11596 30 30
MR.<3>.DIST_CFG.X248_RXTX_PWDN_TXON.dist7_x2_rx_pwdn_txon = 11596 31 31
MR.<3>.DIST_CFG.X16_RXTX_PWDN_TXON.dist_x16_tx_pwdn_txon = 11600 0 0
MR.<3>.DIST_CFG.X16_RXTX_PWDN_TXON.dist_x16_rx_pwdn_txon = 11600 1 1
MR.<3>.DIST_CFG.X16_RXTX_PWDN_TXON.reserved.4236 = 11600 2 31
MR.<3>.DIST_CFG.X2_TX_IREF_RXON.dist0_x2_tx_iref_rxon = 11604 0 3
MR.<3>.DIST_CFG.X2_TX_IREF_RXON.dist1_x2_tx_iref_rxon = 11604 4 7
MR.<3>.DIST_CFG.X2_TX_IREF_RXON.dist2_x2_tx_iref_rxon = 11604 8 11
MR.<3>.DIST_CFG.X2_TX_IREF_RXON.dist3_x2_tx_iref_rxon = 11604 12 15
MR.<3>.DIST_CFG.X2_TX_IREF_RXON.dist4_x2_tx_iref_rxon = 11604 16 19
MR.<3>.DIST_CFG.X2_TX_IREF_RXON.dist5_x2_tx_iref_rxon = 11604 20 23
MR.<3>.DIST_CFG.X2_TX_IREF_RXON.dist6_x2_tx_iref_rxon = 11604 24 27
MR.<3>.DIST_CFG.X2_TX_IREF_RXON.dist7_x2_tx_iref_rxon = 11604 28 31
MR.<3>.DIST_CFG.X2_RX_IREF_RXON.dist0_x2_rx_iref_rxon = 11608 0 3
MR.<3>.DIST_CFG.X2_RX_IREF_RXON.dist1_x2_rx_iref_rxon = 11608 4 7
MR.<3>.DIST_CFG.X2_RX_IREF_RXON.dist2_x2_rx_iref_rxon = 11608 8 11
MR.<3>.DIST_CFG.X2_RX_IREF_RXON.dist3_x2_rx_iref_rxon = 11608 12 15
MR.<3>.DIST_CFG.X2_RX_IREF_RXON.dist4_x2_rx_iref_rxon = 11608 16 19
MR.<3>.DIST_CFG.X2_RX_IREF_RXON.dist5_x2_rx_iref_rxon = 11608 20 23
MR.<3>.DIST_CFG.X2_RX_IREF_RXON.dist6_x2_rx_iref_rxon = 11608 24 27
MR.<3>.DIST_CFG.X2_RX_IREF_RXON.dist7_x2_rx_iref_rxon = 11608 28 31
MR.<3>.DIST_CFG.X4_RXTX_IREF_RXON.dist0_x4_tx_iref_rxon = 11612 0 3
MR.<3>.DIST_CFG.X4_RXTX_IREF_RXON.dist1_x4_tx_iref_rxon = 11612 4 7
MR.<3>.DIST_CFG.X4_RXTX_IREF_RXON.dist2_x4_tx_iref_rxon = 11612 8 11
MR.<3>.DIST_CFG.X4_RXTX_IREF_RXON.dist3_x4_tx_iref_rxon = 11612 12 15
MR.<3>.DIST_CFG.X4_RXTX_IREF_RXON.dist0_x4_rx_iref_rxon = 11612 16 19
MR.<3>.DIST_CFG.X4_RXTX_IREF_RXON.dist1_x4_rx_iref_rxon = 11612 20 23
MR.<3>.DIST_CFG.X4_RXTX_IREF_RXON.dist2_x4_rx_iref_rxon = 11612 24 27
MR.<3>.DIST_CFG.X4_RXTX_IREF_RXON.dist3_x4_rx_iref_rxon = 11612 28 31
MR.<3>.DIST_CFG.X8_RXTX_IREF_RXON.dist0_x8_amp1_tx_iref_rxon = 11616 0 3
MR.<3>.DIST_CFG.X8_RXTX_IREF_RXON.dist0_x8_amp2_tx_iref_rxon = 11616 4 7
MR.<3>.DIST_CFG.X8_RXTX_IREF_RXON.dist1_x8_amp1_tx_iref_rxon = 11616 8 11
MR.<3>.DIST_CFG.X8_RXTX_IREF_RXON.dist1_x8_amp2_tx_iref_rxon = 11616 12 15
MR.<3>.DIST_CFG.X8_RXTX_IREF_RXON.dist0_x8_amp1_rx_iref_rxon = 11616 16 19
MR.<3>.DIST_CFG.X8_RXTX_IREF_RXON.dist0_x8_amp2_rx_iref_rxon = 11616 20 23
MR.<3>.DIST_CFG.X8_RXTX_IREF_RXON.dist1_x8_amp1_rx_iref_rxon = 11616 24 27
MR.<3>.DIST_CFG.X8_RXTX_IREF_RXON.dist1_x8_amp2_rx_iref_rxon = 11616 28 31
MR.<3>.DIST_CFG.X16_RXTX_IREF_RXON.dist_x16_tx_iref_rxon = 11620 0 3
MR.<3>.DIST_CFG.X16_RXTX_IREF_RXON.dist_x16_rx_iref_rxon = 11620 4 7
MR.<3>.DIST_CFG.X16_RXTX_IREF_RXON.reserved.4237 = 11620 8 31
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x8_amp1_tx_pwdn_rxon = 11624 0 0
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x8_amp2_tx_pwdn_rxon = 11624 1 1
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x8_amp1_tx_pwdn_rxon = 11624 2 2
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x8_amp2_tx_pwdn_rxon = 11624 3 3
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x8_amp1_rx_pwdn_rxon = 11624 4 4
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x8_amp2_rx_pwdn_rxon = 11624 5 5
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x8_amp1_rx_pwdn_rxon = 11624 6 6
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x8_amp2_rx_pwdn_rxon = 11624 7 7
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x4_tx_pwdn_rxon = 11624 8 8
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x4_tx_pwdn_rxon = 11624 9 9
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist2_x4_tx_pwdn_rxon = 11624 10 10
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist3_x4_tx_pwdn_rxon = 11624 11 11
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x4_rx_pwdn_rxon = 11624 12 12
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x4_rx_pwdn_rxon = 11624 13 13
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist2_x4_rx_pwdn_rxon = 11624 14 14
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist3_x4_rx_pwdn_rxon = 11624 15 15
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x2_tx_pwdn_rxon = 11624 16 16
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x2_tx_pwdn_rxon = 11624 17 17
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist2_x2_tx_pwdn_rxon = 11624 18 18
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist3_x2_tx_pwdn_rxon = 11624 19 19
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist4_x2_tx_pwdn_rxon = 11624 20 20
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist5_x2_tx_pwdn_rxon = 11624 21 21
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist6_x2_tx_pwdn_rxon = 11624 22 22
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist7_x2_tx_pwdn_rxon = 11624 23 23
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist0_x2_rx_pwdn_rxon = 11624 24 24
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist1_x2_rx_pwdn_rxon = 11624 25 25
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist2_x2_rx_pwdn_rxon = 11624 26 26
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist3_x2_rx_pwdn_rxon = 11624 27 27
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist4_x2_rx_pwdn_rxon = 11624 28 28
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist5_x2_rx_pwdn_rxon = 11624 29 29
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist6_x2_rx_pwdn_rxon = 11624 30 30
MR.<3>.DIST_CFG.X248_RXTX_PWDN_RXON.dist7_x2_rx_pwdn_rxon = 11624 31 31
MR.<3>.DIST_CFG.X16_RXTX_PWDN_RXON.dist_x16_tx_pwdn_rxon = 11628 0 0
MR.<3>.DIST_CFG.X16_RXTX_PWDN_RXON.dist_x16_rx_pwdn_rxon = 11628 1 1
MR.<3>.DIST_CFG.X16_RXTX_PWDN_RXON.reserved.4238 = 11628 2 31
MR.<3>.EDGE_SPDT_CFG.SPDT_7_0_TXON = 11632 0 31
MR.<3>.EDGE_SPDT_CFG.SPDT_15_8_TXON = 11636 0 31
MR.<3>.EDGE_SPDT_CFG.SPDT_7_0_RXON = 11640 0 31
MR.<3>.EDGE_SPDT_CFG.SPDT_15_8_RXON = 11644 0 31
MR.<3>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_0_txon = 11632 0 3
MR.<3>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_1_txon = 11632 4 7
MR.<3>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_2_txon = 11632 8 11
MR.<3>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_3_txon = 11632 12 15
MR.<3>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_4_txon = 11632 16 19
MR.<3>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_5_txon = 11632 20 23
MR.<3>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_6_txon = 11632 24 27
MR.<3>.EDGE_SPDT_CFG.SPDT_7_0_TXON.spdt_7_txon = 11632 28 31
MR.<3>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_8_txon = 11636 0 3
MR.<3>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_9_txon = 11636 4 7
MR.<3>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_10_txon = 11636 8 11
MR.<3>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_11_txon = 11636 12 15
MR.<3>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_12_txon = 11636 16 19
MR.<3>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_13_txon = 11636 20 23
MR.<3>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_14_txon = 11636 24 27
MR.<3>.EDGE_SPDT_CFG.SPDT_15_8_TXON.spdt_15_txon = 11636 28 31
MR.<3>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_0_rxon = 11640 0 3
MR.<3>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_1_rxon = 11640 4 7
MR.<3>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_2_rxon = 11640 8 11
MR.<3>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_3_rxon = 11640 12 15
MR.<3>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_4_rxon = 11640 16 19
MR.<3>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_5_rxon = 11640 20 23
MR.<3>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_6_rxon = 11640 24 27
MR.<3>.EDGE_SPDT_CFG.SPDT_7_0_RXON.spdt_7_rxon = 11640 28 31
MR.<3>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_8_rxon = 11644 0 3
MR.<3>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_9_rxon = 11644 4 7
MR.<3>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_10_rxon = 11644 8 11
MR.<3>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_11_rxon = 11644 12 15
MR.<3>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_12_rxon = 11644 16 19
MR.<3>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_13_rxon = 11644 20 23
MR.<3>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_14_rxon = 11644 24 27
MR.<3>.EDGE_SPDT_CFG.SPDT_15_8_RXON.spdt_15_rxon = 11644 28 31
MR.<3>.IF_CFG.IF_CFG_TXON = 11648 0 31
MR.<3>.IF_CFG.IF_CFG_RXON = 11652 0 31
MR.<3>.IF_CFG.IF_CFG_TXON_OFF = 11656 0 31
MR.<3>.IF_CFG.IF_CFG_RXON_OFF = 11660 0 31
MR.<3>.IF_CFG.IF_CFG_SPST = 11664 0 31
MR.<3>.IF_CFG.IF_BIAS_CFG_TXON = 11668 0 31
MR.<3>.IF_CFG.IF_BIAS_CFG_RXON = 11672 0 31
MR.<3>.IF_CFG.IF_BIAS_CFG_TXON_OFF = 11676 0 31
MR.<3>.IF_CFG.IF_BIAS_CFG_RXON_OFF = 11680 0 31
MR.<3>.IF_CFG.IF_CFG_TXON.if_amp15_tx_iref1_txon = 11648 0 3
MR.<3>.IF_CFG.IF_CFG_TXON.if_amp15_tx_iref2_txon = 11648 4 7
MR.<3>.IF_CFG.IF_CFG_TXON.if_amp15_rx_iref1_txon = 11648 8 11
MR.<3>.IF_CFG.IF_CFG_TXON.if_amp15_rx_iref2_txon = 11648 12 15
MR.<3>.IF_CFG.IF_CFG_TXON.if_spdt_txon = 11648 16 19
MR.<3>.IF_CFG.IF_CFG_TXON.if_amp15_tx_iref1_pwdn_txon = 11648 20 20
MR.<3>.IF_CFG.IF_CFG_TXON.if_amp15_tx_iref2_pwdn_txon = 11648 21 21
MR.<3>.IF_CFG.IF_CFG_TXON.if_amp15_rx_iref1_pwdn_txon = 11648 22 22
MR.<3>.IF_CFG.IF_CFG_TXON.if_amp15_rx_iref2_pwdn_txon = 11648 23 23
MR.<3>.IF_CFG.IF_CFG_TXON.reserved.4239 = 11648 24 31
MR.<3>.IF_CFG.IF_CFG_RXON.if_amp15_tx_iref1_rxon = 11652 0 3
MR.<3>.IF_CFG.IF_CFG_RXON.if_amp15_tx_iref2_rxon = 11652 4 7
MR.<3>.IF_CFG.IF_CFG_RXON.if_amp15_rx_iref1_rxon = 11652 8 11
MR.<3>.IF_CFG.IF_CFG_RXON.if_amp15_rx_iref2_rxon = 11652 12 15
MR.<3>.IF_CFG.IF_CFG_RXON.if_spdt_rxon = 11652 16 19
MR.<3>.IF_CFG.IF_CFG_RXON.if_amp15_tx_iref1_pwdn_rxon = 11652 20 20
MR.<3>.IF_CFG.IF_CFG_RXON.if_amp15_tx_iref2_pwdn_rxon = 11652 21 21
MR.<3>.IF_CFG.IF_CFG_RXON.if_amp15_rx_iref1_pwdn_rxon = 11652 22 22
MR.<3>.IF_CFG.IF_CFG_RXON.if_amp15_rx_iref2_pwdn_rxon = 11652 23 23
MR.<3>.IF_CFG.IF_CFG_RXON.reserved.4240 = 11652 24 31
MR.<3>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_tx_iref1_txon_off = 11656 0 3
MR.<3>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_tx_iref2_txon_off = 11656 4 7
MR.<3>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_rx_iref1_txon_off = 11656 8 11
MR.<3>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_rx_iref2_txon_off = 11656 12 15
MR.<3>.IF_CFG.IF_CFG_TXON_OFF.if_spdt_txon_off = 11656 16 19
MR.<3>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_tx_iref1_pwdn_txon_off = 11656 20 20
MR.<3>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_tx_iref2_pwdn_txon_off = 11656 21 21
MR.<3>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_rx_iref1_pwdn_txon_off = 11656 22 22
MR.<3>.IF_CFG.IF_CFG_TXON_OFF.if_amp15_rx_iref2_pwdn_txon_off = 11656 23 23
MR.<3>.IF_CFG.IF_CFG_TXON_OFF.reserved.4241 = 11656 24 31
MR.<3>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_tx_iref1_rxon_off = 11660 0 3
MR.<3>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_tx_iref2_rxon_off = 11660 4 7
MR.<3>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_rx_iref1_rxon_off = 11660 8 11
MR.<3>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_rx_iref2_rxon_off = 11660 12 15
MR.<3>.IF_CFG.IF_CFG_RXON_OFF.if_spdt_rxon_off = 11660 16 19
MR.<3>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_tx_iref1_pwdn_rxon_off = 11660 20 20
MR.<3>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_tx_iref2_pwdn_rxon_off = 11660 21 21
MR.<3>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_rx_iref1_pwdn_rxon_off = 11660 22 22
MR.<3>.IF_CFG.IF_CFG_RXON_OFF.if_amp15_rx_iref2_pwdn_rxon_off = 11660 23 23
MR.<3>.IF_CFG.IF_CFG_RXON_OFF.reserved.4242 = 11660 24 31
MR.<3>.IF_CFG.IF_CFG_SPST.sw_if_div_ctl_on = 11664 0 0
MR.<3>.IF_CFG.IF_CFG_SPST.sw_if_div_ctl_not_on = 11664 1 1
MR.<3>.IF_CFG.IF_CFG_SPST.sw_if_div_ctl_off = 11664 2 2
MR.<3>.IF_CFG.IF_CFG_SPST.sw_if_div_ctl_not_off = 11664 3 3
MR.<3>.IF_CFG.IF_CFG_SPST.reserved.4243 = 11664 4 31
MR.<3>.IF_CFG.IF_BIAS_CFG_TXON.if_amp15_rx_iref3_txon = 11668 0 3
MR.<3>.IF_CFG.IF_BIAS_CFG_TXON.if_amp15_rx_iref4_txon = 11668 4 7
MR.<3>.IF_CFG.IF_BIAS_CFG_TXON.if_amp15_rx_iref4_pwdn_txon = 11668 8 8
MR.<3>.IF_CFG.IF_BIAS_CFG_TXON.if_amp15_rx_iref3_pwdn_txon = 11668 9 9
MR.<3>.IF_CFG.IF_BIAS_CFG_TXON.reserved.4244 = 11668 10 31
MR.<3>.IF_CFG.IF_BIAS_CFG_RXON.if_amp15_rx_iref3_rxon = 11672 0 3
MR.<3>.IF_CFG.IF_BIAS_CFG_RXON.if_amp15_rx_iref4_rxon = 11672 4 7
MR.<3>.IF_CFG.IF_BIAS_CFG_RXON.if_amp15_rx_iref4_pwdn_rxon = 11672 8 8
MR.<3>.IF_CFG.IF_BIAS_CFG_RXON.if_amp15_rx_iref3_pwdn_rxon = 11672 9 9
MR.<3>.IF_CFG.IF_BIAS_CFG_RXON.reserved.4245 = 11672 10 31
MR.<3>.IF_CFG.IF_BIAS_CFG_TXON_OFF.if_amp15_rx_iref3_txon_off = 11676 0 3
MR.<3>.IF_CFG.IF_BIAS_CFG_TXON_OFF.if_amp15_rx_iref4_txon_off = 11676 4 7
MR.<3>.IF_CFG.IF_BIAS_CFG_TXON_OFF.if_amp15_rx_iref4_pwdn_txon_off = 11676 8 8
MR.<3>.IF_CFG.IF_BIAS_CFG_TXON_OFF.if_amp15_rx_iref3_pwdn_txon_off = 11676 9 9
MR.<3>.IF_CFG.IF_BIAS_CFG_TXON_OFF.reserved.4246 = 11676 10 31
MR.<3>.IF_CFG.IF_BIAS_CFG_RXON_OFF.if_amp15_rx_iref3_rxon_off = 11680 0 3
MR.<3>.IF_CFG.IF_BIAS_CFG_RXON_OFF.if_amp15_rx_iref4_rxon_off = 11680 4 7
MR.<3>.IF_CFG.IF_BIAS_CFG_RXON_OFF.if_amp15_rx_iref4_pwdn_rxon_off = 11680 8 8
MR.<3>.IF_CFG.IF_BIAS_CFG_RXON_OFF.if_amp15_rx_iref3_pwdn_rxon_off = 11680 9 9
MR.<3>.IF_CFG.IF_BIAS_CFG_RXON_OFF.reserved.4247 = 11680 10 31
MR.<3>.LO_CFG.LO_LOW_TXON = 11684 0 31
MR.<3>.LO_CFG.LO_HIGH_TXON = 11688 0 31
MR.<3>.LO_CFG.LO_LOW_RXON = 11692 0 31
MR.<3>.LO_CFG.LO_HIGH_RXON = 11696 0 31
MR.<3>.LO_CFG.LO_PWDN_TXRX = 11700 0 31
MR.<3>.LO_CFG.LO_PWDN = 11704 0 31
MR.<3>.LO_CFG.LO_BIAS_CFG_TXON = 11708 0 31
MR.<3>.LO_CFG.LO_BIAS_CFG_RXON = 11712 0 31
MR.<3>.LO_CFG.LO_BIAS_CFG_PWDN = 11716 0 31
MR.<3>.LO_CFG.SW_LO_CTL = 11720 0 31
MR.<3>.LO_CFG.LO_LOW_TXON.lo_amp75_iref1_txon = 11684 0 3
MR.<3>.LO_CFG.LO_LOW_TXON.lo_amp75_iref2_txon = 11684 4 7
MR.<3>.LO_CFG.LO_LOW_TXON.lo_multx2_imult_txon = 11684 8 11
MR.<3>.LO_CFG.LO_LOW_TXON.lo_multx2_ibuff_txon = 11684 12 15
MR.<3>.LO_CFG.LO_LOW_TXON.lo_amp45_iref1_txon = 11684 16 19
MR.<3>.LO_CFG.LO_LOW_TXON.lo_amp45_iref2_txon = 11684 20 23
MR.<3>.LO_CFG.LO_LOW_TXON.lo_mix45_tx_iref_txon = 11684 24 27
MR.<3>.LO_CFG.LO_LOW_TXON.lo_mix45_rx_iref_txon = 11684 28 31
MR.<3>.LO_CFG.LO_HIGH_TXON.lo_multx3_iref_txon = 11688 0 3
MR.<3>.LO_CFG.LO_HIGH_TXON.lo_amp45_tx_iref1_txon = 11688 4 7
MR.<3>.LO_CFG.LO_HIGH_TXON.lo_amp45_tx_iref2_txon = 11688 8 11
MR.<3>.LO_CFG.LO_HIGH_TXON.lo_amp45_rx_iref3_txon = 11688 12 15
MR.<3>.LO_CFG.LO_HIGH_TXON.lo_amp45_tx_iref3_txon = 11688 16 19
MR.<3>.LO_CFG.LO_HIGH_TXON.lo_amp15_iref2_txon = 11688 20 23
MR.<3>.LO_CFG.LO_HIGH_TXON.lo_amp15_iref1_txon = 11688 24 27
MR.<3>.LO_CFG.LO_HIGH_TXON.reserved.4248 = 11688 28 31
MR.<3>.LO_CFG.LO_LOW_RXON.lo_amp75_iref1_rxon = 11692 0 3
MR.<3>.LO_CFG.LO_LOW_RXON.lo_amp75_iref2_rxon = 11692 4 7
MR.<3>.LO_CFG.LO_LOW_RXON.lo_multx2_imult_rxon = 11692 8 11
MR.<3>.LO_CFG.LO_LOW_RXON.lo_multx2_ibuff_rxon = 11692 12 15
MR.<3>.LO_CFG.LO_LOW_RXON.lo_amp45_iref1_rxon = 11692 16 19
MR.<3>.LO_CFG.LO_LOW_RXON.lo_amp45_iref2_rxon = 11692 20 23
MR.<3>.LO_CFG.LO_LOW_RXON.lo_mix45_tx_iref_rxon = 11692 24 27
MR.<3>.LO_CFG.LO_LOW_RXON.lo_mix45_rx_iref_rxon = 11692 28 31
MR.<3>.LO_CFG.LO_HIGH_RXON.lo_multx3_iref_rxon = 11696 0 3
MR.<3>.LO_CFG.LO_HIGH_RXON.lo_amp45_tx_iref1_rxon = 11696 4 7
MR.<3>.LO_CFG.LO_HIGH_RXON.lo_amp45_tx_iref2_rxon = 11696 8 11
MR.<3>.LO_CFG.LO_HIGH_RXON.lo_amp45_rx_iref3_rxon = 11696 12 15
MR.<3>.LO_CFG.LO_HIGH_RXON.lo_amp45_tx_iref3_rxon = 11696 16 19
MR.<3>.LO_CFG.LO_HIGH_RXON.lo_amp15_iref2_rxon = 11696 20 23
MR.<3>.LO_CFG.LO_HIGH_RXON.lo_amp15_iref1_rxon = 11696 24 27
MR.<3>.LO_CFG.LO_HIGH_RXON.reserved.4249 = 11696 28 31
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref1_rxon = 11700 0 0
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref2_rxon = 11700 1 1
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_rx_iref3_rxon = 11700 2 2
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref3_rxon = 11700 3 3
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_iref2_rxon = 11700 4 4
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_iref1_rxon = 11700 5 5
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mix45_rx_iref_rxon = 11700 6 6
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mix45_tx_iref_rxon = 11700 7 7
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp15_iref2_rxon = 11700 8 8
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp15_iref1_rxon = 11700 9 9
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x3_iref_rxon = 11700 10 10
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x2_ibuff_rxon = 11700 11 11
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x2_imult_rxon = 11700 12 12
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp7p5_iref2_rxon = 11700 13 13
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp7p5_iref1_rxon = 11700 14 14
MR.<3>.LO_CFG.LO_PWDN_TXRX.reserved.4250 = 11700 15 15
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref1_txon = 11700 16 16
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref2_txon = 11700 17 17
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_rx_iref3_txon = 11700 18 18
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_tx_iref3_txon = 11700 19 19
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_iref2_txon = 11700 20 20
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp45_iref1_txon = 11700 21 21
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mix45_rx_iref_txon = 11700 22 22
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mix45_tx_iref_txon = 11700 23 23
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp15_iref2_txon = 11700 24 24
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp15_iref1_txon = 11700 25 25
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x3_iref_txon = 11700 26 26
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x2_ibuff_txon = 11700 27 27
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_mult_x2_imult_txon = 11700 28 28
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp7p5_iref2_txon = 11700 29 29
MR.<3>.LO_CFG.LO_PWDN_TXRX.lo_pwdn_amp7p5_iref1_txon = 11700 30 30
MR.<3>.LO_CFG.LO_PWDN_TXRX.reserved.4251 = 11700 31 31
MR.<3>.LO_CFG.LO_PWDN.lo_pwdn_amp45_tx_iref1_pwdn = 11704 0 0
MR.<3>.LO_CFG.LO_PWDN.lo_pwdn_amp45_tx_iref2_pwdn = 11704 1 1
MR.<3>.LO_CFG.LO_PWDN.lo_pwdn_amp45_rx_iref3_pwdn = 11704 2 2
MR.<3>.LO_CFG.LO_PWDN.lo_pwdn_amp45_tx_iref3_pwdn = 11704 3 3
MR.<3>.LO_CFG.LO_PWDN.lo_pwdn_amp45_iref2_pwdn = 11704 4 4
MR.<3>.LO_CFG.LO_PWDN.lo_pwdn_amp45_iref1_pwdn = 11704 5 5
MR.<3>.LO_CFG.LO_PWDN.lo_pwdn_mix45_rx_iref_pwdn = 11704 6 6
MR.<3>.LO_CFG.LO_PWDN.lo_pwdn_mix45_tx_iref_pwdn = 11704 7 7
MR.<3>.LO_CFG.LO_PWDN.lo_pwdn_amp15_iref2_pwdn = 11704 8 8
MR.<3>.LO_CFG.LO_PWDN.lo_pwdn_amp15_iref1_pwdn = 11704 9 9
MR.<3>.LO_CFG.LO_PWDN.lo_pwdn_mult_x3_iref_pwdn = 11704 10 10
MR.<3>.LO_CFG.LO_PWDN.lo_pwdn_mult_x2_ibuff_pwdn = 11704 11 11
MR.<3>.LO_CFG.LO_PWDN.lo_pwdn_mult_x2_imult_pwdn = 11704 12 12
MR.<3>.LO_CFG.LO_PWDN.lo_pwdn_amp7p5_iref2_pwdn = 11704 13 13
MR.<3>.LO_CFG.LO_PWDN.lo_pwdn_amp7p5_iref1_pwdn = 11704 14 14
MR.<3>.LO_CFG.LO_PWDN.reserved.4252 = 11704 15 31
MR.<3>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_mult_x3_tx_iref_txon = 11708 0 3
MR.<3>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_mult_x3_rx_iref_txon = 11708 4 7
MR.<3>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_amp45_rx_iref1_txon = 11708 8 11
MR.<3>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_amp45_rx_iref2_txon = 11708 12 15
MR.<3>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_mult_x3_tx_iref_pwdn_txon = 11708 16 16
MR.<3>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_mult_x3_rx_iref_pwdn_txon = 11708 17 17
MR.<3>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_amp45_rx_iref2_pwdn_txon = 11708 18 18
MR.<3>.LO_CFG.LO_BIAS_CFG_TXON.bias_lo_amp45_rx_iref1_pwdn_txon = 11708 19 19
MR.<3>.LO_CFG.LO_BIAS_CFG_TXON.rx_pwdn_txon = 11708 20 20
MR.<3>.LO_CFG.LO_BIAS_CFG_TXON.tx_pwdn_txon = 11708 21 21
MR.<3>.LO_CFG.LO_BIAS_CFG_TXON.reserved.4253 = 11708 22 31
MR.<3>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_mult_x3_tx_iref_rxon = 11712 0 3
MR.<3>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_mult_x3_rx_iref_rxon = 11712 4 7
MR.<3>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_amp45_rx_iref1_rxon = 11712 8 11
MR.<3>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_amp45_rx_iref2_rxon = 11712 12 15
MR.<3>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_mult_x3_tx_iref_pwdn_rxon = 11712 16 16
MR.<3>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_mult_x3_rx_iref_pwdn_rxon = 11712 17 17
MR.<3>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_amp45_rx_iref2_pwdn_rxon = 11712 18 18
MR.<3>.LO_CFG.LO_BIAS_CFG_RXON.bias_lo_amp45_rx_iref1_pwdn_rxon = 11712 19 19
MR.<3>.LO_CFG.LO_BIAS_CFG_RXON.rx_pwdn_rxon = 11712 20 20
MR.<3>.LO_CFG.LO_BIAS_CFG_RXON.tx_pwdn_rxon = 11712 21 21
MR.<3>.LO_CFG.LO_BIAS_CFG_RXON.reserved.4254 = 11712 22 31
MR.<3>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_mult_x3_tx_iref_pwdn = 11716 0 3
MR.<3>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_mult_x3_rx_iref_pwdn = 11716 4 7
MR.<3>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_amp45_rx_iref1_pwdn = 11716 8 11
MR.<3>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_amp45_rx_iref2_pwdn = 11716 12 15
MR.<3>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_mult_x3_tx_iref_pwdn_pwdn = 11716 16 16
MR.<3>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_mult_x3_rx_iref_pwdn_pwdn = 11716 17 17
MR.<3>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_amp45_rx_iref2_pwdn_pwdn = 11716 18 18
MR.<3>.LO_CFG.LO_BIAS_CFG_PWDN.bias_lo_amp45_rx_iref1_pwdn_pwdn = 11716 19 19
MR.<3>.LO_CFG.LO_BIAS_CFG_PWDN.rx_pwdn_pwdn = 11716 20 20
MR.<3>.LO_CFG.LO_BIAS_CFG_PWDN.tx_pwdn_pwdn = 11716 21 21
MR.<3>.LO_CFG.LO_BIAS_CFG_PWDN.reserved.4255 = 11716 22 31
MR.<3>.LO_CFG.SW_LO_CTL.sw_lo_main_ctl_00 = 11720 0 1
MR.<3>.LO_CFG.SW_LO_CTL.sw_lo_main_ctl_01 = 11720 2 3
MR.<3>.LO_CFG.SW_LO_CTL.sw_lo_main_ctl_10 = 11720 4 5
MR.<3>.LO_CFG.SW_LO_CTL.sw_lo_main_ctl_11 = 11720 6 7
MR.<3>.LO_CFG.SW_LO_CTL.sw_lo_fb_ctl_00 = 11720 8 9
MR.<3>.LO_CFG.SW_LO_CTL.sw_lo_fb_ctl_01 = 11720 10 11
MR.<3>.LO_CFG.SW_LO_CTL.sw_lo_fb_ctl_10 = 11720 12 13
MR.<3>.LO_CFG.SW_LO_CTL.sw_lo_fb_ctl_11 = 11720 14 15
MR.<3>.LO_CFG.SW_LO_CTL.reserved.4256 = 11720 16 31
MR.<3>.PSH_2TO4.PSH_2TO4 = 11724 0 31
MR.<3>.PSH_2TO4.PSH_2TO4.psh_tx_180ab_90ab_0 = 11724 0 3
MR.<3>.PSH_2TO4.PSH_2TO4.psh_tx_180ab_90ab_1 = 11724 4 7
MR.<3>.PSH_2TO4.PSH_2TO4.psh_tx_180ab_90ab_2 = 11724 8 11
MR.<3>.PSH_2TO4.PSH_2TO4.psh_tx_180ab_90ab_3 = 11724 12 15
MR.<3>.PSH_2TO4.PSH_2TO4.psh_rx_180ab_90ab_0 = 11724 16 19
MR.<3>.PSH_2TO4.PSH_2TO4.psh_rx_180ab_90ab_1 = 11724 20 23
MR.<3>.PSH_2TO4.PSH_2TO4.psh_rx_180ab_90ab_2 = 11724 24 27
MR.<3>.PSH_2TO4.PSH_2TO4.psh_rx_180ab_90ab_3 = 11724 28 31
MR.<3>.RFCA_REGS.RFC_POLY_IREF = 11728 0 31
MR.<3>.RFCA_REGS.RFC_CLKGEN_CFG = 11732 0 31
MR.<3>.RFCA_REGS.RFCA_GENERAL = 11736 0 31
MR.<3>.RFCA_REGS.RFC_BIAS = 11740 0 31
MR.<3>.RFCA_REGS.RFC_POLY_IREF.rfcd_poly_iref_cfg = 11728 0 24
MR.<3>.RFCA_REGS.RFC_POLY_IREF.reserved.4257 = 11728 25 31
MR.<3>.RFCA_REGS.RFC_CLKGEN_CFG.rfcd_cntpath_en = 11732 0 0
MR.<3>.RFCA_REGS.RFC_CLKGEN_CFG.rfcd_clkgen_div5sel = 11732 1 1
MR.<3>.RFCA_REGS.RFC_CLKGEN_CFG.rfcd_clkgen_ana_en = 11732 2 2
MR.<3>.RFCA_REGS.RFC_CLKGEN_CFG.reserved.4258 = 11732 3 31
MR.<3>.RFCA_REGS.RFCA_GENERAL.rfcd_clkgen_divlo = 11736 0 6
MR.<3>.RFCA_REGS.RFCA_GENERAL.rfcd_clkgen_divhi = 11736 7 13
MR.<3>.RFCA_REGS.RFCA_GENERAL.rfcd_rx_hyst_ctrl = 11736 14 15
MR.<3>.RFCA_REGS.RFCA_GENERAL.rfcd_rx_term_ctrl = 11736 16 18
MR.<3>.RFCA_REGS.RFCA_GENERAL.rfcd_tx_drvr_pd = 11736 19 22
MR.<3>.RFCA_REGS.RFCA_GENERAL.rfcd_tx_drvr_pu = 11736 23 26
MR.<3>.RFCA_REGS.RFCA_GENERAL.rfcd_rx_rdac_ctrl = 11736 27 30
MR.<3>.RFCA_REGS.RFCA_GENERAL.reserved.4259 = 11736 31 31
MR.<3>.RFCA_REGS.RFC_BIAS.rfcd_poly_bias_cfg = 11740 0 24
MR.<3>.RFCA_REGS.RFC_BIAS.reserved.4260 = 11740 25 31
MR.<3>.BBX_CFG.BBX_CFG1 = 11744 0 31
MR.<3>.BBX_CFG.BBX_CFG1.bbx_bg_ctrim = 11744 0 5
MR.<3>.BBX_CFG.BBX_CFG1.reserved.4261 = 11744 6 7
MR.<3>.BBX_CFG.BBX_CFG1.bbx_bg_ptrim = 11744 8 13
MR.<3>.BBX_CFG.BBX_CFG1.reserved.4262 = 11744 14 15
MR.<3>.BBX_CFG.BBX_CFG1.bbx_bgen = 11744 16 16
MR.<3>.BBX_CFG.BBX_CFG1.reserved.4263 = 11744 17 31
MR.<3>.RMS_DET_ADC.RMS_DET_ADC1 = 11748 0 31
MR.<3>.RMS_DET_ADC.RMS_DET_ADC2 = 11752 0 31
MR.<3>.RMS_DET_ADC.RMS_DET_EN = 11756 0 31
MR.<3>.RMS_DET_ADC.RF_ATT = 11760 0 31
MR.<3>.RMS_DET_ADC.RMS_DET_ADC1.sense_tbcell = 11748 0 15
MR.<3>.RMS_DET_ADC.RMS_DET_ADC1.reserved.4264 = 11748 16 31
MR.<3>.RMS_DET_ADC.RMS_DET_ADC2.adc_comp_itrim = 11752 0 3
MR.<3>.RMS_DET_ADC.RMS_DET_ADC2.rms_itrim = 11752 4 7
MR.<3>.RMS_DET_ADC.RMS_DET_ADC2.therm_itrim = 11752 8 11
MR.<3>.RMS_DET_ADC.RMS_DET_ADC2.thermal_ptrim = 11752 12 17
MR.<3>.RMS_DET_ADC.RMS_DET_ADC2.rms_refbase_trim = 11752 18 19
MR.<3>.RMS_DET_ADC.RMS_DET_ADC2.therm_refbase_high = 11752 20 20
MR.<3>.RMS_DET_ADC.RMS_DET_ADC2.reserved.4265 = 11752 21 31
MR.<3>.RMS_DET_ADC.RMS_DET_EN.sa_comp_en = 11756 0 0
MR.<3>.RMS_DET_ADC.RMS_DET_EN.txrms_pwdn = 11756 1 1
MR.<3>.RMS_DET_ADC.RMS_DET_EN.rxrms_pwdn = 11756 2 2
MR.<3>.RMS_DET_ADC.RMS_DET_EN.therm_en = 11756 3 3
MR.<3>.RMS_DET_ADC.RMS_DET_EN.reserved.4266 = 11756 4 31
MR.<3>.RMS_DET_ADC.RF_ATT.atten_cfg_dist1_x8_atten_ser_off = 11760 0 0
MR.<3>.RMS_DET_ADC.RF_ATT.atten_cfg_dist0_x8_atten_ser_off = 11760 1 1
MR.<3>.RMS_DET_ADC.RF_ATT.atten_cfg_dist1_x8_atten_par_off = 11760 2 2
MR.<3>.RMS_DET_ADC.RF_ATT.atten_cfg_dist0_x8_atten_par_off = 11760 3 3
MR.<3>.RMS_DET_ADC.RF_ATT.atten_cfg_dist1_x8_atten_ser_on = 11760 4 4
MR.<3>.RMS_DET_ADC.RF_ATT.atten_cfg_dist0_x8_atten_ser_on = 11760 5 5
MR.<3>.RMS_DET_ADC.RF_ATT.atten_cfg_dist1_x8_atten_par_on = 11760 6 6
MR.<3>.RMS_DET_ADC.RF_ATT.atten_cfg_dist0_x8_atten_par_on = 11760 7 7
MR.<3>.RMS_DET_ADC.RF_ATT.reserved.4267 = 11760 8 31
MR.<3>.RF_SPARES.RF_SPARE1 = 11764 0 31
MR.<3>.RF_SPARES.RF_SPARE2 = 11768 0 31
MR.<3>.RF_SPARES.RF_SPARE3 = 11772 0 31
MR.<3>.RF_SPARES.RF_SPARE1.spare_vec1 = 11764 0 31
MR.<3>.RF_SPARES.RF_SPARE2.spare_vec2 = 11768 0 31
MR.<3>.RF_SPARES.RF_SPARE3.spare_vec3 = 11772 0 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_1 = 11776 0 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_2 = 11780 0 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_3 = 11784 0 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_4 = 11788 0 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_5 = 11792 0 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_6 = 11796 0 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_7 = 11800 0 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_8 = 11804 0 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_9 = 11808 0 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_10 = 11812 0 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_1.xpm_ifc_rd_time1 = 11776 0 15
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_1.xpm_ifc_rd_vec1 = 11776 16 18
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_1.reserved.4268 = 11776 19 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_2.xpm_ifc_rd_time2 = 11780 0 15
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_2.xpm_ifc_rd_vec2 = 11780 16 18
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_2.reserved.4269 = 11780 19 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_3.xpm_ifc_rd_time3 = 11784 0 15
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_3.xpm_ifc_rd_vec3 = 11784 16 18
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_3.reserved.4270 = 11784 19 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_4.xpm_ifc_rd_time4 = 11788 0 15
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_4.xpm_ifc_rd_vec4 = 11788 16 18
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_4.reserved.4271 = 11788 19 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_5.xpm_ifc_rd_time5 = 11792 0 15
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_5.xpm_ifc_rd_vec5 = 11792 16 18
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_5.reserved.4272 = 11792 19 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_6.xpm_ifc_rd_time6 = 11796 0 15
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_6.xpm_ifc_rd_vec6 = 11796 16 18
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_6.reserved.4273 = 11796 19 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_7.xpm_ifc_rd_time7 = 11800 0 15
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_7.xpm_ifc_rd_vec7 = 11800 16 18
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_7.reserved.4274 = 11800 19 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_8.xpm_ifc_rd_time8 = 11804 0 15
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_8.xpm_ifc_rd_vec8 = 11804 16 18
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_8.reserved.4275 = 11804 19 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_9.xpm_ifc_rd_time9 = 11808 0 15
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_9.xpm_ifc_rd_vec9 = 11808 16 18
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_9.reserved.4276 = 11808 19 31
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_10.xpm_ifc_rd_time10 = 11812 0 15
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_10.xpm_ifc_rd_vec10 = 11812 16 18
MR.<3>.XPM_WAVE_RD.RFC_XPM_WAVE_RD_10.reserved.4277 = 11812 19 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_1 = 11816 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_2 = 11820 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_3 = 11824 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_4 = 11828 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_5 = 11832 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_6 = 11836 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_7 = 11840 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_8 = 11844 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_9 = 11848 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_10 = 11852 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_11 = 11856 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_12 = 11860 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_13 = 11864 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_14 = 11868 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_15 = 11872 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_16 = 11876 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_17 = 11880 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_18 = 11884 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_19 = 11888 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_20 = 11892 0 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_1.xpm_ifc_wr_time1 = 11816 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_1.xpm_ifc_wr_vec1 = 11816 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_1.reserved.4278 = 11816 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_2.xpm_ifc_wr_time2 = 11820 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_2.xpm_ifc_wr_vec2 = 11820 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_2.reserved.4279 = 11820 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_3.xpm_ifc_wr_time3 = 11824 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_3.xpm_ifc_wr_vec3 = 11824 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_3.reserved.4280 = 11824 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_4.xpm_ifc_wr_time4 = 11828 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_4.xpm_ifc_wr_vec4 = 11828 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_4.reserved.4281 = 11828 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_5.xpm_ifc_wr_time5 = 11832 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_5.xpm_ifc_wr_vec5 = 11832 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_5.reserved.4282 = 11832 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_6.xpm_ifc_wr_time6 = 11836 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_6.xpm_ifc_wr_vec6 = 11836 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_6.reserved.4283 = 11836 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_7.xpm_ifc_wr_time7 = 11840 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_7.xpm_ifc_wr_vec7 = 11840 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_7.reserved.4284 = 11840 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_8.xpm_ifc_wr_time8 = 11844 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_8.xpm_ifc_wr_vec8 = 11844 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_8.reserved.4285 = 11844 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_9.xpm_ifc_wr_time9 = 11848 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_9.xpm_ifc_wr_vec9 = 11848 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_9.reserved.4286 = 11848 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_10.xpm_ifc_wr_time10 = 11852 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_10.xpm_ifc_wr_vec10 = 11852 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_10.reserved.4287 = 11852 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_11.xpm_ifc_wr_time11 = 11856 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_11.xpm_ifc_wr_vec11 = 11856 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_11.reserved.4288 = 11856 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_12.xpm_ifc_wr_time12 = 11860 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_12.xpm_ifc_wr_vec12 = 11860 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_12.reserved.4289 = 11860 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_13.xpm_ifc_wr_time13 = 11864 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_13.xpm_ifc_wr_vec13 = 11864 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_13.reserved.4290 = 11864 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_14.xpm_ifc_wr_time14 = 11868 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_14.xpm_ifc_wr_vec14 = 11868 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_14.reserved.4291 = 11868 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_15.xpm_ifc_wr_time15 = 11872 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_15.xpm_ifc_wr_vec15 = 11872 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_15.reserved.4292 = 11872 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_16.xpm_ifc_wr_time16 = 11876 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_16.xpm_ifc_wr_vec16 = 11876 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_16.reserved.4293 = 11876 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_17.xpm_ifc_wr_time17 = 11880 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_17.xpm_ifc_wr_vec17 = 11880 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_17.reserved.4294 = 11880 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_18.xpm_ifc_wr_time18 = 11884 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_18.xpm_ifc_wr_vec18 = 11884 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_18.reserved.4295 = 11884 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_19.xpm_ifc_wr_time19 = 11888 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_19.xpm_ifc_wr_vec19 = 11888 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_19.reserved.4296 = 11888 25 31
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_20.xpm_ifc_wr_time20 = 11892 0 15
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_20.xpm_ifc_wr_vec20 = 11892 16 24
MR.<3>.XPM_WAVE_WR.RFC_XPM_WAVE_WR_20.reserved.4297 = 11892 25 31
MR.<3>.XPM_GENERAL.RFC_XPM_GENERAL_0 = 11896 0 31
MR.<3>.XPM_GENERAL.RFC_XPM_GENERAL_1 = 11900 0 31
MR.<3>.XPM_GENERAL.RFC_XPM_GENERAL_2 = 11904 0 31
MR.<3>.XPM_GENERAL.RFC_XPM_GENERAL_0.xpm_rd_dout_sample_time = 11896 0 23
MR.<3>.XPM_GENERAL.RFC_XPM_GENERAL_0.reserved.4298 = 11896 24 31
MR.<3>.XPM_GENERAL.RFC_XPM_GENERAL_1.xpm_wr_dout_sample_time = 11900 0 23
MR.<3>.XPM_GENERAL.RFC_XPM_GENERAL_1.reserved.4299 = 11900 24 31
MR.<3>.XPM_GENERAL.RFC_XPM_GENERAL_2.xpm_data_output = 11904 0 7
MR.<3>.XPM_GENERAL.RFC_XPM_GENERAL_2.xpm_data_output_valid = 11904 8 8
MR.<3>.XPM_GENERAL.RFC_XPM_GENERAL_2.xpm_lock_reg = 11904 9 9
MR.<3>.XPM_GENERAL.RFC_XPM_GENERAL_2.xpm_ifc_busy = 11904 10 10
MR.<3>.XPM_GENERAL.RFC_XPM_GENERAL_2.reserved.4300 = 11904 11 31
MR.<3>.MODEM_CFG.MR_RFC_MODEM_TX_SFD_MODE = 11908 0 31
MR.<3>.MODEM_CFG.MR_RFC_MODEM_RX_SFD_MODE = 11912 0 31
MR.<3>.MODEM_CFG.MR_RFC_MODEM_CFG_1 = 11916 0 31
MR.<3>.MODEM_CFG.MR_RFC_MODEM_CFG_2 = 11920 0 31
MR.<3>.MODEM_CFG.MR_RFC_MODEM_TX_SFD_MODE.tx_sfd_word = 11908 0 31
MR.<3>.MODEM_CFG.MR_RFC_MODEM_RX_SFD_MODE.rx_sfd_word = 11912 0 31
MR.<3>.MODEM_CFG.MR_RFC_MODEM_CFG_1.idle_pattern = 11916 0 31
MR.<3>.MODEM_CFG.MR_RFC_MODEM_CFG_2.crc_mode = 11920 0 1
MR.<3>.MODEM_CFG.MR_RFC_MODEM_CFG_2.tx_sfd_mode = 11920 2 6
MR.<3>.MODEM_CFG.MR_RFC_MODEM_CFG_2.rx_sfd_mode = 11920 7 11
MR.<3>.MODEM_CFG.MR_RFC_MODEM_CFG_2.idle_force_mode = 11920 12 12
MR.<3>.MODEM_CFG.MR_RFC_MODEM_CFG_2.idle_force_val = 11920 13 13
MR.<3>.MODEM_CFG.MR_RFC_MODEM_CFG_2.mdm_stt_sfd_clr = 11920 14 14
MR.<3>.MODEM_CFG.MR_RFC_MODEM_CFG_2.mdm_stt_crc_clr = 11920 15 15
MR.<3>.MODEM_CFG.MR_RFC_MODEM_CFG_2.liv_hw_reset_val = 11920 16 22
MR.<3>.MODEM_CFG.MR_RFC_MODEM_CFG_2.reserved.4301 = 11920 23 31
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_0 = 11924 0 31
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_1 = 11928 0 31
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_2 = 11932 0 31
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_3 = 11936 0 31
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_4 = 11940 0 31
MR.<3>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_5 = 11944 0 31
MR.<3>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_6 = 11948 0 31
MR.<3>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_7 = 11952 0 31
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_odd_0_sfd_ok = 11924 0 3
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_even_0_sfd_ok = 11924 4 7
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_odd_90_sfd_ok = 11924 8 11
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_even_90_sfd_ok = 11924 12 15
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_odd_180_sfd_ok = 11924 16 19
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_even_180_sfd_ok = 11924 20 23
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_odd_270_sfd_ok = 11924 24 27
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_0.mdm_stt_man_even_270_sfd_ok = 11924 28 31
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_1.mdm_stt_man_odd_0_crc_ok = 11928 0 11
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_1.reserved.4302 = 11928 12 15
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_1.mdm_stt_man_even_0_crc_ok = 11928 16 27
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_1.reserved.4303 = 11928 28 31
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_2.mdm_stt_man_odd_90_crc_ok = 11932 0 11
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_2.reserved.4304 = 11932 12 15
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_2.mdm_stt_man_even_90_crc_ok = 11932 16 27
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_2.reserved.4305 = 11932 28 31
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_3.mdm_stt_man_odd_180_crc_ok = 11936 0 11
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_3.reserved.4306 = 11936 12 15
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_3.mdm_stt_man_even_180_crc_ok = 11936 16 27
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_3.reserved.4307 = 11936 28 31
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_4.mdm_stt_man_odd_270_crc_ok = 11940 0 11
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_4.reserved.4308 = 11940 12 15
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_4.mdm_stt_man_even_270_crc_ok = 11940 16 27
MR.<3>.MODEM_STAT.MR_RFC_MODEM_STAT_4.reserved.4309 = 11940 28 31
MR.<3>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_5.mdm_stt_rx_sfd_ok = 11944 0 15
MR.<3>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_5.reserved.4310 = 11944 16 31
MR.<3>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_6.mdm_stt_rx_crc_ok = 11948 0 23
MR.<3>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_6.reserved.4311 = 11948 24 31
MR.<3>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_7.mdm_stt_rx_crc_err = 11952 0 15
MR.<3>.MODEM_STAT.MR_RFC_MR_RFC_RGF_MODEM_STAT_7.reserved.4312 = 11952 16 31
MR.<3>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0 = 11956 0 31
MR.<3>.MAIN_SM_GENERAL.DIV_GROUP_CTL = 11960 0 31
MR.<3>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0.rxtx_ta_time = 11956 0 9
MR.<3>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0.tx_response_time = 11956 10 19
MR.<3>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0.slave_tx_time = 11956 20 29
MR.<3>.MAIN_SM_GENERAL.MR_RFC_MAIN_SM_GENERAL_0.reserved.4313 = 11956 30 31
MR.<3>.MAIN_SM_GENERAL.DIV_GROUP_CTL.group_id = 11960 0 2
MR.<3>.MAIN_SM_GENERAL.DIV_GROUP_CTL.diversity_mode = 11960 3 3
MR.<3>.MAIN_SM_GENERAL.DIV_GROUP_CTL.pair_mode = 11960 4 4
MR.<3>.MAIN_SM_GENERAL.DIV_GROUP_CTL.reserved.4314 = 11960 5 31
MR.<3>.SUCCESSIVE_APP.SUC_APP_MODE = 11964 0 31
MR.<3>.SUCCESSIVE_APP.SUC_APP_TIME = 11968 0 31
MR.<3>.SUCCESSIVE_APP.SUC_APP_TH = 11972 0 31
MR.<3>.SUCCESSIVE_APP.SUC_APP_START = 11976 0 31
MR.<3>.SUCCESSIVE_APP.RF_ATT_STAT = 11980 0 31
MR.<3>.SUCCESSIVE_APP.SUC_APP_AVG_LEN = 11984 0 31
MR.<3>.SUCCESSIVE_APP.SUC_APP_RESULT = 11988 0 31
MR.<3>.SUCCESSIVE_APP.SUC_APP_RST = 11992 0 31
MR.<3>.SUCCESSIVE_APP.SUC_APP_MODE.rf_att_mode = 11964 0 1
MR.<3>.SUCCESSIVE_APP.SUC_APP_MODE.suc_app_det_mode = 11964 2 3
MR.<3>.SUCCESSIVE_APP.SUC_APP_MODE.suc_app_comp_polarity = 11964 4 4
MR.<3>.SUCCESSIVE_APP.SUC_APP_MODE.force_tx_sa_mode = 11964 5 5
MR.<3>.SUCCESSIVE_APP.SUC_APP_MODE.reserved.4315 = 11964 6 31
MR.<3>.SUCCESSIVE_APP.SUC_APP_TIME.suc_app_comp_delay_tx = 11968 0 7
MR.<3>.SUCCESSIVE_APP.SUC_APP_TIME.suc_app_comp_delay_rx = 11968 8 15
MR.<3>.SUCCESSIVE_APP.SUC_APP_TIME.post_tx_on_count = 11968 16 31
MR.<3>.SUCCESSIVE_APP.SUC_APP_TH.suc_app_det_th_low = 11972 0 4
MR.<3>.SUCCESSIVE_APP.SUC_APP_TH.reserved.4316 = 11972 5 7
MR.<3>.SUCCESSIVE_APP.SUC_APP_TH.suc_app_det_th_high = 11972 8 12
MR.<3>.SUCCESSIVE_APP.SUC_APP_TH.reserved.4317 = 11972 13 31
MR.<3>.SUCCESSIVE_APP.SUC_APP_START.suc_app_tx_det_start = 11976 0 0
MR.<3>.SUCCESSIVE_APP.SUC_APP_START.reserved.4318 = 11976 1 31
MR.<3>.SUCCESSIVE_APP.RF_ATT_STAT.mr_rfc_rgf_rf_att_status = 11980 0 0
MR.<3>.SUCCESSIVE_APP.RF_ATT_STAT.rf_att_th1_pass = 11980 1 1
MR.<3>.SUCCESSIVE_APP.RF_ATT_STAT.reserved.4319 = 11980 2 31
MR.<3>.SUCCESSIVE_APP.SUC_APP_AVG_LEN.suc_app_adc_avg_length = 11984 0 9
MR.<3>.SUCCESSIVE_APP.SUC_APP_AVG_LEN.reserved.4320 = 11984 10 31
MR.<3>.SUCCESSIVE_APP.SUC_APP_RESULT.suc_app_adc_accum_reg = 11988 0 15
MR.<3>.SUCCESSIVE_APP.SUC_APP_RESULT.reserved.4321 = 11988 16 31
MR.<3>.SUCCESSIVE_APP.SUC_APP_RST.suc_app_clr = 11992 0 0
MR.<3>.SUCCESSIVE_APP.SUC_APP_RST.reserved.4322 = 11992 1 31
MR.<3>.CAR_CFG.CAR_CFG_SW_RST = 11996 0 31
MR.<3>.CAR_CFG.CAR_CFG_SW_RST_MASK = 12000 0 31
MR.<3>.CAR_CFG.CAR_CFG_HW_RST_MASK = 12004 0 31
MR.<3>.CAR_CFG.CAR_CFG_FRC_CLK = 12008 0 31
MR.<3>.CAR_CFG.CAR_CFG_CG_BYPASS = 12012 0 31
MR.<3>.CAR_CFG.CAR_CFG_SW_RST.sw_reset = 11996 0 4
MR.<3>.CAR_CFG.CAR_CFG_SW_RST.reserved.4323 = 11996 5 31
MR.<3>.CAR_CFG.CAR_CFG_SW_RST_MASK.sw_reset_mask = 12000 0 4
MR.<3>.CAR_CFG.CAR_CFG_SW_RST_MASK.reserved.4324 = 12000 5 31
MR.<3>.CAR_CFG.CAR_CFG_HW_RST_MASK.hw_reset_mask = 12004 0 4
MR.<3>.CAR_CFG.CAR_CFG_HW_RST_MASK.reserved.4325 = 12004 5 31
MR.<3>.CAR_CFG.CAR_CFG_FRC_CLK.frc_man_clk = 12008 0 0
MR.<3>.CAR_CFG.CAR_CFG_FRC_CLK.frc_liv_clk = 12008 1 1
MR.<3>.CAR_CFG.CAR_CFG_FRC_CLK.reserved.4326 = 12008 2 31
MR.<3>.CAR_CFG.CAR_CFG_CG_BYPASS.sys_rgf_sw_bypass_hw_cg = 12012 0 0
MR.<3>.CAR_CFG.CAR_CFG_CG_BYPASS.reserved.4327 = 12012 1 31
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT = 12016 0 63
MR.<3>.CURR_RF_CONFIG.EDGE_IREF = 12024 0 511
MR.<3>.CURR_RF_CONFIG.DIST_IREF = 12088 0 159
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN = 12108 0 127
MR.<3>.CURR_RF_CONFIG.DIST_PWDN = 12124 0 63
MR.<3>.CURR_RF_CONFIG.EDGE_PSH = 12132 0 127
MR.<3>.CURR_RF_CONFIG.SPDT_IF = 12148 0 31
MR.<3>.CURR_RF_CONFIG.LO = 12152 0 95
MR.<3>.CURR_RF_CONFIG.RFC = 12164 0 95
MR.<3>.CURR_RF_CONFIG.ATTEN = 12176 0 31
MR.<3>.CURR_RF_CONFIG.SPARE = 12180 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0 = 12016 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8 = 12020 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_0 = 12016 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_1 = 12016 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_2 = 12016 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_3 = 12016 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_4 = 12016 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_5 = 12016 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_6 = 12016 24 27
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_7_0.spdt_7 = 12016 28 31
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_8 = 12020 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_9 = 12020 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_10 = 12020 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_11 = 12020 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_12 = 12020 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_13 = 12020 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_14 = 12020 24 27
MR.<3>.CURR_RF_CONFIG.EDGE_SPDT.CURR_CFG_EDGE_SPDT_15_8.spdt_15 = 12020 28 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF = 12024 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF = 12028 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF = 12032 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF = 12036 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF = 12040 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF = 12044 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF = 12048 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF = 12052 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF = 12056 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF = 12060 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF = 12064 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF = 12068 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF = 12072 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF = 12076 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF = 12080 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF = 12084 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_rx_amp3_iref = 12024 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_rx_amp2_iref = 12024 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_rx_amp1_iref = 12024 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_tx_amp3_iref = 12024 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_tx_amp2_iref = 12024 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.edge0_tx_amp1_iref = 12024 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE0_IREF.reserved.4328 = 12024 24 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_rx_amp3_iref = 12028 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_rx_amp2_iref = 12028 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_rx_amp1_iref = 12028 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_tx_amp3_iref = 12028 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_tx_amp2_iref = 12028 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.edge1_tx_amp1_iref = 12028 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE1_IREF.reserved.4329 = 12028 24 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_rx_amp3_iref = 12032 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_rx_amp2_iref = 12032 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_rx_amp1_iref = 12032 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_tx_amp3_iref = 12032 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_tx_amp2_iref = 12032 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.edge2_tx_amp1_iref = 12032 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE2_IREF.reserved.4330 = 12032 24 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_rx_amp3_iref = 12036 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_rx_amp2_iref = 12036 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_rx_amp1_iref = 12036 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_tx_amp3_iref = 12036 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_tx_amp2_iref = 12036 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.edge3_tx_amp1_iref = 12036 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE3_IREF.reserved.4331 = 12036 24 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_rx_amp3_iref = 12040 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_rx_amp2_iref = 12040 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_rx_amp1_iref = 12040 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_tx_amp3_iref = 12040 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_tx_amp2_iref = 12040 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.edge4_tx_amp1_iref = 12040 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE4_IREF.reserved.4332 = 12040 24 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_rx_amp3_iref = 12044 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_rx_amp2_iref = 12044 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_rx_amp1_iref = 12044 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_tx_amp3_iref = 12044 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_tx_amp2_iref = 12044 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.edge5_tx_amp1_iref = 12044 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE5_IREF.reserved.4333 = 12044 24 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_rx_amp3_iref = 12048 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_rx_amp2_iref = 12048 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_rx_amp1_iref = 12048 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_tx_amp3_iref = 12048 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_tx_amp2_iref = 12048 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.edge6_tx_amp1_iref = 12048 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE6_IREF.reserved.4334 = 12048 24 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_rx_amp3_iref = 12052 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_rx_amp2_iref = 12052 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_rx_amp1_iref = 12052 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_tx_amp3_iref = 12052 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_tx_amp2_iref = 12052 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.edge7_tx_amp1_iref = 12052 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE7_IREF.reserved.4335 = 12052 24 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_rx_amp3_iref = 12056 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_rx_amp2_iref = 12056 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_rx_amp1_iref = 12056 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_tx_amp3_iref = 12056 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_tx_amp2_iref = 12056 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.edge8_tx_amp1_iref = 12056 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE8_IREF.reserved.4336 = 12056 24 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_rx_amp3_iref = 12060 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_rx_amp2_iref = 12060 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_rx_amp1_iref = 12060 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_tx_amp3_iref = 12060 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_tx_amp2_iref = 12060 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.edge9_tx_amp1_iref = 12060 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE9_IREF.reserved.4337 = 12060 24 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_rx_amp3_iref = 12064 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_rx_amp2_iref = 12064 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_rx_amp1_iref = 12064 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_tx_amp3_iref = 12064 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_tx_amp2_iref = 12064 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.edge10_tx_amp1_iref = 12064 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE10_IREF.reserved.4338 = 12064 24 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_rx_amp3_iref = 12068 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_rx_amp2_iref = 12068 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_rx_amp1_iref = 12068 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_tx_amp3_iref = 12068 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_tx_amp2_iref = 12068 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.edge11_tx_amp1_iref = 12068 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE11_IREF.reserved.4339 = 12068 24 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_rx_amp3_iref = 12072 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_rx_amp2_iref = 12072 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_rx_amp1_iref = 12072 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_tx_amp3_iref = 12072 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_tx_amp2_iref = 12072 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.edge12_tx_amp1_iref = 12072 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE12_IREF.reserved.4340 = 12072 24 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_rx_amp3_iref = 12076 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_rx_amp2_iref = 12076 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_rx_amp1_iref = 12076 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_tx_amp3_iref = 12076 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_tx_amp2_iref = 12076 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.edge13_tx_amp1_iref = 12076 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE13_IREF.reserved.4341 = 12076 24 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_rx_amp3_iref = 12080 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_rx_amp2_iref = 12080 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_rx_amp1_iref = 12080 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_tx_amp3_iref = 12080 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_tx_amp2_iref = 12080 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.edge14_tx_amp1_iref = 12080 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE14_IREF.reserved.4342 = 12080 24 31
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_rx_amp3_iref = 12084 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_rx_amp2_iref = 12084 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_rx_amp1_iref = 12084 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_tx_amp3_iref = 12084 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_tx_amp2_iref = 12084 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.edge15_tx_amp1_iref = 12084 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_IREF.CURR_CFG_EDGE15_IREF.reserved.4343 = 12084 24 31
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF = 12088 0 31
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF = 12092 0 31
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF = 12096 0 31
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF = 12100 0 31
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X16_IREF = 12104 0 31
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist0_x2_rx_iref = 12088 0 3
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist1_x2_rx_iref = 12088 4 7
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist2_x2_rx_iref = 12088 8 11
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist3_x2_rx_iref = 12088 12 15
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist4_x2_rx_iref = 12088 16 19
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist5_x2_rx_iref = 12088 20 23
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist6_x2_rx_iref = 12088 24 27
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_RX_IREF.dist7_x2_rx_iref = 12088 28 31
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist0_x2_tx_iref = 12092 0 3
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist1_x2_tx_iref = 12092 4 7
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist2_x2_tx_iref = 12092 8 11
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist3_x2_tx_iref = 12092 12 15
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist4_x2_tx_iref = 12092 16 19
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist5_x2_tx_iref = 12092 20 23
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist6_x2_tx_iref = 12092 24 27
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_7_0_X2_TX_IREF.dist7_x2_tx_iref = 12092 28 31
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist0_x4_tx_iref = 12096 0 3
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist0_x4_rx_iref = 12096 4 7
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist1_x4_tx_iref = 12096 8 11
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist1_x4_rx_iref = 12096 12 15
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist2_x4_tx_iref = 12096 16 19
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist2_x4_rx_iref = 12096 20 23
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist3_x4_tx_iref = 12096 24 27
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X4_IREF.dist3_x4_rx_iref = 12096 28 31
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist0_x8_amp2_rx_iref = 12100 0 3
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist0_x8_amp1_rx_iref = 12100 4 7
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist0_x8_amp2_tx_iref = 12100 8 11
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist0_x8_amp1_tx_iref = 12100 12 15
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist1_x8_amp2_rx_iref = 12100 16 19
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist1_x8_amp1_rx_iref = 12100 20 23
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist1_x8_amp2_tx_iref = 12100 24 27
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X8_IREF.dist1_x8_amp1_tx_iref = 12100 28 31
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X16_IREF.dist_x16_tx_iref = 12104 0 3
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X16_IREF.dist_x16_rx_iref = 12104 4 7
MR.<3>.CURR_RF_CONFIG.DIST_IREF.CURR_CFG_DIST_X16_IREF.reserved.4344 = 12104 8 31
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN = 12108 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN = 12112 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN = 12116 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN = 12120 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_rx_3 = 12108 0 2
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_tx_3 = 12108 3 5
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_rx_2 = 12108 6 8
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_tx_2 = 12108 9 11
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_rx_1 = 12108 12 14
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_tx_1 = 12108 15 17
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_rx_0 = 12108 18 20
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.pwdn_tx_0 = 12108 21 23
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_0_3_PWDN.reserved.4345 = 12108 24 31
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_rx_7 = 12112 0 2
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_tx_7 = 12112 3 5
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_rx_6 = 12112 6 8
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_tx_6 = 12112 9 11
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_rx_5 = 12112 12 14
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_tx_5 = 12112 15 17
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_rx_4 = 12112 18 20
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.pwdn_tx_4 = 12112 21 23
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_4_7_PWDN.reserved.4346 = 12112 24 31
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_rx_11 = 12116 0 2
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_tx_11 = 12116 3 5
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_rx_10 = 12116 6 8
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_tx_10 = 12116 9 11
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_rx_9 = 12116 12 14
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_tx_9 = 12116 15 17
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_rx_8 = 12116 18 20
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.pwdn_tx_8 = 12116 21 23
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_8_11_PWDN.reserved.4347 = 12116 24 31
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_rx_15 = 12120 0 2
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_tx_15 = 12120 3 5
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_rx_14 = 12120 6 8
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_tx_14 = 12120 9 11
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_rx_13 = 12120 12 14
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_tx_13 = 12120 15 17
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_rx_12 = 12120 18 20
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.pwdn_tx_12 = 12120 21 23
MR.<3>.CURR_RF_CONFIG.EDGE_PWDN.CURR_CFG_EDGE_12_15_PWDN.reserved.4348 = 12120 24 31
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN = 12124 0 31
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X16_PWDN = 12128 0 31
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x8_amp2_rx_pwdn = 12124 0 0
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x8_amp1_rx_pwdn = 12124 1 1
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x8_amp2_tx_pwdn = 12124 2 2
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x8_amp1_tx_pwdn = 12124 3 3
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x8_amp2_rx_pwdn = 12124 4 4
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x8_amp1_rx_pwdn = 12124 5 5
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x8_amp2_tx_pwdn = 12124 6 6
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x8_amp1_tx_pwdn = 12124 7 7
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist3_x4_tx_pwdn = 12124 8 8
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist3_x4_rx_pwdn = 12124 9 9
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist2_x4_tx_pwdn = 12124 10 10
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist2_x4_rx_pwdn = 12124 11 11
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x4_tx_pwdn = 12124 12 12
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x4_rx_pwdn = 12124 13 13
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x4_tx_pwdn = 12124 14 14
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x4_rx_pwdn = 12124 15 15
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist7_x2_tx_pwdn = 12124 16 16
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist7_x2_rx_pwdn = 12124 17 17
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist6_x2_tx_pwdn = 12124 18 18
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist6_x2_rx_pwdn = 12124 19 19
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist5_x2_tx_pwdn = 12124 20 20
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist5_x2_rx_pwdn = 12124 21 21
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist4_x2_tx_pwdn = 12124 22 22
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist4_x2_rx_pwdn = 12124 23 23
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist3_x2_tx_pwdn = 12124 24 24
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist3_x2_rx_pwdn = 12124 25 25
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist2_x2_tx_pwdn = 12124 26 26
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist2_x2_rx_pwdn = 12124 27 27
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x2_tx_pwdn = 12124 28 28
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist1_x2_rx_pwdn = 12124 29 29
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x2_tx_pwdn = 12124 30 30
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X248_PWDN.dist0_x2_rx_pwdn = 12124 31 31
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X16_PWDN.dist_x16_tx_pwdn = 12128 0 0
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X16_PWDN.dist_x16_rx_pwdn = 12128 1 1
MR.<3>.CURR_RF_CONFIG.DIST_PWDN.CURR_CFG_DIST_X16_PWDN.reserved.4349 = 12128 2 31
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH = 12132 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH = 12136 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH = 12140 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH = 12144 0 31
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_rx_3 = 12132 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_tx_3 = 12132 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_rx_2 = 12132 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_tx_2 = 12132 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_rx_1 = 12132 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_tx_1 = 12132 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_rx_0 = 12132 24 27
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_0_3_PSH.psh_tx_0 = 12132 28 31
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_rx_7 = 12136 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_tx_7 = 12136 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_rx_6 = 12136 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_tx_6 = 12136 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_rx_5 = 12136 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_tx_5 = 12136 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_rx_4 = 12136 24 27
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_4_7_PSH.psh_tx_4 = 12136 28 31
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_rx_11 = 12140 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_tx_11 = 12140 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_rx_10 = 12140 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_tx_10 = 12140 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_rx_9 = 12140 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_tx_9 = 12140 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_rx_8 = 12140 24 27
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_8_11_PSH.psh_tx_8 = 12140 28 31
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_rx_15 = 12144 0 3
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_tx_15 = 12144 4 7
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_rx_14 = 12144 8 11
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_tx_14 = 12144 12 15
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_rx_13 = 12144 16 19
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_tx_13 = 12144 20 23
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_rx_12 = 12144 24 27
MR.<3>.CURR_RF_CONFIG.EDGE_PSH.CURR_CFG_EDGE_12_15_PSH.psh_tx_12 = 12144 28 31
MR.<3>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF = 12148 0 31
MR.<3>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.mux_sw_if_div_ctl = 12148 0 1
MR.<3>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_rx_iref1_pwdn = 12148 2 2
MR.<3>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_rx_iref2_pwdn = 12148 3 3
MR.<3>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_tx_iref1_pwdn = 12148 4 4
MR.<3>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_tx_iref2_pwdn = 12148 5 5
MR.<3>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_rx_iref1 = 12148 6 9
MR.<3>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_rx_iref2 = 12148 10 13
MR.<3>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_tx_iref1 = 12148 14 17
MR.<3>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_amp15_tx_iref2 = 12148 18 21
MR.<3>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.if_spdt_ctl = 12148 22 25
MR.<3>.CURR_RF_CONFIG.SPDT_IF.CURR_CFG_IF.reserved.4350 = 12148 26 31
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1 = 12152 0 31
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2 = 12156 0 31
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3 = 12160 0 31
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_amp45_iref2 = 12152 0 3
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_amp45_iref1 = 12152 4 7
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_mult_x3_iref = 12152 8 11
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_mult_x2_ibuff = 12152 12 15
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_mult_x2_imult = 12152 16 19
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_amp7p5_iref2 = 12152 20 23
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_amp7p5_iref1 = 12152 24 27
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_sw_lo_main_ctl = 12152 28 29
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_1.lo_sw_lo_fb_ctl = 12152 30 31
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_amp15_iref2 = 12156 0 3
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_amp15_iref1 = 12156 4 7
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_tx_amp45_iref5 = 12156 8 11
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_rx_amp45_iref5 = 12156 12 15
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_amp45_iref4 = 12156 16 19
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_amp45_iref3 = 12156 20 23
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_rx_mix45_iref = 12156 24 27
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_2.lo_tx_mix45_iref = 12156 28 31
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp15_iref2_pwdn = 12160 0 0
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp15_iref1_pwdn = 12160 1 1
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_tx_amp45_iref5_pwdn = 12160 2 2
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_rx_amp45_iref5_pwdn = 12160 3 3
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp45_iref4_pwdn = 12160 4 4
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp45_iref3_pwdn = 12160 5 5
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_rx_mix45_iref_pwdn = 12160 6 6
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_tx_mix45_iref_pwdn = 12160 7 7
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp45_iref2_pwdn = 12160 8 8
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp45_iref1_pwdn = 12160 9 9
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_mult_x3_iref_pwdn = 12160 10 10
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_mult_x2_ibuff_pwdn = 12160 11 11
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_mult_x2_imult_pwdn = 12160 12 12
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp7p5_iref2_pwdn = 12160 13 13
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.lo_amp7p5_iref1_pwdn = 12160 14 14
MR.<3>.CURR_RF_CONFIG.LO.CURR_CFG_LO_3.reserved.4351 = 12160 15 31
MR.<3>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_1 = 12164 0 31
MR.<3>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_2 = 12168 0 31
MR.<3>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_3 = 12172 0 31
MR.<3>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_1.curr_cfg_rfc_1 = 12164 0 31
MR.<3>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_2.curr_cfg_rfc_2 = 12168 0 31
MR.<3>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_3.curr_cfg_rfc_3 = 12172 0 5
MR.<3>.CURR_RF_CONFIG.RFC.CURR_CFG_RFC_3.reserved.4352 = 12172 6 31
MR.<3>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN = 12176 0 31
MR.<3>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.dist1_x8_atten_ser = 12176 0 0
MR.<3>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.dist0_x8_atten_ser = 12176 1 1
MR.<3>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.dist1_x8_atten_par = 12176 2 2
MR.<3>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.dist0_x8_atten_par = 12176 3 3
MR.<3>.CURR_RF_CONFIG.ATTEN.CURR_CFG_X8_ATTEN.reserved.4353 = 12176 4 31
MR.<3>.CURR_RF_CONFIG.SPARE.CURR_CFG_SEC_TBL_SPARE = 12180 0 31
MR.<3>.CURR_RF_CONFIG.SPARE.CURR_CFG_SEC_TBL_SPARE.curr_cfg_sec_tbl_spare = 12180 0 15
MR.<3>.CURR_RF_CONFIG.SPARE.CURR_CFG_SEC_TBL_SPARE.reserved.4354 = 12180 16 31
MR.<3>.IO_PAD_REN.IO_PAD_REN = 12184 0 31
MR.<3>.IO_PAD_REN.IO_PAD_REN.io_pad_ren_vec = 12184 0 2
MR.<3>.IO_PAD_REN.IO_PAD_REN.reserved.4355 = 12184 3 31
MR.<3>.FORCE_FB_MAIN.FORCE_FB_MAIN = 12188 0 31
MR.<3>.FORCE_FB_MAIN.FORCE_FB_MAIN.ext_lo_fb_main_ctl = 12188 0 0
MR.<3>.FORCE_FB_MAIN.FORCE_FB_MAIN.ext_ctrl_fb_main_ctl = 12188 1 1
MR.<3>.FORCE_FB_MAIN.FORCE_FB_MAIN.force_ext_lo_fb_main_ctl = 12188 2 2
MR.<3>.FORCE_FB_MAIN.FORCE_FB_MAIN.force_ext_ctrl_fb_main_ctl = 12188 3 3
MR.<3>.FORCE_FB_MAIN.FORCE_FB_MAIN.reserved.4356 = 12188 4 31
TYPE_PRS_TBL = 0 0 4095
TYPE_PRS_TBL.<0> = 0 0 63
TYPE_PRS_TBL.<1> = 8 0 63
TYPE_PRS_TBL.<2> = 16 0 63
TYPE_PRS_TBL.<3> = 24 0 63
TYPE_PRS_TBL.<4> = 32 0 63
TYPE_PRS_TBL.<5> = 40 0 63
TYPE_PRS_TBL.<6> = 48 0 63
TYPE_PRS_TBL.<7> = 56 0 63
TYPE_PRS_TBL.<8> = 64 0 63
TYPE_PRS_TBL.<9> = 72 0 63
TYPE_PRS_TBL.<10> = 80 0 63
TYPE_PRS_TBL.<11> = 88 0 63
TYPE_PRS_TBL.<12> = 96 0 63
TYPE_PRS_TBL.<13> = 104 0 63
TYPE_PRS_TBL.<14> = 112 0 63
TYPE_PRS_TBL.<15> = 120 0 63
TYPE_PRS_TBL.<16> = 128 0 63
TYPE_PRS_TBL.<17> = 136 0 63
TYPE_PRS_TBL.<18> = 144 0 63
TYPE_PRS_TBL.<19> = 152 0 63
TYPE_PRS_TBL.<20> = 160 0 63
TYPE_PRS_TBL.<21> = 168 0 63
TYPE_PRS_TBL.<22> = 176 0 63
TYPE_PRS_TBL.<23> = 184 0 63
TYPE_PRS_TBL.<24> = 192 0 63
TYPE_PRS_TBL.<25> = 200 0 63
TYPE_PRS_TBL.<26> = 208 0 63
TYPE_PRS_TBL.<27> = 216 0 63
TYPE_PRS_TBL.<28> = 224 0 63
TYPE_PRS_TBL.<29> = 232 0 63
TYPE_PRS_TBL.<30> = 240 0 63
TYPE_PRS_TBL.<31> = 248 0 63
TYPE_PRS_TBL.<32> = 256 0 63
TYPE_PRS_TBL.<33> = 264 0 63
TYPE_PRS_TBL.<34> = 272 0 63
TYPE_PRS_TBL.<35> = 280 0 63
TYPE_PRS_TBL.<36> = 288 0 63
TYPE_PRS_TBL.<37> = 296 0 63
TYPE_PRS_TBL.<38> = 304 0 63
TYPE_PRS_TBL.<39> = 312 0 63
TYPE_PRS_TBL.<40> = 320 0 63
TYPE_PRS_TBL.<41> = 328 0 63
TYPE_PRS_TBL.<42> = 336 0 63
TYPE_PRS_TBL.<43> = 344 0 63
TYPE_PRS_TBL.<44> = 352 0 63
TYPE_PRS_TBL.<45> = 360 0 63
TYPE_PRS_TBL.<46> = 368 0 63
TYPE_PRS_TBL.<47> = 376 0 63
TYPE_PRS_TBL.<48> = 384 0 63
TYPE_PRS_TBL.<49> = 392 0 63
TYPE_PRS_TBL.<50> = 400 0 63
TYPE_PRS_TBL.<51> = 408 0 63
TYPE_PRS_TBL.<52> = 416 0 63
TYPE_PRS_TBL.<53> = 424 0 63
TYPE_PRS_TBL.<54> = 432 0 63
TYPE_PRS_TBL.<55> = 440 0 63
TYPE_PRS_TBL.<56> = 448 0 63
TYPE_PRS_TBL.<57> = 456 0 63
TYPE_PRS_TBL.<58> = 464 0 63
TYPE_PRS_TBL.<59> = 472 0 63
TYPE_PRS_TBL.<60> = 480 0 63
TYPE_PRS_TBL.<61> = 488 0 63
TYPE_PRS_TBL.<62> = 496 0 63
TYPE_PRS_TBL.<63> = 504 0 63
TYPE_PRS_TBL.<0>.type = 0 0 15
TYPE_PRS_TBL.<0>.prs0 = 2 0 15
TYPE_PRS_TBL.<0>.prs1 = 4 0 31
TYPE_PRS_TBL.<0>.TYPE.type = 0 0 1
TYPE_PRS_TBL.<0>.TYPE.subtype = 0 2 5
TYPE_PRS_TBL.<0>.TYPE.ext_bits = 0 6 9
TYPE_PRS_TBL.<0>.TYPE.valid = 0 10 10
TYPE_PRS_TBL.<0>.TYPE.reserved.4357 = 0 11 15
TYPE_PRS_TBL.<0>.PRS0.addr2_exists = 2 0 0
TYPE_PRS_TBL.<0>.PRS0.addr3_exists = 2 1 1
TYPE_PRS_TBL.<0>.PRS0.sn_exists = 2 2 2
TYPE_PRS_TBL.<0>.PRS0.addr4_exists = 2 3 3
TYPE_PRS_TBL.<0>.PRS0.qos_exists = 2 4 4
TYPE_PRS_TBL.<0>.PRS0.back_control_exists = 2 5 5
TYPE_PRS_TBL.<0>.PRS0.ba_bitmap_exists = 2 6 6
TYPE_PRS_TBL.<0>.PRS0.is_beacon = 2 7 7
TYPE_PRS_TBL.<0>.PRS0.is_deep = 2 8 8
TYPE_PRS_TBL.<0>.PRS0.mac_header_length_bytes = 2 9 13
TYPE_PRS_TBL.<0>.PRS0.type_fwd_enable = 2 14 14
TYPE_PRS_TBL.<0>.PRS0.type_back_enable = 2 15 15
TYPE_PRS_TBL.<0>.PRS1.accept_on_bt = 4 0 0
TYPE_PRS_TBL.<0>.PRS1.accept_on_abft = 4 1 1
TYPE_PRS_TBL.<0>.PRS1.accept_on_at = 4 2 2
TYPE_PRS_TBL.<0>.PRS1.accept_on_sp = 4 3 3
TYPE_PRS_TBL.<0>.PRS1.accept_on_cbp = 4 4 4
TYPE_PRS_TBL.<0>.PRS1.accept_on_bft = 4 5 5
TYPE_PRS_TBL.<0>.PRS1.accept_on_na = 4 6 6
TYPE_PRS_TBL.<0>.PRS1.reserved.4358 = 4 7 7
TYPE_PRS_TBL.<0>.PRS1.accept_when_assoc = 4 8 8
TYPE_PRS_TBL.<0>.PRS1.accept_when_not_assoc = 4 9 9
TYPE_PRS_TBL.<0>.PRS1.accept_if_paired = 4 10 10
TYPE_PRS_TBL.<0>.PRS1.accept_if_not_paired = 4 11 11
TYPE_PRS_TBL.<0>.PRS1.addr1_bssid_en = 4 12 12
TYPE_PRS_TBL.<0>.PRS1.addr1_bcast_en = 4 13 13
TYPE_PRS_TBL.<0>.PRS1.addr1_mcast_en = 4 14 14
TYPE_PRS_TBL.<0>.PRS1.addr1_myaddr_en = 4 15 15
TYPE_PRS_TBL.<0>.PRS1.addr2_mtch_en = 4 16 16
TYPE_PRS_TBL.<0>.PRS1.tid_mtch_en = 4 17 17
TYPE_PRS_TBL.<0>.PRS1.lookup_miss_debug = 4 18 18
TYPE_PRS_TBL.<0>.PRS1.addr3_bssid_en = 4 19 20
TYPE_PRS_TBL.<0>.PRS1.zero_body_en = 4 21 21
TYPE_PRS_TBL.<0>.PRS1.decision_sel = 4 22 23
TYPE_PRS_TBL.<0>.PRS1.mi_icr_code = 4 24 27
TYPE_PRS_TBL.<0>.PRS1.reserved.4359 = 4 28 31
TYPE_PRS_TBL.<1>.type = 8 0 15
TYPE_PRS_TBL.<1>.prs0 = 10 0 15
TYPE_PRS_TBL.<1>.prs1 = 12 0 31
TYPE_PRS_TBL.<1>.TYPE.type = 8 0 1
TYPE_PRS_TBL.<1>.TYPE.subtype = 8 2 5
TYPE_PRS_TBL.<1>.TYPE.ext_bits = 8 6 9
TYPE_PRS_TBL.<1>.TYPE.valid = 8 10 10
TYPE_PRS_TBL.<1>.TYPE.reserved.4357 = 8 11 15
TYPE_PRS_TBL.<1>.PRS0.addr2_exists = 10 0 0
TYPE_PRS_TBL.<1>.PRS0.addr3_exists = 10 1 1
TYPE_PRS_TBL.<1>.PRS0.sn_exists = 10 2 2
TYPE_PRS_TBL.<1>.PRS0.addr4_exists = 10 3 3
TYPE_PRS_TBL.<1>.PRS0.qos_exists = 10 4 4
TYPE_PRS_TBL.<1>.PRS0.back_control_exists = 10 5 5
TYPE_PRS_TBL.<1>.PRS0.ba_bitmap_exists = 10 6 6
TYPE_PRS_TBL.<1>.PRS0.is_beacon = 10 7 7
TYPE_PRS_TBL.<1>.PRS0.is_deep = 10 8 8
TYPE_PRS_TBL.<1>.PRS0.mac_header_length_bytes = 10 9 13
TYPE_PRS_TBL.<1>.PRS0.type_fwd_enable = 10 14 14
TYPE_PRS_TBL.<1>.PRS0.type_back_enable = 10 15 15
TYPE_PRS_TBL.<1>.PRS1.accept_on_bt = 12 0 0
TYPE_PRS_TBL.<1>.PRS1.accept_on_abft = 12 1 1
TYPE_PRS_TBL.<1>.PRS1.accept_on_at = 12 2 2
TYPE_PRS_TBL.<1>.PRS1.accept_on_sp = 12 3 3
TYPE_PRS_TBL.<1>.PRS1.accept_on_cbp = 12 4 4
TYPE_PRS_TBL.<1>.PRS1.accept_on_bft = 12 5 5
TYPE_PRS_TBL.<1>.PRS1.accept_on_na = 12 6 6
TYPE_PRS_TBL.<1>.PRS1.reserved.4358 = 12 7 7
TYPE_PRS_TBL.<1>.PRS1.accept_when_assoc = 12 8 8
TYPE_PRS_TBL.<1>.PRS1.accept_when_not_assoc = 12 9 9
TYPE_PRS_TBL.<1>.PRS1.accept_if_paired = 12 10 10
TYPE_PRS_TBL.<1>.PRS1.accept_if_not_paired = 12 11 11
TYPE_PRS_TBL.<1>.PRS1.addr1_bssid_en = 12 12 12
TYPE_PRS_TBL.<1>.PRS1.addr1_bcast_en = 12 13 13
TYPE_PRS_TBL.<1>.PRS1.addr1_mcast_en = 12 14 14
TYPE_PRS_TBL.<1>.PRS1.addr1_myaddr_en = 12 15 15
TYPE_PRS_TBL.<1>.PRS1.addr2_mtch_en = 12 16 16
TYPE_PRS_TBL.<1>.PRS1.tid_mtch_en = 12 17 17
TYPE_PRS_TBL.<1>.PRS1.lookup_miss_debug = 12 18 18
TYPE_PRS_TBL.<1>.PRS1.addr3_bssid_en = 12 19 20
TYPE_PRS_TBL.<1>.PRS1.zero_body_en = 12 21 21
TYPE_PRS_TBL.<1>.PRS1.decision_sel = 12 22 23
TYPE_PRS_TBL.<1>.PRS1.mi_icr_code = 12 24 27
TYPE_PRS_TBL.<1>.PRS1.reserved.4359 = 12 28 31
TYPE_PRS_TBL.<2>.type = 16 0 15
TYPE_PRS_TBL.<2>.prs0 = 18 0 15
TYPE_PRS_TBL.<2>.prs1 = 20 0 31
TYPE_PRS_TBL.<2>.TYPE.type = 16 0 1
TYPE_PRS_TBL.<2>.TYPE.subtype = 16 2 5
TYPE_PRS_TBL.<2>.TYPE.ext_bits = 16 6 9
TYPE_PRS_TBL.<2>.TYPE.valid = 16 10 10
TYPE_PRS_TBL.<2>.TYPE.reserved.4357 = 16 11 15
TYPE_PRS_TBL.<2>.PRS0.addr2_exists = 18 0 0
TYPE_PRS_TBL.<2>.PRS0.addr3_exists = 18 1 1
TYPE_PRS_TBL.<2>.PRS0.sn_exists = 18 2 2
TYPE_PRS_TBL.<2>.PRS0.addr4_exists = 18 3 3
TYPE_PRS_TBL.<2>.PRS0.qos_exists = 18 4 4
TYPE_PRS_TBL.<2>.PRS0.back_control_exists = 18 5 5
TYPE_PRS_TBL.<2>.PRS0.ba_bitmap_exists = 18 6 6
TYPE_PRS_TBL.<2>.PRS0.is_beacon = 18 7 7
TYPE_PRS_TBL.<2>.PRS0.is_deep = 18 8 8
TYPE_PRS_TBL.<2>.PRS0.mac_header_length_bytes = 18 9 13
TYPE_PRS_TBL.<2>.PRS0.type_fwd_enable = 18 14 14
TYPE_PRS_TBL.<2>.PRS0.type_back_enable = 18 15 15
TYPE_PRS_TBL.<2>.PRS1.accept_on_bt = 20 0 0
TYPE_PRS_TBL.<2>.PRS1.accept_on_abft = 20 1 1
TYPE_PRS_TBL.<2>.PRS1.accept_on_at = 20 2 2
TYPE_PRS_TBL.<2>.PRS1.accept_on_sp = 20 3 3
TYPE_PRS_TBL.<2>.PRS1.accept_on_cbp = 20 4 4
TYPE_PRS_TBL.<2>.PRS1.accept_on_bft = 20 5 5
TYPE_PRS_TBL.<2>.PRS1.accept_on_na = 20 6 6
TYPE_PRS_TBL.<2>.PRS1.reserved.4358 = 20 7 7
TYPE_PRS_TBL.<2>.PRS1.accept_when_assoc = 20 8 8
TYPE_PRS_TBL.<2>.PRS1.accept_when_not_assoc = 20 9 9
TYPE_PRS_TBL.<2>.PRS1.accept_if_paired = 20 10 10
TYPE_PRS_TBL.<2>.PRS1.accept_if_not_paired = 20 11 11
TYPE_PRS_TBL.<2>.PRS1.addr1_bssid_en = 20 12 12
TYPE_PRS_TBL.<2>.PRS1.addr1_bcast_en = 20 13 13
TYPE_PRS_TBL.<2>.PRS1.addr1_mcast_en = 20 14 14
TYPE_PRS_TBL.<2>.PRS1.addr1_myaddr_en = 20 15 15
TYPE_PRS_TBL.<2>.PRS1.addr2_mtch_en = 20 16 16
TYPE_PRS_TBL.<2>.PRS1.tid_mtch_en = 20 17 17
TYPE_PRS_TBL.<2>.PRS1.lookup_miss_debug = 20 18 18
TYPE_PRS_TBL.<2>.PRS1.addr3_bssid_en = 20 19 20
TYPE_PRS_TBL.<2>.PRS1.zero_body_en = 20 21 21
TYPE_PRS_TBL.<2>.PRS1.decision_sel = 20 22 23
TYPE_PRS_TBL.<2>.PRS1.mi_icr_code = 20 24 27
TYPE_PRS_TBL.<2>.PRS1.reserved.4359 = 20 28 31
TYPE_PRS_TBL.<3>.type = 24 0 15
TYPE_PRS_TBL.<3>.prs0 = 26 0 15
TYPE_PRS_TBL.<3>.prs1 = 28 0 31
TYPE_PRS_TBL.<3>.TYPE.type = 24 0 1
TYPE_PRS_TBL.<3>.TYPE.subtype = 24 2 5
TYPE_PRS_TBL.<3>.TYPE.ext_bits = 24 6 9
TYPE_PRS_TBL.<3>.TYPE.valid = 24 10 10
TYPE_PRS_TBL.<3>.TYPE.reserved.4357 = 24 11 15
TYPE_PRS_TBL.<3>.PRS0.addr2_exists = 26 0 0
TYPE_PRS_TBL.<3>.PRS0.addr3_exists = 26 1 1
TYPE_PRS_TBL.<3>.PRS0.sn_exists = 26 2 2
TYPE_PRS_TBL.<3>.PRS0.addr4_exists = 26 3 3
TYPE_PRS_TBL.<3>.PRS0.qos_exists = 26 4 4
TYPE_PRS_TBL.<3>.PRS0.back_control_exists = 26 5 5
TYPE_PRS_TBL.<3>.PRS0.ba_bitmap_exists = 26 6 6
TYPE_PRS_TBL.<3>.PRS0.is_beacon = 26 7 7
TYPE_PRS_TBL.<3>.PRS0.is_deep = 26 8 8
TYPE_PRS_TBL.<3>.PRS0.mac_header_length_bytes = 26 9 13
TYPE_PRS_TBL.<3>.PRS0.type_fwd_enable = 26 14 14
TYPE_PRS_TBL.<3>.PRS0.type_back_enable = 26 15 15
TYPE_PRS_TBL.<3>.PRS1.accept_on_bt = 28 0 0
TYPE_PRS_TBL.<3>.PRS1.accept_on_abft = 28 1 1
TYPE_PRS_TBL.<3>.PRS1.accept_on_at = 28 2 2
TYPE_PRS_TBL.<3>.PRS1.accept_on_sp = 28 3 3
TYPE_PRS_TBL.<3>.PRS1.accept_on_cbp = 28 4 4
TYPE_PRS_TBL.<3>.PRS1.accept_on_bft = 28 5 5
TYPE_PRS_TBL.<3>.PRS1.accept_on_na = 28 6 6
TYPE_PRS_TBL.<3>.PRS1.reserved.4358 = 28 7 7
TYPE_PRS_TBL.<3>.PRS1.accept_when_assoc = 28 8 8
TYPE_PRS_TBL.<3>.PRS1.accept_when_not_assoc = 28 9 9
TYPE_PRS_TBL.<3>.PRS1.accept_if_paired = 28 10 10
TYPE_PRS_TBL.<3>.PRS1.accept_if_not_paired = 28 11 11
TYPE_PRS_TBL.<3>.PRS1.addr1_bssid_en = 28 12 12
TYPE_PRS_TBL.<3>.PRS1.addr1_bcast_en = 28 13 13
TYPE_PRS_TBL.<3>.PRS1.addr1_mcast_en = 28 14 14
TYPE_PRS_TBL.<3>.PRS1.addr1_myaddr_en = 28 15 15
TYPE_PRS_TBL.<3>.PRS1.addr2_mtch_en = 28 16 16
TYPE_PRS_TBL.<3>.PRS1.tid_mtch_en = 28 17 17
TYPE_PRS_TBL.<3>.PRS1.lookup_miss_debug = 28 18 18
TYPE_PRS_TBL.<3>.PRS1.addr3_bssid_en = 28 19 20
TYPE_PRS_TBL.<3>.PRS1.zero_body_en = 28 21 21
TYPE_PRS_TBL.<3>.PRS1.decision_sel = 28 22 23
TYPE_PRS_TBL.<3>.PRS1.mi_icr_code = 28 24 27
TYPE_PRS_TBL.<3>.PRS1.reserved.4359 = 28 28 31
TYPE_PRS_TBL.<4>.type = 32 0 15
TYPE_PRS_TBL.<4>.prs0 = 34 0 15
TYPE_PRS_TBL.<4>.prs1 = 36 0 31
TYPE_PRS_TBL.<4>.TYPE.type = 32 0 1
TYPE_PRS_TBL.<4>.TYPE.subtype = 32 2 5
TYPE_PRS_TBL.<4>.TYPE.ext_bits = 32 6 9
TYPE_PRS_TBL.<4>.TYPE.valid = 32 10 10
TYPE_PRS_TBL.<4>.TYPE.reserved.4357 = 32 11 15
TYPE_PRS_TBL.<4>.PRS0.addr2_exists = 34 0 0
TYPE_PRS_TBL.<4>.PRS0.addr3_exists = 34 1 1
TYPE_PRS_TBL.<4>.PRS0.sn_exists = 34 2 2
TYPE_PRS_TBL.<4>.PRS0.addr4_exists = 34 3 3
TYPE_PRS_TBL.<4>.PRS0.qos_exists = 34 4 4
TYPE_PRS_TBL.<4>.PRS0.back_control_exists = 34 5 5
TYPE_PRS_TBL.<4>.PRS0.ba_bitmap_exists = 34 6 6
TYPE_PRS_TBL.<4>.PRS0.is_beacon = 34 7 7
TYPE_PRS_TBL.<4>.PRS0.is_deep = 34 8 8
TYPE_PRS_TBL.<4>.PRS0.mac_header_length_bytes = 34 9 13
TYPE_PRS_TBL.<4>.PRS0.type_fwd_enable = 34 14 14
TYPE_PRS_TBL.<4>.PRS0.type_back_enable = 34 15 15
TYPE_PRS_TBL.<4>.PRS1.accept_on_bt = 36 0 0
TYPE_PRS_TBL.<4>.PRS1.accept_on_abft = 36 1 1
TYPE_PRS_TBL.<4>.PRS1.accept_on_at = 36 2 2
TYPE_PRS_TBL.<4>.PRS1.accept_on_sp = 36 3 3
TYPE_PRS_TBL.<4>.PRS1.accept_on_cbp = 36 4 4
TYPE_PRS_TBL.<4>.PRS1.accept_on_bft = 36 5 5
TYPE_PRS_TBL.<4>.PRS1.accept_on_na = 36 6 6
TYPE_PRS_TBL.<4>.PRS1.reserved.4358 = 36 7 7
TYPE_PRS_TBL.<4>.PRS1.accept_when_assoc = 36 8 8
TYPE_PRS_TBL.<4>.PRS1.accept_when_not_assoc = 36 9 9
TYPE_PRS_TBL.<4>.PRS1.accept_if_paired = 36 10 10
TYPE_PRS_TBL.<4>.PRS1.accept_if_not_paired = 36 11 11
TYPE_PRS_TBL.<4>.PRS1.addr1_bssid_en = 36 12 12
TYPE_PRS_TBL.<4>.PRS1.addr1_bcast_en = 36 13 13
TYPE_PRS_TBL.<4>.PRS1.addr1_mcast_en = 36 14 14
TYPE_PRS_TBL.<4>.PRS1.addr1_myaddr_en = 36 15 15
TYPE_PRS_TBL.<4>.PRS1.addr2_mtch_en = 36 16 16
TYPE_PRS_TBL.<4>.PRS1.tid_mtch_en = 36 17 17
TYPE_PRS_TBL.<4>.PRS1.lookup_miss_debug = 36 18 18
TYPE_PRS_TBL.<4>.PRS1.addr3_bssid_en = 36 19 20
TYPE_PRS_TBL.<4>.PRS1.zero_body_en = 36 21 21
TYPE_PRS_TBL.<4>.PRS1.decision_sel = 36 22 23
TYPE_PRS_TBL.<4>.PRS1.mi_icr_code = 36 24 27
TYPE_PRS_TBL.<4>.PRS1.reserved.4359 = 36 28 31
TYPE_PRS_TBL.<5>.type = 40 0 15
TYPE_PRS_TBL.<5>.prs0 = 42 0 15
TYPE_PRS_TBL.<5>.prs1 = 44 0 31
TYPE_PRS_TBL.<5>.TYPE.type = 40 0 1
TYPE_PRS_TBL.<5>.TYPE.subtype = 40 2 5
TYPE_PRS_TBL.<5>.TYPE.ext_bits = 40 6 9
TYPE_PRS_TBL.<5>.TYPE.valid = 40 10 10
TYPE_PRS_TBL.<5>.TYPE.reserved.4357 = 40 11 15
TYPE_PRS_TBL.<5>.PRS0.addr2_exists = 42 0 0
TYPE_PRS_TBL.<5>.PRS0.addr3_exists = 42 1 1
TYPE_PRS_TBL.<5>.PRS0.sn_exists = 42 2 2
TYPE_PRS_TBL.<5>.PRS0.addr4_exists = 42 3 3
TYPE_PRS_TBL.<5>.PRS0.qos_exists = 42 4 4
TYPE_PRS_TBL.<5>.PRS0.back_control_exists = 42 5 5
TYPE_PRS_TBL.<5>.PRS0.ba_bitmap_exists = 42 6 6
TYPE_PRS_TBL.<5>.PRS0.is_beacon = 42 7 7
TYPE_PRS_TBL.<5>.PRS0.is_deep = 42 8 8
TYPE_PRS_TBL.<5>.PRS0.mac_header_length_bytes = 42 9 13
TYPE_PRS_TBL.<5>.PRS0.type_fwd_enable = 42 14 14
TYPE_PRS_TBL.<5>.PRS0.type_back_enable = 42 15 15
TYPE_PRS_TBL.<5>.PRS1.accept_on_bt = 44 0 0
TYPE_PRS_TBL.<5>.PRS1.accept_on_abft = 44 1 1
TYPE_PRS_TBL.<5>.PRS1.accept_on_at = 44 2 2
TYPE_PRS_TBL.<5>.PRS1.accept_on_sp = 44 3 3
TYPE_PRS_TBL.<5>.PRS1.accept_on_cbp = 44 4 4
TYPE_PRS_TBL.<5>.PRS1.accept_on_bft = 44 5 5
TYPE_PRS_TBL.<5>.PRS1.accept_on_na = 44 6 6
TYPE_PRS_TBL.<5>.PRS1.reserved.4358 = 44 7 7
TYPE_PRS_TBL.<5>.PRS1.accept_when_assoc = 44 8 8
TYPE_PRS_TBL.<5>.PRS1.accept_when_not_assoc = 44 9 9
TYPE_PRS_TBL.<5>.PRS1.accept_if_paired = 44 10 10
TYPE_PRS_TBL.<5>.PRS1.accept_if_not_paired = 44 11 11
TYPE_PRS_TBL.<5>.PRS1.addr1_bssid_en = 44 12 12
TYPE_PRS_TBL.<5>.PRS1.addr1_bcast_en = 44 13 13
TYPE_PRS_TBL.<5>.PRS1.addr1_mcast_en = 44 14 14
TYPE_PRS_TBL.<5>.PRS1.addr1_myaddr_en = 44 15 15
TYPE_PRS_TBL.<5>.PRS1.addr2_mtch_en = 44 16 16
TYPE_PRS_TBL.<5>.PRS1.tid_mtch_en = 44 17 17
TYPE_PRS_TBL.<5>.PRS1.lookup_miss_debug = 44 18 18
TYPE_PRS_TBL.<5>.PRS1.addr3_bssid_en = 44 19 20
TYPE_PRS_TBL.<5>.PRS1.zero_body_en = 44 21 21
TYPE_PRS_TBL.<5>.PRS1.decision_sel = 44 22 23
TYPE_PRS_TBL.<5>.PRS1.mi_icr_code = 44 24 27
TYPE_PRS_TBL.<5>.PRS1.reserved.4359 = 44 28 31
TYPE_PRS_TBL.<6>.type = 48 0 15
TYPE_PRS_TBL.<6>.prs0 = 50 0 15
TYPE_PRS_TBL.<6>.prs1 = 52 0 31
TYPE_PRS_TBL.<6>.TYPE.type = 48 0 1
TYPE_PRS_TBL.<6>.TYPE.subtype = 48 2 5
TYPE_PRS_TBL.<6>.TYPE.ext_bits = 48 6 9
TYPE_PRS_TBL.<6>.TYPE.valid = 48 10 10
TYPE_PRS_TBL.<6>.TYPE.reserved.4357 = 48 11 15
TYPE_PRS_TBL.<6>.PRS0.addr2_exists = 50 0 0
TYPE_PRS_TBL.<6>.PRS0.addr3_exists = 50 1 1
TYPE_PRS_TBL.<6>.PRS0.sn_exists = 50 2 2
TYPE_PRS_TBL.<6>.PRS0.addr4_exists = 50 3 3
TYPE_PRS_TBL.<6>.PRS0.qos_exists = 50 4 4
TYPE_PRS_TBL.<6>.PRS0.back_control_exists = 50 5 5
TYPE_PRS_TBL.<6>.PRS0.ba_bitmap_exists = 50 6 6
TYPE_PRS_TBL.<6>.PRS0.is_beacon = 50 7 7
TYPE_PRS_TBL.<6>.PRS0.is_deep = 50 8 8
TYPE_PRS_TBL.<6>.PRS0.mac_header_length_bytes = 50 9 13
TYPE_PRS_TBL.<6>.PRS0.type_fwd_enable = 50 14 14
TYPE_PRS_TBL.<6>.PRS0.type_back_enable = 50 15 15
TYPE_PRS_TBL.<6>.PRS1.accept_on_bt = 52 0 0
TYPE_PRS_TBL.<6>.PRS1.accept_on_abft = 52 1 1
TYPE_PRS_TBL.<6>.PRS1.accept_on_at = 52 2 2
TYPE_PRS_TBL.<6>.PRS1.accept_on_sp = 52 3 3
TYPE_PRS_TBL.<6>.PRS1.accept_on_cbp = 52 4 4
TYPE_PRS_TBL.<6>.PRS1.accept_on_bft = 52 5 5
TYPE_PRS_TBL.<6>.PRS1.accept_on_na = 52 6 6
TYPE_PRS_TBL.<6>.PRS1.reserved.4358 = 52 7 7
TYPE_PRS_TBL.<6>.PRS1.accept_when_assoc = 52 8 8
TYPE_PRS_TBL.<6>.PRS1.accept_when_not_assoc = 52 9 9
TYPE_PRS_TBL.<6>.PRS1.accept_if_paired = 52 10 10
TYPE_PRS_TBL.<6>.PRS1.accept_if_not_paired = 52 11 11
TYPE_PRS_TBL.<6>.PRS1.addr1_bssid_en = 52 12 12
TYPE_PRS_TBL.<6>.PRS1.addr1_bcast_en = 52 13 13
TYPE_PRS_TBL.<6>.PRS1.addr1_mcast_en = 52 14 14
TYPE_PRS_TBL.<6>.PRS1.addr1_myaddr_en = 52 15 15
TYPE_PRS_TBL.<6>.PRS1.addr2_mtch_en = 52 16 16
TYPE_PRS_TBL.<6>.PRS1.tid_mtch_en = 52 17 17
TYPE_PRS_TBL.<6>.PRS1.lookup_miss_debug = 52 18 18
TYPE_PRS_TBL.<6>.PRS1.addr3_bssid_en = 52 19 20
TYPE_PRS_TBL.<6>.PRS1.zero_body_en = 52 21 21
TYPE_PRS_TBL.<6>.PRS1.decision_sel = 52 22 23
TYPE_PRS_TBL.<6>.PRS1.mi_icr_code = 52 24 27
TYPE_PRS_TBL.<6>.PRS1.reserved.4359 = 52 28 31
TYPE_PRS_TBL.<7>.type = 56 0 15
TYPE_PRS_TBL.<7>.prs0 = 58 0 15
TYPE_PRS_TBL.<7>.prs1 = 60 0 31
TYPE_PRS_TBL.<7>.TYPE.type = 56 0 1
TYPE_PRS_TBL.<7>.TYPE.subtype = 56 2 5
TYPE_PRS_TBL.<7>.TYPE.ext_bits = 56 6 9
TYPE_PRS_TBL.<7>.TYPE.valid = 56 10 10
TYPE_PRS_TBL.<7>.TYPE.reserved.4357 = 56 11 15
TYPE_PRS_TBL.<7>.PRS0.addr2_exists = 58 0 0
TYPE_PRS_TBL.<7>.PRS0.addr3_exists = 58 1 1
TYPE_PRS_TBL.<7>.PRS0.sn_exists = 58 2 2
TYPE_PRS_TBL.<7>.PRS0.addr4_exists = 58 3 3
TYPE_PRS_TBL.<7>.PRS0.qos_exists = 58 4 4
TYPE_PRS_TBL.<7>.PRS0.back_control_exists = 58 5 5
TYPE_PRS_TBL.<7>.PRS0.ba_bitmap_exists = 58 6 6
TYPE_PRS_TBL.<7>.PRS0.is_beacon = 58 7 7
TYPE_PRS_TBL.<7>.PRS0.is_deep = 58 8 8
TYPE_PRS_TBL.<7>.PRS0.mac_header_length_bytes = 58 9 13
TYPE_PRS_TBL.<7>.PRS0.type_fwd_enable = 58 14 14
TYPE_PRS_TBL.<7>.PRS0.type_back_enable = 58 15 15
TYPE_PRS_TBL.<7>.PRS1.accept_on_bt = 60 0 0
TYPE_PRS_TBL.<7>.PRS1.accept_on_abft = 60 1 1
TYPE_PRS_TBL.<7>.PRS1.accept_on_at = 60 2 2
TYPE_PRS_TBL.<7>.PRS1.accept_on_sp = 60 3 3
TYPE_PRS_TBL.<7>.PRS1.accept_on_cbp = 60 4 4
TYPE_PRS_TBL.<7>.PRS1.accept_on_bft = 60 5 5
TYPE_PRS_TBL.<7>.PRS1.accept_on_na = 60 6 6
TYPE_PRS_TBL.<7>.PRS1.reserved.4358 = 60 7 7
TYPE_PRS_TBL.<7>.PRS1.accept_when_assoc = 60 8 8
TYPE_PRS_TBL.<7>.PRS1.accept_when_not_assoc = 60 9 9
TYPE_PRS_TBL.<7>.PRS1.accept_if_paired = 60 10 10
TYPE_PRS_TBL.<7>.PRS1.accept_if_not_paired = 60 11 11
TYPE_PRS_TBL.<7>.PRS1.addr1_bssid_en = 60 12 12
TYPE_PRS_TBL.<7>.PRS1.addr1_bcast_en = 60 13 13
TYPE_PRS_TBL.<7>.PRS1.addr1_mcast_en = 60 14 14
TYPE_PRS_TBL.<7>.PRS1.addr1_myaddr_en = 60 15 15
TYPE_PRS_TBL.<7>.PRS1.addr2_mtch_en = 60 16 16
TYPE_PRS_TBL.<7>.PRS1.tid_mtch_en = 60 17 17
TYPE_PRS_TBL.<7>.PRS1.lookup_miss_debug = 60 18 18
TYPE_PRS_TBL.<7>.PRS1.addr3_bssid_en = 60 19 20
TYPE_PRS_TBL.<7>.PRS1.zero_body_en = 60 21 21
TYPE_PRS_TBL.<7>.PRS1.decision_sel = 60 22 23
TYPE_PRS_TBL.<7>.PRS1.mi_icr_code = 60 24 27
TYPE_PRS_TBL.<7>.PRS1.reserved.4359 = 60 28 31
TYPE_PRS_TBL.<8>.type = 64 0 15
TYPE_PRS_TBL.<8>.prs0 = 66 0 15
TYPE_PRS_TBL.<8>.prs1 = 68 0 31
TYPE_PRS_TBL.<8>.TYPE.type = 64 0 1
TYPE_PRS_TBL.<8>.TYPE.subtype = 64 2 5
TYPE_PRS_TBL.<8>.TYPE.ext_bits = 64 6 9
TYPE_PRS_TBL.<8>.TYPE.valid = 64 10 10
TYPE_PRS_TBL.<8>.TYPE.reserved.4357 = 64 11 15
TYPE_PRS_TBL.<8>.PRS0.addr2_exists = 66 0 0
TYPE_PRS_TBL.<8>.PRS0.addr3_exists = 66 1 1
TYPE_PRS_TBL.<8>.PRS0.sn_exists = 66 2 2
TYPE_PRS_TBL.<8>.PRS0.addr4_exists = 66 3 3
TYPE_PRS_TBL.<8>.PRS0.qos_exists = 66 4 4
TYPE_PRS_TBL.<8>.PRS0.back_control_exists = 66 5 5
TYPE_PRS_TBL.<8>.PRS0.ba_bitmap_exists = 66 6 6
TYPE_PRS_TBL.<8>.PRS0.is_beacon = 66 7 7
TYPE_PRS_TBL.<8>.PRS0.is_deep = 66 8 8
TYPE_PRS_TBL.<8>.PRS0.mac_header_length_bytes = 66 9 13
TYPE_PRS_TBL.<8>.PRS0.type_fwd_enable = 66 14 14
TYPE_PRS_TBL.<8>.PRS0.type_back_enable = 66 15 15
TYPE_PRS_TBL.<8>.PRS1.accept_on_bt = 68 0 0
TYPE_PRS_TBL.<8>.PRS1.accept_on_abft = 68 1 1
TYPE_PRS_TBL.<8>.PRS1.accept_on_at = 68 2 2
TYPE_PRS_TBL.<8>.PRS1.accept_on_sp = 68 3 3
TYPE_PRS_TBL.<8>.PRS1.accept_on_cbp = 68 4 4
TYPE_PRS_TBL.<8>.PRS1.accept_on_bft = 68 5 5
TYPE_PRS_TBL.<8>.PRS1.accept_on_na = 68 6 6
TYPE_PRS_TBL.<8>.PRS1.reserved.4358 = 68 7 7
TYPE_PRS_TBL.<8>.PRS1.accept_when_assoc = 68 8 8
TYPE_PRS_TBL.<8>.PRS1.accept_when_not_assoc = 68 9 9
TYPE_PRS_TBL.<8>.PRS1.accept_if_paired = 68 10 10
TYPE_PRS_TBL.<8>.PRS1.accept_if_not_paired = 68 11 11
TYPE_PRS_TBL.<8>.PRS1.addr1_bssid_en = 68 12 12
TYPE_PRS_TBL.<8>.PRS1.addr1_bcast_en = 68 13 13
TYPE_PRS_TBL.<8>.PRS1.addr1_mcast_en = 68 14 14
TYPE_PRS_TBL.<8>.PRS1.addr1_myaddr_en = 68 15 15
TYPE_PRS_TBL.<8>.PRS1.addr2_mtch_en = 68 16 16
TYPE_PRS_TBL.<8>.PRS1.tid_mtch_en = 68 17 17
TYPE_PRS_TBL.<8>.PRS1.lookup_miss_debug = 68 18 18
TYPE_PRS_TBL.<8>.PRS1.addr3_bssid_en = 68 19 20
TYPE_PRS_TBL.<8>.PRS1.zero_body_en = 68 21 21
TYPE_PRS_TBL.<8>.PRS1.decision_sel = 68 22 23
TYPE_PRS_TBL.<8>.PRS1.mi_icr_code = 68 24 27
TYPE_PRS_TBL.<8>.PRS1.reserved.4359 = 68 28 31
TYPE_PRS_TBL.<9>.type = 72 0 15
TYPE_PRS_TBL.<9>.prs0 = 74 0 15
TYPE_PRS_TBL.<9>.prs1 = 76 0 31
TYPE_PRS_TBL.<9>.TYPE.type = 72 0 1
TYPE_PRS_TBL.<9>.TYPE.subtype = 72 2 5
TYPE_PRS_TBL.<9>.TYPE.ext_bits = 72 6 9
TYPE_PRS_TBL.<9>.TYPE.valid = 72 10 10
TYPE_PRS_TBL.<9>.TYPE.reserved.4357 = 72 11 15
TYPE_PRS_TBL.<9>.PRS0.addr2_exists = 74 0 0
TYPE_PRS_TBL.<9>.PRS0.addr3_exists = 74 1 1
TYPE_PRS_TBL.<9>.PRS0.sn_exists = 74 2 2
TYPE_PRS_TBL.<9>.PRS0.addr4_exists = 74 3 3
TYPE_PRS_TBL.<9>.PRS0.qos_exists = 74 4 4
TYPE_PRS_TBL.<9>.PRS0.back_control_exists = 74 5 5
TYPE_PRS_TBL.<9>.PRS0.ba_bitmap_exists = 74 6 6
TYPE_PRS_TBL.<9>.PRS0.is_beacon = 74 7 7
TYPE_PRS_TBL.<9>.PRS0.is_deep = 74 8 8
TYPE_PRS_TBL.<9>.PRS0.mac_header_length_bytes = 74 9 13
TYPE_PRS_TBL.<9>.PRS0.type_fwd_enable = 74 14 14
TYPE_PRS_TBL.<9>.PRS0.type_back_enable = 74 15 15
TYPE_PRS_TBL.<9>.PRS1.accept_on_bt = 76 0 0
TYPE_PRS_TBL.<9>.PRS1.accept_on_abft = 76 1 1
TYPE_PRS_TBL.<9>.PRS1.accept_on_at = 76 2 2
TYPE_PRS_TBL.<9>.PRS1.accept_on_sp = 76 3 3
TYPE_PRS_TBL.<9>.PRS1.accept_on_cbp = 76 4 4
TYPE_PRS_TBL.<9>.PRS1.accept_on_bft = 76 5 5
TYPE_PRS_TBL.<9>.PRS1.accept_on_na = 76 6 6
TYPE_PRS_TBL.<9>.PRS1.reserved.4358 = 76 7 7
TYPE_PRS_TBL.<9>.PRS1.accept_when_assoc = 76 8 8
TYPE_PRS_TBL.<9>.PRS1.accept_when_not_assoc = 76 9 9
TYPE_PRS_TBL.<9>.PRS1.accept_if_paired = 76 10 10
TYPE_PRS_TBL.<9>.PRS1.accept_if_not_paired = 76 11 11
TYPE_PRS_TBL.<9>.PRS1.addr1_bssid_en = 76 12 12
TYPE_PRS_TBL.<9>.PRS1.addr1_bcast_en = 76 13 13
TYPE_PRS_TBL.<9>.PRS1.addr1_mcast_en = 76 14 14
TYPE_PRS_TBL.<9>.PRS1.addr1_myaddr_en = 76 15 15
TYPE_PRS_TBL.<9>.PRS1.addr2_mtch_en = 76 16 16
TYPE_PRS_TBL.<9>.PRS1.tid_mtch_en = 76 17 17
TYPE_PRS_TBL.<9>.PRS1.lookup_miss_debug = 76 18 18
TYPE_PRS_TBL.<9>.PRS1.addr3_bssid_en = 76 19 20
TYPE_PRS_TBL.<9>.PRS1.zero_body_en = 76 21 21
TYPE_PRS_TBL.<9>.PRS1.decision_sel = 76 22 23
TYPE_PRS_TBL.<9>.PRS1.mi_icr_code = 76 24 27
TYPE_PRS_TBL.<9>.PRS1.reserved.4359 = 76 28 31
TYPE_PRS_TBL.<10>.type = 80 0 15
TYPE_PRS_TBL.<10>.prs0 = 82 0 15
TYPE_PRS_TBL.<10>.prs1 = 84 0 31
TYPE_PRS_TBL.<10>.TYPE.type = 80 0 1
TYPE_PRS_TBL.<10>.TYPE.subtype = 80 2 5
TYPE_PRS_TBL.<10>.TYPE.ext_bits = 80 6 9
TYPE_PRS_TBL.<10>.TYPE.valid = 80 10 10
TYPE_PRS_TBL.<10>.TYPE.reserved.4357 = 80 11 15
TYPE_PRS_TBL.<10>.PRS0.addr2_exists = 82 0 0
TYPE_PRS_TBL.<10>.PRS0.addr3_exists = 82 1 1
TYPE_PRS_TBL.<10>.PRS0.sn_exists = 82 2 2
TYPE_PRS_TBL.<10>.PRS0.addr4_exists = 82 3 3
TYPE_PRS_TBL.<10>.PRS0.qos_exists = 82 4 4
TYPE_PRS_TBL.<10>.PRS0.back_control_exists = 82 5 5
TYPE_PRS_TBL.<10>.PRS0.ba_bitmap_exists = 82 6 6
TYPE_PRS_TBL.<10>.PRS0.is_beacon = 82 7 7
TYPE_PRS_TBL.<10>.PRS0.is_deep = 82 8 8
TYPE_PRS_TBL.<10>.PRS0.mac_header_length_bytes = 82 9 13
TYPE_PRS_TBL.<10>.PRS0.type_fwd_enable = 82 14 14
TYPE_PRS_TBL.<10>.PRS0.type_back_enable = 82 15 15
TYPE_PRS_TBL.<10>.PRS1.accept_on_bt = 84 0 0
TYPE_PRS_TBL.<10>.PRS1.accept_on_abft = 84 1 1
TYPE_PRS_TBL.<10>.PRS1.accept_on_at = 84 2 2
TYPE_PRS_TBL.<10>.PRS1.accept_on_sp = 84 3 3
TYPE_PRS_TBL.<10>.PRS1.accept_on_cbp = 84 4 4
TYPE_PRS_TBL.<10>.PRS1.accept_on_bft = 84 5 5
TYPE_PRS_TBL.<10>.PRS1.accept_on_na = 84 6 6
TYPE_PRS_TBL.<10>.PRS1.reserved.4358 = 84 7 7
TYPE_PRS_TBL.<10>.PRS1.accept_when_assoc = 84 8 8
TYPE_PRS_TBL.<10>.PRS1.accept_when_not_assoc = 84 9 9
TYPE_PRS_TBL.<10>.PRS1.accept_if_paired = 84 10 10
TYPE_PRS_TBL.<10>.PRS1.accept_if_not_paired = 84 11 11
TYPE_PRS_TBL.<10>.PRS1.addr1_bssid_en = 84 12 12
TYPE_PRS_TBL.<10>.PRS1.addr1_bcast_en = 84 13 13
TYPE_PRS_TBL.<10>.PRS1.addr1_mcast_en = 84 14 14
TYPE_PRS_TBL.<10>.PRS1.addr1_myaddr_en = 84 15 15
TYPE_PRS_TBL.<10>.PRS1.addr2_mtch_en = 84 16 16
TYPE_PRS_TBL.<10>.PRS1.tid_mtch_en = 84 17 17
TYPE_PRS_TBL.<10>.PRS1.lookup_miss_debug = 84 18 18
TYPE_PRS_TBL.<10>.PRS1.addr3_bssid_en = 84 19 20
TYPE_PRS_TBL.<10>.PRS1.zero_body_en = 84 21 21
TYPE_PRS_TBL.<10>.PRS1.decision_sel = 84 22 23
TYPE_PRS_TBL.<10>.PRS1.mi_icr_code = 84 24 27
TYPE_PRS_TBL.<10>.PRS1.reserved.4359 = 84 28 31
TYPE_PRS_TBL.<11>.type = 88 0 15
TYPE_PRS_TBL.<11>.prs0 = 90 0 15
TYPE_PRS_TBL.<11>.prs1 = 92 0 31
TYPE_PRS_TBL.<11>.TYPE.type = 88 0 1
TYPE_PRS_TBL.<11>.TYPE.subtype = 88 2 5
TYPE_PRS_TBL.<11>.TYPE.ext_bits = 88 6 9
TYPE_PRS_TBL.<11>.TYPE.valid = 88 10 10
TYPE_PRS_TBL.<11>.TYPE.reserved.4357 = 88 11 15
TYPE_PRS_TBL.<11>.PRS0.addr2_exists = 90 0 0
TYPE_PRS_TBL.<11>.PRS0.addr3_exists = 90 1 1
TYPE_PRS_TBL.<11>.PRS0.sn_exists = 90 2 2
TYPE_PRS_TBL.<11>.PRS0.addr4_exists = 90 3 3
TYPE_PRS_TBL.<11>.PRS0.qos_exists = 90 4 4
TYPE_PRS_TBL.<11>.PRS0.back_control_exists = 90 5 5
TYPE_PRS_TBL.<11>.PRS0.ba_bitmap_exists = 90 6 6
TYPE_PRS_TBL.<11>.PRS0.is_beacon = 90 7 7
TYPE_PRS_TBL.<11>.PRS0.is_deep = 90 8 8
TYPE_PRS_TBL.<11>.PRS0.mac_header_length_bytes = 90 9 13
TYPE_PRS_TBL.<11>.PRS0.type_fwd_enable = 90 14 14
TYPE_PRS_TBL.<11>.PRS0.type_back_enable = 90 15 15
TYPE_PRS_TBL.<11>.PRS1.accept_on_bt = 92 0 0
TYPE_PRS_TBL.<11>.PRS1.accept_on_abft = 92 1 1
TYPE_PRS_TBL.<11>.PRS1.accept_on_at = 92 2 2
TYPE_PRS_TBL.<11>.PRS1.accept_on_sp = 92 3 3
TYPE_PRS_TBL.<11>.PRS1.accept_on_cbp = 92 4 4
TYPE_PRS_TBL.<11>.PRS1.accept_on_bft = 92 5 5
TYPE_PRS_TBL.<11>.PRS1.accept_on_na = 92 6 6
TYPE_PRS_TBL.<11>.PRS1.reserved.4358 = 92 7 7
TYPE_PRS_TBL.<11>.PRS1.accept_when_assoc = 92 8 8
TYPE_PRS_TBL.<11>.PRS1.accept_when_not_assoc = 92 9 9
TYPE_PRS_TBL.<11>.PRS1.accept_if_paired = 92 10 10
TYPE_PRS_TBL.<11>.PRS1.accept_if_not_paired = 92 11 11
TYPE_PRS_TBL.<11>.PRS1.addr1_bssid_en = 92 12 12
TYPE_PRS_TBL.<11>.PRS1.addr1_bcast_en = 92 13 13
TYPE_PRS_TBL.<11>.PRS1.addr1_mcast_en = 92 14 14
TYPE_PRS_TBL.<11>.PRS1.addr1_myaddr_en = 92 15 15
TYPE_PRS_TBL.<11>.PRS1.addr2_mtch_en = 92 16 16
TYPE_PRS_TBL.<11>.PRS1.tid_mtch_en = 92 17 17
TYPE_PRS_TBL.<11>.PRS1.lookup_miss_debug = 92 18 18
TYPE_PRS_TBL.<11>.PRS1.addr3_bssid_en = 92 19 20
TYPE_PRS_TBL.<11>.PRS1.zero_body_en = 92 21 21
TYPE_PRS_TBL.<11>.PRS1.decision_sel = 92 22 23
TYPE_PRS_TBL.<11>.PRS1.mi_icr_code = 92 24 27
TYPE_PRS_TBL.<11>.PRS1.reserved.4359 = 92 28 31
TYPE_PRS_TBL.<12>.type = 96 0 15
TYPE_PRS_TBL.<12>.prs0 = 98 0 15
TYPE_PRS_TBL.<12>.prs1 = 100 0 31
TYPE_PRS_TBL.<12>.TYPE.type = 96 0 1
TYPE_PRS_TBL.<12>.TYPE.subtype = 96 2 5
TYPE_PRS_TBL.<12>.TYPE.ext_bits = 96 6 9
TYPE_PRS_TBL.<12>.TYPE.valid = 96 10 10
TYPE_PRS_TBL.<12>.TYPE.reserved.4357 = 96 11 15
TYPE_PRS_TBL.<12>.PRS0.addr2_exists = 98 0 0
TYPE_PRS_TBL.<12>.PRS0.addr3_exists = 98 1 1
TYPE_PRS_TBL.<12>.PRS0.sn_exists = 98 2 2
TYPE_PRS_TBL.<12>.PRS0.addr4_exists = 98 3 3
TYPE_PRS_TBL.<12>.PRS0.qos_exists = 98 4 4
TYPE_PRS_TBL.<12>.PRS0.back_control_exists = 98 5 5
TYPE_PRS_TBL.<12>.PRS0.ba_bitmap_exists = 98 6 6
TYPE_PRS_TBL.<12>.PRS0.is_beacon = 98 7 7
TYPE_PRS_TBL.<12>.PRS0.is_deep = 98 8 8
TYPE_PRS_TBL.<12>.PRS0.mac_header_length_bytes = 98 9 13
TYPE_PRS_TBL.<12>.PRS0.type_fwd_enable = 98 14 14
TYPE_PRS_TBL.<12>.PRS0.type_back_enable = 98 15 15
TYPE_PRS_TBL.<12>.PRS1.accept_on_bt = 100 0 0
TYPE_PRS_TBL.<12>.PRS1.accept_on_abft = 100 1 1
TYPE_PRS_TBL.<12>.PRS1.accept_on_at = 100 2 2
TYPE_PRS_TBL.<12>.PRS1.accept_on_sp = 100 3 3
TYPE_PRS_TBL.<12>.PRS1.accept_on_cbp = 100 4 4
TYPE_PRS_TBL.<12>.PRS1.accept_on_bft = 100 5 5
TYPE_PRS_TBL.<12>.PRS1.accept_on_na = 100 6 6
TYPE_PRS_TBL.<12>.PRS1.reserved.4358 = 100 7 7
TYPE_PRS_TBL.<12>.PRS1.accept_when_assoc = 100 8 8
TYPE_PRS_TBL.<12>.PRS1.accept_when_not_assoc = 100 9 9
TYPE_PRS_TBL.<12>.PRS1.accept_if_paired = 100 10 10
TYPE_PRS_TBL.<12>.PRS1.accept_if_not_paired = 100 11 11
TYPE_PRS_TBL.<12>.PRS1.addr1_bssid_en = 100 12 12
TYPE_PRS_TBL.<12>.PRS1.addr1_bcast_en = 100 13 13
TYPE_PRS_TBL.<12>.PRS1.addr1_mcast_en = 100 14 14
TYPE_PRS_TBL.<12>.PRS1.addr1_myaddr_en = 100 15 15
TYPE_PRS_TBL.<12>.PRS1.addr2_mtch_en = 100 16 16
TYPE_PRS_TBL.<12>.PRS1.tid_mtch_en = 100 17 17
TYPE_PRS_TBL.<12>.PRS1.lookup_miss_debug = 100 18 18
TYPE_PRS_TBL.<12>.PRS1.addr3_bssid_en = 100 19 20
TYPE_PRS_TBL.<12>.PRS1.zero_body_en = 100 21 21
TYPE_PRS_TBL.<12>.PRS1.decision_sel = 100 22 23
TYPE_PRS_TBL.<12>.PRS1.mi_icr_code = 100 24 27
TYPE_PRS_TBL.<12>.PRS1.reserved.4359 = 100 28 31
TYPE_PRS_TBL.<13>.type = 104 0 15
TYPE_PRS_TBL.<13>.prs0 = 106 0 15
TYPE_PRS_TBL.<13>.prs1 = 108 0 31
TYPE_PRS_TBL.<13>.TYPE.type = 104 0 1
TYPE_PRS_TBL.<13>.TYPE.subtype = 104 2 5
TYPE_PRS_TBL.<13>.TYPE.ext_bits = 104 6 9
TYPE_PRS_TBL.<13>.TYPE.valid = 104 10 10
TYPE_PRS_TBL.<13>.TYPE.reserved.4357 = 104 11 15
TYPE_PRS_TBL.<13>.PRS0.addr2_exists = 106 0 0
TYPE_PRS_TBL.<13>.PRS0.addr3_exists = 106 1 1
TYPE_PRS_TBL.<13>.PRS0.sn_exists = 106 2 2
TYPE_PRS_TBL.<13>.PRS0.addr4_exists = 106 3 3
TYPE_PRS_TBL.<13>.PRS0.qos_exists = 106 4 4
TYPE_PRS_TBL.<13>.PRS0.back_control_exists = 106 5 5
TYPE_PRS_TBL.<13>.PRS0.ba_bitmap_exists = 106 6 6
TYPE_PRS_TBL.<13>.PRS0.is_beacon = 106 7 7
TYPE_PRS_TBL.<13>.PRS0.is_deep = 106 8 8
TYPE_PRS_TBL.<13>.PRS0.mac_header_length_bytes = 106 9 13
TYPE_PRS_TBL.<13>.PRS0.type_fwd_enable = 106 14 14
TYPE_PRS_TBL.<13>.PRS0.type_back_enable = 106 15 15
TYPE_PRS_TBL.<13>.PRS1.accept_on_bt = 108 0 0
TYPE_PRS_TBL.<13>.PRS1.accept_on_abft = 108 1 1
TYPE_PRS_TBL.<13>.PRS1.accept_on_at = 108 2 2
TYPE_PRS_TBL.<13>.PRS1.accept_on_sp = 108 3 3
TYPE_PRS_TBL.<13>.PRS1.accept_on_cbp = 108 4 4
TYPE_PRS_TBL.<13>.PRS1.accept_on_bft = 108 5 5
TYPE_PRS_TBL.<13>.PRS1.accept_on_na = 108 6 6
TYPE_PRS_TBL.<13>.PRS1.reserved.4358 = 108 7 7
TYPE_PRS_TBL.<13>.PRS1.accept_when_assoc = 108 8 8
TYPE_PRS_TBL.<13>.PRS1.accept_when_not_assoc = 108 9 9
TYPE_PRS_TBL.<13>.PRS1.accept_if_paired = 108 10 10
TYPE_PRS_TBL.<13>.PRS1.accept_if_not_paired = 108 11 11
TYPE_PRS_TBL.<13>.PRS1.addr1_bssid_en = 108 12 12
TYPE_PRS_TBL.<13>.PRS1.addr1_bcast_en = 108 13 13
TYPE_PRS_TBL.<13>.PRS1.addr1_mcast_en = 108 14 14
TYPE_PRS_TBL.<13>.PRS1.addr1_myaddr_en = 108 15 15
TYPE_PRS_TBL.<13>.PRS1.addr2_mtch_en = 108 16 16
TYPE_PRS_TBL.<13>.PRS1.tid_mtch_en = 108 17 17
TYPE_PRS_TBL.<13>.PRS1.lookup_miss_debug = 108 18 18
TYPE_PRS_TBL.<13>.PRS1.addr3_bssid_en = 108 19 20
TYPE_PRS_TBL.<13>.PRS1.zero_body_en = 108 21 21
TYPE_PRS_TBL.<13>.PRS1.decision_sel = 108 22 23
TYPE_PRS_TBL.<13>.PRS1.mi_icr_code = 108 24 27
TYPE_PRS_TBL.<13>.PRS1.reserved.4359 = 108 28 31
TYPE_PRS_TBL.<14>.type = 112 0 15
TYPE_PRS_TBL.<14>.prs0 = 114 0 15
TYPE_PRS_TBL.<14>.prs1 = 116 0 31
TYPE_PRS_TBL.<14>.TYPE.type = 112 0 1
TYPE_PRS_TBL.<14>.TYPE.subtype = 112 2 5
TYPE_PRS_TBL.<14>.TYPE.ext_bits = 112 6 9
TYPE_PRS_TBL.<14>.TYPE.valid = 112 10 10
TYPE_PRS_TBL.<14>.TYPE.reserved.4357 = 112 11 15
TYPE_PRS_TBL.<14>.PRS0.addr2_exists = 114 0 0
TYPE_PRS_TBL.<14>.PRS0.addr3_exists = 114 1 1
TYPE_PRS_TBL.<14>.PRS0.sn_exists = 114 2 2
TYPE_PRS_TBL.<14>.PRS0.addr4_exists = 114 3 3
TYPE_PRS_TBL.<14>.PRS0.qos_exists = 114 4 4
TYPE_PRS_TBL.<14>.PRS0.back_control_exists = 114 5 5
TYPE_PRS_TBL.<14>.PRS0.ba_bitmap_exists = 114 6 6
TYPE_PRS_TBL.<14>.PRS0.is_beacon = 114 7 7
TYPE_PRS_TBL.<14>.PRS0.is_deep = 114 8 8
TYPE_PRS_TBL.<14>.PRS0.mac_header_length_bytes = 114 9 13
TYPE_PRS_TBL.<14>.PRS0.type_fwd_enable = 114 14 14
TYPE_PRS_TBL.<14>.PRS0.type_back_enable = 114 15 15
TYPE_PRS_TBL.<14>.PRS1.accept_on_bt = 116 0 0
TYPE_PRS_TBL.<14>.PRS1.accept_on_abft = 116 1 1
TYPE_PRS_TBL.<14>.PRS1.accept_on_at = 116 2 2
TYPE_PRS_TBL.<14>.PRS1.accept_on_sp = 116 3 3
TYPE_PRS_TBL.<14>.PRS1.accept_on_cbp = 116 4 4
TYPE_PRS_TBL.<14>.PRS1.accept_on_bft = 116 5 5
TYPE_PRS_TBL.<14>.PRS1.accept_on_na = 116 6 6
TYPE_PRS_TBL.<14>.PRS1.reserved.4358 = 116 7 7
TYPE_PRS_TBL.<14>.PRS1.accept_when_assoc = 116 8 8
TYPE_PRS_TBL.<14>.PRS1.accept_when_not_assoc = 116 9 9
TYPE_PRS_TBL.<14>.PRS1.accept_if_paired = 116 10 10
TYPE_PRS_TBL.<14>.PRS1.accept_if_not_paired = 116 11 11
TYPE_PRS_TBL.<14>.PRS1.addr1_bssid_en = 116 12 12
TYPE_PRS_TBL.<14>.PRS1.addr1_bcast_en = 116 13 13
TYPE_PRS_TBL.<14>.PRS1.addr1_mcast_en = 116 14 14
TYPE_PRS_TBL.<14>.PRS1.addr1_myaddr_en = 116 15 15
TYPE_PRS_TBL.<14>.PRS1.addr2_mtch_en = 116 16 16
TYPE_PRS_TBL.<14>.PRS1.tid_mtch_en = 116 17 17
TYPE_PRS_TBL.<14>.PRS1.lookup_miss_debug = 116 18 18
TYPE_PRS_TBL.<14>.PRS1.addr3_bssid_en = 116 19 20
TYPE_PRS_TBL.<14>.PRS1.zero_body_en = 116 21 21
TYPE_PRS_TBL.<14>.PRS1.decision_sel = 116 22 23
TYPE_PRS_TBL.<14>.PRS1.mi_icr_code = 116 24 27
TYPE_PRS_TBL.<14>.PRS1.reserved.4359 = 116 28 31
TYPE_PRS_TBL.<15>.type = 120 0 15
TYPE_PRS_TBL.<15>.prs0 = 122 0 15
TYPE_PRS_TBL.<15>.prs1 = 124 0 31
TYPE_PRS_TBL.<15>.TYPE.type = 120 0 1
TYPE_PRS_TBL.<15>.TYPE.subtype = 120 2 5
TYPE_PRS_TBL.<15>.TYPE.ext_bits = 120 6 9
TYPE_PRS_TBL.<15>.TYPE.valid = 120 10 10
TYPE_PRS_TBL.<15>.TYPE.reserved.4357 = 120 11 15
TYPE_PRS_TBL.<15>.PRS0.addr2_exists = 122 0 0
TYPE_PRS_TBL.<15>.PRS0.addr3_exists = 122 1 1
TYPE_PRS_TBL.<15>.PRS0.sn_exists = 122 2 2
TYPE_PRS_TBL.<15>.PRS0.addr4_exists = 122 3 3
TYPE_PRS_TBL.<15>.PRS0.qos_exists = 122 4 4
TYPE_PRS_TBL.<15>.PRS0.back_control_exists = 122 5 5
TYPE_PRS_TBL.<15>.PRS0.ba_bitmap_exists = 122 6 6
TYPE_PRS_TBL.<15>.PRS0.is_beacon = 122 7 7
TYPE_PRS_TBL.<15>.PRS0.is_deep = 122 8 8
TYPE_PRS_TBL.<15>.PRS0.mac_header_length_bytes = 122 9 13
TYPE_PRS_TBL.<15>.PRS0.type_fwd_enable = 122 14 14
TYPE_PRS_TBL.<15>.PRS0.type_back_enable = 122 15 15
TYPE_PRS_TBL.<15>.PRS1.accept_on_bt = 124 0 0
TYPE_PRS_TBL.<15>.PRS1.accept_on_abft = 124 1 1
TYPE_PRS_TBL.<15>.PRS1.accept_on_at = 124 2 2
TYPE_PRS_TBL.<15>.PRS1.accept_on_sp = 124 3 3
TYPE_PRS_TBL.<15>.PRS1.accept_on_cbp = 124 4 4
TYPE_PRS_TBL.<15>.PRS1.accept_on_bft = 124 5 5
TYPE_PRS_TBL.<15>.PRS1.accept_on_na = 124 6 6
TYPE_PRS_TBL.<15>.PRS1.reserved.4358 = 124 7 7
TYPE_PRS_TBL.<15>.PRS1.accept_when_assoc = 124 8 8
TYPE_PRS_TBL.<15>.PRS1.accept_when_not_assoc = 124 9 9
TYPE_PRS_TBL.<15>.PRS1.accept_if_paired = 124 10 10
TYPE_PRS_TBL.<15>.PRS1.accept_if_not_paired = 124 11 11
TYPE_PRS_TBL.<15>.PRS1.addr1_bssid_en = 124 12 12
TYPE_PRS_TBL.<15>.PRS1.addr1_bcast_en = 124 13 13
TYPE_PRS_TBL.<15>.PRS1.addr1_mcast_en = 124 14 14
TYPE_PRS_TBL.<15>.PRS1.addr1_myaddr_en = 124 15 15
TYPE_PRS_TBL.<15>.PRS1.addr2_mtch_en = 124 16 16
TYPE_PRS_TBL.<15>.PRS1.tid_mtch_en = 124 17 17
TYPE_PRS_TBL.<15>.PRS1.lookup_miss_debug = 124 18 18
TYPE_PRS_TBL.<15>.PRS1.addr3_bssid_en = 124 19 20
TYPE_PRS_TBL.<15>.PRS1.zero_body_en = 124 21 21
TYPE_PRS_TBL.<15>.PRS1.decision_sel = 124 22 23
TYPE_PRS_TBL.<15>.PRS1.mi_icr_code = 124 24 27
TYPE_PRS_TBL.<15>.PRS1.reserved.4359 = 124 28 31
TYPE_PRS_TBL.<16>.type = 128 0 15
TYPE_PRS_TBL.<16>.prs0 = 130 0 15
TYPE_PRS_TBL.<16>.prs1 = 132 0 31
TYPE_PRS_TBL.<16>.TYPE.type = 128 0 1
TYPE_PRS_TBL.<16>.TYPE.subtype = 128 2 5
TYPE_PRS_TBL.<16>.TYPE.ext_bits = 128 6 9
TYPE_PRS_TBL.<16>.TYPE.valid = 128 10 10
TYPE_PRS_TBL.<16>.TYPE.reserved.4357 = 128 11 15
TYPE_PRS_TBL.<16>.PRS0.addr2_exists = 130 0 0
TYPE_PRS_TBL.<16>.PRS0.addr3_exists = 130 1 1
TYPE_PRS_TBL.<16>.PRS0.sn_exists = 130 2 2
TYPE_PRS_TBL.<16>.PRS0.addr4_exists = 130 3 3
TYPE_PRS_TBL.<16>.PRS0.qos_exists = 130 4 4
TYPE_PRS_TBL.<16>.PRS0.back_control_exists = 130 5 5
TYPE_PRS_TBL.<16>.PRS0.ba_bitmap_exists = 130 6 6
TYPE_PRS_TBL.<16>.PRS0.is_beacon = 130 7 7
TYPE_PRS_TBL.<16>.PRS0.is_deep = 130 8 8
TYPE_PRS_TBL.<16>.PRS0.mac_header_length_bytes = 130 9 13
TYPE_PRS_TBL.<16>.PRS0.type_fwd_enable = 130 14 14
TYPE_PRS_TBL.<16>.PRS0.type_back_enable = 130 15 15
TYPE_PRS_TBL.<16>.PRS1.accept_on_bt = 132 0 0
TYPE_PRS_TBL.<16>.PRS1.accept_on_abft = 132 1 1
TYPE_PRS_TBL.<16>.PRS1.accept_on_at = 132 2 2
TYPE_PRS_TBL.<16>.PRS1.accept_on_sp = 132 3 3
TYPE_PRS_TBL.<16>.PRS1.accept_on_cbp = 132 4 4
TYPE_PRS_TBL.<16>.PRS1.accept_on_bft = 132 5 5
TYPE_PRS_TBL.<16>.PRS1.accept_on_na = 132 6 6
TYPE_PRS_TBL.<16>.PRS1.reserved.4358 = 132 7 7
TYPE_PRS_TBL.<16>.PRS1.accept_when_assoc = 132 8 8
TYPE_PRS_TBL.<16>.PRS1.accept_when_not_assoc = 132 9 9
TYPE_PRS_TBL.<16>.PRS1.accept_if_paired = 132 10 10
TYPE_PRS_TBL.<16>.PRS1.accept_if_not_paired = 132 11 11
TYPE_PRS_TBL.<16>.PRS1.addr1_bssid_en = 132 12 12
TYPE_PRS_TBL.<16>.PRS1.addr1_bcast_en = 132 13 13
TYPE_PRS_TBL.<16>.PRS1.addr1_mcast_en = 132 14 14
TYPE_PRS_TBL.<16>.PRS1.addr1_myaddr_en = 132 15 15
TYPE_PRS_TBL.<16>.PRS1.addr2_mtch_en = 132 16 16
TYPE_PRS_TBL.<16>.PRS1.tid_mtch_en = 132 17 17
TYPE_PRS_TBL.<16>.PRS1.lookup_miss_debug = 132 18 18
TYPE_PRS_TBL.<16>.PRS1.addr3_bssid_en = 132 19 20
TYPE_PRS_TBL.<16>.PRS1.zero_body_en = 132 21 21
TYPE_PRS_TBL.<16>.PRS1.decision_sel = 132 22 23
TYPE_PRS_TBL.<16>.PRS1.mi_icr_code = 132 24 27
TYPE_PRS_TBL.<16>.PRS1.reserved.4359 = 132 28 31
TYPE_PRS_TBL.<17>.type = 136 0 15
TYPE_PRS_TBL.<17>.prs0 = 138 0 15
TYPE_PRS_TBL.<17>.prs1 = 140 0 31
TYPE_PRS_TBL.<17>.TYPE.type = 136 0 1
TYPE_PRS_TBL.<17>.TYPE.subtype = 136 2 5
TYPE_PRS_TBL.<17>.TYPE.ext_bits = 136 6 9
TYPE_PRS_TBL.<17>.TYPE.valid = 136 10 10
TYPE_PRS_TBL.<17>.TYPE.reserved.4357 = 136 11 15
TYPE_PRS_TBL.<17>.PRS0.addr2_exists = 138 0 0
TYPE_PRS_TBL.<17>.PRS0.addr3_exists = 138 1 1
TYPE_PRS_TBL.<17>.PRS0.sn_exists = 138 2 2
TYPE_PRS_TBL.<17>.PRS0.addr4_exists = 138 3 3
TYPE_PRS_TBL.<17>.PRS0.qos_exists = 138 4 4
TYPE_PRS_TBL.<17>.PRS0.back_control_exists = 138 5 5
TYPE_PRS_TBL.<17>.PRS0.ba_bitmap_exists = 138 6 6
TYPE_PRS_TBL.<17>.PRS0.is_beacon = 138 7 7
TYPE_PRS_TBL.<17>.PRS0.is_deep = 138 8 8
TYPE_PRS_TBL.<17>.PRS0.mac_header_length_bytes = 138 9 13
TYPE_PRS_TBL.<17>.PRS0.type_fwd_enable = 138 14 14
TYPE_PRS_TBL.<17>.PRS0.type_back_enable = 138 15 15
TYPE_PRS_TBL.<17>.PRS1.accept_on_bt = 140 0 0
TYPE_PRS_TBL.<17>.PRS1.accept_on_abft = 140 1 1
TYPE_PRS_TBL.<17>.PRS1.accept_on_at = 140 2 2
TYPE_PRS_TBL.<17>.PRS1.accept_on_sp = 140 3 3
TYPE_PRS_TBL.<17>.PRS1.accept_on_cbp = 140 4 4
TYPE_PRS_TBL.<17>.PRS1.accept_on_bft = 140 5 5
TYPE_PRS_TBL.<17>.PRS1.accept_on_na = 140 6 6
TYPE_PRS_TBL.<17>.PRS1.reserved.4358 = 140 7 7
TYPE_PRS_TBL.<17>.PRS1.accept_when_assoc = 140 8 8
TYPE_PRS_TBL.<17>.PRS1.accept_when_not_assoc = 140 9 9
TYPE_PRS_TBL.<17>.PRS1.accept_if_paired = 140 10 10
TYPE_PRS_TBL.<17>.PRS1.accept_if_not_paired = 140 11 11
TYPE_PRS_TBL.<17>.PRS1.addr1_bssid_en = 140 12 12
TYPE_PRS_TBL.<17>.PRS1.addr1_bcast_en = 140 13 13
TYPE_PRS_TBL.<17>.PRS1.addr1_mcast_en = 140 14 14
TYPE_PRS_TBL.<17>.PRS1.addr1_myaddr_en = 140 15 15
TYPE_PRS_TBL.<17>.PRS1.addr2_mtch_en = 140 16 16
TYPE_PRS_TBL.<17>.PRS1.tid_mtch_en = 140 17 17
TYPE_PRS_TBL.<17>.PRS1.lookup_miss_debug = 140 18 18
TYPE_PRS_TBL.<17>.PRS1.addr3_bssid_en = 140 19 20
TYPE_PRS_TBL.<17>.PRS1.zero_body_en = 140 21 21
TYPE_PRS_TBL.<17>.PRS1.decision_sel = 140 22 23
TYPE_PRS_TBL.<17>.PRS1.mi_icr_code = 140 24 27
TYPE_PRS_TBL.<17>.PRS1.reserved.4359 = 140 28 31
TYPE_PRS_TBL.<18>.type = 144 0 15
TYPE_PRS_TBL.<18>.prs0 = 146 0 15
TYPE_PRS_TBL.<18>.prs1 = 148 0 31
TYPE_PRS_TBL.<18>.TYPE.type = 144 0 1
TYPE_PRS_TBL.<18>.TYPE.subtype = 144 2 5
TYPE_PRS_TBL.<18>.TYPE.ext_bits = 144 6 9
TYPE_PRS_TBL.<18>.TYPE.valid = 144 10 10
TYPE_PRS_TBL.<18>.TYPE.reserved.4357 = 144 11 15
TYPE_PRS_TBL.<18>.PRS0.addr2_exists = 146 0 0
TYPE_PRS_TBL.<18>.PRS0.addr3_exists = 146 1 1
TYPE_PRS_TBL.<18>.PRS0.sn_exists = 146 2 2
TYPE_PRS_TBL.<18>.PRS0.addr4_exists = 146 3 3
TYPE_PRS_TBL.<18>.PRS0.qos_exists = 146 4 4
TYPE_PRS_TBL.<18>.PRS0.back_control_exists = 146 5 5
TYPE_PRS_TBL.<18>.PRS0.ba_bitmap_exists = 146 6 6
TYPE_PRS_TBL.<18>.PRS0.is_beacon = 146 7 7
TYPE_PRS_TBL.<18>.PRS0.is_deep = 146 8 8
TYPE_PRS_TBL.<18>.PRS0.mac_header_length_bytes = 146 9 13
TYPE_PRS_TBL.<18>.PRS0.type_fwd_enable = 146 14 14
TYPE_PRS_TBL.<18>.PRS0.type_back_enable = 146 15 15
TYPE_PRS_TBL.<18>.PRS1.accept_on_bt = 148 0 0
TYPE_PRS_TBL.<18>.PRS1.accept_on_abft = 148 1 1
TYPE_PRS_TBL.<18>.PRS1.accept_on_at = 148 2 2
TYPE_PRS_TBL.<18>.PRS1.accept_on_sp = 148 3 3
TYPE_PRS_TBL.<18>.PRS1.accept_on_cbp = 148 4 4
TYPE_PRS_TBL.<18>.PRS1.accept_on_bft = 148 5 5
TYPE_PRS_TBL.<18>.PRS1.accept_on_na = 148 6 6
TYPE_PRS_TBL.<18>.PRS1.reserved.4358 = 148 7 7
TYPE_PRS_TBL.<18>.PRS1.accept_when_assoc = 148 8 8
TYPE_PRS_TBL.<18>.PRS1.accept_when_not_assoc = 148 9 9
TYPE_PRS_TBL.<18>.PRS1.accept_if_paired = 148 10 10
TYPE_PRS_TBL.<18>.PRS1.accept_if_not_paired = 148 11 11
TYPE_PRS_TBL.<18>.PRS1.addr1_bssid_en = 148 12 12
TYPE_PRS_TBL.<18>.PRS1.addr1_bcast_en = 148 13 13
TYPE_PRS_TBL.<18>.PRS1.addr1_mcast_en = 148 14 14
TYPE_PRS_TBL.<18>.PRS1.addr1_myaddr_en = 148 15 15
TYPE_PRS_TBL.<18>.PRS1.addr2_mtch_en = 148 16 16
TYPE_PRS_TBL.<18>.PRS1.tid_mtch_en = 148 17 17
TYPE_PRS_TBL.<18>.PRS1.lookup_miss_debug = 148 18 18
TYPE_PRS_TBL.<18>.PRS1.addr3_bssid_en = 148 19 20
TYPE_PRS_TBL.<18>.PRS1.zero_body_en = 148 21 21
TYPE_PRS_TBL.<18>.PRS1.decision_sel = 148 22 23
TYPE_PRS_TBL.<18>.PRS1.mi_icr_code = 148 24 27
TYPE_PRS_TBL.<18>.PRS1.reserved.4359 = 148 28 31
TYPE_PRS_TBL.<19>.type = 152 0 15
TYPE_PRS_TBL.<19>.prs0 = 154 0 15
TYPE_PRS_TBL.<19>.prs1 = 156 0 31
TYPE_PRS_TBL.<19>.TYPE.type = 152 0 1
TYPE_PRS_TBL.<19>.TYPE.subtype = 152 2 5
TYPE_PRS_TBL.<19>.TYPE.ext_bits = 152 6 9
TYPE_PRS_TBL.<19>.TYPE.valid = 152 10 10
TYPE_PRS_TBL.<19>.TYPE.reserved.4357 = 152 11 15
TYPE_PRS_TBL.<19>.PRS0.addr2_exists = 154 0 0
TYPE_PRS_TBL.<19>.PRS0.addr3_exists = 154 1 1
TYPE_PRS_TBL.<19>.PRS0.sn_exists = 154 2 2
TYPE_PRS_TBL.<19>.PRS0.addr4_exists = 154 3 3
TYPE_PRS_TBL.<19>.PRS0.qos_exists = 154 4 4
TYPE_PRS_TBL.<19>.PRS0.back_control_exists = 154 5 5
TYPE_PRS_TBL.<19>.PRS0.ba_bitmap_exists = 154 6 6
TYPE_PRS_TBL.<19>.PRS0.is_beacon = 154 7 7
TYPE_PRS_TBL.<19>.PRS0.is_deep = 154 8 8
TYPE_PRS_TBL.<19>.PRS0.mac_header_length_bytes = 154 9 13
TYPE_PRS_TBL.<19>.PRS0.type_fwd_enable = 154 14 14
TYPE_PRS_TBL.<19>.PRS0.type_back_enable = 154 15 15
TYPE_PRS_TBL.<19>.PRS1.accept_on_bt = 156 0 0
TYPE_PRS_TBL.<19>.PRS1.accept_on_abft = 156 1 1
TYPE_PRS_TBL.<19>.PRS1.accept_on_at = 156 2 2
TYPE_PRS_TBL.<19>.PRS1.accept_on_sp = 156 3 3
TYPE_PRS_TBL.<19>.PRS1.accept_on_cbp = 156 4 4
TYPE_PRS_TBL.<19>.PRS1.accept_on_bft = 156 5 5
TYPE_PRS_TBL.<19>.PRS1.accept_on_na = 156 6 6
TYPE_PRS_TBL.<19>.PRS1.reserved.4358 = 156 7 7
TYPE_PRS_TBL.<19>.PRS1.accept_when_assoc = 156 8 8
TYPE_PRS_TBL.<19>.PRS1.accept_when_not_assoc = 156 9 9
TYPE_PRS_TBL.<19>.PRS1.accept_if_paired = 156 10 10
TYPE_PRS_TBL.<19>.PRS1.accept_if_not_paired = 156 11 11
TYPE_PRS_TBL.<19>.PRS1.addr1_bssid_en = 156 12 12
TYPE_PRS_TBL.<19>.PRS1.addr1_bcast_en = 156 13 13
TYPE_PRS_TBL.<19>.PRS1.addr1_mcast_en = 156 14 14
TYPE_PRS_TBL.<19>.PRS1.addr1_myaddr_en = 156 15 15
TYPE_PRS_TBL.<19>.PRS1.addr2_mtch_en = 156 16 16
TYPE_PRS_TBL.<19>.PRS1.tid_mtch_en = 156 17 17
TYPE_PRS_TBL.<19>.PRS1.lookup_miss_debug = 156 18 18
TYPE_PRS_TBL.<19>.PRS1.addr3_bssid_en = 156 19 20
TYPE_PRS_TBL.<19>.PRS1.zero_body_en = 156 21 21
TYPE_PRS_TBL.<19>.PRS1.decision_sel = 156 22 23
TYPE_PRS_TBL.<19>.PRS1.mi_icr_code = 156 24 27
TYPE_PRS_TBL.<19>.PRS1.reserved.4359 = 156 28 31
TYPE_PRS_TBL.<20>.type = 160 0 15
TYPE_PRS_TBL.<20>.prs0 = 162 0 15
TYPE_PRS_TBL.<20>.prs1 = 164 0 31
TYPE_PRS_TBL.<20>.TYPE.type = 160 0 1
TYPE_PRS_TBL.<20>.TYPE.subtype = 160 2 5
TYPE_PRS_TBL.<20>.TYPE.ext_bits = 160 6 9
TYPE_PRS_TBL.<20>.TYPE.valid = 160 10 10
TYPE_PRS_TBL.<20>.TYPE.reserved.4357 = 160 11 15
TYPE_PRS_TBL.<20>.PRS0.addr2_exists = 162 0 0
TYPE_PRS_TBL.<20>.PRS0.addr3_exists = 162 1 1
TYPE_PRS_TBL.<20>.PRS0.sn_exists = 162 2 2
TYPE_PRS_TBL.<20>.PRS0.addr4_exists = 162 3 3
TYPE_PRS_TBL.<20>.PRS0.qos_exists = 162 4 4
TYPE_PRS_TBL.<20>.PRS0.back_control_exists = 162 5 5
TYPE_PRS_TBL.<20>.PRS0.ba_bitmap_exists = 162 6 6
TYPE_PRS_TBL.<20>.PRS0.is_beacon = 162 7 7
TYPE_PRS_TBL.<20>.PRS0.is_deep = 162 8 8
TYPE_PRS_TBL.<20>.PRS0.mac_header_length_bytes = 162 9 13
TYPE_PRS_TBL.<20>.PRS0.type_fwd_enable = 162 14 14
TYPE_PRS_TBL.<20>.PRS0.type_back_enable = 162 15 15
TYPE_PRS_TBL.<20>.PRS1.accept_on_bt = 164 0 0
TYPE_PRS_TBL.<20>.PRS1.accept_on_abft = 164 1 1
TYPE_PRS_TBL.<20>.PRS1.accept_on_at = 164 2 2
TYPE_PRS_TBL.<20>.PRS1.accept_on_sp = 164 3 3
TYPE_PRS_TBL.<20>.PRS1.accept_on_cbp = 164 4 4
TYPE_PRS_TBL.<20>.PRS1.accept_on_bft = 164 5 5
TYPE_PRS_TBL.<20>.PRS1.accept_on_na = 164 6 6
TYPE_PRS_TBL.<20>.PRS1.reserved.4358 = 164 7 7
TYPE_PRS_TBL.<20>.PRS1.accept_when_assoc = 164 8 8
TYPE_PRS_TBL.<20>.PRS1.accept_when_not_assoc = 164 9 9
TYPE_PRS_TBL.<20>.PRS1.accept_if_paired = 164 10 10
TYPE_PRS_TBL.<20>.PRS1.accept_if_not_paired = 164 11 11
TYPE_PRS_TBL.<20>.PRS1.addr1_bssid_en = 164 12 12
TYPE_PRS_TBL.<20>.PRS1.addr1_bcast_en = 164 13 13
TYPE_PRS_TBL.<20>.PRS1.addr1_mcast_en = 164 14 14
TYPE_PRS_TBL.<20>.PRS1.addr1_myaddr_en = 164 15 15
TYPE_PRS_TBL.<20>.PRS1.addr2_mtch_en = 164 16 16
TYPE_PRS_TBL.<20>.PRS1.tid_mtch_en = 164 17 17
TYPE_PRS_TBL.<20>.PRS1.lookup_miss_debug = 164 18 18
TYPE_PRS_TBL.<20>.PRS1.addr3_bssid_en = 164 19 20
TYPE_PRS_TBL.<20>.PRS1.zero_body_en = 164 21 21
TYPE_PRS_TBL.<20>.PRS1.decision_sel = 164 22 23
TYPE_PRS_TBL.<20>.PRS1.mi_icr_code = 164 24 27
TYPE_PRS_TBL.<20>.PRS1.reserved.4359 = 164 28 31
TYPE_PRS_TBL.<21>.type = 168 0 15
TYPE_PRS_TBL.<21>.prs0 = 170 0 15
TYPE_PRS_TBL.<21>.prs1 = 172 0 31
TYPE_PRS_TBL.<21>.TYPE.type = 168 0 1
TYPE_PRS_TBL.<21>.TYPE.subtype = 168 2 5
TYPE_PRS_TBL.<21>.TYPE.ext_bits = 168 6 9
TYPE_PRS_TBL.<21>.TYPE.valid = 168 10 10
TYPE_PRS_TBL.<21>.TYPE.reserved.4357 = 168 11 15
TYPE_PRS_TBL.<21>.PRS0.addr2_exists = 170 0 0
TYPE_PRS_TBL.<21>.PRS0.addr3_exists = 170 1 1
TYPE_PRS_TBL.<21>.PRS0.sn_exists = 170 2 2
TYPE_PRS_TBL.<21>.PRS0.addr4_exists = 170 3 3
TYPE_PRS_TBL.<21>.PRS0.qos_exists = 170 4 4
TYPE_PRS_TBL.<21>.PRS0.back_control_exists = 170 5 5
TYPE_PRS_TBL.<21>.PRS0.ba_bitmap_exists = 170 6 6
TYPE_PRS_TBL.<21>.PRS0.is_beacon = 170 7 7
TYPE_PRS_TBL.<21>.PRS0.is_deep = 170 8 8
TYPE_PRS_TBL.<21>.PRS0.mac_header_length_bytes = 170 9 13
TYPE_PRS_TBL.<21>.PRS0.type_fwd_enable = 170 14 14
TYPE_PRS_TBL.<21>.PRS0.type_back_enable = 170 15 15
TYPE_PRS_TBL.<21>.PRS1.accept_on_bt = 172 0 0
TYPE_PRS_TBL.<21>.PRS1.accept_on_abft = 172 1 1
TYPE_PRS_TBL.<21>.PRS1.accept_on_at = 172 2 2
TYPE_PRS_TBL.<21>.PRS1.accept_on_sp = 172 3 3
TYPE_PRS_TBL.<21>.PRS1.accept_on_cbp = 172 4 4
TYPE_PRS_TBL.<21>.PRS1.accept_on_bft = 172 5 5
TYPE_PRS_TBL.<21>.PRS1.accept_on_na = 172 6 6
TYPE_PRS_TBL.<21>.PRS1.reserved.4358 = 172 7 7
TYPE_PRS_TBL.<21>.PRS1.accept_when_assoc = 172 8 8
TYPE_PRS_TBL.<21>.PRS1.accept_when_not_assoc = 172 9 9
TYPE_PRS_TBL.<21>.PRS1.accept_if_paired = 172 10 10
TYPE_PRS_TBL.<21>.PRS1.accept_if_not_paired = 172 11 11
TYPE_PRS_TBL.<21>.PRS1.addr1_bssid_en = 172 12 12
TYPE_PRS_TBL.<21>.PRS1.addr1_bcast_en = 172 13 13
TYPE_PRS_TBL.<21>.PRS1.addr1_mcast_en = 172 14 14
TYPE_PRS_TBL.<21>.PRS1.addr1_myaddr_en = 172 15 15
TYPE_PRS_TBL.<21>.PRS1.addr2_mtch_en = 172 16 16
TYPE_PRS_TBL.<21>.PRS1.tid_mtch_en = 172 17 17
TYPE_PRS_TBL.<21>.PRS1.lookup_miss_debug = 172 18 18
TYPE_PRS_TBL.<21>.PRS1.addr3_bssid_en = 172 19 20
TYPE_PRS_TBL.<21>.PRS1.zero_body_en = 172 21 21
TYPE_PRS_TBL.<21>.PRS1.decision_sel = 172 22 23
TYPE_PRS_TBL.<21>.PRS1.mi_icr_code = 172 24 27
TYPE_PRS_TBL.<21>.PRS1.reserved.4359 = 172 28 31
TYPE_PRS_TBL.<22>.type = 176 0 15
TYPE_PRS_TBL.<22>.prs0 = 178 0 15
TYPE_PRS_TBL.<22>.prs1 = 180 0 31
TYPE_PRS_TBL.<22>.TYPE.type = 176 0 1
TYPE_PRS_TBL.<22>.TYPE.subtype = 176 2 5
TYPE_PRS_TBL.<22>.TYPE.ext_bits = 176 6 9
TYPE_PRS_TBL.<22>.TYPE.valid = 176 10 10
TYPE_PRS_TBL.<22>.TYPE.reserved.4357 = 176 11 15
TYPE_PRS_TBL.<22>.PRS0.addr2_exists = 178 0 0
TYPE_PRS_TBL.<22>.PRS0.addr3_exists = 178 1 1
TYPE_PRS_TBL.<22>.PRS0.sn_exists = 178 2 2
TYPE_PRS_TBL.<22>.PRS0.addr4_exists = 178 3 3
TYPE_PRS_TBL.<22>.PRS0.qos_exists = 178 4 4
TYPE_PRS_TBL.<22>.PRS0.back_control_exists = 178 5 5
TYPE_PRS_TBL.<22>.PRS0.ba_bitmap_exists = 178 6 6
TYPE_PRS_TBL.<22>.PRS0.is_beacon = 178 7 7
TYPE_PRS_TBL.<22>.PRS0.is_deep = 178 8 8
TYPE_PRS_TBL.<22>.PRS0.mac_header_length_bytes = 178 9 13
TYPE_PRS_TBL.<22>.PRS0.type_fwd_enable = 178 14 14
TYPE_PRS_TBL.<22>.PRS0.type_back_enable = 178 15 15
TYPE_PRS_TBL.<22>.PRS1.accept_on_bt = 180 0 0
TYPE_PRS_TBL.<22>.PRS1.accept_on_abft = 180 1 1
TYPE_PRS_TBL.<22>.PRS1.accept_on_at = 180 2 2
TYPE_PRS_TBL.<22>.PRS1.accept_on_sp = 180 3 3
TYPE_PRS_TBL.<22>.PRS1.accept_on_cbp = 180 4 4
TYPE_PRS_TBL.<22>.PRS1.accept_on_bft = 180 5 5
TYPE_PRS_TBL.<22>.PRS1.accept_on_na = 180 6 6
TYPE_PRS_TBL.<22>.PRS1.reserved.4358 = 180 7 7
TYPE_PRS_TBL.<22>.PRS1.accept_when_assoc = 180 8 8
TYPE_PRS_TBL.<22>.PRS1.accept_when_not_assoc = 180 9 9
TYPE_PRS_TBL.<22>.PRS1.accept_if_paired = 180 10 10
TYPE_PRS_TBL.<22>.PRS1.accept_if_not_paired = 180 11 11
TYPE_PRS_TBL.<22>.PRS1.addr1_bssid_en = 180 12 12
TYPE_PRS_TBL.<22>.PRS1.addr1_bcast_en = 180 13 13
TYPE_PRS_TBL.<22>.PRS1.addr1_mcast_en = 180 14 14
TYPE_PRS_TBL.<22>.PRS1.addr1_myaddr_en = 180 15 15
TYPE_PRS_TBL.<22>.PRS1.addr2_mtch_en = 180 16 16
TYPE_PRS_TBL.<22>.PRS1.tid_mtch_en = 180 17 17
TYPE_PRS_TBL.<22>.PRS1.lookup_miss_debug = 180 18 18
TYPE_PRS_TBL.<22>.PRS1.addr3_bssid_en = 180 19 20
TYPE_PRS_TBL.<22>.PRS1.zero_body_en = 180 21 21
TYPE_PRS_TBL.<22>.PRS1.decision_sel = 180 22 23
TYPE_PRS_TBL.<22>.PRS1.mi_icr_code = 180 24 27
TYPE_PRS_TBL.<22>.PRS1.reserved.4359 = 180 28 31
TYPE_PRS_TBL.<23>.type = 184 0 15
TYPE_PRS_TBL.<23>.prs0 = 186 0 15
TYPE_PRS_TBL.<23>.prs1 = 188 0 31
TYPE_PRS_TBL.<23>.TYPE.type = 184 0 1
TYPE_PRS_TBL.<23>.TYPE.subtype = 184 2 5
TYPE_PRS_TBL.<23>.TYPE.ext_bits = 184 6 9
TYPE_PRS_TBL.<23>.TYPE.valid = 184 10 10
TYPE_PRS_TBL.<23>.TYPE.reserved.4357 = 184 11 15
TYPE_PRS_TBL.<23>.PRS0.addr2_exists = 186 0 0
TYPE_PRS_TBL.<23>.PRS0.addr3_exists = 186 1 1
TYPE_PRS_TBL.<23>.PRS0.sn_exists = 186 2 2
TYPE_PRS_TBL.<23>.PRS0.addr4_exists = 186 3 3
TYPE_PRS_TBL.<23>.PRS0.qos_exists = 186 4 4
TYPE_PRS_TBL.<23>.PRS0.back_control_exists = 186 5 5
TYPE_PRS_TBL.<23>.PRS0.ba_bitmap_exists = 186 6 6
TYPE_PRS_TBL.<23>.PRS0.is_beacon = 186 7 7
TYPE_PRS_TBL.<23>.PRS0.is_deep = 186 8 8
TYPE_PRS_TBL.<23>.PRS0.mac_header_length_bytes = 186 9 13
TYPE_PRS_TBL.<23>.PRS0.type_fwd_enable = 186 14 14
TYPE_PRS_TBL.<23>.PRS0.type_back_enable = 186 15 15
TYPE_PRS_TBL.<23>.PRS1.accept_on_bt = 188 0 0
TYPE_PRS_TBL.<23>.PRS1.accept_on_abft = 188 1 1
TYPE_PRS_TBL.<23>.PRS1.accept_on_at = 188 2 2
TYPE_PRS_TBL.<23>.PRS1.accept_on_sp = 188 3 3
TYPE_PRS_TBL.<23>.PRS1.accept_on_cbp = 188 4 4
TYPE_PRS_TBL.<23>.PRS1.accept_on_bft = 188 5 5
TYPE_PRS_TBL.<23>.PRS1.accept_on_na = 188 6 6
TYPE_PRS_TBL.<23>.PRS1.reserved.4358 = 188 7 7
TYPE_PRS_TBL.<23>.PRS1.accept_when_assoc = 188 8 8
TYPE_PRS_TBL.<23>.PRS1.accept_when_not_assoc = 188 9 9
TYPE_PRS_TBL.<23>.PRS1.accept_if_paired = 188 10 10
TYPE_PRS_TBL.<23>.PRS1.accept_if_not_paired = 188 11 11
TYPE_PRS_TBL.<23>.PRS1.addr1_bssid_en = 188 12 12
TYPE_PRS_TBL.<23>.PRS1.addr1_bcast_en = 188 13 13
TYPE_PRS_TBL.<23>.PRS1.addr1_mcast_en = 188 14 14
TYPE_PRS_TBL.<23>.PRS1.addr1_myaddr_en = 188 15 15
TYPE_PRS_TBL.<23>.PRS1.addr2_mtch_en = 188 16 16
TYPE_PRS_TBL.<23>.PRS1.tid_mtch_en = 188 17 17
TYPE_PRS_TBL.<23>.PRS1.lookup_miss_debug = 188 18 18
TYPE_PRS_TBL.<23>.PRS1.addr3_bssid_en = 188 19 20
TYPE_PRS_TBL.<23>.PRS1.zero_body_en = 188 21 21
TYPE_PRS_TBL.<23>.PRS1.decision_sel = 188 22 23
TYPE_PRS_TBL.<23>.PRS1.mi_icr_code = 188 24 27
TYPE_PRS_TBL.<23>.PRS1.reserved.4359 = 188 28 31
TYPE_PRS_TBL.<24>.type = 192 0 15
TYPE_PRS_TBL.<24>.prs0 = 194 0 15
TYPE_PRS_TBL.<24>.prs1 = 196 0 31
TYPE_PRS_TBL.<24>.TYPE.type = 192 0 1
TYPE_PRS_TBL.<24>.TYPE.subtype = 192 2 5
TYPE_PRS_TBL.<24>.TYPE.ext_bits = 192 6 9
TYPE_PRS_TBL.<24>.TYPE.valid = 192 10 10
TYPE_PRS_TBL.<24>.TYPE.reserved.4357 = 192 11 15
TYPE_PRS_TBL.<24>.PRS0.addr2_exists = 194 0 0
TYPE_PRS_TBL.<24>.PRS0.addr3_exists = 194 1 1
TYPE_PRS_TBL.<24>.PRS0.sn_exists = 194 2 2
TYPE_PRS_TBL.<24>.PRS0.addr4_exists = 194 3 3
TYPE_PRS_TBL.<24>.PRS0.qos_exists = 194 4 4
TYPE_PRS_TBL.<24>.PRS0.back_control_exists = 194 5 5
TYPE_PRS_TBL.<24>.PRS0.ba_bitmap_exists = 194 6 6
TYPE_PRS_TBL.<24>.PRS0.is_beacon = 194 7 7
TYPE_PRS_TBL.<24>.PRS0.is_deep = 194 8 8
TYPE_PRS_TBL.<24>.PRS0.mac_header_length_bytes = 194 9 13
TYPE_PRS_TBL.<24>.PRS0.type_fwd_enable = 194 14 14
TYPE_PRS_TBL.<24>.PRS0.type_back_enable = 194 15 15
TYPE_PRS_TBL.<24>.PRS1.accept_on_bt = 196 0 0
TYPE_PRS_TBL.<24>.PRS1.accept_on_abft = 196 1 1
TYPE_PRS_TBL.<24>.PRS1.accept_on_at = 196 2 2
TYPE_PRS_TBL.<24>.PRS1.accept_on_sp = 196 3 3
TYPE_PRS_TBL.<24>.PRS1.accept_on_cbp = 196 4 4
TYPE_PRS_TBL.<24>.PRS1.accept_on_bft = 196 5 5
TYPE_PRS_TBL.<24>.PRS1.accept_on_na = 196 6 6
TYPE_PRS_TBL.<24>.PRS1.reserved.4358 = 196 7 7
TYPE_PRS_TBL.<24>.PRS1.accept_when_assoc = 196 8 8
TYPE_PRS_TBL.<24>.PRS1.accept_when_not_assoc = 196 9 9
TYPE_PRS_TBL.<24>.PRS1.accept_if_paired = 196 10 10
TYPE_PRS_TBL.<24>.PRS1.accept_if_not_paired = 196 11 11
TYPE_PRS_TBL.<24>.PRS1.addr1_bssid_en = 196 12 12
TYPE_PRS_TBL.<24>.PRS1.addr1_bcast_en = 196 13 13
TYPE_PRS_TBL.<24>.PRS1.addr1_mcast_en = 196 14 14
TYPE_PRS_TBL.<24>.PRS1.addr1_myaddr_en = 196 15 15
TYPE_PRS_TBL.<24>.PRS1.addr2_mtch_en = 196 16 16
TYPE_PRS_TBL.<24>.PRS1.tid_mtch_en = 196 17 17
TYPE_PRS_TBL.<24>.PRS1.lookup_miss_debug = 196 18 18
TYPE_PRS_TBL.<24>.PRS1.addr3_bssid_en = 196 19 20
TYPE_PRS_TBL.<24>.PRS1.zero_body_en = 196 21 21
TYPE_PRS_TBL.<24>.PRS1.decision_sel = 196 22 23
TYPE_PRS_TBL.<24>.PRS1.mi_icr_code = 196 24 27
TYPE_PRS_TBL.<24>.PRS1.reserved.4359 = 196 28 31
TYPE_PRS_TBL.<25>.type = 200 0 15
TYPE_PRS_TBL.<25>.prs0 = 202 0 15
TYPE_PRS_TBL.<25>.prs1 = 204 0 31
TYPE_PRS_TBL.<25>.TYPE.type = 200 0 1
TYPE_PRS_TBL.<25>.TYPE.subtype = 200 2 5
TYPE_PRS_TBL.<25>.TYPE.ext_bits = 200 6 9
TYPE_PRS_TBL.<25>.TYPE.valid = 200 10 10
TYPE_PRS_TBL.<25>.TYPE.reserved.4357 = 200 11 15
TYPE_PRS_TBL.<25>.PRS0.addr2_exists = 202 0 0
TYPE_PRS_TBL.<25>.PRS0.addr3_exists = 202 1 1
TYPE_PRS_TBL.<25>.PRS0.sn_exists = 202 2 2
TYPE_PRS_TBL.<25>.PRS0.addr4_exists = 202 3 3
TYPE_PRS_TBL.<25>.PRS0.qos_exists = 202 4 4
TYPE_PRS_TBL.<25>.PRS0.back_control_exists = 202 5 5
TYPE_PRS_TBL.<25>.PRS0.ba_bitmap_exists = 202 6 6
TYPE_PRS_TBL.<25>.PRS0.is_beacon = 202 7 7
TYPE_PRS_TBL.<25>.PRS0.is_deep = 202 8 8
TYPE_PRS_TBL.<25>.PRS0.mac_header_length_bytes = 202 9 13
TYPE_PRS_TBL.<25>.PRS0.type_fwd_enable = 202 14 14
TYPE_PRS_TBL.<25>.PRS0.type_back_enable = 202 15 15
TYPE_PRS_TBL.<25>.PRS1.accept_on_bt = 204 0 0
TYPE_PRS_TBL.<25>.PRS1.accept_on_abft = 204 1 1
TYPE_PRS_TBL.<25>.PRS1.accept_on_at = 204 2 2
TYPE_PRS_TBL.<25>.PRS1.accept_on_sp = 204 3 3
TYPE_PRS_TBL.<25>.PRS1.accept_on_cbp = 204 4 4
TYPE_PRS_TBL.<25>.PRS1.accept_on_bft = 204 5 5
TYPE_PRS_TBL.<25>.PRS1.accept_on_na = 204 6 6
TYPE_PRS_TBL.<25>.PRS1.reserved.4358 = 204 7 7
TYPE_PRS_TBL.<25>.PRS1.accept_when_assoc = 204 8 8
TYPE_PRS_TBL.<25>.PRS1.accept_when_not_assoc = 204 9 9
TYPE_PRS_TBL.<25>.PRS1.accept_if_paired = 204 10 10
TYPE_PRS_TBL.<25>.PRS1.accept_if_not_paired = 204 11 11
TYPE_PRS_TBL.<25>.PRS1.addr1_bssid_en = 204 12 12
TYPE_PRS_TBL.<25>.PRS1.addr1_bcast_en = 204 13 13
TYPE_PRS_TBL.<25>.PRS1.addr1_mcast_en = 204 14 14
TYPE_PRS_TBL.<25>.PRS1.addr1_myaddr_en = 204 15 15
TYPE_PRS_TBL.<25>.PRS1.addr2_mtch_en = 204 16 16
TYPE_PRS_TBL.<25>.PRS1.tid_mtch_en = 204 17 17
TYPE_PRS_TBL.<25>.PRS1.lookup_miss_debug = 204 18 18
TYPE_PRS_TBL.<25>.PRS1.addr3_bssid_en = 204 19 20
TYPE_PRS_TBL.<25>.PRS1.zero_body_en = 204 21 21
TYPE_PRS_TBL.<25>.PRS1.decision_sel = 204 22 23
TYPE_PRS_TBL.<25>.PRS1.mi_icr_code = 204 24 27
TYPE_PRS_TBL.<25>.PRS1.reserved.4359 = 204 28 31
TYPE_PRS_TBL.<26>.type = 208 0 15
TYPE_PRS_TBL.<26>.prs0 = 210 0 15
TYPE_PRS_TBL.<26>.prs1 = 212 0 31
TYPE_PRS_TBL.<26>.TYPE.type = 208 0 1
TYPE_PRS_TBL.<26>.TYPE.subtype = 208 2 5
TYPE_PRS_TBL.<26>.TYPE.ext_bits = 208 6 9
TYPE_PRS_TBL.<26>.TYPE.valid = 208 10 10
TYPE_PRS_TBL.<26>.TYPE.reserved.4357 = 208 11 15
TYPE_PRS_TBL.<26>.PRS0.addr2_exists = 210 0 0
TYPE_PRS_TBL.<26>.PRS0.addr3_exists = 210 1 1
TYPE_PRS_TBL.<26>.PRS0.sn_exists = 210 2 2
TYPE_PRS_TBL.<26>.PRS0.addr4_exists = 210 3 3
TYPE_PRS_TBL.<26>.PRS0.qos_exists = 210 4 4
TYPE_PRS_TBL.<26>.PRS0.back_control_exists = 210 5 5
TYPE_PRS_TBL.<26>.PRS0.ba_bitmap_exists = 210 6 6
TYPE_PRS_TBL.<26>.PRS0.is_beacon = 210 7 7
TYPE_PRS_TBL.<26>.PRS0.is_deep = 210 8 8
TYPE_PRS_TBL.<26>.PRS0.mac_header_length_bytes = 210 9 13
TYPE_PRS_TBL.<26>.PRS0.type_fwd_enable = 210 14 14
TYPE_PRS_TBL.<26>.PRS0.type_back_enable = 210 15 15
TYPE_PRS_TBL.<26>.PRS1.accept_on_bt = 212 0 0
TYPE_PRS_TBL.<26>.PRS1.accept_on_abft = 212 1 1
TYPE_PRS_TBL.<26>.PRS1.accept_on_at = 212 2 2
TYPE_PRS_TBL.<26>.PRS1.accept_on_sp = 212 3 3
TYPE_PRS_TBL.<26>.PRS1.accept_on_cbp = 212 4 4
TYPE_PRS_TBL.<26>.PRS1.accept_on_bft = 212 5 5
TYPE_PRS_TBL.<26>.PRS1.accept_on_na = 212 6 6
TYPE_PRS_TBL.<26>.PRS1.reserved.4358 = 212 7 7
TYPE_PRS_TBL.<26>.PRS1.accept_when_assoc = 212 8 8
TYPE_PRS_TBL.<26>.PRS1.accept_when_not_assoc = 212 9 9
TYPE_PRS_TBL.<26>.PRS1.accept_if_paired = 212 10 10
TYPE_PRS_TBL.<26>.PRS1.accept_if_not_paired = 212 11 11
TYPE_PRS_TBL.<26>.PRS1.addr1_bssid_en = 212 12 12
TYPE_PRS_TBL.<26>.PRS1.addr1_bcast_en = 212 13 13
TYPE_PRS_TBL.<26>.PRS1.addr1_mcast_en = 212 14 14
TYPE_PRS_TBL.<26>.PRS1.addr1_myaddr_en = 212 15 15
TYPE_PRS_TBL.<26>.PRS1.addr2_mtch_en = 212 16 16
TYPE_PRS_TBL.<26>.PRS1.tid_mtch_en = 212 17 17
TYPE_PRS_TBL.<26>.PRS1.lookup_miss_debug = 212 18 18
TYPE_PRS_TBL.<26>.PRS1.addr3_bssid_en = 212 19 20
TYPE_PRS_TBL.<26>.PRS1.zero_body_en = 212 21 21
TYPE_PRS_TBL.<26>.PRS1.decision_sel = 212 22 23
TYPE_PRS_TBL.<26>.PRS1.mi_icr_code = 212 24 27
TYPE_PRS_TBL.<26>.PRS1.reserved.4359 = 212 28 31
TYPE_PRS_TBL.<27>.type = 216 0 15
TYPE_PRS_TBL.<27>.prs0 = 218 0 15
TYPE_PRS_TBL.<27>.prs1 = 220 0 31
TYPE_PRS_TBL.<27>.TYPE.type = 216 0 1
TYPE_PRS_TBL.<27>.TYPE.subtype = 216 2 5
TYPE_PRS_TBL.<27>.TYPE.ext_bits = 216 6 9
TYPE_PRS_TBL.<27>.TYPE.valid = 216 10 10
TYPE_PRS_TBL.<27>.TYPE.reserved.4357 = 216 11 15
TYPE_PRS_TBL.<27>.PRS0.addr2_exists = 218 0 0
TYPE_PRS_TBL.<27>.PRS0.addr3_exists = 218 1 1
TYPE_PRS_TBL.<27>.PRS0.sn_exists = 218 2 2
TYPE_PRS_TBL.<27>.PRS0.addr4_exists = 218 3 3
TYPE_PRS_TBL.<27>.PRS0.qos_exists = 218 4 4
TYPE_PRS_TBL.<27>.PRS0.back_control_exists = 218 5 5
TYPE_PRS_TBL.<27>.PRS0.ba_bitmap_exists = 218 6 6
TYPE_PRS_TBL.<27>.PRS0.is_beacon = 218 7 7
TYPE_PRS_TBL.<27>.PRS0.is_deep = 218 8 8
TYPE_PRS_TBL.<27>.PRS0.mac_header_length_bytes = 218 9 13
TYPE_PRS_TBL.<27>.PRS0.type_fwd_enable = 218 14 14
TYPE_PRS_TBL.<27>.PRS0.type_back_enable = 218 15 15
TYPE_PRS_TBL.<27>.PRS1.accept_on_bt = 220 0 0
TYPE_PRS_TBL.<27>.PRS1.accept_on_abft = 220 1 1
TYPE_PRS_TBL.<27>.PRS1.accept_on_at = 220 2 2
TYPE_PRS_TBL.<27>.PRS1.accept_on_sp = 220 3 3
TYPE_PRS_TBL.<27>.PRS1.accept_on_cbp = 220 4 4
TYPE_PRS_TBL.<27>.PRS1.accept_on_bft = 220 5 5
TYPE_PRS_TBL.<27>.PRS1.accept_on_na = 220 6 6
TYPE_PRS_TBL.<27>.PRS1.reserved.4358 = 220 7 7
TYPE_PRS_TBL.<27>.PRS1.accept_when_assoc = 220 8 8
TYPE_PRS_TBL.<27>.PRS1.accept_when_not_assoc = 220 9 9
TYPE_PRS_TBL.<27>.PRS1.accept_if_paired = 220 10 10
TYPE_PRS_TBL.<27>.PRS1.accept_if_not_paired = 220 11 11
TYPE_PRS_TBL.<27>.PRS1.addr1_bssid_en = 220 12 12
TYPE_PRS_TBL.<27>.PRS1.addr1_bcast_en = 220 13 13
TYPE_PRS_TBL.<27>.PRS1.addr1_mcast_en = 220 14 14
TYPE_PRS_TBL.<27>.PRS1.addr1_myaddr_en = 220 15 15
TYPE_PRS_TBL.<27>.PRS1.addr2_mtch_en = 220 16 16
TYPE_PRS_TBL.<27>.PRS1.tid_mtch_en = 220 17 17
TYPE_PRS_TBL.<27>.PRS1.lookup_miss_debug = 220 18 18
TYPE_PRS_TBL.<27>.PRS1.addr3_bssid_en = 220 19 20
TYPE_PRS_TBL.<27>.PRS1.zero_body_en = 220 21 21
TYPE_PRS_TBL.<27>.PRS1.decision_sel = 220 22 23
TYPE_PRS_TBL.<27>.PRS1.mi_icr_code = 220 24 27
TYPE_PRS_TBL.<27>.PRS1.reserved.4359 = 220 28 31
TYPE_PRS_TBL.<28>.type = 224 0 15
TYPE_PRS_TBL.<28>.prs0 = 226 0 15
TYPE_PRS_TBL.<28>.prs1 = 228 0 31
TYPE_PRS_TBL.<28>.TYPE.type = 224 0 1
TYPE_PRS_TBL.<28>.TYPE.subtype = 224 2 5
TYPE_PRS_TBL.<28>.TYPE.ext_bits = 224 6 9
TYPE_PRS_TBL.<28>.TYPE.valid = 224 10 10
TYPE_PRS_TBL.<28>.TYPE.reserved.4357 = 224 11 15
TYPE_PRS_TBL.<28>.PRS0.addr2_exists = 226 0 0
TYPE_PRS_TBL.<28>.PRS0.addr3_exists = 226 1 1
TYPE_PRS_TBL.<28>.PRS0.sn_exists = 226 2 2
TYPE_PRS_TBL.<28>.PRS0.addr4_exists = 226 3 3
TYPE_PRS_TBL.<28>.PRS0.qos_exists = 226 4 4
TYPE_PRS_TBL.<28>.PRS0.back_control_exists = 226 5 5
TYPE_PRS_TBL.<28>.PRS0.ba_bitmap_exists = 226 6 6
TYPE_PRS_TBL.<28>.PRS0.is_beacon = 226 7 7
TYPE_PRS_TBL.<28>.PRS0.is_deep = 226 8 8
TYPE_PRS_TBL.<28>.PRS0.mac_header_length_bytes = 226 9 13
TYPE_PRS_TBL.<28>.PRS0.type_fwd_enable = 226 14 14
TYPE_PRS_TBL.<28>.PRS0.type_back_enable = 226 15 15
TYPE_PRS_TBL.<28>.PRS1.accept_on_bt = 228 0 0
TYPE_PRS_TBL.<28>.PRS1.accept_on_abft = 228 1 1
TYPE_PRS_TBL.<28>.PRS1.accept_on_at = 228 2 2
TYPE_PRS_TBL.<28>.PRS1.accept_on_sp = 228 3 3
TYPE_PRS_TBL.<28>.PRS1.accept_on_cbp = 228 4 4
TYPE_PRS_TBL.<28>.PRS1.accept_on_bft = 228 5 5
TYPE_PRS_TBL.<28>.PRS1.accept_on_na = 228 6 6
TYPE_PRS_TBL.<28>.PRS1.reserved.4358 = 228 7 7
TYPE_PRS_TBL.<28>.PRS1.accept_when_assoc = 228 8 8
TYPE_PRS_TBL.<28>.PRS1.accept_when_not_assoc = 228 9 9
TYPE_PRS_TBL.<28>.PRS1.accept_if_paired = 228 10 10
TYPE_PRS_TBL.<28>.PRS1.accept_if_not_paired = 228 11 11
TYPE_PRS_TBL.<28>.PRS1.addr1_bssid_en = 228 12 12
TYPE_PRS_TBL.<28>.PRS1.addr1_bcast_en = 228 13 13
TYPE_PRS_TBL.<28>.PRS1.addr1_mcast_en = 228 14 14
TYPE_PRS_TBL.<28>.PRS1.addr1_myaddr_en = 228 15 15
TYPE_PRS_TBL.<28>.PRS1.addr2_mtch_en = 228 16 16
TYPE_PRS_TBL.<28>.PRS1.tid_mtch_en = 228 17 17
TYPE_PRS_TBL.<28>.PRS1.lookup_miss_debug = 228 18 18
TYPE_PRS_TBL.<28>.PRS1.addr3_bssid_en = 228 19 20
TYPE_PRS_TBL.<28>.PRS1.zero_body_en = 228 21 21
TYPE_PRS_TBL.<28>.PRS1.decision_sel = 228 22 23
TYPE_PRS_TBL.<28>.PRS1.mi_icr_code = 228 24 27
TYPE_PRS_TBL.<28>.PRS1.reserved.4359 = 228 28 31
TYPE_PRS_TBL.<29>.type = 232 0 15
TYPE_PRS_TBL.<29>.prs0 = 234 0 15
TYPE_PRS_TBL.<29>.prs1 = 236 0 31
TYPE_PRS_TBL.<29>.TYPE.type = 232 0 1
TYPE_PRS_TBL.<29>.TYPE.subtype = 232 2 5
TYPE_PRS_TBL.<29>.TYPE.ext_bits = 232 6 9
TYPE_PRS_TBL.<29>.TYPE.valid = 232 10 10
TYPE_PRS_TBL.<29>.TYPE.reserved.4357 = 232 11 15
TYPE_PRS_TBL.<29>.PRS0.addr2_exists = 234 0 0
TYPE_PRS_TBL.<29>.PRS0.addr3_exists = 234 1 1
TYPE_PRS_TBL.<29>.PRS0.sn_exists = 234 2 2
TYPE_PRS_TBL.<29>.PRS0.addr4_exists = 234 3 3
TYPE_PRS_TBL.<29>.PRS0.qos_exists = 234 4 4
TYPE_PRS_TBL.<29>.PRS0.back_control_exists = 234 5 5
TYPE_PRS_TBL.<29>.PRS0.ba_bitmap_exists = 234 6 6
TYPE_PRS_TBL.<29>.PRS0.is_beacon = 234 7 7
TYPE_PRS_TBL.<29>.PRS0.is_deep = 234 8 8
TYPE_PRS_TBL.<29>.PRS0.mac_header_length_bytes = 234 9 13
TYPE_PRS_TBL.<29>.PRS0.type_fwd_enable = 234 14 14
TYPE_PRS_TBL.<29>.PRS0.type_back_enable = 234 15 15
TYPE_PRS_TBL.<29>.PRS1.accept_on_bt = 236 0 0
TYPE_PRS_TBL.<29>.PRS1.accept_on_abft = 236 1 1
TYPE_PRS_TBL.<29>.PRS1.accept_on_at = 236 2 2
TYPE_PRS_TBL.<29>.PRS1.accept_on_sp = 236 3 3
TYPE_PRS_TBL.<29>.PRS1.accept_on_cbp = 236 4 4
TYPE_PRS_TBL.<29>.PRS1.accept_on_bft = 236 5 5
TYPE_PRS_TBL.<29>.PRS1.accept_on_na = 236 6 6
TYPE_PRS_TBL.<29>.PRS1.reserved.4358 = 236 7 7
TYPE_PRS_TBL.<29>.PRS1.accept_when_assoc = 236 8 8
TYPE_PRS_TBL.<29>.PRS1.accept_when_not_assoc = 236 9 9
TYPE_PRS_TBL.<29>.PRS1.accept_if_paired = 236 10 10
TYPE_PRS_TBL.<29>.PRS1.accept_if_not_paired = 236 11 11
TYPE_PRS_TBL.<29>.PRS1.addr1_bssid_en = 236 12 12
TYPE_PRS_TBL.<29>.PRS1.addr1_bcast_en = 236 13 13
TYPE_PRS_TBL.<29>.PRS1.addr1_mcast_en = 236 14 14
TYPE_PRS_TBL.<29>.PRS1.addr1_myaddr_en = 236 15 15
TYPE_PRS_TBL.<29>.PRS1.addr2_mtch_en = 236 16 16
TYPE_PRS_TBL.<29>.PRS1.tid_mtch_en = 236 17 17
TYPE_PRS_TBL.<29>.PRS1.lookup_miss_debug = 236 18 18
TYPE_PRS_TBL.<29>.PRS1.addr3_bssid_en = 236 19 20
TYPE_PRS_TBL.<29>.PRS1.zero_body_en = 236 21 21
TYPE_PRS_TBL.<29>.PRS1.decision_sel = 236 22 23
TYPE_PRS_TBL.<29>.PRS1.mi_icr_code = 236 24 27
TYPE_PRS_TBL.<29>.PRS1.reserved.4359 = 236 28 31
TYPE_PRS_TBL.<30>.type = 240 0 15
TYPE_PRS_TBL.<30>.prs0 = 242 0 15
TYPE_PRS_TBL.<30>.prs1 = 244 0 31
TYPE_PRS_TBL.<30>.TYPE.type = 240 0 1
TYPE_PRS_TBL.<30>.TYPE.subtype = 240 2 5
TYPE_PRS_TBL.<30>.TYPE.ext_bits = 240 6 9
TYPE_PRS_TBL.<30>.TYPE.valid = 240 10 10
TYPE_PRS_TBL.<30>.TYPE.reserved.4357 = 240 11 15
TYPE_PRS_TBL.<30>.PRS0.addr2_exists = 242 0 0
TYPE_PRS_TBL.<30>.PRS0.addr3_exists = 242 1 1
TYPE_PRS_TBL.<30>.PRS0.sn_exists = 242 2 2
TYPE_PRS_TBL.<30>.PRS0.addr4_exists = 242 3 3
TYPE_PRS_TBL.<30>.PRS0.qos_exists = 242 4 4
TYPE_PRS_TBL.<30>.PRS0.back_control_exists = 242 5 5
TYPE_PRS_TBL.<30>.PRS0.ba_bitmap_exists = 242 6 6
TYPE_PRS_TBL.<30>.PRS0.is_beacon = 242 7 7
TYPE_PRS_TBL.<30>.PRS0.is_deep = 242 8 8
TYPE_PRS_TBL.<30>.PRS0.mac_header_length_bytes = 242 9 13
TYPE_PRS_TBL.<30>.PRS0.type_fwd_enable = 242 14 14
TYPE_PRS_TBL.<30>.PRS0.type_back_enable = 242 15 15
TYPE_PRS_TBL.<30>.PRS1.accept_on_bt = 244 0 0
TYPE_PRS_TBL.<30>.PRS1.accept_on_abft = 244 1 1
TYPE_PRS_TBL.<30>.PRS1.accept_on_at = 244 2 2
TYPE_PRS_TBL.<30>.PRS1.accept_on_sp = 244 3 3
TYPE_PRS_TBL.<30>.PRS1.accept_on_cbp = 244 4 4
TYPE_PRS_TBL.<30>.PRS1.accept_on_bft = 244 5 5
TYPE_PRS_TBL.<30>.PRS1.accept_on_na = 244 6 6
TYPE_PRS_TBL.<30>.PRS1.reserved.4358 = 244 7 7
TYPE_PRS_TBL.<30>.PRS1.accept_when_assoc = 244 8 8
TYPE_PRS_TBL.<30>.PRS1.accept_when_not_assoc = 244 9 9
TYPE_PRS_TBL.<30>.PRS1.accept_if_paired = 244 10 10
TYPE_PRS_TBL.<30>.PRS1.accept_if_not_paired = 244 11 11
TYPE_PRS_TBL.<30>.PRS1.addr1_bssid_en = 244 12 12
TYPE_PRS_TBL.<30>.PRS1.addr1_bcast_en = 244 13 13
TYPE_PRS_TBL.<30>.PRS1.addr1_mcast_en = 244 14 14
TYPE_PRS_TBL.<30>.PRS1.addr1_myaddr_en = 244 15 15
TYPE_PRS_TBL.<30>.PRS1.addr2_mtch_en = 244 16 16
TYPE_PRS_TBL.<30>.PRS1.tid_mtch_en = 244 17 17
TYPE_PRS_TBL.<30>.PRS1.lookup_miss_debug = 244 18 18
TYPE_PRS_TBL.<30>.PRS1.addr3_bssid_en = 244 19 20
TYPE_PRS_TBL.<30>.PRS1.zero_body_en = 244 21 21
TYPE_PRS_TBL.<30>.PRS1.decision_sel = 244 22 23
TYPE_PRS_TBL.<30>.PRS1.mi_icr_code = 244 24 27
TYPE_PRS_TBL.<30>.PRS1.reserved.4359 = 244 28 31
TYPE_PRS_TBL.<31>.type = 248 0 15
TYPE_PRS_TBL.<31>.prs0 = 250 0 15
TYPE_PRS_TBL.<31>.prs1 = 252 0 31
TYPE_PRS_TBL.<31>.TYPE.type = 248 0 1
TYPE_PRS_TBL.<31>.TYPE.subtype = 248 2 5
TYPE_PRS_TBL.<31>.TYPE.ext_bits = 248 6 9
TYPE_PRS_TBL.<31>.TYPE.valid = 248 10 10
TYPE_PRS_TBL.<31>.TYPE.reserved.4357 = 248 11 15
TYPE_PRS_TBL.<31>.PRS0.addr2_exists = 250 0 0
TYPE_PRS_TBL.<31>.PRS0.addr3_exists = 250 1 1
TYPE_PRS_TBL.<31>.PRS0.sn_exists = 250 2 2
TYPE_PRS_TBL.<31>.PRS0.addr4_exists = 250 3 3
TYPE_PRS_TBL.<31>.PRS0.qos_exists = 250 4 4
TYPE_PRS_TBL.<31>.PRS0.back_control_exists = 250 5 5
TYPE_PRS_TBL.<31>.PRS0.ba_bitmap_exists = 250 6 6
TYPE_PRS_TBL.<31>.PRS0.is_beacon = 250 7 7
TYPE_PRS_TBL.<31>.PRS0.is_deep = 250 8 8
TYPE_PRS_TBL.<31>.PRS0.mac_header_length_bytes = 250 9 13
TYPE_PRS_TBL.<31>.PRS0.type_fwd_enable = 250 14 14
TYPE_PRS_TBL.<31>.PRS0.type_back_enable = 250 15 15
TYPE_PRS_TBL.<31>.PRS1.accept_on_bt = 252 0 0
TYPE_PRS_TBL.<31>.PRS1.accept_on_abft = 252 1 1
TYPE_PRS_TBL.<31>.PRS1.accept_on_at = 252 2 2
TYPE_PRS_TBL.<31>.PRS1.accept_on_sp = 252 3 3
TYPE_PRS_TBL.<31>.PRS1.accept_on_cbp = 252 4 4
TYPE_PRS_TBL.<31>.PRS1.accept_on_bft = 252 5 5
TYPE_PRS_TBL.<31>.PRS1.accept_on_na = 252 6 6
TYPE_PRS_TBL.<31>.PRS1.reserved.4358 = 252 7 7
TYPE_PRS_TBL.<31>.PRS1.accept_when_assoc = 252 8 8
TYPE_PRS_TBL.<31>.PRS1.accept_when_not_assoc = 252 9 9
TYPE_PRS_TBL.<31>.PRS1.accept_if_paired = 252 10 10
TYPE_PRS_TBL.<31>.PRS1.accept_if_not_paired = 252 11 11
TYPE_PRS_TBL.<31>.PRS1.addr1_bssid_en = 252 12 12
TYPE_PRS_TBL.<31>.PRS1.addr1_bcast_en = 252 13 13
TYPE_PRS_TBL.<31>.PRS1.addr1_mcast_en = 252 14 14
TYPE_PRS_TBL.<31>.PRS1.addr1_myaddr_en = 252 15 15
TYPE_PRS_TBL.<31>.PRS1.addr2_mtch_en = 252 16 16
TYPE_PRS_TBL.<31>.PRS1.tid_mtch_en = 252 17 17
TYPE_PRS_TBL.<31>.PRS1.lookup_miss_debug = 252 18 18
TYPE_PRS_TBL.<31>.PRS1.addr3_bssid_en = 252 19 20
TYPE_PRS_TBL.<31>.PRS1.zero_body_en = 252 21 21
TYPE_PRS_TBL.<31>.PRS1.decision_sel = 252 22 23
TYPE_PRS_TBL.<31>.PRS1.mi_icr_code = 252 24 27
TYPE_PRS_TBL.<31>.PRS1.reserved.4359 = 252 28 31
TYPE_PRS_TBL.<32>.type = 256 0 15
TYPE_PRS_TBL.<32>.prs0 = 258 0 15
TYPE_PRS_TBL.<32>.prs1 = 260 0 31
TYPE_PRS_TBL.<32>.TYPE.type = 256 0 1
TYPE_PRS_TBL.<32>.TYPE.subtype = 256 2 5
TYPE_PRS_TBL.<32>.TYPE.ext_bits = 256 6 9
TYPE_PRS_TBL.<32>.TYPE.valid = 256 10 10
TYPE_PRS_TBL.<32>.TYPE.reserved.4357 = 256 11 15
TYPE_PRS_TBL.<32>.PRS0.addr2_exists = 258 0 0
TYPE_PRS_TBL.<32>.PRS0.addr3_exists = 258 1 1
TYPE_PRS_TBL.<32>.PRS0.sn_exists = 258 2 2
TYPE_PRS_TBL.<32>.PRS0.addr4_exists = 258 3 3
TYPE_PRS_TBL.<32>.PRS0.qos_exists = 258 4 4
TYPE_PRS_TBL.<32>.PRS0.back_control_exists = 258 5 5
TYPE_PRS_TBL.<32>.PRS0.ba_bitmap_exists = 258 6 6
TYPE_PRS_TBL.<32>.PRS0.is_beacon = 258 7 7
TYPE_PRS_TBL.<32>.PRS0.is_deep = 258 8 8
TYPE_PRS_TBL.<32>.PRS0.mac_header_length_bytes = 258 9 13
TYPE_PRS_TBL.<32>.PRS0.type_fwd_enable = 258 14 14
TYPE_PRS_TBL.<32>.PRS0.type_back_enable = 258 15 15
TYPE_PRS_TBL.<32>.PRS1.accept_on_bt = 260 0 0
TYPE_PRS_TBL.<32>.PRS1.accept_on_abft = 260 1 1
TYPE_PRS_TBL.<32>.PRS1.accept_on_at = 260 2 2
TYPE_PRS_TBL.<32>.PRS1.accept_on_sp = 260 3 3
TYPE_PRS_TBL.<32>.PRS1.accept_on_cbp = 260 4 4
TYPE_PRS_TBL.<32>.PRS1.accept_on_bft = 260 5 5
TYPE_PRS_TBL.<32>.PRS1.accept_on_na = 260 6 6
TYPE_PRS_TBL.<32>.PRS1.reserved.4358 = 260 7 7
TYPE_PRS_TBL.<32>.PRS1.accept_when_assoc = 260 8 8
TYPE_PRS_TBL.<32>.PRS1.accept_when_not_assoc = 260 9 9
TYPE_PRS_TBL.<32>.PRS1.accept_if_paired = 260 10 10
TYPE_PRS_TBL.<32>.PRS1.accept_if_not_paired = 260 11 11
TYPE_PRS_TBL.<32>.PRS1.addr1_bssid_en = 260 12 12
TYPE_PRS_TBL.<32>.PRS1.addr1_bcast_en = 260 13 13
TYPE_PRS_TBL.<32>.PRS1.addr1_mcast_en = 260 14 14
TYPE_PRS_TBL.<32>.PRS1.addr1_myaddr_en = 260 15 15
TYPE_PRS_TBL.<32>.PRS1.addr2_mtch_en = 260 16 16
TYPE_PRS_TBL.<32>.PRS1.tid_mtch_en = 260 17 17
TYPE_PRS_TBL.<32>.PRS1.lookup_miss_debug = 260 18 18
TYPE_PRS_TBL.<32>.PRS1.addr3_bssid_en = 260 19 20
TYPE_PRS_TBL.<32>.PRS1.zero_body_en = 260 21 21
TYPE_PRS_TBL.<32>.PRS1.decision_sel = 260 22 23
TYPE_PRS_TBL.<32>.PRS1.mi_icr_code = 260 24 27
TYPE_PRS_TBL.<32>.PRS1.reserved.4359 = 260 28 31
TYPE_PRS_TBL.<33>.type = 264 0 15
TYPE_PRS_TBL.<33>.prs0 = 266 0 15
TYPE_PRS_TBL.<33>.prs1 = 268 0 31
TYPE_PRS_TBL.<33>.TYPE.type = 264 0 1
TYPE_PRS_TBL.<33>.TYPE.subtype = 264 2 5
TYPE_PRS_TBL.<33>.TYPE.ext_bits = 264 6 9
TYPE_PRS_TBL.<33>.TYPE.valid = 264 10 10
TYPE_PRS_TBL.<33>.TYPE.reserved.4357 = 264 11 15
TYPE_PRS_TBL.<33>.PRS0.addr2_exists = 266 0 0
TYPE_PRS_TBL.<33>.PRS0.addr3_exists = 266 1 1
TYPE_PRS_TBL.<33>.PRS0.sn_exists = 266 2 2
TYPE_PRS_TBL.<33>.PRS0.addr4_exists = 266 3 3
TYPE_PRS_TBL.<33>.PRS0.qos_exists = 266 4 4
TYPE_PRS_TBL.<33>.PRS0.back_control_exists = 266 5 5
TYPE_PRS_TBL.<33>.PRS0.ba_bitmap_exists = 266 6 6
TYPE_PRS_TBL.<33>.PRS0.is_beacon = 266 7 7
TYPE_PRS_TBL.<33>.PRS0.is_deep = 266 8 8
TYPE_PRS_TBL.<33>.PRS0.mac_header_length_bytes = 266 9 13
TYPE_PRS_TBL.<33>.PRS0.type_fwd_enable = 266 14 14
TYPE_PRS_TBL.<33>.PRS0.type_back_enable = 266 15 15
TYPE_PRS_TBL.<33>.PRS1.accept_on_bt = 268 0 0
TYPE_PRS_TBL.<33>.PRS1.accept_on_abft = 268 1 1
TYPE_PRS_TBL.<33>.PRS1.accept_on_at = 268 2 2
TYPE_PRS_TBL.<33>.PRS1.accept_on_sp = 268 3 3
TYPE_PRS_TBL.<33>.PRS1.accept_on_cbp = 268 4 4
TYPE_PRS_TBL.<33>.PRS1.accept_on_bft = 268 5 5
TYPE_PRS_TBL.<33>.PRS1.accept_on_na = 268 6 6
TYPE_PRS_TBL.<33>.PRS1.reserved.4358 = 268 7 7
TYPE_PRS_TBL.<33>.PRS1.accept_when_assoc = 268 8 8
TYPE_PRS_TBL.<33>.PRS1.accept_when_not_assoc = 268 9 9
TYPE_PRS_TBL.<33>.PRS1.accept_if_paired = 268 10 10
TYPE_PRS_TBL.<33>.PRS1.accept_if_not_paired = 268 11 11
TYPE_PRS_TBL.<33>.PRS1.addr1_bssid_en = 268 12 12
TYPE_PRS_TBL.<33>.PRS1.addr1_bcast_en = 268 13 13
TYPE_PRS_TBL.<33>.PRS1.addr1_mcast_en = 268 14 14
TYPE_PRS_TBL.<33>.PRS1.addr1_myaddr_en = 268 15 15
TYPE_PRS_TBL.<33>.PRS1.addr2_mtch_en = 268 16 16
TYPE_PRS_TBL.<33>.PRS1.tid_mtch_en = 268 17 17
TYPE_PRS_TBL.<33>.PRS1.lookup_miss_debug = 268 18 18
TYPE_PRS_TBL.<33>.PRS1.addr3_bssid_en = 268 19 20
TYPE_PRS_TBL.<33>.PRS1.zero_body_en = 268 21 21
TYPE_PRS_TBL.<33>.PRS1.decision_sel = 268 22 23
TYPE_PRS_TBL.<33>.PRS1.mi_icr_code = 268 24 27
TYPE_PRS_TBL.<33>.PRS1.reserved.4359 = 268 28 31
TYPE_PRS_TBL.<34>.type = 272 0 15
TYPE_PRS_TBL.<34>.prs0 = 274 0 15
TYPE_PRS_TBL.<34>.prs1 = 276 0 31
TYPE_PRS_TBL.<34>.TYPE.type = 272 0 1
TYPE_PRS_TBL.<34>.TYPE.subtype = 272 2 5
TYPE_PRS_TBL.<34>.TYPE.ext_bits = 272 6 9
TYPE_PRS_TBL.<34>.TYPE.valid = 272 10 10
TYPE_PRS_TBL.<34>.TYPE.reserved.4357 = 272 11 15
TYPE_PRS_TBL.<34>.PRS0.addr2_exists = 274 0 0
TYPE_PRS_TBL.<34>.PRS0.addr3_exists = 274 1 1
TYPE_PRS_TBL.<34>.PRS0.sn_exists = 274 2 2
TYPE_PRS_TBL.<34>.PRS0.addr4_exists = 274 3 3
TYPE_PRS_TBL.<34>.PRS0.qos_exists = 274 4 4
TYPE_PRS_TBL.<34>.PRS0.back_control_exists = 274 5 5
TYPE_PRS_TBL.<34>.PRS0.ba_bitmap_exists = 274 6 6
TYPE_PRS_TBL.<34>.PRS0.is_beacon = 274 7 7
TYPE_PRS_TBL.<34>.PRS0.is_deep = 274 8 8
TYPE_PRS_TBL.<34>.PRS0.mac_header_length_bytes = 274 9 13
TYPE_PRS_TBL.<34>.PRS0.type_fwd_enable = 274 14 14
TYPE_PRS_TBL.<34>.PRS0.type_back_enable = 274 15 15
TYPE_PRS_TBL.<34>.PRS1.accept_on_bt = 276 0 0
TYPE_PRS_TBL.<34>.PRS1.accept_on_abft = 276 1 1
TYPE_PRS_TBL.<34>.PRS1.accept_on_at = 276 2 2
TYPE_PRS_TBL.<34>.PRS1.accept_on_sp = 276 3 3
TYPE_PRS_TBL.<34>.PRS1.accept_on_cbp = 276 4 4
TYPE_PRS_TBL.<34>.PRS1.accept_on_bft = 276 5 5
TYPE_PRS_TBL.<34>.PRS1.accept_on_na = 276 6 6
TYPE_PRS_TBL.<34>.PRS1.reserved.4358 = 276 7 7
TYPE_PRS_TBL.<34>.PRS1.accept_when_assoc = 276 8 8
TYPE_PRS_TBL.<34>.PRS1.accept_when_not_assoc = 276 9 9
TYPE_PRS_TBL.<34>.PRS1.accept_if_paired = 276 10 10
TYPE_PRS_TBL.<34>.PRS1.accept_if_not_paired = 276 11 11
TYPE_PRS_TBL.<34>.PRS1.addr1_bssid_en = 276 12 12
TYPE_PRS_TBL.<34>.PRS1.addr1_bcast_en = 276 13 13
TYPE_PRS_TBL.<34>.PRS1.addr1_mcast_en = 276 14 14
TYPE_PRS_TBL.<34>.PRS1.addr1_myaddr_en = 276 15 15
TYPE_PRS_TBL.<34>.PRS1.addr2_mtch_en = 276 16 16
TYPE_PRS_TBL.<34>.PRS1.tid_mtch_en = 276 17 17
TYPE_PRS_TBL.<34>.PRS1.lookup_miss_debug = 276 18 18
TYPE_PRS_TBL.<34>.PRS1.addr3_bssid_en = 276 19 20
TYPE_PRS_TBL.<34>.PRS1.zero_body_en = 276 21 21
TYPE_PRS_TBL.<34>.PRS1.decision_sel = 276 22 23
TYPE_PRS_TBL.<34>.PRS1.mi_icr_code = 276 24 27
TYPE_PRS_TBL.<34>.PRS1.reserved.4359 = 276 28 31
TYPE_PRS_TBL.<35>.type = 280 0 15
TYPE_PRS_TBL.<35>.prs0 = 282 0 15
TYPE_PRS_TBL.<35>.prs1 = 284 0 31
TYPE_PRS_TBL.<35>.TYPE.type = 280 0 1
TYPE_PRS_TBL.<35>.TYPE.subtype = 280 2 5
TYPE_PRS_TBL.<35>.TYPE.ext_bits = 280 6 9
TYPE_PRS_TBL.<35>.TYPE.valid = 280 10 10
TYPE_PRS_TBL.<35>.TYPE.reserved.4357 = 280 11 15
TYPE_PRS_TBL.<35>.PRS0.addr2_exists = 282 0 0
TYPE_PRS_TBL.<35>.PRS0.addr3_exists = 282 1 1
TYPE_PRS_TBL.<35>.PRS0.sn_exists = 282 2 2
TYPE_PRS_TBL.<35>.PRS0.addr4_exists = 282 3 3
TYPE_PRS_TBL.<35>.PRS0.qos_exists = 282 4 4
TYPE_PRS_TBL.<35>.PRS0.back_control_exists = 282 5 5
TYPE_PRS_TBL.<35>.PRS0.ba_bitmap_exists = 282 6 6
TYPE_PRS_TBL.<35>.PRS0.is_beacon = 282 7 7
TYPE_PRS_TBL.<35>.PRS0.is_deep = 282 8 8
TYPE_PRS_TBL.<35>.PRS0.mac_header_length_bytes = 282 9 13
TYPE_PRS_TBL.<35>.PRS0.type_fwd_enable = 282 14 14
TYPE_PRS_TBL.<35>.PRS0.type_back_enable = 282 15 15
TYPE_PRS_TBL.<35>.PRS1.accept_on_bt = 284 0 0
TYPE_PRS_TBL.<35>.PRS1.accept_on_abft = 284 1 1
TYPE_PRS_TBL.<35>.PRS1.accept_on_at = 284 2 2
TYPE_PRS_TBL.<35>.PRS1.accept_on_sp = 284 3 3
TYPE_PRS_TBL.<35>.PRS1.accept_on_cbp = 284 4 4
TYPE_PRS_TBL.<35>.PRS1.accept_on_bft = 284 5 5
TYPE_PRS_TBL.<35>.PRS1.accept_on_na = 284 6 6
TYPE_PRS_TBL.<35>.PRS1.reserved.4358 = 284 7 7
TYPE_PRS_TBL.<35>.PRS1.accept_when_assoc = 284 8 8
TYPE_PRS_TBL.<35>.PRS1.accept_when_not_assoc = 284 9 9
TYPE_PRS_TBL.<35>.PRS1.accept_if_paired = 284 10 10
TYPE_PRS_TBL.<35>.PRS1.accept_if_not_paired = 284 11 11
TYPE_PRS_TBL.<35>.PRS1.addr1_bssid_en = 284 12 12
TYPE_PRS_TBL.<35>.PRS1.addr1_bcast_en = 284 13 13
TYPE_PRS_TBL.<35>.PRS1.addr1_mcast_en = 284 14 14
TYPE_PRS_TBL.<35>.PRS1.addr1_myaddr_en = 284 15 15
TYPE_PRS_TBL.<35>.PRS1.addr2_mtch_en = 284 16 16
TYPE_PRS_TBL.<35>.PRS1.tid_mtch_en = 284 17 17
TYPE_PRS_TBL.<35>.PRS1.lookup_miss_debug = 284 18 18
TYPE_PRS_TBL.<35>.PRS1.addr3_bssid_en = 284 19 20
TYPE_PRS_TBL.<35>.PRS1.zero_body_en = 284 21 21
TYPE_PRS_TBL.<35>.PRS1.decision_sel = 284 22 23
TYPE_PRS_TBL.<35>.PRS1.mi_icr_code = 284 24 27
TYPE_PRS_TBL.<35>.PRS1.reserved.4359 = 284 28 31
TYPE_PRS_TBL.<36>.type = 288 0 15
TYPE_PRS_TBL.<36>.prs0 = 290 0 15
TYPE_PRS_TBL.<36>.prs1 = 292 0 31
TYPE_PRS_TBL.<36>.TYPE.type = 288 0 1
TYPE_PRS_TBL.<36>.TYPE.subtype = 288 2 5
TYPE_PRS_TBL.<36>.TYPE.ext_bits = 288 6 9
TYPE_PRS_TBL.<36>.TYPE.valid = 288 10 10
TYPE_PRS_TBL.<36>.TYPE.reserved.4357 = 288 11 15
TYPE_PRS_TBL.<36>.PRS0.addr2_exists = 290 0 0
TYPE_PRS_TBL.<36>.PRS0.addr3_exists = 290 1 1
TYPE_PRS_TBL.<36>.PRS0.sn_exists = 290 2 2
TYPE_PRS_TBL.<36>.PRS0.addr4_exists = 290 3 3
TYPE_PRS_TBL.<36>.PRS0.qos_exists = 290 4 4
TYPE_PRS_TBL.<36>.PRS0.back_control_exists = 290 5 5
TYPE_PRS_TBL.<36>.PRS0.ba_bitmap_exists = 290 6 6
TYPE_PRS_TBL.<36>.PRS0.is_beacon = 290 7 7
TYPE_PRS_TBL.<36>.PRS0.is_deep = 290 8 8
TYPE_PRS_TBL.<36>.PRS0.mac_header_length_bytes = 290 9 13
TYPE_PRS_TBL.<36>.PRS0.type_fwd_enable = 290 14 14
TYPE_PRS_TBL.<36>.PRS0.type_back_enable = 290 15 15
TYPE_PRS_TBL.<36>.PRS1.accept_on_bt = 292 0 0
TYPE_PRS_TBL.<36>.PRS1.accept_on_abft = 292 1 1
TYPE_PRS_TBL.<36>.PRS1.accept_on_at = 292 2 2
TYPE_PRS_TBL.<36>.PRS1.accept_on_sp = 292 3 3
TYPE_PRS_TBL.<36>.PRS1.accept_on_cbp = 292 4 4
TYPE_PRS_TBL.<36>.PRS1.accept_on_bft = 292 5 5
TYPE_PRS_TBL.<36>.PRS1.accept_on_na = 292 6 6
TYPE_PRS_TBL.<36>.PRS1.reserved.4358 = 292 7 7
TYPE_PRS_TBL.<36>.PRS1.accept_when_assoc = 292 8 8
TYPE_PRS_TBL.<36>.PRS1.accept_when_not_assoc = 292 9 9
TYPE_PRS_TBL.<36>.PRS1.accept_if_paired = 292 10 10
TYPE_PRS_TBL.<36>.PRS1.accept_if_not_paired = 292 11 11
TYPE_PRS_TBL.<36>.PRS1.addr1_bssid_en = 292 12 12
TYPE_PRS_TBL.<36>.PRS1.addr1_bcast_en = 292 13 13
TYPE_PRS_TBL.<36>.PRS1.addr1_mcast_en = 292 14 14
TYPE_PRS_TBL.<36>.PRS1.addr1_myaddr_en = 292 15 15
TYPE_PRS_TBL.<36>.PRS1.addr2_mtch_en = 292 16 16
TYPE_PRS_TBL.<36>.PRS1.tid_mtch_en = 292 17 17
TYPE_PRS_TBL.<36>.PRS1.lookup_miss_debug = 292 18 18
TYPE_PRS_TBL.<36>.PRS1.addr3_bssid_en = 292 19 20
TYPE_PRS_TBL.<36>.PRS1.zero_body_en = 292 21 21
TYPE_PRS_TBL.<36>.PRS1.decision_sel = 292 22 23
TYPE_PRS_TBL.<36>.PRS1.mi_icr_code = 292 24 27
TYPE_PRS_TBL.<36>.PRS1.reserved.4359 = 292 28 31
TYPE_PRS_TBL.<37>.type = 296 0 15
TYPE_PRS_TBL.<37>.prs0 = 298 0 15
TYPE_PRS_TBL.<37>.prs1 = 300 0 31
TYPE_PRS_TBL.<37>.TYPE.type = 296 0 1
TYPE_PRS_TBL.<37>.TYPE.subtype = 296 2 5
TYPE_PRS_TBL.<37>.TYPE.ext_bits = 296 6 9
TYPE_PRS_TBL.<37>.TYPE.valid = 296 10 10
TYPE_PRS_TBL.<37>.TYPE.reserved.4357 = 296 11 15
TYPE_PRS_TBL.<37>.PRS0.addr2_exists = 298 0 0
TYPE_PRS_TBL.<37>.PRS0.addr3_exists = 298 1 1
TYPE_PRS_TBL.<37>.PRS0.sn_exists = 298 2 2
TYPE_PRS_TBL.<37>.PRS0.addr4_exists = 298 3 3
TYPE_PRS_TBL.<37>.PRS0.qos_exists = 298 4 4
TYPE_PRS_TBL.<37>.PRS0.back_control_exists = 298 5 5
TYPE_PRS_TBL.<37>.PRS0.ba_bitmap_exists = 298 6 6
TYPE_PRS_TBL.<37>.PRS0.is_beacon = 298 7 7
TYPE_PRS_TBL.<37>.PRS0.is_deep = 298 8 8
TYPE_PRS_TBL.<37>.PRS0.mac_header_length_bytes = 298 9 13
TYPE_PRS_TBL.<37>.PRS0.type_fwd_enable = 298 14 14
TYPE_PRS_TBL.<37>.PRS0.type_back_enable = 298 15 15
TYPE_PRS_TBL.<37>.PRS1.accept_on_bt = 300 0 0
TYPE_PRS_TBL.<37>.PRS1.accept_on_abft = 300 1 1
TYPE_PRS_TBL.<37>.PRS1.accept_on_at = 300 2 2
TYPE_PRS_TBL.<37>.PRS1.accept_on_sp = 300 3 3
TYPE_PRS_TBL.<37>.PRS1.accept_on_cbp = 300 4 4
TYPE_PRS_TBL.<37>.PRS1.accept_on_bft = 300 5 5
TYPE_PRS_TBL.<37>.PRS1.accept_on_na = 300 6 6
TYPE_PRS_TBL.<37>.PRS1.reserved.4358 = 300 7 7
TYPE_PRS_TBL.<37>.PRS1.accept_when_assoc = 300 8 8
TYPE_PRS_TBL.<37>.PRS1.accept_when_not_assoc = 300 9 9
TYPE_PRS_TBL.<37>.PRS1.accept_if_paired = 300 10 10
TYPE_PRS_TBL.<37>.PRS1.accept_if_not_paired = 300 11 11
TYPE_PRS_TBL.<37>.PRS1.addr1_bssid_en = 300 12 12
TYPE_PRS_TBL.<37>.PRS1.addr1_bcast_en = 300 13 13
TYPE_PRS_TBL.<37>.PRS1.addr1_mcast_en = 300 14 14
TYPE_PRS_TBL.<37>.PRS1.addr1_myaddr_en = 300 15 15
TYPE_PRS_TBL.<37>.PRS1.addr2_mtch_en = 300 16 16
TYPE_PRS_TBL.<37>.PRS1.tid_mtch_en = 300 17 17
TYPE_PRS_TBL.<37>.PRS1.lookup_miss_debug = 300 18 18
TYPE_PRS_TBL.<37>.PRS1.addr3_bssid_en = 300 19 20
TYPE_PRS_TBL.<37>.PRS1.zero_body_en = 300 21 21
TYPE_PRS_TBL.<37>.PRS1.decision_sel = 300 22 23
TYPE_PRS_TBL.<37>.PRS1.mi_icr_code = 300 24 27
TYPE_PRS_TBL.<37>.PRS1.reserved.4359 = 300 28 31
TYPE_PRS_TBL.<38>.type = 304 0 15
TYPE_PRS_TBL.<38>.prs0 = 306 0 15
TYPE_PRS_TBL.<38>.prs1 = 308 0 31
TYPE_PRS_TBL.<38>.TYPE.type = 304 0 1
TYPE_PRS_TBL.<38>.TYPE.subtype = 304 2 5
TYPE_PRS_TBL.<38>.TYPE.ext_bits = 304 6 9
TYPE_PRS_TBL.<38>.TYPE.valid = 304 10 10
TYPE_PRS_TBL.<38>.TYPE.reserved.4357 = 304 11 15
TYPE_PRS_TBL.<38>.PRS0.addr2_exists = 306 0 0
TYPE_PRS_TBL.<38>.PRS0.addr3_exists = 306 1 1
TYPE_PRS_TBL.<38>.PRS0.sn_exists = 306 2 2
TYPE_PRS_TBL.<38>.PRS0.addr4_exists = 306 3 3
TYPE_PRS_TBL.<38>.PRS0.qos_exists = 306 4 4
TYPE_PRS_TBL.<38>.PRS0.back_control_exists = 306 5 5
TYPE_PRS_TBL.<38>.PRS0.ba_bitmap_exists = 306 6 6
TYPE_PRS_TBL.<38>.PRS0.is_beacon = 306 7 7
TYPE_PRS_TBL.<38>.PRS0.is_deep = 306 8 8
TYPE_PRS_TBL.<38>.PRS0.mac_header_length_bytes = 306 9 13
TYPE_PRS_TBL.<38>.PRS0.type_fwd_enable = 306 14 14
TYPE_PRS_TBL.<38>.PRS0.type_back_enable = 306 15 15
TYPE_PRS_TBL.<38>.PRS1.accept_on_bt = 308 0 0
TYPE_PRS_TBL.<38>.PRS1.accept_on_abft = 308 1 1
TYPE_PRS_TBL.<38>.PRS1.accept_on_at = 308 2 2
TYPE_PRS_TBL.<38>.PRS1.accept_on_sp = 308 3 3
TYPE_PRS_TBL.<38>.PRS1.accept_on_cbp = 308 4 4
TYPE_PRS_TBL.<38>.PRS1.accept_on_bft = 308 5 5
TYPE_PRS_TBL.<38>.PRS1.accept_on_na = 308 6 6
TYPE_PRS_TBL.<38>.PRS1.reserved.4358 = 308 7 7
TYPE_PRS_TBL.<38>.PRS1.accept_when_assoc = 308 8 8
TYPE_PRS_TBL.<38>.PRS1.accept_when_not_assoc = 308 9 9
TYPE_PRS_TBL.<38>.PRS1.accept_if_paired = 308 10 10
TYPE_PRS_TBL.<38>.PRS1.accept_if_not_paired = 308 11 11
TYPE_PRS_TBL.<38>.PRS1.addr1_bssid_en = 308 12 12
TYPE_PRS_TBL.<38>.PRS1.addr1_bcast_en = 308 13 13
TYPE_PRS_TBL.<38>.PRS1.addr1_mcast_en = 308 14 14
TYPE_PRS_TBL.<38>.PRS1.addr1_myaddr_en = 308 15 15
TYPE_PRS_TBL.<38>.PRS1.addr2_mtch_en = 308 16 16
TYPE_PRS_TBL.<38>.PRS1.tid_mtch_en = 308 17 17
TYPE_PRS_TBL.<38>.PRS1.lookup_miss_debug = 308 18 18
TYPE_PRS_TBL.<38>.PRS1.addr3_bssid_en = 308 19 20
TYPE_PRS_TBL.<38>.PRS1.zero_body_en = 308 21 21
TYPE_PRS_TBL.<38>.PRS1.decision_sel = 308 22 23
TYPE_PRS_TBL.<38>.PRS1.mi_icr_code = 308 24 27
TYPE_PRS_TBL.<38>.PRS1.reserved.4359 = 308 28 31
TYPE_PRS_TBL.<39>.type = 312 0 15
TYPE_PRS_TBL.<39>.prs0 = 314 0 15
TYPE_PRS_TBL.<39>.prs1 = 316 0 31
TYPE_PRS_TBL.<39>.TYPE.type = 312 0 1
TYPE_PRS_TBL.<39>.TYPE.subtype = 312 2 5
TYPE_PRS_TBL.<39>.TYPE.ext_bits = 312 6 9
TYPE_PRS_TBL.<39>.TYPE.valid = 312 10 10
TYPE_PRS_TBL.<39>.TYPE.reserved.4357 = 312 11 15
TYPE_PRS_TBL.<39>.PRS0.addr2_exists = 314 0 0
TYPE_PRS_TBL.<39>.PRS0.addr3_exists = 314 1 1
TYPE_PRS_TBL.<39>.PRS0.sn_exists = 314 2 2
TYPE_PRS_TBL.<39>.PRS0.addr4_exists = 314 3 3
TYPE_PRS_TBL.<39>.PRS0.qos_exists = 314 4 4
TYPE_PRS_TBL.<39>.PRS0.back_control_exists = 314 5 5
TYPE_PRS_TBL.<39>.PRS0.ba_bitmap_exists = 314 6 6
TYPE_PRS_TBL.<39>.PRS0.is_beacon = 314 7 7
TYPE_PRS_TBL.<39>.PRS0.is_deep = 314 8 8
TYPE_PRS_TBL.<39>.PRS0.mac_header_length_bytes = 314 9 13
TYPE_PRS_TBL.<39>.PRS0.type_fwd_enable = 314 14 14
TYPE_PRS_TBL.<39>.PRS0.type_back_enable = 314 15 15
TYPE_PRS_TBL.<39>.PRS1.accept_on_bt = 316 0 0
TYPE_PRS_TBL.<39>.PRS1.accept_on_abft = 316 1 1
TYPE_PRS_TBL.<39>.PRS1.accept_on_at = 316 2 2
TYPE_PRS_TBL.<39>.PRS1.accept_on_sp = 316 3 3
TYPE_PRS_TBL.<39>.PRS1.accept_on_cbp = 316 4 4
TYPE_PRS_TBL.<39>.PRS1.accept_on_bft = 316 5 5
TYPE_PRS_TBL.<39>.PRS1.accept_on_na = 316 6 6
TYPE_PRS_TBL.<39>.PRS1.reserved.4358 = 316 7 7
TYPE_PRS_TBL.<39>.PRS1.accept_when_assoc = 316 8 8
TYPE_PRS_TBL.<39>.PRS1.accept_when_not_assoc = 316 9 9
TYPE_PRS_TBL.<39>.PRS1.accept_if_paired = 316 10 10
TYPE_PRS_TBL.<39>.PRS1.accept_if_not_paired = 316 11 11
TYPE_PRS_TBL.<39>.PRS1.addr1_bssid_en = 316 12 12
TYPE_PRS_TBL.<39>.PRS1.addr1_bcast_en = 316 13 13
TYPE_PRS_TBL.<39>.PRS1.addr1_mcast_en = 316 14 14
TYPE_PRS_TBL.<39>.PRS1.addr1_myaddr_en = 316 15 15
TYPE_PRS_TBL.<39>.PRS1.addr2_mtch_en = 316 16 16
TYPE_PRS_TBL.<39>.PRS1.tid_mtch_en = 316 17 17
TYPE_PRS_TBL.<39>.PRS1.lookup_miss_debug = 316 18 18
TYPE_PRS_TBL.<39>.PRS1.addr3_bssid_en = 316 19 20
TYPE_PRS_TBL.<39>.PRS1.zero_body_en = 316 21 21
TYPE_PRS_TBL.<39>.PRS1.decision_sel = 316 22 23
TYPE_PRS_TBL.<39>.PRS1.mi_icr_code = 316 24 27
TYPE_PRS_TBL.<39>.PRS1.reserved.4359 = 316 28 31
TYPE_PRS_TBL.<40>.type = 320 0 15
TYPE_PRS_TBL.<40>.prs0 = 322 0 15
TYPE_PRS_TBL.<40>.prs1 = 324 0 31
TYPE_PRS_TBL.<40>.TYPE.type = 320 0 1
TYPE_PRS_TBL.<40>.TYPE.subtype = 320 2 5
TYPE_PRS_TBL.<40>.TYPE.ext_bits = 320 6 9
TYPE_PRS_TBL.<40>.TYPE.valid = 320 10 10
TYPE_PRS_TBL.<40>.TYPE.reserved.4357 = 320 11 15
TYPE_PRS_TBL.<40>.PRS0.addr2_exists = 322 0 0
TYPE_PRS_TBL.<40>.PRS0.addr3_exists = 322 1 1
TYPE_PRS_TBL.<40>.PRS0.sn_exists = 322 2 2
TYPE_PRS_TBL.<40>.PRS0.addr4_exists = 322 3 3
TYPE_PRS_TBL.<40>.PRS0.qos_exists = 322 4 4
TYPE_PRS_TBL.<40>.PRS0.back_control_exists = 322 5 5
TYPE_PRS_TBL.<40>.PRS0.ba_bitmap_exists = 322 6 6
TYPE_PRS_TBL.<40>.PRS0.is_beacon = 322 7 7
TYPE_PRS_TBL.<40>.PRS0.is_deep = 322 8 8
TYPE_PRS_TBL.<40>.PRS0.mac_header_length_bytes = 322 9 13
TYPE_PRS_TBL.<40>.PRS0.type_fwd_enable = 322 14 14
TYPE_PRS_TBL.<40>.PRS0.type_back_enable = 322 15 15
TYPE_PRS_TBL.<40>.PRS1.accept_on_bt = 324 0 0
TYPE_PRS_TBL.<40>.PRS1.accept_on_abft = 324 1 1
TYPE_PRS_TBL.<40>.PRS1.accept_on_at = 324 2 2
TYPE_PRS_TBL.<40>.PRS1.accept_on_sp = 324 3 3
TYPE_PRS_TBL.<40>.PRS1.accept_on_cbp = 324 4 4
TYPE_PRS_TBL.<40>.PRS1.accept_on_bft = 324 5 5
TYPE_PRS_TBL.<40>.PRS1.accept_on_na = 324 6 6
TYPE_PRS_TBL.<40>.PRS1.reserved.4358 = 324 7 7
TYPE_PRS_TBL.<40>.PRS1.accept_when_assoc = 324 8 8
TYPE_PRS_TBL.<40>.PRS1.accept_when_not_assoc = 324 9 9
TYPE_PRS_TBL.<40>.PRS1.accept_if_paired = 324 10 10
TYPE_PRS_TBL.<40>.PRS1.accept_if_not_paired = 324 11 11
TYPE_PRS_TBL.<40>.PRS1.addr1_bssid_en = 324 12 12
TYPE_PRS_TBL.<40>.PRS1.addr1_bcast_en = 324 13 13
TYPE_PRS_TBL.<40>.PRS1.addr1_mcast_en = 324 14 14
TYPE_PRS_TBL.<40>.PRS1.addr1_myaddr_en = 324 15 15
TYPE_PRS_TBL.<40>.PRS1.addr2_mtch_en = 324 16 16
TYPE_PRS_TBL.<40>.PRS1.tid_mtch_en = 324 17 17
TYPE_PRS_TBL.<40>.PRS1.lookup_miss_debug = 324 18 18
TYPE_PRS_TBL.<40>.PRS1.addr3_bssid_en = 324 19 20
TYPE_PRS_TBL.<40>.PRS1.zero_body_en = 324 21 21
TYPE_PRS_TBL.<40>.PRS1.decision_sel = 324 22 23
TYPE_PRS_TBL.<40>.PRS1.mi_icr_code = 324 24 27
TYPE_PRS_TBL.<40>.PRS1.reserved.4359 = 324 28 31
TYPE_PRS_TBL.<41>.type = 328 0 15
TYPE_PRS_TBL.<41>.prs0 = 330 0 15
TYPE_PRS_TBL.<41>.prs1 = 332 0 31
TYPE_PRS_TBL.<41>.TYPE.type = 328 0 1
TYPE_PRS_TBL.<41>.TYPE.subtype = 328 2 5
TYPE_PRS_TBL.<41>.TYPE.ext_bits = 328 6 9
TYPE_PRS_TBL.<41>.TYPE.valid = 328 10 10
TYPE_PRS_TBL.<41>.TYPE.reserved.4357 = 328 11 15
TYPE_PRS_TBL.<41>.PRS0.addr2_exists = 330 0 0
TYPE_PRS_TBL.<41>.PRS0.addr3_exists = 330 1 1
TYPE_PRS_TBL.<41>.PRS0.sn_exists = 330 2 2
TYPE_PRS_TBL.<41>.PRS0.addr4_exists = 330 3 3
TYPE_PRS_TBL.<41>.PRS0.qos_exists = 330 4 4
TYPE_PRS_TBL.<41>.PRS0.back_control_exists = 330 5 5
TYPE_PRS_TBL.<41>.PRS0.ba_bitmap_exists = 330 6 6
TYPE_PRS_TBL.<41>.PRS0.is_beacon = 330 7 7
TYPE_PRS_TBL.<41>.PRS0.is_deep = 330 8 8
TYPE_PRS_TBL.<41>.PRS0.mac_header_length_bytes = 330 9 13
TYPE_PRS_TBL.<41>.PRS0.type_fwd_enable = 330 14 14
TYPE_PRS_TBL.<41>.PRS0.type_back_enable = 330 15 15
TYPE_PRS_TBL.<41>.PRS1.accept_on_bt = 332 0 0
TYPE_PRS_TBL.<41>.PRS1.accept_on_abft = 332 1 1
TYPE_PRS_TBL.<41>.PRS1.accept_on_at = 332 2 2
TYPE_PRS_TBL.<41>.PRS1.accept_on_sp = 332 3 3
TYPE_PRS_TBL.<41>.PRS1.accept_on_cbp = 332 4 4
TYPE_PRS_TBL.<41>.PRS1.accept_on_bft = 332 5 5
TYPE_PRS_TBL.<41>.PRS1.accept_on_na = 332 6 6
TYPE_PRS_TBL.<41>.PRS1.reserved.4358 = 332 7 7
TYPE_PRS_TBL.<41>.PRS1.accept_when_assoc = 332 8 8
TYPE_PRS_TBL.<41>.PRS1.accept_when_not_assoc = 332 9 9
TYPE_PRS_TBL.<41>.PRS1.accept_if_paired = 332 10 10
TYPE_PRS_TBL.<41>.PRS1.accept_if_not_paired = 332 11 11
TYPE_PRS_TBL.<41>.PRS1.addr1_bssid_en = 332 12 12
TYPE_PRS_TBL.<41>.PRS1.addr1_bcast_en = 332 13 13
TYPE_PRS_TBL.<41>.PRS1.addr1_mcast_en = 332 14 14
TYPE_PRS_TBL.<41>.PRS1.addr1_myaddr_en = 332 15 15
TYPE_PRS_TBL.<41>.PRS1.addr2_mtch_en = 332 16 16
TYPE_PRS_TBL.<41>.PRS1.tid_mtch_en = 332 17 17
TYPE_PRS_TBL.<41>.PRS1.lookup_miss_debug = 332 18 18
TYPE_PRS_TBL.<41>.PRS1.addr3_bssid_en = 332 19 20
TYPE_PRS_TBL.<41>.PRS1.zero_body_en = 332 21 21
TYPE_PRS_TBL.<41>.PRS1.decision_sel = 332 22 23
TYPE_PRS_TBL.<41>.PRS1.mi_icr_code = 332 24 27
TYPE_PRS_TBL.<41>.PRS1.reserved.4359 = 332 28 31
TYPE_PRS_TBL.<42>.type = 336 0 15
TYPE_PRS_TBL.<42>.prs0 = 338 0 15
TYPE_PRS_TBL.<42>.prs1 = 340 0 31
TYPE_PRS_TBL.<42>.TYPE.type = 336 0 1
TYPE_PRS_TBL.<42>.TYPE.subtype = 336 2 5
TYPE_PRS_TBL.<42>.TYPE.ext_bits = 336 6 9
TYPE_PRS_TBL.<42>.TYPE.valid = 336 10 10
TYPE_PRS_TBL.<42>.TYPE.reserved.4357 = 336 11 15
TYPE_PRS_TBL.<42>.PRS0.addr2_exists = 338 0 0
TYPE_PRS_TBL.<42>.PRS0.addr3_exists = 338 1 1
TYPE_PRS_TBL.<42>.PRS0.sn_exists = 338 2 2
TYPE_PRS_TBL.<42>.PRS0.addr4_exists = 338 3 3
TYPE_PRS_TBL.<42>.PRS0.qos_exists = 338 4 4
TYPE_PRS_TBL.<42>.PRS0.back_control_exists = 338 5 5
TYPE_PRS_TBL.<42>.PRS0.ba_bitmap_exists = 338 6 6
TYPE_PRS_TBL.<42>.PRS0.is_beacon = 338 7 7
TYPE_PRS_TBL.<42>.PRS0.is_deep = 338 8 8
TYPE_PRS_TBL.<42>.PRS0.mac_header_length_bytes = 338 9 13
TYPE_PRS_TBL.<42>.PRS0.type_fwd_enable = 338 14 14
TYPE_PRS_TBL.<42>.PRS0.type_back_enable = 338 15 15
TYPE_PRS_TBL.<42>.PRS1.accept_on_bt = 340 0 0
TYPE_PRS_TBL.<42>.PRS1.accept_on_abft = 340 1 1
TYPE_PRS_TBL.<42>.PRS1.accept_on_at = 340 2 2
TYPE_PRS_TBL.<42>.PRS1.accept_on_sp = 340 3 3
TYPE_PRS_TBL.<42>.PRS1.accept_on_cbp = 340 4 4
TYPE_PRS_TBL.<42>.PRS1.accept_on_bft = 340 5 5
TYPE_PRS_TBL.<42>.PRS1.accept_on_na = 340 6 6
TYPE_PRS_TBL.<42>.PRS1.reserved.4358 = 340 7 7
TYPE_PRS_TBL.<42>.PRS1.accept_when_assoc = 340 8 8
TYPE_PRS_TBL.<42>.PRS1.accept_when_not_assoc = 340 9 9
TYPE_PRS_TBL.<42>.PRS1.accept_if_paired = 340 10 10
TYPE_PRS_TBL.<42>.PRS1.accept_if_not_paired = 340 11 11
TYPE_PRS_TBL.<42>.PRS1.addr1_bssid_en = 340 12 12
TYPE_PRS_TBL.<42>.PRS1.addr1_bcast_en = 340 13 13
TYPE_PRS_TBL.<42>.PRS1.addr1_mcast_en = 340 14 14
TYPE_PRS_TBL.<42>.PRS1.addr1_myaddr_en = 340 15 15
TYPE_PRS_TBL.<42>.PRS1.addr2_mtch_en = 340 16 16
TYPE_PRS_TBL.<42>.PRS1.tid_mtch_en = 340 17 17
TYPE_PRS_TBL.<42>.PRS1.lookup_miss_debug = 340 18 18
TYPE_PRS_TBL.<42>.PRS1.addr3_bssid_en = 340 19 20
TYPE_PRS_TBL.<42>.PRS1.zero_body_en = 340 21 21
TYPE_PRS_TBL.<42>.PRS1.decision_sel = 340 22 23
TYPE_PRS_TBL.<42>.PRS1.mi_icr_code = 340 24 27
TYPE_PRS_TBL.<42>.PRS1.reserved.4359 = 340 28 31
TYPE_PRS_TBL.<43>.type = 344 0 15
TYPE_PRS_TBL.<43>.prs0 = 346 0 15
TYPE_PRS_TBL.<43>.prs1 = 348 0 31
TYPE_PRS_TBL.<43>.TYPE.type = 344 0 1
TYPE_PRS_TBL.<43>.TYPE.subtype = 344 2 5
TYPE_PRS_TBL.<43>.TYPE.ext_bits = 344 6 9
TYPE_PRS_TBL.<43>.TYPE.valid = 344 10 10
TYPE_PRS_TBL.<43>.TYPE.reserved.4357 = 344 11 15
TYPE_PRS_TBL.<43>.PRS0.addr2_exists = 346 0 0
TYPE_PRS_TBL.<43>.PRS0.addr3_exists = 346 1 1
TYPE_PRS_TBL.<43>.PRS0.sn_exists = 346 2 2
TYPE_PRS_TBL.<43>.PRS0.addr4_exists = 346 3 3
TYPE_PRS_TBL.<43>.PRS0.qos_exists = 346 4 4
TYPE_PRS_TBL.<43>.PRS0.back_control_exists = 346 5 5
TYPE_PRS_TBL.<43>.PRS0.ba_bitmap_exists = 346 6 6
TYPE_PRS_TBL.<43>.PRS0.is_beacon = 346 7 7
TYPE_PRS_TBL.<43>.PRS0.is_deep = 346 8 8
TYPE_PRS_TBL.<43>.PRS0.mac_header_length_bytes = 346 9 13
TYPE_PRS_TBL.<43>.PRS0.type_fwd_enable = 346 14 14
TYPE_PRS_TBL.<43>.PRS0.type_back_enable = 346 15 15
TYPE_PRS_TBL.<43>.PRS1.accept_on_bt = 348 0 0
TYPE_PRS_TBL.<43>.PRS1.accept_on_abft = 348 1 1
TYPE_PRS_TBL.<43>.PRS1.accept_on_at = 348 2 2
TYPE_PRS_TBL.<43>.PRS1.accept_on_sp = 348 3 3
TYPE_PRS_TBL.<43>.PRS1.accept_on_cbp = 348 4 4
TYPE_PRS_TBL.<43>.PRS1.accept_on_bft = 348 5 5
TYPE_PRS_TBL.<43>.PRS1.accept_on_na = 348 6 6
TYPE_PRS_TBL.<43>.PRS1.reserved.4358 = 348 7 7
TYPE_PRS_TBL.<43>.PRS1.accept_when_assoc = 348 8 8
TYPE_PRS_TBL.<43>.PRS1.accept_when_not_assoc = 348 9 9
TYPE_PRS_TBL.<43>.PRS1.accept_if_paired = 348 10 10
TYPE_PRS_TBL.<43>.PRS1.accept_if_not_paired = 348 11 11
TYPE_PRS_TBL.<43>.PRS1.addr1_bssid_en = 348 12 12
TYPE_PRS_TBL.<43>.PRS1.addr1_bcast_en = 348 13 13
TYPE_PRS_TBL.<43>.PRS1.addr1_mcast_en = 348 14 14
TYPE_PRS_TBL.<43>.PRS1.addr1_myaddr_en = 348 15 15
TYPE_PRS_TBL.<43>.PRS1.addr2_mtch_en = 348 16 16
TYPE_PRS_TBL.<43>.PRS1.tid_mtch_en = 348 17 17
TYPE_PRS_TBL.<43>.PRS1.lookup_miss_debug = 348 18 18
TYPE_PRS_TBL.<43>.PRS1.addr3_bssid_en = 348 19 20
TYPE_PRS_TBL.<43>.PRS1.zero_body_en = 348 21 21
TYPE_PRS_TBL.<43>.PRS1.decision_sel = 348 22 23
TYPE_PRS_TBL.<43>.PRS1.mi_icr_code = 348 24 27
TYPE_PRS_TBL.<43>.PRS1.reserved.4359 = 348 28 31
TYPE_PRS_TBL.<44>.type = 352 0 15
TYPE_PRS_TBL.<44>.prs0 = 354 0 15
TYPE_PRS_TBL.<44>.prs1 = 356 0 31
TYPE_PRS_TBL.<44>.TYPE.type = 352 0 1
TYPE_PRS_TBL.<44>.TYPE.subtype = 352 2 5
TYPE_PRS_TBL.<44>.TYPE.ext_bits = 352 6 9
TYPE_PRS_TBL.<44>.TYPE.valid = 352 10 10
TYPE_PRS_TBL.<44>.TYPE.reserved.4357 = 352 11 15
TYPE_PRS_TBL.<44>.PRS0.addr2_exists = 354 0 0
TYPE_PRS_TBL.<44>.PRS0.addr3_exists = 354 1 1
TYPE_PRS_TBL.<44>.PRS0.sn_exists = 354 2 2
TYPE_PRS_TBL.<44>.PRS0.addr4_exists = 354 3 3
TYPE_PRS_TBL.<44>.PRS0.qos_exists = 354 4 4
TYPE_PRS_TBL.<44>.PRS0.back_control_exists = 354 5 5
TYPE_PRS_TBL.<44>.PRS0.ba_bitmap_exists = 354 6 6
TYPE_PRS_TBL.<44>.PRS0.is_beacon = 354 7 7
TYPE_PRS_TBL.<44>.PRS0.is_deep = 354 8 8
TYPE_PRS_TBL.<44>.PRS0.mac_header_length_bytes = 354 9 13
TYPE_PRS_TBL.<44>.PRS0.type_fwd_enable = 354 14 14
TYPE_PRS_TBL.<44>.PRS0.type_back_enable = 354 15 15
TYPE_PRS_TBL.<44>.PRS1.accept_on_bt = 356 0 0
TYPE_PRS_TBL.<44>.PRS1.accept_on_abft = 356 1 1
TYPE_PRS_TBL.<44>.PRS1.accept_on_at = 356 2 2
TYPE_PRS_TBL.<44>.PRS1.accept_on_sp = 356 3 3
TYPE_PRS_TBL.<44>.PRS1.accept_on_cbp = 356 4 4
TYPE_PRS_TBL.<44>.PRS1.accept_on_bft = 356 5 5
TYPE_PRS_TBL.<44>.PRS1.accept_on_na = 356 6 6
TYPE_PRS_TBL.<44>.PRS1.reserved.4358 = 356 7 7
TYPE_PRS_TBL.<44>.PRS1.accept_when_assoc = 356 8 8
TYPE_PRS_TBL.<44>.PRS1.accept_when_not_assoc = 356 9 9
TYPE_PRS_TBL.<44>.PRS1.accept_if_paired = 356 10 10
TYPE_PRS_TBL.<44>.PRS1.accept_if_not_paired = 356 11 11
TYPE_PRS_TBL.<44>.PRS1.addr1_bssid_en = 356 12 12
TYPE_PRS_TBL.<44>.PRS1.addr1_bcast_en = 356 13 13
TYPE_PRS_TBL.<44>.PRS1.addr1_mcast_en = 356 14 14
TYPE_PRS_TBL.<44>.PRS1.addr1_myaddr_en = 356 15 15
TYPE_PRS_TBL.<44>.PRS1.addr2_mtch_en = 356 16 16
TYPE_PRS_TBL.<44>.PRS1.tid_mtch_en = 356 17 17
TYPE_PRS_TBL.<44>.PRS1.lookup_miss_debug = 356 18 18
TYPE_PRS_TBL.<44>.PRS1.addr3_bssid_en = 356 19 20
TYPE_PRS_TBL.<44>.PRS1.zero_body_en = 356 21 21
TYPE_PRS_TBL.<44>.PRS1.decision_sel = 356 22 23
TYPE_PRS_TBL.<44>.PRS1.mi_icr_code = 356 24 27
TYPE_PRS_TBL.<44>.PRS1.reserved.4359 = 356 28 31
TYPE_PRS_TBL.<45>.type = 360 0 15
TYPE_PRS_TBL.<45>.prs0 = 362 0 15
TYPE_PRS_TBL.<45>.prs1 = 364 0 31
TYPE_PRS_TBL.<45>.TYPE.type = 360 0 1
TYPE_PRS_TBL.<45>.TYPE.subtype = 360 2 5
TYPE_PRS_TBL.<45>.TYPE.ext_bits = 360 6 9
TYPE_PRS_TBL.<45>.TYPE.valid = 360 10 10
TYPE_PRS_TBL.<45>.TYPE.reserved.4357 = 360 11 15
TYPE_PRS_TBL.<45>.PRS0.addr2_exists = 362 0 0
TYPE_PRS_TBL.<45>.PRS0.addr3_exists = 362 1 1
TYPE_PRS_TBL.<45>.PRS0.sn_exists = 362 2 2
TYPE_PRS_TBL.<45>.PRS0.addr4_exists = 362 3 3
TYPE_PRS_TBL.<45>.PRS0.qos_exists = 362 4 4
TYPE_PRS_TBL.<45>.PRS0.back_control_exists = 362 5 5
TYPE_PRS_TBL.<45>.PRS0.ba_bitmap_exists = 362 6 6
TYPE_PRS_TBL.<45>.PRS0.is_beacon = 362 7 7
TYPE_PRS_TBL.<45>.PRS0.is_deep = 362 8 8
TYPE_PRS_TBL.<45>.PRS0.mac_header_length_bytes = 362 9 13
TYPE_PRS_TBL.<45>.PRS0.type_fwd_enable = 362 14 14
TYPE_PRS_TBL.<45>.PRS0.type_back_enable = 362 15 15
TYPE_PRS_TBL.<45>.PRS1.accept_on_bt = 364 0 0
TYPE_PRS_TBL.<45>.PRS1.accept_on_abft = 364 1 1
TYPE_PRS_TBL.<45>.PRS1.accept_on_at = 364 2 2
TYPE_PRS_TBL.<45>.PRS1.accept_on_sp = 364 3 3
TYPE_PRS_TBL.<45>.PRS1.accept_on_cbp = 364 4 4
TYPE_PRS_TBL.<45>.PRS1.accept_on_bft = 364 5 5
TYPE_PRS_TBL.<45>.PRS1.accept_on_na = 364 6 6
TYPE_PRS_TBL.<45>.PRS1.reserved.4358 = 364 7 7
TYPE_PRS_TBL.<45>.PRS1.accept_when_assoc = 364 8 8
TYPE_PRS_TBL.<45>.PRS1.accept_when_not_assoc = 364 9 9
TYPE_PRS_TBL.<45>.PRS1.accept_if_paired = 364 10 10
TYPE_PRS_TBL.<45>.PRS1.accept_if_not_paired = 364 11 11
TYPE_PRS_TBL.<45>.PRS1.addr1_bssid_en = 364 12 12
TYPE_PRS_TBL.<45>.PRS1.addr1_bcast_en = 364 13 13
TYPE_PRS_TBL.<45>.PRS1.addr1_mcast_en = 364 14 14
TYPE_PRS_TBL.<45>.PRS1.addr1_myaddr_en = 364 15 15
TYPE_PRS_TBL.<45>.PRS1.addr2_mtch_en = 364 16 16
TYPE_PRS_TBL.<45>.PRS1.tid_mtch_en = 364 17 17
TYPE_PRS_TBL.<45>.PRS1.lookup_miss_debug = 364 18 18
TYPE_PRS_TBL.<45>.PRS1.addr3_bssid_en = 364 19 20
TYPE_PRS_TBL.<45>.PRS1.zero_body_en = 364 21 21
TYPE_PRS_TBL.<45>.PRS1.decision_sel = 364 22 23
TYPE_PRS_TBL.<45>.PRS1.mi_icr_code = 364 24 27
TYPE_PRS_TBL.<45>.PRS1.reserved.4359 = 364 28 31
TYPE_PRS_TBL.<46>.type = 368 0 15
TYPE_PRS_TBL.<46>.prs0 = 370 0 15
TYPE_PRS_TBL.<46>.prs1 = 372 0 31
TYPE_PRS_TBL.<46>.TYPE.type = 368 0 1
TYPE_PRS_TBL.<46>.TYPE.subtype = 368 2 5
TYPE_PRS_TBL.<46>.TYPE.ext_bits = 368 6 9
TYPE_PRS_TBL.<46>.TYPE.valid = 368 10 10
TYPE_PRS_TBL.<46>.TYPE.reserved.4357 = 368 11 15
TYPE_PRS_TBL.<46>.PRS0.addr2_exists = 370 0 0
TYPE_PRS_TBL.<46>.PRS0.addr3_exists = 370 1 1
TYPE_PRS_TBL.<46>.PRS0.sn_exists = 370 2 2
TYPE_PRS_TBL.<46>.PRS0.addr4_exists = 370 3 3
TYPE_PRS_TBL.<46>.PRS0.qos_exists = 370 4 4
TYPE_PRS_TBL.<46>.PRS0.back_control_exists = 370 5 5
TYPE_PRS_TBL.<46>.PRS0.ba_bitmap_exists = 370 6 6
TYPE_PRS_TBL.<46>.PRS0.is_beacon = 370 7 7
TYPE_PRS_TBL.<46>.PRS0.is_deep = 370 8 8
TYPE_PRS_TBL.<46>.PRS0.mac_header_length_bytes = 370 9 13
TYPE_PRS_TBL.<46>.PRS0.type_fwd_enable = 370 14 14
TYPE_PRS_TBL.<46>.PRS0.type_back_enable = 370 15 15
TYPE_PRS_TBL.<46>.PRS1.accept_on_bt = 372 0 0
TYPE_PRS_TBL.<46>.PRS1.accept_on_abft = 372 1 1
TYPE_PRS_TBL.<46>.PRS1.accept_on_at = 372 2 2
TYPE_PRS_TBL.<46>.PRS1.accept_on_sp = 372 3 3
TYPE_PRS_TBL.<46>.PRS1.accept_on_cbp = 372 4 4
TYPE_PRS_TBL.<46>.PRS1.accept_on_bft = 372 5 5
TYPE_PRS_TBL.<46>.PRS1.accept_on_na = 372 6 6
TYPE_PRS_TBL.<46>.PRS1.reserved.4358 = 372 7 7
TYPE_PRS_TBL.<46>.PRS1.accept_when_assoc = 372 8 8
TYPE_PRS_TBL.<46>.PRS1.accept_when_not_assoc = 372 9 9
TYPE_PRS_TBL.<46>.PRS1.accept_if_paired = 372 10 10
TYPE_PRS_TBL.<46>.PRS1.accept_if_not_paired = 372 11 11
TYPE_PRS_TBL.<46>.PRS1.addr1_bssid_en = 372 12 12
TYPE_PRS_TBL.<46>.PRS1.addr1_bcast_en = 372 13 13
TYPE_PRS_TBL.<46>.PRS1.addr1_mcast_en = 372 14 14
TYPE_PRS_TBL.<46>.PRS1.addr1_myaddr_en = 372 15 15
TYPE_PRS_TBL.<46>.PRS1.addr2_mtch_en = 372 16 16
TYPE_PRS_TBL.<46>.PRS1.tid_mtch_en = 372 17 17
TYPE_PRS_TBL.<46>.PRS1.lookup_miss_debug = 372 18 18
TYPE_PRS_TBL.<46>.PRS1.addr3_bssid_en = 372 19 20
TYPE_PRS_TBL.<46>.PRS1.zero_body_en = 372 21 21
TYPE_PRS_TBL.<46>.PRS1.decision_sel = 372 22 23
TYPE_PRS_TBL.<46>.PRS1.mi_icr_code = 372 24 27
TYPE_PRS_TBL.<46>.PRS1.reserved.4359 = 372 28 31
TYPE_PRS_TBL.<47>.type = 376 0 15
TYPE_PRS_TBL.<47>.prs0 = 378 0 15
TYPE_PRS_TBL.<47>.prs1 = 380 0 31
TYPE_PRS_TBL.<47>.TYPE.type = 376 0 1
TYPE_PRS_TBL.<47>.TYPE.subtype = 376 2 5
TYPE_PRS_TBL.<47>.TYPE.ext_bits = 376 6 9
TYPE_PRS_TBL.<47>.TYPE.valid = 376 10 10
TYPE_PRS_TBL.<47>.TYPE.reserved.4357 = 376 11 15
TYPE_PRS_TBL.<47>.PRS0.addr2_exists = 378 0 0
TYPE_PRS_TBL.<47>.PRS0.addr3_exists = 378 1 1
TYPE_PRS_TBL.<47>.PRS0.sn_exists = 378 2 2
TYPE_PRS_TBL.<47>.PRS0.addr4_exists = 378 3 3
TYPE_PRS_TBL.<47>.PRS0.qos_exists = 378 4 4
TYPE_PRS_TBL.<47>.PRS0.back_control_exists = 378 5 5
TYPE_PRS_TBL.<47>.PRS0.ba_bitmap_exists = 378 6 6
TYPE_PRS_TBL.<47>.PRS0.is_beacon = 378 7 7
TYPE_PRS_TBL.<47>.PRS0.is_deep = 378 8 8
TYPE_PRS_TBL.<47>.PRS0.mac_header_length_bytes = 378 9 13
TYPE_PRS_TBL.<47>.PRS0.type_fwd_enable = 378 14 14
TYPE_PRS_TBL.<47>.PRS0.type_back_enable = 378 15 15
TYPE_PRS_TBL.<47>.PRS1.accept_on_bt = 380 0 0
TYPE_PRS_TBL.<47>.PRS1.accept_on_abft = 380 1 1
TYPE_PRS_TBL.<47>.PRS1.accept_on_at = 380 2 2
TYPE_PRS_TBL.<47>.PRS1.accept_on_sp = 380 3 3
TYPE_PRS_TBL.<47>.PRS1.accept_on_cbp = 380 4 4
TYPE_PRS_TBL.<47>.PRS1.accept_on_bft = 380 5 5
TYPE_PRS_TBL.<47>.PRS1.accept_on_na = 380 6 6
TYPE_PRS_TBL.<47>.PRS1.reserved.4358 = 380 7 7
TYPE_PRS_TBL.<47>.PRS1.accept_when_assoc = 380 8 8
TYPE_PRS_TBL.<47>.PRS1.accept_when_not_assoc = 380 9 9
TYPE_PRS_TBL.<47>.PRS1.accept_if_paired = 380 10 10
TYPE_PRS_TBL.<47>.PRS1.accept_if_not_paired = 380 11 11
TYPE_PRS_TBL.<47>.PRS1.addr1_bssid_en = 380 12 12
TYPE_PRS_TBL.<47>.PRS1.addr1_bcast_en = 380 13 13
TYPE_PRS_TBL.<47>.PRS1.addr1_mcast_en = 380 14 14
TYPE_PRS_TBL.<47>.PRS1.addr1_myaddr_en = 380 15 15
TYPE_PRS_TBL.<47>.PRS1.addr2_mtch_en = 380 16 16
TYPE_PRS_TBL.<47>.PRS1.tid_mtch_en = 380 17 17
TYPE_PRS_TBL.<47>.PRS1.lookup_miss_debug = 380 18 18
TYPE_PRS_TBL.<47>.PRS1.addr3_bssid_en = 380 19 20
TYPE_PRS_TBL.<47>.PRS1.zero_body_en = 380 21 21
TYPE_PRS_TBL.<47>.PRS1.decision_sel = 380 22 23
TYPE_PRS_TBL.<47>.PRS1.mi_icr_code = 380 24 27
TYPE_PRS_TBL.<47>.PRS1.reserved.4359 = 380 28 31
TYPE_PRS_TBL.<48>.type = 384 0 15
TYPE_PRS_TBL.<48>.prs0 = 386 0 15
TYPE_PRS_TBL.<48>.prs1 = 388 0 31
TYPE_PRS_TBL.<48>.TYPE.type = 384 0 1
TYPE_PRS_TBL.<48>.TYPE.subtype = 384 2 5
TYPE_PRS_TBL.<48>.TYPE.ext_bits = 384 6 9
TYPE_PRS_TBL.<48>.TYPE.valid = 384 10 10
TYPE_PRS_TBL.<48>.TYPE.reserved.4357 = 384 11 15
TYPE_PRS_TBL.<48>.PRS0.addr2_exists = 386 0 0
TYPE_PRS_TBL.<48>.PRS0.addr3_exists = 386 1 1
TYPE_PRS_TBL.<48>.PRS0.sn_exists = 386 2 2
TYPE_PRS_TBL.<48>.PRS0.addr4_exists = 386 3 3
TYPE_PRS_TBL.<48>.PRS0.qos_exists = 386 4 4
TYPE_PRS_TBL.<48>.PRS0.back_control_exists = 386 5 5
TYPE_PRS_TBL.<48>.PRS0.ba_bitmap_exists = 386 6 6
TYPE_PRS_TBL.<48>.PRS0.is_beacon = 386 7 7
TYPE_PRS_TBL.<48>.PRS0.is_deep = 386 8 8
TYPE_PRS_TBL.<48>.PRS0.mac_header_length_bytes = 386 9 13
TYPE_PRS_TBL.<48>.PRS0.type_fwd_enable = 386 14 14
TYPE_PRS_TBL.<48>.PRS0.type_back_enable = 386 15 15
TYPE_PRS_TBL.<48>.PRS1.accept_on_bt = 388 0 0
TYPE_PRS_TBL.<48>.PRS1.accept_on_abft = 388 1 1
TYPE_PRS_TBL.<48>.PRS1.accept_on_at = 388 2 2
TYPE_PRS_TBL.<48>.PRS1.accept_on_sp = 388 3 3
TYPE_PRS_TBL.<48>.PRS1.accept_on_cbp = 388 4 4
TYPE_PRS_TBL.<48>.PRS1.accept_on_bft = 388 5 5
TYPE_PRS_TBL.<48>.PRS1.accept_on_na = 388 6 6
TYPE_PRS_TBL.<48>.PRS1.reserved.4358 = 388 7 7
TYPE_PRS_TBL.<48>.PRS1.accept_when_assoc = 388 8 8
TYPE_PRS_TBL.<48>.PRS1.accept_when_not_assoc = 388 9 9
TYPE_PRS_TBL.<48>.PRS1.accept_if_paired = 388 10 10
TYPE_PRS_TBL.<48>.PRS1.accept_if_not_paired = 388 11 11
TYPE_PRS_TBL.<48>.PRS1.addr1_bssid_en = 388 12 12
TYPE_PRS_TBL.<48>.PRS1.addr1_bcast_en = 388 13 13
TYPE_PRS_TBL.<48>.PRS1.addr1_mcast_en = 388 14 14
TYPE_PRS_TBL.<48>.PRS1.addr1_myaddr_en = 388 15 15
TYPE_PRS_TBL.<48>.PRS1.addr2_mtch_en = 388 16 16
TYPE_PRS_TBL.<48>.PRS1.tid_mtch_en = 388 17 17
TYPE_PRS_TBL.<48>.PRS1.lookup_miss_debug = 388 18 18
TYPE_PRS_TBL.<48>.PRS1.addr3_bssid_en = 388 19 20
TYPE_PRS_TBL.<48>.PRS1.zero_body_en = 388 21 21
TYPE_PRS_TBL.<48>.PRS1.decision_sel = 388 22 23
TYPE_PRS_TBL.<48>.PRS1.mi_icr_code = 388 24 27
TYPE_PRS_TBL.<48>.PRS1.reserved.4359 = 388 28 31
TYPE_PRS_TBL.<49>.type = 392 0 15
TYPE_PRS_TBL.<49>.prs0 = 394 0 15
TYPE_PRS_TBL.<49>.prs1 = 396 0 31
TYPE_PRS_TBL.<49>.TYPE.type = 392 0 1
TYPE_PRS_TBL.<49>.TYPE.subtype = 392 2 5
TYPE_PRS_TBL.<49>.TYPE.ext_bits = 392 6 9
TYPE_PRS_TBL.<49>.TYPE.valid = 392 10 10
TYPE_PRS_TBL.<49>.TYPE.reserved.4357 = 392 11 15
TYPE_PRS_TBL.<49>.PRS0.addr2_exists = 394 0 0
TYPE_PRS_TBL.<49>.PRS0.addr3_exists = 394 1 1
TYPE_PRS_TBL.<49>.PRS0.sn_exists = 394 2 2
TYPE_PRS_TBL.<49>.PRS0.addr4_exists = 394 3 3
TYPE_PRS_TBL.<49>.PRS0.qos_exists = 394 4 4
TYPE_PRS_TBL.<49>.PRS0.back_control_exists = 394 5 5
TYPE_PRS_TBL.<49>.PRS0.ba_bitmap_exists = 394 6 6
TYPE_PRS_TBL.<49>.PRS0.is_beacon = 394 7 7
TYPE_PRS_TBL.<49>.PRS0.is_deep = 394 8 8
TYPE_PRS_TBL.<49>.PRS0.mac_header_length_bytes = 394 9 13
TYPE_PRS_TBL.<49>.PRS0.type_fwd_enable = 394 14 14
TYPE_PRS_TBL.<49>.PRS0.type_back_enable = 394 15 15
TYPE_PRS_TBL.<49>.PRS1.accept_on_bt = 396 0 0
TYPE_PRS_TBL.<49>.PRS1.accept_on_abft = 396 1 1
TYPE_PRS_TBL.<49>.PRS1.accept_on_at = 396 2 2
TYPE_PRS_TBL.<49>.PRS1.accept_on_sp = 396 3 3
TYPE_PRS_TBL.<49>.PRS1.accept_on_cbp = 396 4 4
TYPE_PRS_TBL.<49>.PRS1.accept_on_bft = 396 5 5
TYPE_PRS_TBL.<49>.PRS1.accept_on_na = 396 6 6
TYPE_PRS_TBL.<49>.PRS1.reserved.4358 = 396 7 7
TYPE_PRS_TBL.<49>.PRS1.accept_when_assoc = 396 8 8
TYPE_PRS_TBL.<49>.PRS1.accept_when_not_assoc = 396 9 9
TYPE_PRS_TBL.<49>.PRS1.accept_if_paired = 396 10 10
TYPE_PRS_TBL.<49>.PRS1.accept_if_not_paired = 396 11 11
TYPE_PRS_TBL.<49>.PRS1.addr1_bssid_en = 396 12 12
TYPE_PRS_TBL.<49>.PRS1.addr1_bcast_en = 396 13 13
TYPE_PRS_TBL.<49>.PRS1.addr1_mcast_en = 396 14 14
TYPE_PRS_TBL.<49>.PRS1.addr1_myaddr_en = 396 15 15
TYPE_PRS_TBL.<49>.PRS1.addr2_mtch_en = 396 16 16
TYPE_PRS_TBL.<49>.PRS1.tid_mtch_en = 396 17 17
TYPE_PRS_TBL.<49>.PRS1.lookup_miss_debug = 396 18 18
TYPE_PRS_TBL.<49>.PRS1.addr3_bssid_en = 396 19 20
TYPE_PRS_TBL.<49>.PRS1.zero_body_en = 396 21 21
TYPE_PRS_TBL.<49>.PRS1.decision_sel = 396 22 23
TYPE_PRS_TBL.<49>.PRS1.mi_icr_code = 396 24 27
TYPE_PRS_TBL.<49>.PRS1.reserved.4359 = 396 28 31
TYPE_PRS_TBL.<50>.type = 400 0 15
TYPE_PRS_TBL.<50>.prs0 = 402 0 15
TYPE_PRS_TBL.<50>.prs1 = 404 0 31
TYPE_PRS_TBL.<50>.TYPE.type = 400 0 1
TYPE_PRS_TBL.<50>.TYPE.subtype = 400 2 5
TYPE_PRS_TBL.<50>.TYPE.ext_bits = 400 6 9
TYPE_PRS_TBL.<50>.TYPE.valid = 400 10 10
TYPE_PRS_TBL.<50>.TYPE.reserved.4357 = 400 11 15
TYPE_PRS_TBL.<50>.PRS0.addr2_exists = 402 0 0
TYPE_PRS_TBL.<50>.PRS0.addr3_exists = 402 1 1
TYPE_PRS_TBL.<50>.PRS0.sn_exists = 402 2 2
TYPE_PRS_TBL.<50>.PRS0.addr4_exists = 402 3 3
TYPE_PRS_TBL.<50>.PRS0.qos_exists = 402 4 4
TYPE_PRS_TBL.<50>.PRS0.back_control_exists = 402 5 5
TYPE_PRS_TBL.<50>.PRS0.ba_bitmap_exists = 402 6 6
TYPE_PRS_TBL.<50>.PRS0.is_beacon = 402 7 7
TYPE_PRS_TBL.<50>.PRS0.is_deep = 402 8 8
TYPE_PRS_TBL.<50>.PRS0.mac_header_length_bytes = 402 9 13
TYPE_PRS_TBL.<50>.PRS0.type_fwd_enable = 402 14 14
TYPE_PRS_TBL.<50>.PRS0.type_back_enable = 402 15 15
TYPE_PRS_TBL.<50>.PRS1.accept_on_bt = 404 0 0
TYPE_PRS_TBL.<50>.PRS1.accept_on_abft = 404 1 1
TYPE_PRS_TBL.<50>.PRS1.accept_on_at = 404 2 2
TYPE_PRS_TBL.<50>.PRS1.accept_on_sp = 404 3 3
TYPE_PRS_TBL.<50>.PRS1.accept_on_cbp = 404 4 4
TYPE_PRS_TBL.<50>.PRS1.accept_on_bft = 404 5 5
TYPE_PRS_TBL.<50>.PRS1.accept_on_na = 404 6 6
TYPE_PRS_TBL.<50>.PRS1.reserved.4358 = 404 7 7
TYPE_PRS_TBL.<50>.PRS1.accept_when_assoc = 404 8 8
TYPE_PRS_TBL.<50>.PRS1.accept_when_not_assoc = 404 9 9
TYPE_PRS_TBL.<50>.PRS1.accept_if_paired = 404 10 10
TYPE_PRS_TBL.<50>.PRS1.accept_if_not_paired = 404 11 11
TYPE_PRS_TBL.<50>.PRS1.addr1_bssid_en = 404 12 12
TYPE_PRS_TBL.<50>.PRS1.addr1_bcast_en = 404 13 13
TYPE_PRS_TBL.<50>.PRS1.addr1_mcast_en = 404 14 14
TYPE_PRS_TBL.<50>.PRS1.addr1_myaddr_en = 404 15 15
TYPE_PRS_TBL.<50>.PRS1.addr2_mtch_en = 404 16 16
TYPE_PRS_TBL.<50>.PRS1.tid_mtch_en = 404 17 17
TYPE_PRS_TBL.<50>.PRS1.lookup_miss_debug = 404 18 18
TYPE_PRS_TBL.<50>.PRS1.addr3_bssid_en = 404 19 20
TYPE_PRS_TBL.<50>.PRS1.zero_body_en = 404 21 21
TYPE_PRS_TBL.<50>.PRS1.decision_sel = 404 22 23
TYPE_PRS_TBL.<50>.PRS1.mi_icr_code = 404 24 27
TYPE_PRS_TBL.<50>.PRS1.reserved.4359 = 404 28 31
TYPE_PRS_TBL.<51>.type = 408 0 15
TYPE_PRS_TBL.<51>.prs0 = 410 0 15
TYPE_PRS_TBL.<51>.prs1 = 412 0 31
TYPE_PRS_TBL.<51>.TYPE.type = 408 0 1
TYPE_PRS_TBL.<51>.TYPE.subtype = 408 2 5
TYPE_PRS_TBL.<51>.TYPE.ext_bits = 408 6 9
TYPE_PRS_TBL.<51>.TYPE.valid = 408 10 10
TYPE_PRS_TBL.<51>.TYPE.reserved.4357 = 408 11 15
TYPE_PRS_TBL.<51>.PRS0.addr2_exists = 410 0 0
TYPE_PRS_TBL.<51>.PRS0.addr3_exists = 410 1 1
TYPE_PRS_TBL.<51>.PRS0.sn_exists = 410 2 2
TYPE_PRS_TBL.<51>.PRS0.addr4_exists = 410 3 3
TYPE_PRS_TBL.<51>.PRS0.qos_exists = 410 4 4
TYPE_PRS_TBL.<51>.PRS0.back_control_exists = 410 5 5
TYPE_PRS_TBL.<51>.PRS0.ba_bitmap_exists = 410 6 6
TYPE_PRS_TBL.<51>.PRS0.is_beacon = 410 7 7
TYPE_PRS_TBL.<51>.PRS0.is_deep = 410 8 8
TYPE_PRS_TBL.<51>.PRS0.mac_header_length_bytes = 410 9 13
TYPE_PRS_TBL.<51>.PRS0.type_fwd_enable = 410 14 14
TYPE_PRS_TBL.<51>.PRS0.type_back_enable = 410 15 15
TYPE_PRS_TBL.<51>.PRS1.accept_on_bt = 412 0 0
TYPE_PRS_TBL.<51>.PRS1.accept_on_abft = 412 1 1
TYPE_PRS_TBL.<51>.PRS1.accept_on_at = 412 2 2
TYPE_PRS_TBL.<51>.PRS1.accept_on_sp = 412 3 3
TYPE_PRS_TBL.<51>.PRS1.accept_on_cbp = 412 4 4
TYPE_PRS_TBL.<51>.PRS1.accept_on_bft = 412 5 5
TYPE_PRS_TBL.<51>.PRS1.accept_on_na = 412 6 6
TYPE_PRS_TBL.<51>.PRS1.reserved.4358 = 412 7 7
TYPE_PRS_TBL.<51>.PRS1.accept_when_assoc = 412 8 8
TYPE_PRS_TBL.<51>.PRS1.accept_when_not_assoc = 412 9 9
TYPE_PRS_TBL.<51>.PRS1.accept_if_paired = 412 10 10
TYPE_PRS_TBL.<51>.PRS1.accept_if_not_paired = 412 11 11
TYPE_PRS_TBL.<51>.PRS1.addr1_bssid_en = 412 12 12
TYPE_PRS_TBL.<51>.PRS1.addr1_bcast_en = 412 13 13
TYPE_PRS_TBL.<51>.PRS1.addr1_mcast_en = 412 14 14
TYPE_PRS_TBL.<51>.PRS1.addr1_myaddr_en = 412 15 15
TYPE_PRS_TBL.<51>.PRS1.addr2_mtch_en = 412 16 16
TYPE_PRS_TBL.<51>.PRS1.tid_mtch_en = 412 17 17
TYPE_PRS_TBL.<51>.PRS1.lookup_miss_debug = 412 18 18
TYPE_PRS_TBL.<51>.PRS1.addr3_bssid_en = 412 19 20
TYPE_PRS_TBL.<51>.PRS1.zero_body_en = 412 21 21
TYPE_PRS_TBL.<51>.PRS1.decision_sel = 412 22 23
TYPE_PRS_TBL.<51>.PRS1.mi_icr_code = 412 24 27
TYPE_PRS_TBL.<51>.PRS1.reserved.4359 = 412 28 31
TYPE_PRS_TBL.<52>.type = 416 0 15
TYPE_PRS_TBL.<52>.prs0 = 418 0 15
TYPE_PRS_TBL.<52>.prs1 = 420 0 31
TYPE_PRS_TBL.<52>.TYPE.type = 416 0 1
TYPE_PRS_TBL.<52>.TYPE.subtype = 416 2 5
TYPE_PRS_TBL.<52>.TYPE.ext_bits = 416 6 9
TYPE_PRS_TBL.<52>.TYPE.valid = 416 10 10
TYPE_PRS_TBL.<52>.TYPE.reserved.4357 = 416 11 15
TYPE_PRS_TBL.<52>.PRS0.addr2_exists = 418 0 0
TYPE_PRS_TBL.<52>.PRS0.addr3_exists = 418 1 1
TYPE_PRS_TBL.<52>.PRS0.sn_exists = 418 2 2
TYPE_PRS_TBL.<52>.PRS0.addr4_exists = 418 3 3
TYPE_PRS_TBL.<52>.PRS0.qos_exists = 418 4 4
TYPE_PRS_TBL.<52>.PRS0.back_control_exists = 418 5 5
TYPE_PRS_TBL.<52>.PRS0.ba_bitmap_exists = 418 6 6
TYPE_PRS_TBL.<52>.PRS0.is_beacon = 418 7 7
TYPE_PRS_TBL.<52>.PRS0.is_deep = 418 8 8
TYPE_PRS_TBL.<52>.PRS0.mac_header_length_bytes = 418 9 13
TYPE_PRS_TBL.<52>.PRS0.type_fwd_enable = 418 14 14
TYPE_PRS_TBL.<52>.PRS0.type_back_enable = 418 15 15
TYPE_PRS_TBL.<52>.PRS1.accept_on_bt = 420 0 0
TYPE_PRS_TBL.<52>.PRS1.accept_on_abft = 420 1 1
TYPE_PRS_TBL.<52>.PRS1.accept_on_at = 420 2 2
TYPE_PRS_TBL.<52>.PRS1.accept_on_sp = 420 3 3
TYPE_PRS_TBL.<52>.PRS1.accept_on_cbp = 420 4 4
TYPE_PRS_TBL.<52>.PRS1.accept_on_bft = 420 5 5
TYPE_PRS_TBL.<52>.PRS1.accept_on_na = 420 6 6
TYPE_PRS_TBL.<52>.PRS1.reserved.4358 = 420 7 7
TYPE_PRS_TBL.<52>.PRS1.accept_when_assoc = 420 8 8
TYPE_PRS_TBL.<52>.PRS1.accept_when_not_assoc = 420 9 9
TYPE_PRS_TBL.<52>.PRS1.accept_if_paired = 420 10 10
TYPE_PRS_TBL.<52>.PRS1.accept_if_not_paired = 420 11 11
TYPE_PRS_TBL.<52>.PRS1.addr1_bssid_en = 420 12 12
TYPE_PRS_TBL.<52>.PRS1.addr1_bcast_en = 420 13 13
TYPE_PRS_TBL.<52>.PRS1.addr1_mcast_en = 420 14 14
TYPE_PRS_TBL.<52>.PRS1.addr1_myaddr_en = 420 15 15
TYPE_PRS_TBL.<52>.PRS1.addr2_mtch_en = 420 16 16
TYPE_PRS_TBL.<52>.PRS1.tid_mtch_en = 420 17 17
TYPE_PRS_TBL.<52>.PRS1.lookup_miss_debug = 420 18 18
TYPE_PRS_TBL.<52>.PRS1.addr3_bssid_en = 420 19 20
TYPE_PRS_TBL.<52>.PRS1.zero_body_en = 420 21 21
TYPE_PRS_TBL.<52>.PRS1.decision_sel = 420 22 23
TYPE_PRS_TBL.<52>.PRS1.mi_icr_code = 420 24 27
TYPE_PRS_TBL.<52>.PRS1.reserved.4359 = 420 28 31
TYPE_PRS_TBL.<53>.type = 424 0 15
TYPE_PRS_TBL.<53>.prs0 = 426 0 15
TYPE_PRS_TBL.<53>.prs1 = 428 0 31
TYPE_PRS_TBL.<53>.TYPE.type = 424 0 1
TYPE_PRS_TBL.<53>.TYPE.subtype = 424 2 5
TYPE_PRS_TBL.<53>.TYPE.ext_bits = 424 6 9
TYPE_PRS_TBL.<53>.TYPE.valid = 424 10 10
TYPE_PRS_TBL.<53>.TYPE.reserved.4357 = 424 11 15
TYPE_PRS_TBL.<53>.PRS0.addr2_exists = 426 0 0
TYPE_PRS_TBL.<53>.PRS0.addr3_exists = 426 1 1
TYPE_PRS_TBL.<53>.PRS0.sn_exists = 426 2 2
TYPE_PRS_TBL.<53>.PRS0.addr4_exists = 426 3 3
TYPE_PRS_TBL.<53>.PRS0.qos_exists = 426 4 4
TYPE_PRS_TBL.<53>.PRS0.back_control_exists = 426 5 5
TYPE_PRS_TBL.<53>.PRS0.ba_bitmap_exists = 426 6 6
TYPE_PRS_TBL.<53>.PRS0.is_beacon = 426 7 7
TYPE_PRS_TBL.<53>.PRS0.is_deep = 426 8 8
TYPE_PRS_TBL.<53>.PRS0.mac_header_length_bytes = 426 9 13
TYPE_PRS_TBL.<53>.PRS0.type_fwd_enable = 426 14 14
TYPE_PRS_TBL.<53>.PRS0.type_back_enable = 426 15 15
TYPE_PRS_TBL.<53>.PRS1.accept_on_bt = 428 0 0
TYPE_PRS_TBL.<53>.PRS1.accept_on_abft = 428 1 1
TYPE_PRS_TBL.<53>.PRS1.accept_on_at = 428 2 2
TYPE_PRS_TBL.<53>.PRS1.accept_on_sp = 428 3 3
TYPE_PRS_TBL.<53>.PRS1.accept_on_cbp = 428 4 4
TYPE_PRS_TBL.<53>.PRS1.accept_on_bft = 428 5 5
TYPE_PRS_TBL.<53>.PRS1.accept_on_na = 428 6 6
TYPE_PRS_TBL.<53>.PRS1.reserved.4358 = 428 7 7
TYPE_PRS_TBL.<53>.PRS1.accept_when_assoc = 428 8 8
TYPE_PRS_TBL.<53>.PRS1.accept_when_not_assoc = 428 9 9
TYPE_PRS_TBL.<53>.PRS1.accept_if_paired = 428 10 10
TYPE_PRS_TBL.<53>.PRS1.accept_if_not_paired = 428 11 11
TYPE_PRS_TBL.<53>.PRS1.addr1_bssid_en = 428 12 12
TYPE_PRS_TBL.<53>.PRS1.addr1_bcast_en = 428 13 13
TYPE_PRS_TBL.<53>.PRS1.addr1_mcast_en = 428 14 14
TYPE_PRS_TBL.<53>.PRS1.addr1_myaddr_en = 428 15 15
TYPE_PRS_TBL.<53>.PRS1.addr2_mtch_en = 428 16 16
TYPE_PRS_TBL.<53>.PRS1.tid_mtch_en = 428 17 17
TYPE_PRS_TBL.<53>.PRS1.lookup_miss_debug = 428 18 18
TYPE_PRS_TBL.<53>.PRS1.addr3_bssid_en = 428 19 20
TYPE_PRS_TBL.<53>.PRS1.zero_body_en = 428 21 21
TYPE_PRS_TBL.<53>.PRS1.decision_sel = 428 22 23
TYPE_PRS_TBL.<53>.PRS1.mi_icr_code = 428 24 27
TYPE_PRS_TBL.<53>.PRS1.reserved.4359 = 428 28 31
TYPE_PRS_TBL.<54>.type = 432 0 15
TYPE_PRS_TBL.<54>.prs0 = 434 0 15
TYPE_PRS_TBL.<54>.prs1 = 436 0 31
TYPE_PRS_TBL.<54>.TYPE.type = 432 0 1
TYPE_PRS_TBL.<54>.TYPE.subtype = 432 2 5
TYPE_PRS_TBL.<54>.TYPE.ext_bits = 432 6 9
TYPE_PRS_TBL.<54>.TYPE.valid = 432 10 10
TYPE_PRS_TBL.<54>.TYPE.reserved.4357 = 432 11 15
TYPE_PRS_TBL.<54>.PRS0.addr2_exists = 434 0 0
TYPE_PRS_TBL.<54>.PRS0.addr3_exists = 434 1 1
TYPE_PRS_TBL.<54>.PRS0.sn_exists = 434 2 2
TYPE_PRS_TBL.<54>.PRS0.addr4_exists = 434 3 3
TYPE_PRS_TBL.<54>.PRS0.qos_exists = 434 4 4
TYPE_PRS_TBL.<54>.PRS0.back_control_exists = 434 5 5
TYPE_PRS_TBL.<54>.PRS0.ba_bitmap_exists = 434 6 6
TYPE_PRS_TBL.<54>.PRS0.is_beacon = 434 7 7
TYPE_PRS_TBL.<54>.PRS0.is_deep = 434 8 8
TYPE_PRS_TBL.<54>.PRS0.mac_header_length_bytes = 434 9 13
TYPE_PRS_TBL.<54>.PRS0.type_fwd_enable = 434 14 14
TYPE_PRS_TBL.<54>.PRS0.type_back_enable = 434 15 15
TYPE_PRS_TBL.<54>.PRS1.accept_on_bt = 436 0 0
TYPE_PRS_TBL.<54>.PRS1.accept_on_abft = 436 1 1
TYPE_PRS_TBL.<54>.PRS1.accept_on_at = 436 2 2
TYPE_PRS_TBL.<54>.PRS1.accept_on_sp = 436 3 3
TYPE_PRS_TBL.<54>.PRS1.accept_on_cbp = 436 4 4
TYPE_PRS_TBL.<54>.PRS1.accept_on_bft = 436 5 5
TYPE_PRS_TBL.<54>.PRS1.accept_on_na = 436 6 6
TYPE_PRS_TBL.<54>.PRS1.reserved.4358 = 436 7 7
TYPE_PRS_TBL.<54>.PRS1.accept_when_assoc = 436 8 8
TYPE_PRS_TBL.<54>.PRS1.accept_when_not_assoc = 436 9 9
TYPE_PRS_TBL.<54>.PRS1.accept_if_paired = 436 10 10
TYPE_PRS_TBL.<54>.PRS1.accept_if_not_paired = 436 11 11
TYPE_PRS_TBL.<54>.PRS1.addr1_bssid_en = 436 12 12
TYPE_PRS_TBL.<54>.PRS1.addr1_bcast_en = 436 13 13
TYPE_PRS_TBL.<54>.PRS1.addr1_mcast_en = 436 14 14
TYPE_PRS_TBL.<54>.PRS1.addr1_myaddr_en = 436 15 15
TYPE_PRS_TBL.<54>.PRS1.addr2_mtch_en = 436 16 16
TYPE_PRS_TBL.<54>.PRS1.tid_mtch_en = 436 17 17
TYPE_PRS_TBL.<54>.PRS1.lookup_miss_debug = 436 18 18
TYPE_PRS_TBL.<54>.PRS1.addr3_bssid_en = 436 19 20
TYPE_PRS_TBL.<54>.PRS1.zero_body_en = 436 21 21
TYPE_PRS_TBL.<54>.PRS1.decision_sel = 436 22 23
TYPE_PRS_TBL.<54>.PRS1.mi_icr_code = 436 24 27
TYPE_PRS_TBL.<54>.PRS1.reserved.4359 = 436 28 31
TYPE_PRS_TBL.<55>.type = 440 0 15
TYPE_PRS_TBL.<55>.prs0 = 442 0 15
TYPE_PRS_TBL.<55>.prs1 = 444 0 31
TYPE_PRS_TBL.<55>.TYPE.type = 440 0 1
TYPE_PRS_TBL.<55>.TYPE.subtype = 440 2 5
TYPE_PRS_TBL.<55>.TYPE.ext_bits = 440 6 9
TYPE_PRS_TBL.<55>.TYPE.valid = 440 10 10
TYPE_PRS_TBL.<55>.TYPE.reserved.4357 = 440 11 15
TYPE_PRS_TBL.<55>.PRS0.addr2_exists = 442 0 0
TYPE_PRS_TBL.<55>.PRS0.addr3_exists = 442 1 1
TYPE_PRS_TBL.<55>.PRS0.sn_exists = 442 2 2
TYPE_PRS_TBL.<55>.PRS0.addr4_exists = 442 3 3
TYPE_PRS_TBL.<55>.PRS0.qos_exists = 442 4 4
TYPE_PRS_TBL.<55>.PRS0.back_control_exists = 442 5 5
TYPE_PRS_TBL.<55>.PRS0.ba_bitmap_exists = 442 6 6
TYPE_PRS_TBL.<55>.PRS0.is_beacon = 442 7 7
TYPE_PRS_TBL.<55>.PRS0.is_deep = 442 8 8
TYPE_PRS_TBL.<55>.PRS0.mac_header_length_bytes = 442 9 13
TYPE_PRS_TBL.<55>.PRS0.type_fwd_enable = 442 14 14
TYPE_PRS_TBL.<55>.PRS0.type_back_enable = 442 15 15
TYPE_PRS_TBL.<55>.PRS1.accept_on_bt = 444 0 0
TYPE_PRS_TBL.<55>.PRS1.accept_on_abft = 444 1 1
TYPE_PRS_TBL.<55>.PRS1.accept_on_at = 444 2 2
TYPE_PRS_TBL.<55>.PRS1.accept_on_sp = 444 3 3
TYPE_PRS_TBL.<55>.PRS1.accept_on_cbp = 444 4 4
TYPE_PRS_TBL.<55>.PRS1.accept_on_bft = 444 5 5
TYPE_PRS_TBL.<55>.PRS1.accept_on_na = 444 6 6
TYPE_PRS_TBL.<55>.PRS1.reserved.4358 = 444 7 7
TYPE_PRS_TBL.<55>.PRS1.accept_when_assoc = 444 8 8
TYPE_PRS_TBL.<55>.PRS1.accept_when_not_assoc = 444 9 9
TYPE_PRS_TBL.<55>.PRS1.accept_if_paired = 444 10 10
TYPE_PRS_TBL.<55>.PRS1.accept_if_not_paired = 444 11 11
TYPE_PRS_TBL.<55>.PRS1.addr1_bssid_en = 444 12 12
TYPE_PRS_TBL.<55>.PRS1.addr1_bcast_en = 444 13 13
TYPE_PRS_TBL.<55>.PRS1.addr1_mcast_en = 444 14 14
TYPE_PRS_TBL.<55>.PRS1.addr1_myaddr_en = 444 15 15
TYPE_PRS_TBL.<55>.PRS1.addr2_mtch_en = 444 16 16
TYPE_PRS_TBL.<55>.PRS1.tid_mtch_en = 444 17 17
TYPE_PRS_TBL.<55>.PRS1.lookup_miss_debug = 444 18 18
TYPE_PRS_TBL.<55>.PRS1.addr3_bssid_en = 444 19 20
TYPE_PRS_TBL.<55>.PRS1.zero_body_en = 444 21 21
TYPE_PRS_TBL.<55>.PRS1.decision_sel = 444 22 23
TYPE_PRS_TBL.<55>.PRS1.mi_icr_code = 444 24 27
TYPE_PRS_TBL.<55>.PRS1.reserved.4359 = 444 28 31
TYPE_PRS_TBL.<56>.type = 448 0 15
TYPE_PRS_TBL.<56>.prs0 = 450 0 15
TYPE_PRS_TBL.<56>.prs1 = 452 0 31
TYPE_PRS_TBL.<56>.TYPE.type = 448 0 1
TYPE_PRS_TBL.<56>.TYPE.subtype = 448 2 5
TYPE_PRS_TBL.<56>.TYPE.ext_bits = 448 6 9
TYPE_PRS_TBL.<56>.TYPE.valid = 448 10 10
TYPE_PRS_TBL.<56>.TYPE.reserved.4357 = 448 11 15
TYPE_PRS_TBL.<56>.PRS0.addr2_exists = 450 0 0
TYPE_PRS_TBL.<56>.PRS0.addr3_exists = 450 1 1
TYPE_PRS_TBL.<56>.PRS0.sn_exists = 450 2 2
TYPE_PRS_TBL.<56>.PRS0.addr4_exists = 450 3 3
TYPE_PRS_TBL.<56>.PRS0.qos_exists = 450 4 4
TYPE_PRS_TBL.<56>.PRS0.back_control_exists = 450 5 5
TYPE_PRS_TBL.<56>.PRS0.ba_bitmap_exists = 450 6 6
TYPE_PRS_TBL.<56>.PRS0.is_beacon = 450 7 7
TYPE_PRS_TBL.<56>.PRS0.is_deep = 450 8 8
TYPE_PRS_TBL.<56>.PRS0.mac_header_length_bytes = 450 9 13
TYPE_PRS_TBL.<56>.PRS0.type_fwd_enable = 450 14 14
TYPE_PRS_TBL.<56>.PRS0.type_back_enable = 450 15 15
TYPE_PRS_TBL.<56>.PRS1.accept_on_bt = 452 0 0
TYPE_PRS_TBL.<56>.PRS1.accept_on_abft = 452 1 1
TYPE_PRS_TBL.<56>.PRS1.accept_on_at = 452 2 2
TYPE_PRS_TBL.<56>.PRS1.accept_on_sp = 452 3 3
TYPE_PRS_TBL.<56>.PRS1.accept_on_cbp = 452 4 4
TYPE_PRS_TBL.<56>.PRS1.accept_on_bft = 452 5 5
TYPE_PRS_TBL.<56>.PRS1.accept_on_na = 452 6 6
TYPE_PRS_TBL.<56>.PRS1.reserved.4358 = 452 7 7
TYPE_PRS_TBL.<56>.PRS1.accept_when_assoc = 452 8 8
TYPE_PRS_TBL.<56>.PRS1.accept_when_not_assoc = 452 9 9
TYPE_PRS_TBL.<56>.PRS1.accept_if_paired = 452 10 10
TYPE_PRS_TBL.<56>.PRS1.accept_if_not_paired = 452 11 11
TYPE_PRS_TBL.<56>.PRS1.addr1_bssid_en = 452 12 12
TYPE_PRS_TBL.<56>.PRS1.addr1_bcast_en = 452 13 13
TYPE_PRS_TBL.<56>.PRS1.addr1_mcast_en = 452 14 14
TYPE_PRS_TBL.<56>.PRS1.addr1_myaddr_en = 452 15 15
TYPE_PRS_TBL.<56>.PRS1.addr2_mtch_en = 452 16 16
TYPE_PRS_TBL.<56>.PRS1.tid_mtch_en = 452 17 17
TYPE_PRS_TBL.<56>.PRS1.lookup_miss_debug = 452 18 18
TYPE_PRS_TBL.<56>.PRS1.addr3_bssid_en = 452 19 20
TYPE_PRS_TBL.<56>.PRS1.zero_body_en = 452 21 21
TYPE_PRS_TBL.<56>.PRS1.decision_sel = 452 22 23
TYPE_PRS_TBL.<56>.PRS1.mi_icr_code = 452 24 27
TYPE_PRS_TBL.<56>.PRS1.reserved.4359 = 452 28 31
TYPE_PRS_TBL.<57>.type = 456 0 15
TYPE_PRS_TBL.<57>.prs0 = 458 0 15
TYPE_PRS_TBL.<57>.prs1 = 460 0 31
TYPE_PRS_TBL.<57>.TYPE.type = 456 0 1
TYPE_PRS_TBL.<57>.TYPE.subtype = 456 2 5
TYPE_PRS_TBL.<57>.TYPE.ext_bits = 456 6 9
TYPE_PRS_TBL.<57>.TYPE.valid = 456 10 10
TYPE_PRS_TBL.<57>.TYPE.reserved.4357 = 456 11 15
TYPE_PRS_TBL.<57>.PRS0.addr2_exists = 458 0 0
TYPE_PRS_TBL.<57>.PRS0.addr3_exists = 458 1 1
TYPE_PRS_TBL.<57>.PRS0.sn_exists = 458 2 2
TYPE_PRS_TBL.<57>.PRS0.addr4_exists = 458 3 3
TYPE_PRS_TBL.<57>.PRS0.qos_exists = 458 4 4
TYPE_PRS_TBL.<57>.PRS0.back_control_exists = 458 5 5
TYPE_PRS_TBL.<57>.PRS0.ba_bitmap_exists = 458 6 6
TYPE_PRS_TBL.<57>.PRS0.is_beacon = 458 7 7
TYPE_PRS_TBL.<57>.PRS0.is_deep = 458 8 8
TYPE_PRS_TBL.<57>.PRS0.mac_header_length_bytes = 458 9 13
TYPE_PRS_TBL.<57>.PRS0.type_fwd_enable = 458 14 14
TYPE_PRS_TBL.<57>.PRS0.type_back_enable = 458 15 15
TYPE_PRS_TBL.<57>.PRS1.accept_on_bt = 460 0 0
TYPE_PRS_TBL.<57>.PRS1.accept_on_abft = 460 1 1
TYPE_PRS_TBL.<57>.PRS1.accept_on_at = 460 2 2
TYPE_PRS_TBL.<57>.PRS1.accept_on_sp = 460 3 3
TYPE_PRS_TBL.<57>.PRS1.accept_on_cbp = 460 4 4
TYPE_PRS_TBL.<57>.PRS1.accept_on_bft = 460 5 5
TYPE_PRS_TBL.<57>.PRS1.accept_on_na = 460 6 6
TYPE_PRS_TBL.<57>.PRS1.reserved.4358 = 460 7 7
TYPE_PRS_TBL.<57>.PRS1.accept_when_assoc = 460 8 8
TYPE_PRS_TBL.<57>.PRS1.accept_when_not_assoc = 460 9 9
TYPE_PRS_TBL.<57>.PRS1.accept_if_paired = 460 10 10
TYPE_PRS_TBL.<57>.PRS1.accept_if_not_paired = 460 11 11
TYPE_PRS_TBL.<57>.PRS1.addr1_bssid_en = 460 12 12
TYPE_PRS_TBL.<57>.PRS1.addr1_bcast_en = 460 13 13
TYPE_PRS_TBL.<57>.PRS1.addr1_mcast_en = 460 14 14
TYPE_PRS_TBL.<57>.PRS1.addr1_myaddr_en = 460 15 15
TYPE_PRS_TBL.<57>.PRS1.addr2_mtch_en = 460 16 16
TYPE_PRS_TBL.<57>.PRS1.tid_mtch_en = 460 17 17
TYPE_PRS_TBL.<57>.PRS1.lookup_miss_debug = 460 18 18
TYPE_PRS_TBL.<57>.PRS1.addr3_bssid_en = 460 19 20
TYPE_PRS_TBL.<57>.PRS1.zero_body_en = 460 21 21
TYPE_PRS_TBL.<57>.PRS1.decision_sel = 460 22 23
TYPE_PRS_TBL.<57>.PRS1.mi_icr_code = 460 24 27
TYPE_PRS_TBL.<57>.PRS1.reserved.4359 = 460 28 31
TYPE_PRS_TBL.<58>.type = 464 0 15
TYPE_PRS_TBL.<58>.prs0 = 466 0 15
TYPE_PRS_TBL.<58>.prs1 = 468 0 31
TYPE_PRS_TBL.<58>.TYPE.type = 464 0 1
TYPE_PRS_TBL.<58>.TYPE.subtype = 464 2 5
TYPE_PRS_TBL.<58>.TYPE.ext_bits = 464 6 9
TYPE_PRS_TBL.<58>.TYPE.valid = 464 10 10
TYPE_PRS_TBL.<58>.TYPE.reserved.4357 = 464 11 15
TYPE_PRS_TBL.<58>.PRS0.addr2_exists = 466 0 0
TYPE_PRS_TBL.<58>.PRS0.addr3_exists = 466 1 1
TYPE_PRS_TBL.<58>.PRS0.sn_exists = 466 2 2
TYPE_PRS_TBL.<58>.PRS0.addr4_exists = 466 3 3
TYPE_PRS_TBL.<58>.PRS0.qos_exists = 466 4 4
TYPE_PRS_TBL.<58>.PRS0.back_control_exists = 466 5 5
TYPE_PRS_TBL.<58>.PRS0.ba_bitmap_exists = 466 6 6
TYPE_PRS_TBL.<58>.PRS0.is_beacon = 466 7 7
TYPE_PRS_TBL.<58>.PRS0.is_deep = 466 8 8
TYPE_PRS_TBL.<58>.PRS0.mac_header_length_bytes = 466 9 13
TYPE_PRS_TBL.<58>.PRS0.type_fwd_enable = 466 14 14
TYPE_PRS_TBL.<58>.PRS0.type_back_enable = 466 15 15
TYPE_PRS_TBL.<58>.PRS1.accept_on_bt = 468 0 0
TYPE_PRS_TBL.<58>.PRS1.accept_on_abft = 468 1 1
TYPE_PRS_TBL.<58>.PRS1.accept_on_at = 468 2 2
TYPE_PRS_TBL.<58>.PRS1.accept_on_sp = 468 3 3
TYPE_PRS_TBL.<58>.PRS1.accept_on_cbp = 468 4 4
TYPE_PRS_TBL.<58>.PRS1.accept_on_bft = 468 5 5
TYPE_PRS_TBL.<58>.PRS1.accept_on_na = 468 6 6
TYPE_PRS_TBL.<58>.PRS1.reserved.4358 = 468 7 7
TYPE_PRS_TBL.<58>.PRS1.accept_when_assoc = 468 8 8
TYPE_PRS_TBL.<58>.PRS1.accept_when_not_assoc = 468 9 9
TYPE_PRS_TBL.<58>.PRS1.accept_if_paired = 468 10 10
TYPE_PRS_TBL.<58>.PRS1.accept_if_not_paired = 468 11 11
TYPE_PRS_TBL.<58>.PRS1.addr1_bssid_en = 468 12 12
TYPE_PRS_TBL.<58>.PRS1.addr1_bcast_en = 468 13 13
TYPE_PRS_TBL.<58>.PRS1.addr1_mcast_en = 468 14 14
TYPE_PRS_TBL.<58>.PRS1.addr1_myaddr_en = 468 15 15
TYPE_PRS_TBL.<58>.PRS1.addr2_mtch_en = 468 16 16
TYPE_PRS_TBL.<58>.PRS1.tid_mtch_en = 468 17 17
TYPE_PRS_TBL.<58>.PRS1.lookup_miss_debug = 468 18 18
TYPE_PRS_TBL.<58>.PRS1.addr3_bssid_en = 468 19 20
TYPE_PRS_TBL.<58>.PRS1.zero_body_en = 468 21 21
TYPE_PRS_TBL.<58>.PRS1.decision_sel = 468 22 23
TYPE_PRS_TBL.<58>.PRS1.mi_icr_code = 468 24 27
TYPE_PRS_TBL.<58>.PRS1.reserved.4359 = 468 28 31
TYPE_PRS_TBL.<59>.type = 472 0 15
TYPE_PRS_TBL.<59>.prs0 = 474 0 15
TYPE_PRS_TBL.<59>.prs1 = 476 0 31
TYPE_PRS_TBL.<59>.TYPE.type = 472 0 1
TYPE_PRS_TBL.<59>.TYPE.subtype = 472 2 5
TYPE_PRS_TBL.<59>.TYPE.ext_bits = 472 6 9
TYPE_PRS_TBL.<59>.TYPE.valid = 472 10 10
TYPE_PRS_TBL.<59>.TYPE.reserved.4357 = 472 11 15
TYPE_PRS_TBL.<59>.PRS0.addr2_exists = 474 0 0
TYPE_PRS_TBL.<59>.PRS0.addr3_exists = 474 1 1
TYPE_PRS_TBL.<59>.PRS0.sn_exists = 474 2 2
TYPE_PRS_TBL.<59>.PRS0.addr4_exists = 474 3 3
TYPE_PRS_TBL.<59>.PRS0.qos_exists = 474 4 4
TYPE_PRS_TBL.<59>.PRS0.back_control_exists = 474 5 5
TYPE_PRS_TBL.<59>.PRS0.ba_bitmap_exists = 474 6 6
TYPE_PRS_TBL.<59>.PRS0.is_beacon = 474 7 7
TYPE_PRS_TBL.<59>.PRS0.is_deep = 474 8 8
TYPE_PRS_TBL.<59>.PRS0.mac_header_length_bytes = 474 9 13
TYPE_PRS_TBL.<59>.PRS0.type_fwd_enable = 474 14 14
TYPE_PRS_TBL.<59>.PRS0.type_back_enable = 474 15 15
TYPE_PRS_TBL.<59>.PRS1.accept_on_bt = 476 0 0
TYPE_PRS_TBL.<59>.PRS1.accept_on_abft = 476 1 1
TYPE_PRS_TBL.<59>.PRS1.accept_on_at = 476 2 2
TYPE_PRS_TBL.<59>.PRS1.accept_on_sp = 476 3 3
TYPE_PRS_TBL.<59>.PRS1.accept_on_cbp = 476 4 4
TYPE_PRS_TBL.<59>.PRS1.accept_on_bft = 476 5 5
TYPE_PRS_TBL.<59>.PRS1.accept_on_na = 476 6 6
TYPE_PRS_TBL.<59>.PRS1.reserved.4358 = 476 7 7
TYPE_PRS_TBL.<59>.PRS1.accept_when_assoc = 476 8 8
TYPE_PRS_TBL.<59>.PRS1.accept_when_not_assoc = 476 9 9
TYPE_PRS_TBL.<59>.PRS1.accept_if_paired = 476 10 10
TYPE_PRS_TBL.<59>.PRS1.accept_if_not_paired = 476 11 11
TYPE_PRS_TBL.<59>.PRS1.addr1_bssid_en = 476 12 12
TYPE_PRS_TBL.<59>.PRS1.addr1_bcast_en = 476 13 13
TYPE_PRS_TBL.<59>.PRS1.addr1_mcast_en = 476 14 14
TYPE_PRS_TBL.<59>.PRS1.addr1_myaddr_en = 476 15 15
TYPE_PRS_TBL.<59>.PRS1.addr2_mtch_en = 476 16 16
TYPE_PRS_TBL.<59>.PRS1.tid_mtch_en = 476 17 17
TYPE_PRS_TBL.<59>.PRS1.lookup_miss_debug = 476 18 18
TYPE_PRS_TBL.<59>.PRS1.addr3_bssid_en = 476 19 20
TYPE_PRS_TBL.<59>.PRS1.zero_body_en = 476 21 21
TYPE_PRS_TBL.<59>.PRS1.decision_sel = 476 22 23
TYPE_PRS_TBL.<59>.PRS1.mi_icr_code = 476 24 27
TYPE_PRS_TBL.<59>.PRS1.reserved.4359 = 476 28 31
TYPE_PRS_TBL.<60>.type = 480 0 15
TYPE_PRS_TBL.<60>.prs0 = 482 0 15
TYPE_PRS_TBL.<60>.prs1 = 484 0 31
TYPE_PRS_TBL.<60>.TYPE.type = 480 0 1
TYPE_PRS_TBL.<60>.TYPE.subtype = 480 2 5
TYPE_PRS_TBL.<60>.TYPE.ext_bits = 480 6 9
TYPE_PRS_TBL.<60>.TYPE.valid = 480 10 10
TYPE_PRS_TBL.<60>.TYPE.reserved.4357 = 480 11 15
TYPE_PRS_TBL.<60>.PRS0.addr2_exists = 482 0 0
TYPE_PRS_TBL.<60>.PRS0.addr3_exists = 482 1 1
TYPE_PRS_TBL.<60>.PRS0.sn_exists = 482 2 2
TYPE_PRS_TBL.<60>.PRS0.addr4_exists = 482 3 3
TYPE_PRS_TBL.<60>.PRS0.qos_exists = 482 4 4
TYPE_PRS_TBL.<60>.PRS0.back_control_exists = 482 5 5
TYPE_PRS_TBL.<60>.PRS0.ba_bitmap_exists = 482 6 6
TYPE_PRS_TBL.<60>.PRS0.is_beacon = 482 7 7
TYPE_PRS_TBL.<60>.PRS0.is_deep = 482 8 8
TYPE_PRS_TBL.<60>.PRS0.mac_header_length_bytes = 482 9 13
TYPE_PRS_TBL.<60>.PRS0.type_fwd_enable = 482 14 14
TYPE_PRS_TBL.<60>.PRS0.type_back_enable = 482 15 15
TYPE_PRS_TBL.<60>.PRS1.accept_on_bt = 484 0 0
TYPE_PRS_TBL.<60>.PRS1.accept_on_abft = 484 1 1
TYPE_PRS_TBL.<60>.PRS1.accept_on_at = 484 2 2
TYPE_PRS_TBL.<60>.PRS1.accept_on_sp = 484 3 3
TYPE_PRS_TBL.<60>.PRS1.accept_on_cbp = 484 4 4
TYPE_PRS_TBL.<60>.PRS1.accept_on_bft = 484 5 5
TYPE_PRS_TBL.<60>.PRS1.accept_on_na = 484 6 6
TYPE_PRS_TBL.<60>.PRS1.reserved.4358 = 484 7 7
TYPE_PRS_TBL.<60>.PRS1.accept_when_assoc = 484 8 8
TYPE_PRS_TBL.<60>.PRS1.accept_when_not_assoc = 484 9 9
TYPE_PRS_TBL.<60>.PRS1.accept_if_paired = 484 10 10
TYPE_PRS_TBL.<60>.PRS1.accept_if_not_paired = 484 11 11
TYPE_PRS_TBL.<60>.PRS1.addr1_bssid_en = 484 12 12
TYPE_PRS_TBL.<60>.PRS1.addr1_bcast_en = 484 13 13
TYPE_PRS_TBL.<60>.PRS1.addr1_mcast_en = 484 14 14
TYPE_PRS_TBL.<60>.PRS1.addr1_myaddr_en = 484 15 15
TYPE_PRS_TBL.<60>.PRS1.addr2_mtch_en = 484 16 16
TYPE_PRS_TBL.<60>.PRS1.tid_mtch_en = 484 17 17
TYPE_PRS_TBL.<60>.PRS1.lookup_miss_debug = 484 18 18
TYPE_PRS_TBL.<60>.PRS1.addr3_bssid_en = 484 19 20
TYPE_PRS_TBL.<60>.PRS1.zero_body_en = 484 21 21
TYPE_PRS_TBL.<60>.PRS1.decision_sel = 484 22 23
TYPE_PRS_TBL.<60>.PRS1.mi_icr_code = 484 24 27
TYPE_PRS_TBL.<60>.PRS1.reserved.4359 = 484 28 31
TYPE_PRS_TBL.<61>.type = 488 0 15
TYPE_PRS_TBL.<61>.prs0 = 490 0 15
TYPE_PRS_TBL.<61>.prs1 = 492 0 31
TYPE_PRS_TBL.<61>.TYPE.type = 488 0 1
TYPE_PRS_TBL.<61>.TYPE.subtype = 488 2 5
TYPE_PRS_TBL.<61>.TYPE.ext_bits = 488 6 9
TYPE_PRS_TBL.<61>.TYPE.valid = 488 10 10
TYPE_PRS_TBL.<61>.TYPE.reserved.4357 = 488 11 15
TYPE_PRS_TBL.<61>.PRS0.addr2_exists = 490 0 0
TYPE_PRS_TBL.<61>.PRS0.addr3_exists = 490 1 1
TYPE_PRS_TBL.<61>.PRS0.sn_exists = 490 2 2
TYPE_PRS_TBL.<61>.PRS0.addr4_exists = 490 3 3
TYPE_PRS_TBL.<61>.PRS0.qos_exists = 490 4 4
TYPE_PRS_TBL.<61>.PRS0.back_control_exists = 490 5 5
TYPE_PRS_TBL.<61>.PRS0.ba_bitmap_exists = 490 6 6
TYPE_PRS_TBL.<61>.PRS0.is_beacon = 490 7 7
TYPE_PRS_TBL.<61>.PRS0.is_deep = 490 8 8
TYPE_PRS_TBL.<61>.PRS0.mac_header_length_bytes = 490 9 13
TYPE_PRS_TBL.<61>.PRS0.type_fwd_enable = 490 14 14
TYPE_PRS_TBL.<61>.PRS0.type_back_enable = 490 15 15
TYPE_PRS_TBL.<61>.PRS1.accept_on_bt = 492 0 0
TYPE_PRS_TBL.<61>.PRS1.accept_on_abft = 492 1 1
TYPE_PRS_TBL.<61>.PRS1.accept_on_at = 492 2 2
TYPE_PRS_TBL.<61>.PRS1.accept_on_sp = 492 3 3
TYPE_PRS_TBL.<61>.PRS1.accept_on_cbp = 492 4 4
TYPE_PRS_TBL.<61>.PRS1.accept_on_bft = 492 5 5
TYPE_PRS_TBL.<61>.PRS1.accept_on_na = 492 6 6
TYPE_PRS_TBL.<61>.PRS1.reserved.4358 = 492 7 7
TYPE_PRS_TBL.<61>.PRS1.accept_when_assoc = 492 8 8
TYPE_PRS_TBL.<61>.PRS1.accept_when_not_assoc = 492 9 9
TYPE_PRS_TBL.<61>.PRS1.accept_if_paired = 492 10 10
TYPE_PRS_TBL.<61>.PRS1.accept_if_not_paired = 492 11 11
TYPE_PRS_TBL.<61>.PRS1.addr1_bssid_en = 492 12 12
TYPE_PRS_TBL.<61>.PRS1.addr1_bcast_en = 492 13 13
TYPE_PRS_TBL.<61>.PRS1.addr1_mcast_en = 492 14 14
TYPE_PRS_TBL.<61>.PRS1.addr1_myaddr_en = 492 15 15
TYPE_PRS_TBL.<61>.PRS1.addr2_mtch_en = 492 16 16
TYPE_PRS_TBL.<61>.PRS1.tid_mtch_en = 492 17 17
TYPE_PRS_TBL.<61>.PRS1.lookup_miss_debug = 492 18 18
TYPE_PRS_TBL.<61>.PRS1.addr3_bssid_en = 492 19 20
TYPE_PRS_TBL.<61>.PRS1.zero_body_en = 492 21 21
TYPE_PRS_TBL.<61>.PRS1.decision_sel = 492 22 23
TYPE_PRS_TBL.<61>.PRS1.mi_icr_code = 492 24 27
TYPE_PRS_TBL.<61>.PRS1.reserved.4359 = 492 28 31
TYPE_PRS_TBL.<62>.type = 496 0 15
TYPE_PRS_TBL.<62>.prs0 = 498 0 15
TYPE_PRS_TBL.<62>.prs1 = 500 0 31
TYPE_PRS_TBL.<62>.TYPE.type = 496 0 1
TYPE_PRS_TBL.<62>.TYPE.subtype = 496 2 5
TYPE_PRS_TBL.<62>.TYPE.ext_bits = 496 6 9
TYPE_PRS_TBL.<62>.TYPE.valid = 496 10 10
TYPE_PRS_TBL.<62>.TYPE.reserved.4357 = 496 11 15
TYPE_PRS_TBL.<62>.PRS0.addr2_exists = 498 0 0
TYPE_PRS_TBL.<62>.PRS0.addr3_exists = 498 1 1
TYPE_PRS_TBL.<62>.PRS0.sn_exists = 498 2 2
TYPE_PRS_TBL.<62>.PRS0.addr4_exists = 498 3 3
TYPE_PRS_TBL.<62>.PRS0.qos_exists = 498 4 4
TYPE_PRS_TBL.<62>.PRS0.back_control_exists = 498 5 5
TYPE_PRS_TBL.<62>.PRS0.ba_bitmap_exists = 498 6 6
TYPE_PRS_TBL.<62>.PRS0.is_beacon = 498 7 7
TYPE_PRS_TBL.<62>.PRS0.is_deep = 498 8 8
TYPE_PRS_TBL.<62>.PRS0.mac_header_length_bytes = 498 9 13
TYPE_PRS_TBL.<62>.PRS0.type_fwd_enable = 498 14 14
TYPE_PRS_TBL.<62>.PRS0.type_back_enable = 498 15 15
TYPE_PRS_TBL.<62>.PRS1.accept_on_bt = 500 0 0
TYPE_PRS_TBL.<62>.PRS1.accept_on_abft = 500 1 1
TYPE_PRS_TBL.<62>.PRS1.accept_on_at = 500 2 2
TYPE_PRS_TBL.<62>.PRS1.accept_on_sp = 500 3 3
TYPE_PRS_TBL.<62>.PRS1.accept_on_cbp = 500 4 4
TYPE_PRS_TBL.<62>.PRS1.accept_on_bft = 500 5 5
TYPE_PRS_TBL.<62>.PRS1.accept_on_na = 500 6 6
TYPE_PRS_TBL.<62>.PRS1.reserved.4358 = 500 7 7
TYPE_PRS_TBL.<62>.PRS1.accept_when_assoc = 500 8 8
TYPE_PRS_TBL.<62>.PRS1.accept_when_not_assoc = 500 9 9
TYPE_PRS_TBL.<62>.PRS1.accept_if_paired = 500 10 10
TYPE_PRS_TBL.<62>.PRS1.accept_if_not_paired = 500 11 11
TYPE_PRS_TBL.<62>.PRS1.addr1_bssid_en = 500 12 12
TYPE_PRS_TBL.<62>.PRS1.addr1_bcast_en = 500 13 13
TYPE_PRS_TBL.<62>.PRS1.addr1_mcast_en = 500 14 14
TYPE_PRS_TBL.<62>.PRS1.addr1_myaddr_en = 500 15 15
TYPE_PRS_TBL.<62>.PRS1.addr2_mtch_en = 500 16 16
TYPE_PRS_TBL.<62>.PRS1.tid_mtch_en = 500 17 17
TYPE_PRS_TBL.<62>.PRS1.lookup_miss_debug = 500 18 18
TYPE_PRS_TBL.<62>.PRS1.addr3_bssid_en = 500 19 20
TYPE_PRS_TBL.<62>.PRS1.zero_body_en = 500 21 21
TYPE_PRS_TBL.<62>.PRS1.decision_sel = 500 22 23
TYPE_PRS_TBL.<62>.PRS1.mi_icr_code = 500 24 27
TYPE_PRS_TBL.<62>.PRS1.reserved.4359 = 500 28 31
TYPE_PRS_TBL.<63>.type = 504 0 15
TYPE_PRS_TBL.<63>.prs0 = 506 0 15
TYPE_PRS_TBL.<63>.prs1 = 508 0 31
TYPE_PRS_TBL.<63>.TYPE.type = 504 0 1
TYPE_PRS_TBL.<63>.TYPE.subtype = 504 2 5
TYPE_PRS_TBL.<63>.TYPE.ext_bits = 504 6 9
TYPE_PRS_TBL.<63>.TYPE.valid = 504 10 10
TYPE_PRS_TBL.<63>.TYPE.reserved.4357 = 504 11 15
TYPE_PRS_TBL.<63>.PRS0.addr2_exists = 506 0 0
TYPE_PRS_TBL.<63>.PRS0.addr3_exists = 506 1 1
TYPE_PRS_TBL.<63>.PRS0.sn_exists = 506 2 2
TYPE_PRS_TBL.<63>.PRS0.addr4_exists = 506 3 3
TYPE_PRS_TBL.<63>.PRS0.qos_exists = 506 4 4
TYPE_PRS_TBL.<63>.PRS0.back_control_exists = 506 5 5
TYPE_PRS_TBL.<63>.PRS0.ba_bitmap_exists = 506 6 6
TYPE_PRS_TBL.<63>.PRS0.is_beacon = 506 7 7
TYPE_PRS_TBL.<63>.PRS0.is_deep = 506 8 8
TYPE_PRS_TBL.<63>.PRS0.mac_header_length_bytes = 506 9 13
TYPE_PRS_TBL.<63>.PRS0.type_fwd_enable = 506 14 14
TYPE_PRS_TBL.<63>.PRS0.type_back_enable = 506 15 15
TYPE_PRS_TBL.<63>.PRS1.accept_on_bt = 508 0 0
TYPE_PRS_TBL.<63>.PRS1.accept_on_abft = 508 1 1
TYPE_PRS_TBL.<63>.PRS1.accept_on_at = 508 2 2
TYPE_PRS_TBL.<63>.PRS1.accept_on_sp = 508 3 3
TYPE_PRS_TBL.<63>.PRS1.accept_on_cbp = 508 4 4
TYPE_PRS_TBL.<63>.PRS1.accept_on_bft = 508 5 5
TYPE_PRS_TBL.<63>.PRS1.accept_on_na = 508 6 6
TYPE_PRS_TBL.<63>.PRS1.reserved.4358 = 508 7 7
TYPE_PRS_TBL.<63>.PRS1.accept_when_assoc = 508 8 8
TYPE_PRS_TBL.<63>.PRS1.accept_when_not_assoc = 508 9 9
TYPE_PRS_TBL.<63>.PRS1.accept_if_paired = 508 10 10
TYPE_PRS_TBL.<63>.PRS1.accept_if_not_paired = 508 11 11
TYPE_PRS_TBL.<63>.PRS1.addr1_bssid_en = 508 12 12
TYPE_PRS_TBL.<63>.PRS1.addr1_bcast_en = 508 13 13
TYPE_PRS_TBL.<63>.PRS1.addr1_mcast_en = 508 14 14
TYPE_PRS_TBL.<63>.PRS1.addr1_myaddr_en = 508 15 15
TYPE_PRS_TBL.<63>.PRS1.addr2_mtch_en = 508 16 16
TYPE_PRS_TBL.<63>.PRS1.tid_mtch_en = 508 17 17
TYPE_PRS_TBL.<63>.PRS1.lookup_miss_debug = 508 18 18
TYPE_PRS_TBL.<63>.PRS1.addr3_bssid_en = 508 19 20
TYPE_PRS_TBL.<63>.PRS1.zero_body_en = 508 21 21
TYPE_PRS_TBL.<63>.PRS1.decision_sel = 508 22 23
TYPE_PRS_TBL.<63>.PRS1.mi_icr_code = 508 24 27
TYPE_PRS_TBL.<63>.PRS1.reserved.4359 = 508 28 31
MAC_EXT_RGF = 8962048 0 10239
MAC_EXT_RGF.MAC_SXD_EXT = 8962048 0 3103
MAC_EXT_RGF.Rsvd1.4431 = 8962436 0 991
MAC_EXT_RGF.PRS = 8962560 0 4575
MAC_EXT_RGF.Rsvd1.4718 = 8963132 0 1567
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2 = 8962048 0 383
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD = 8962096 0 95
MAC_EXT_RGF.MAC_SXD_EXT.NETWORK_ID = 8962108 0 127
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2 = 8962124 0 223
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY = 8962152 0 127
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT = 8962168 0 1183
MAC_EXT_RGF.MAC_SXD_EXT.SPARROW_B_BUG_FIX = 8962316 0 31
MAC_EXT_RGF.MAC_SXD_EXT.TSF_CAPTURE = 8962320 0 127
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT = 8962336 0 319
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT = 8962376 0 415
MAC_EXT_RGF.MAC_SXD_EXT.IDLE_SM_EXT = 8962428 0 31
MAC_EXT_RGF.MAC_SXD_EXT.FW_PD_CTRL = 8962432 0 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC5_PARAMETERS = 8962048 0 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC6_PARAMETERS = 8962052 0 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC7_PARAMETERS = 8962056 0 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC8_PARAMETERS = 8962060 0 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SEED_INIT_1_VALUE = 8962064 0 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SEED_INIT_2_VALUE = 8962068 0 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SEED_INIT_3_VALUE = 8962072 0 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SEED_INIT_4_VALUE = 8962076 0 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SXD_MAX_SESSION_2 = 8962080 0 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SXD_MAX_SESSION_3 = 8962084 0 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SXD_MIN_SESSION_2 = 8962088 0 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SXD_MIN_SESSION_3 = 8962092 0 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC5_PARAMETERS.sxd_cw5_max = 8962048 0 8
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC5_PARAMETERS.reserved.4360 = 8962048 9 15
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC5_PARAMETERS.sxd_cw5_min = 8962048 16 24
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC5_PARAMETERS.reserved.4361 = 8962048 25 27
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC5_PARAMETERS.sxd_ac5_init_value = 8962048 28 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC6_PARAMETERS.sxd_cw6_max = 8962052 0 8
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC6_PARAMETERS.reserved.4362 = 8962052 9 15
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC6_PARAMETERS.sxd_cw6_min = 8962052 16 24
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC6_PARAMETERS.reserved.4363 = 8962052 25 27
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC6_PARAMETERS.sxd_ac6_init_value = 8962052 28 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC7_PARAMETERS.sxd_cw7_max = 8962056 0 8
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC7_PARAMETERS.reserved.4364 = 8962056 9 15
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC7_PARAMETERS.sxd_cw7_min = 8962056 16 24
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC7_PARAMETERS.reserved.4365 = 8962056 25 27
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC7_PARAMETERS.sxd_ac7_init_value = 8962056 28 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC8_PARAMETERS.sxd_cw8_max = 8962060 0 8
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC8_PARAMETERS.reserved.4366 = 8962060 9 15
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC8_PARAMETERS.sxd_cw8_min = 8962060 16 24
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC8_PARAMETERS.reserved.4367 = 8962060 25 27
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.AC8_PARAMETERS.sxd_ac8_init_value = 8962060 28 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SEED_INIT_1_VALUE.sxd_init_seed5_value = 8962064 0 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SEED_INIT_2_VALUE.sxd_init_seed6_value = 8962068 0 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SEED_INIT_3_VALUE.sxd_init_seed7_value = 8962072 0 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SEED_INIT_4_VALUE.sxd_init_seed8_value = 8962076 0 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SXD_MAX_SESSION_2.sxd_max_session_time_ac5 = 8962080 0 15
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SXD_MAX_SESSION_2.sxd_max_session_time_ac6 = 8962080 16 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SXD_MAX_SESSION_3.sxd_max_session_time_ac7 = 8962084 0 15
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SXD_MAX_SESSION_3.sxd_max_session_time_ac8 = 8962084 16 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SXD_MIN_SESSION_2.sxd_min_session_reg5 = 8962088 0 15
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SXD_MIN_SESSION_2.sxd_min_session_reg6 = 8962088 16 31
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SXD_MIN_SESSION_3.sxd_min_session_reg7 = 8962092 0 15
MAC_EXT_RGF.MAC_SXD_EXT.GENERAL_TIMING_PARAM_2.SXD_MIN_SESSION_3.sxd_min_session_reg8 = 8962092 16 31
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_0 = 8962096 0 31
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_1 = 8962100 0 31
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_2 = 8962104 0 31
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_0.msrb_ac1_slots = 8962096 0 3
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_0.msrb_ac2_slots = 8962096 4 7
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_0.msrb_ac3_slots = 8962096 8 11
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_0.msrb_ac4_slots = 8962096 12 15
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_0.msrb_ac5_slots = 8962096 16 19
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_0.msrb_ac6_slots = 8962096 20 23
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_0.msrb_ac7_slots = 8962096 24 27
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_0.msrb_ac8_slots = 8962096 28 31
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_1.msal_ac5_remaining_slots = 8962100 0 9
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_1.reserved.4368 = 8962100 10 15
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_1.msal_ac6_remaining_slots = 8962100 16 25
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_1.reserved.4369 = 8962100 26 31
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_2.msal_ac7_remaining_slots = 8962104 0 9
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_2.reserved.4370 = 8962104 10 15
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_2.msal_ac8_remaining_slots = 8962104 16 25
MAC_EXT_RGF.MAC_SXD_EXT.AC_EXT_RD.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_AC_EXT_RD_2.reserved.4371 = 8962104 26 31
MAC_EXT_RGF.MAC_SXD_EXT.NETWORK_ID.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NETWORK_ID_0 = 8962108 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NETWORK_ID.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NETWORK_ID_1 = 8962112 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NETWORK_ID.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NETWORK_ID_2 = 8962116 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NETWORK_ID.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NETWORK_ID_3 = 8962120 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NETWORK_ID.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NETWORK_ID_0.sxd_fw_active_nid = 8962108 0 1
MAC_EXT_RGF.MAC_SXD_EXT.NETWORK_ID.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NETWORK_ID_0.reserved.4372 = 8962108 2 30
MAC_EXT_RGF.MAC_SXD_EXT.NETWORK_ID.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NETWORK_ID_0.sxd_fw_active_nid_lock = 8962108 31 31
MAC_EXT_RGF.MAC_SXD_EXT.NETWORK_ID.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NETWORK_ID_1.sxd_pmc_active_nid = 8962112 0 1
MAC_EXT_RGF.MAC_SXD_EXT.NETWORK_ID.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NETWORK_ID_1.reserved.4373 = 8962112 2 30
MAC_EXT_RGF.MAC_SXD_EXT.NETWORK_ID.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NETWORK_ID_1.sxd_pmc_active_lock = 8962112 31 31
MAC_EXT_RGF.MAC_SXD_EXT.NETWORK_ID.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NETWORK_ID_2.sxd_pcie_active_nid = 8962116 0 1
MAC_EXT_RGF.MAC_SXD_EXT.NETWORK_ID.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NETWORK_ID_2.reserved.4374 = 8962116 2 31
MAC_EXT_RGF.MAC_SXD_EXT.NETWORK_ID.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NETWORK_ID_3.sxd_sp_active_nid = 8962120 0 1
MAC_EXT_RGF.MAC_SXD_EXT.NETWORK_ID.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NETWORK_ID_3.reserved.4375 = 8962120 2 30
MAC_EXT_RGF.MAC_SXD_EXT.NETWORK_ID.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NETWORK_ID_3.sxd_sp_active_lock = 8962120 31 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.SXD_SP_CMD_1 = 8962124 0 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.SXD_SP_CMD_3 = 8962128 0 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_CMD_2_2 = 8962132 0 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_CMD_2_3 = 8962136 0 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_CMD_2_4 = 8962140 0 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_CMD_2_5 = 8962144 0 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_CMD_2_6 = 8962148 0 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.SXD_SP_CMD_1.sxd_sp_ary_base = 8962124 0 4
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.SXD_SP_CMD_1.reserved.4376 = 8962124 5 7
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.SXD_SP_CMD_1.sxd_sp_ary_size = 8962124 8 12
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.SXD_SP_CMD_1.reserved.4377 = 8962124 13 15
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.SXD_SP_CMD_1.sxd_sp_1usec_latency = 8962124 16 23
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.SXD_SP_CMD_1.reserved.4378 = 8962124 24 30
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.SXD_SP_CMD_1.sxd_sp_ary_wr = 8962124 31 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.SXD_SP_CMD_3.sxd_sp_start_tsf = 8962128 0 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_CMD_2_2.msxd_sp_in_proc_cmd = 8962132 0 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_CMD_2_3.msxd_sp_in_proc_start_tsf = 8962136 0 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_CMD_2_4.msxd_sp_in_proc_tsf = 8962140 0 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_CMD_2_5.msxd_sp_in_proc_org_tsf = 8962144 0 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_CMD_2_6.msxd_sp_array_wr_mem_addr = 8962148 0 4
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_CMD_2_6.reserved.4379 = 8962148 5 7
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_CMD_2_6.msxd_sp_array_rd_mem_addr = 8962148 8 12
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_CMD_2_6.reserved.4380 = 8962148 13 14
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_CMD_2_6.msxd_sp_cmd_in_proc = 8962148 15 15
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_CMD_2_6.reserved.4381 = 8962148 16 30
MAC_EXT_RGF.MAC_SXD_EXT.SP_CMD_2.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_CMD_2_6.msxd_sp_array_full = 8962148 31 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_0 = 8962152 0 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_1 = 8962156 0 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_2 = 8962160 0 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_3 = 8962164 0 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_0.sxd_sp_start_0_mask = 8962152 0 12
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_0.reserved.4382 = 8962152 13 15
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_0.sxd_sp_end_0_mask = 8962152 16 28
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_0.reserved.4383 = 8962152 29 30
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_0.sxd_sp_0_mask_wr = 8962152 31 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_1.sxd_sp_start_1_mask = 8962156 0 12
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_1.reserved.4384 = 8962156 13 15
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_1.sxd_sp_end_1_mask = 8962156 16 28
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_1.reserved.4385 = 8962156 29 30
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_1.sxd_sp_1_mask_wr = 8962156 31 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_2.sxd_sp_start_2_mask = 8962160 0 12
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_2.reserved.4386 = 8962160 13 15
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_2.sxd_sp_end_2_mask = 8962160 16 28
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_2.reserved.4387 = 8962160 29 30
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_2.sxd_sp_2_mask_wr = 8962160 31 31
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_3.sxd_sp_start_3_mask = 8962164 0 12
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_3.reserved.4388 = 8962164 13 15
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_3.sxd_sp_end_3_mask = 8962164 16 28
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_3.reserved.4389 = 8962164 29 30
MAC_EXT_RGF.MAC_SXD_EXT.SP_MASK_ENTRY.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SP_MASK_ENTRY_3.sxd_sp_3_mask_wr = 8962164 31 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_0 = 8962168 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_1 = 8962172 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_2 = 8962176 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_3 = 8962180 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_4 = 8962184 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_5 = 8962188 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_6 = 8962192 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_7 = 8962196 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_8 = 8962200 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_9 = 8962204 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_10 = 8962208 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_11 = 8962212 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_12 = 8962216 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_13 = 8962220 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_14 = 8962224 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_15 = 8962228 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_16 = 8962232 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_17 = 8962236 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_18 = 8962240 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_19 = 8962244 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_20 = 8962248 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_21 = 8962252 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_22 = 8962256 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_23 = 8962260 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_24 = 8962264 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_25 = 8962268 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_26 = 8962272 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_27 = 8962276 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_28 = 8962280 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_29 = 8962284 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_30 = 8962288 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_31 = 8962292 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_32 = 8962296 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_33 = 8962300 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_34 = 8962304 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_35 = 8962308 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_36 = 8962312 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_0.msnu_nav_max_index = 8962168 0 2
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_0.msnu_nav_max_valid = 8962168 3 3
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_0.msnu_captured_max_index = 8962168 4 6
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_0.msnu_captured_max_valid = 8962168 7 7
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_0.msnu_entry_update_bitmap = 8962168 8 15
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_0.msnu_nav_unmask_active_bus = 8962168 16 23
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_0.msnu_nav_active_bus = 8962168 24 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_1.msnu_nav_max_duration = 8962172 0 23
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_1.reserved.4390 = 8962172 24 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_2.msnu_captured_max_duration = 8962176 0 23
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_2.reserved.4391 = 8962176 24 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_3.msnl_nav_ouc_cnt = 8962180 0 7
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_3.msnl_nav_muc_cnt = 8962180 8 17
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_3.reserved.4392 = 8962180 18 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_4.msnu_query_sa_src_vector = 8962184 0 7
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_4.msnu_query_sa_dst_vector = 8962184 8 15
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_4.msnu_query_da_src_vector = 8962184 16 23
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_4.msnu_query_da_dst_vector = 8962184 24 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_5.msne_nav_cnt_entry0 = 8962188 0 23
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_5.reserved.4393 = 8962188 24 30
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_5.msnu_nav_valid_0 = 8962188 31 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_6.msne_sa_reg0_low = 8962192 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_7.msne_da_reg0_low = 8962196 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_8.msne_sa_reg0_high = 8962200 0 15
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_8.msne_da_reg0_high = 8962200 16 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_9.msne_nav_cnt_entry1 = 8962204 0 23
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_9.reserved.4394 = 8962204 24 30
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_9.msnu_nav_valid_1 = 8962204 31 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_10.msne_sa_reg1_low = 8962208 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_11.msne_da_reg1_low = 8962212 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_12.msne_sa_reg1_high = 8962216 0 15
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_12.msne_da_reg1_high = 8962216 16 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_13.msne_nav_cnt_entry2 = 8962220 0 23
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_13.reserved.4395 = 8962220 24 30
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_13.msnu_nav_valid_2 = 8962220 31 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_14.msne_sa_reg2_low = 8962224 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_15.msne_da_reg2_low = 8962228 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_16.msne_sa_reg2_high = 8962232 0 15
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_16.msne_da_reg2_high = 8962232 16 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_17.msne_nav_cnt_entry3 = 8962236 0 23
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_17.reserved.4396 = 8962236 24 30
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_17.msnu_nav_valid_3 = 8962236 31 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_18.msne_sa_reg3_low = 8962240 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_19.msne_da_reg3_low = 8962244 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_20.msne_sa_reg3_high = 8962248 0 15
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_20.msne_da_reg3_high = 8962248 16 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_21.msne_nav_cnt_entry4 = 8962252 0 23
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_21.reserved.4397 = 8962252 24 30
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_21.msnu_nav_valid_4 = 8962252 31 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_22.msne_sa_reg4_low = 8962256 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_23.msne_da_reg4_low = 8962260 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_24.msne_sa_reg4_high = 8962264 0 15
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_24.msne_da_reg4_high = 8962264 16 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_25.msne_nav_cnt_entry5 = 8962268 0 23
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_25.reserved.4398 = 8962268 24 30
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_25.msnu_nav_valid_5 = 8962268 31 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_26.msne_sa_reg5_low = 8962272 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_27.msne_da_reg5_low = 8962276 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_28.msne_sa_reg5_high = 8962280 0 15
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_28.msne_da_reg5_high = 8962280 16 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_29.msne_nav_cnt_entry6 = 8962284 0 23
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_29.reserved.4399 = 8962284 24 30
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_29.msnu_nav_valid_6 = 8962284 31 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_30.msne_sa_reg6_low = 8962288 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_31.msne_da_reg6_low = 8962292 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_32.msne_sa_reg6_high = 8962296 0 15
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_32.msne_da_reg6_high = 8962296 16 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_33.msne_nav_cnt_entry7 = 8962300 0 23
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_33.reserved.4400 = 8962300 24 30
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_33.msnu_nav_valid_7 = 8962300 31 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_34.msne_sa_reg7_low = 8962304 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_35.msne_da_reg7_low = 8962308 0 31
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_36.msne_sa_reg7_high = 8962312 0 15
MAC_EXT_RGF.MAC_SXD_EXT.NAV_REPORT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_NAV_REPORT_36.msne_da_reg7_high = 8962312 16 31
MAC_EXT_RGF.MAC_SXD_EXT.SPARROW_B_BUG_FIX.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SPARROW_B_BUG_FIX_0 = 8962316 0 31
MAC_EXT_RGF.MAC_SXD_EXT.SPARROW_B_BUG_FIX.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SPARROW_B_BUG_FIX_0.sxd_txop_capture_fix = 8962316 0 0
MAC_EXT_RGF.MAC_SXD_EXT.SPARROW_B_BUG_FIX.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SPARROW_B_BUG_FIX_0.sxd_release_en = 8962316 1 1
MAC_EXT_RGF.MAC_SXD_EXT.SPARROW_B_BUG_FIX.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SPARROW_B_BUG_FIX_0.sxd_brp_update_en = 8962316 2 2
MAC_EXT_RGF.MAC_SXD_EXT.SPARROW_B_BUG_FIX.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SPARROW_B_BUG_FIX_0.sxd_brp_sig_src = 8962316 3 3
MAC_EXT_RGF.MAC_SXD_EXT.SPARROW_B_BUG_FIX.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_SPARROW_B_BUG_FIX_0.reserved.4401 = 8962316 4 31
MAC_EXT_RGF.MAC_SXD_EXT.TSF_CAPTURE.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_TSF_CAPTURE_0 = 8962320 0 31
MAC_EXT_RGF.MAC_SXD_EXT.TSF_CAPTURE.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_TSF_CAPTURE_1 = 8962324 0 31
MAC_EXT_RGF.MAC_SXD_EXT.TSF_CAPTURE.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_TSF_CAPTURE_2 = 8962328 0 31
MAC_EXT_RGF.MAC_SXD_EXT.TSF_CAPTURE.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_TSF_CAPTURE_3 = 8962332 0 31
MAC_EXT_RGF.MAC_SXD_EXT.TSF_CAPTURE.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_TSF_CAPTURE_0.msbc_rx_latched_tsf_usec_rgf = 8962320 0 31
MAC_EXT_RGF.MAC_SXD_EXT.TSF_CAPTURE.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_TSF_CAPTURE_1.msbc_rx_latched_tsf_clks_rgf = 8962324 0 7
MAC_EXT_RGF.MAC_SXD_EXT.TSF_CAPTURE.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_TSF_CAPTURE_1.reserved.4402 = 8962324 8 31
MAC_EXT_RGF.MAC_SXD_EXT.TSF_CAPTURE.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_TSF_CAPTURE_2.msxd_tx_latched_tsf_usec = 8962328 0 31
MAC_EXT_RGF.MAC_SXD_EXT.TSF_CAPTURE.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_TSF_CAPTURE_3.msxd_tx_latched_tsf_clks = 8962332 0 7
MAC_EXT_RGF.MAC_SXD_EXT.TSF_CAPTURE.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_TSF_CAPTURE_3.reserved.4403 = 8962332 8 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_0 = 8962336 0 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_1 = 8962340 0 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_2 = 8962344 0 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_3 = 8962348 0 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_4 = 8962352 0 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_5 = 8962356 0 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_6 = 8962360 0 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_7 = 8962364 0 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_8 = 8962368 0 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_9 = 8962372 0 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_0.msgt_gp_ctimer_0 = 8962336 0 23
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_0.reserved.4404 = 8962336 24 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_1.msgt_gp_ctimer_1 = 8962340 0 23
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_1.reserved.4405 = 8962340 24 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_2.msgt_gp_ctimer_2 = 8962344 0 23
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_2.reserved.4406 = 8962344 24 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_3.msgt_gp_ctimer_3 = 8962348 0 23
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_3.reserved.4407 = 8962348 24 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_4.msgt_gp_ctimer_4 = 8962352 0 23
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_4.reserved.4408 = 8962352 24 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_5.msgt_gp_ctimer_5 = 8962356 0 23
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_5.reserved.4409 = 8962356 24 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_6.msgt_gp_ctimer_6 = 8962360 0 23
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_6.reserved.4410 = 8962360 24 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_7.msgt_gp_ctimer_7 = 8962364 0 23
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_7.reserved.4411 = 8962364 24 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_8.msgt_gp_ctimer_8 = 8962368 0 23
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_8.reserved.4412 = 8962368 24 31
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_9.msgt_gp_ctimer_9 = 8962372 0 23
MAC_EXT_RGF.MAC_SXD_EXT.EXT_GLOBAL_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_EXT_GLOBAL_CNT_9.reserved.4413 = 8962372 24 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_0 = 8962376 0 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_1 = 8962380 0 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_2 = 8962384 0 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_3 = 8962388 0 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_4 = 8962392 0 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_5 = 8962396 0 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_6 = 8962400 0 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_7 = 8962404 0 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_8 = 8962408 0 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_9 = 8962412 0 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_10 = 8962416 0 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_11 = 8962420 0 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_12 = 8962424 0 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_0.sxd_brp_agc_offset = 8962376 0 7
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_0.sxd_brp_agc_duration = 8962376 8 15
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_0.sxd_brp_ces_duration = 8962376 16 23
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_0.sxd_brp_gr_duration = 8962376 24 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_1.sxd_brp_agc_timeline_offset = 8962380 0 7
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_1.reserved.4414 = 8962380 8 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_2.sxd_brp_agc_timeline_awv_vec = 8962384 0 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_3.sxd_brp_agc_timeline_ee3_vec = 8962388 0 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_4.sxd_brp_timeline0_type = 8962392 0 2
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_4.reserved.4415 = 8962392 3 7
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_4.sxd_brp_timeline0_offset = 8962392 8 15
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_4.sxd_brp_timeline0_awv_en = 8962392 16 16
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_4.sxd_brp_timeline0_ee3_en = 8962392 17 17
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_4.reserved.4416 = 8962392 18 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_5.sxd_brp_timeline1_type = 8962396 0 2
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_5.reserved.4417 = 8962396 3 7
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_5.sxd_brp_timeline1_offset = 8962396 8 15
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_5.sxd_brp_timeline1_awv_en = 8962396 16 16
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_5.sxd_brp_timeline1_ee3_en = 8962396 17 17
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_5.reserved.4418 = 8962396 18 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_6.sxd_brp_timeline2_type = 8962400 0 2
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_6.reserved.4419 = 8962400 3 7
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_6.sxd_brp_timeline2_offset = 8962400 8 15
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_6.sxd_brp_timeline2_awv_en = 8962400 16 16
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_6.sxd_brp_timeline2_ee3_en = 8962400 17 17
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_6.reserved.4420 = 8962400 18 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_7.sxd_brp_timeline3_type = 8962404 0 2
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_7.reserved.4421 = 8962404 3 7
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_7.sxd_brp_timeline3_offset = 8962404 8 15
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_7.sxd_brp_timeline3_awv_en = 8962404 16 16
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_7.sxd_brp_timeline3_ee3_en = 8962404 17 17
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_7.reserved.4422 = 8962404 18 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_8.sxd_brp_timeline4_type = 8962408 0 2
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_8.reserved.4423 = 8962408 3 7
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_8.sxd_brp_timeline4_offset = 8962408 8 15
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_8.sxd_brp_timeline4_awv_en = 8962408 16 16
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_8.sxd_brp_timeline4_ee3_en = 8962408 17 17
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_8.reserved.4424 = 8962408 18 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_9.sxd_brp_tx_agc_chip_id = 8962412 0 3
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_9.sxd_brp_tx_agc_opcode = 8962412 4 7
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_9.sxd_brp_tx_agc_static_address = 8962412 8 15
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_9.sxd_brp_tx_agc_init_cnt = 8962412 16 23
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_9.sxd_brp_tx_agc_next_state_bitmap = 8962412 24 27
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_9.sxd_brp_tx_agc_static_inc_bitmap = 8962412 28 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_10.sxd_brp_tx_trn_chip_id = 8962416 0 3
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_10.sxd_brp_tx_trn_opcode = 8962416 4 7
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_10.sxd_brp_tx_trn_static_address = 8962416 8 15
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_10.sxd_brp_tx_trn_init_cnt = 8962416 16 23
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_10.sxd_brp_tx_trn_next_state_bitmap = 8962416 24 27
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_10.sxd_brp_tx_trn_static_inc_bitmap = 8962416 28 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_11.sxd_brp_rx_trn_chip_id = 8962420 0 3
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_11.sxd_brp_rx_trn_opcode = 8962420 4 7
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_11.sxd_brp_rx_trn_static_address = 8962420 8 15
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_11.sxd_brp_rx_trn_init_cnt = 8962420 16 23
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_11.sxd_brp_rx_trn_next_state_bitmap = 8962420 24 27
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_11.sxd_brp_rx_trn_static_inc_bitmap = 8962420 28 31
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_12.msbt_ctrl_state = 8962424 0 3
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_12.msbt_sector_ctrl_state = 8962424 4 6
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_12.reserved.4425 = 8962424 7 7
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_12.msbt_cur_sector = 8962424 8 12
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_12.reserved.4426 = 8962424 13 15
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_12.msbt_timer = 8962424 16 23
MAC_EXT_RGF.MAC_SXD_EXT.BRP_TX_CNT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_BRP_TX_CNT_12.reserved.4427 = 8962424 24 31
MAC_EXT_RGF.MAC_SXD_EXT.IDLE_SM_EXT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_IDLE_SM_EXT_0 = 8962428 0 31
MAC_EXT_RGF.MAC_SXD_EXT.IDLE_SM_EXT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_IDLE_SM_EXT_0.sxd_cca_mode = 8962428 0 0
MAC_EXT_RGF.MAC_SXD_EXT.IDLE_SM_EXT.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_IDLE_SM_EXT_0.reserved.4428 = 8962428 1 31
MAC_EXT_RGF.MAC_SXD_EXT.FW_PD_CTRL.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_FW_PD_CTRL_0 = 8962432 0 31
MAC_EXT_RGF.MAC_SXD_EXT.FW_PD_CTRL.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_FW_PD_CTRL_0.sxd_pd_fw_int_en = 8962432 0 0
MAC_EXT_RGF.MAC_SXD_EXT.FW_PD_CTRL.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_FW_PD_CTRL_0.reserved.4429 = 8962432 1 3
MAC_EXT_RGF.MAC_SXD_EXT.FW_PD_CTRL.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_FW_PD_CTRL_0.msxd_pdn_tsf_curr_state = 8962432 4 7
MAC_EXT_RGF.MAC_SXD_EXT.FW_PD_CTRL.MAC_EXT_MAC_EXT_RGF_MAC_SXD_EXT_FW_PD_CTRL_0.reserved.4430 = 8962432 8 31
MAC_EXT_RGF.PRS.BSSID_TABLE = 8962560 0 319
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE = 8962600 0 511
MAC_EXT_RGF.PRS.NETWORK_TABLE = 8962664 0 2047
MAC_EXT_RGF.PRS.MULTINEWORK_NID_ERR = 8962920 0 31
MAC_EXT_RGF.PRS.BSSID_MISS_DEFAULT_QUEUE = 8962924 0 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE = 8962928 0 543
MAC_EXT_RGF.PRS.MCAST_TABLE = 8962996 0 1087
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_0 = 8962560 0 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_1 = 8962564 0 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_2 = 8962568 0 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_3 = 8962572 0 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_4 = 8962576 0 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_5 = 8962580 0 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_6 = 8962584 0 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_7 = 8962588 0 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_8 = 8962592 0 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_9 = 8962596 0 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_0.bssid_low_0 = 8962560 0 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_1.bssid_high_0 = 8962564 0 15
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_1.nid_num_0 = 8962564 16 17
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_1.reserved.4432 = 8962564 18 19
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_1.qid_num_0 = 8962564 20 24
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_1.reserved.4433 = 8962564 25 28
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_1.wildcard_0 = 8962564 29 29
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_1.beacon_fwd_en_0 = 8962564 30 30
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_1.valid_num_0 = 8962564 31 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_2.bssid_low_1 = 8962568 0 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_3.bssid_high_1 = 8962572 0 15
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_3.nid_num_1 = 8962572 16 17
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_3.reserved.4434 = 8962572 18 19
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_3.qid_num_1 = 8962572 20 24
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_3.reserved.4435 = 8962572 25 28
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_3.wildcard_1 = 8962572 29 29
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_3.beacon_fwd_en_1 = 8962572 30 30
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_3.valid_num_1 = 8962572 31 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_4.bssid_low_2 = 8962576 0 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_5.bssid_high_2 = 8962580 0 15
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_5.nid_num_2 = 8962580 16 17
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_5.reserved.4436 = 8962580 18 19
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_5.qid_num_2 = 8962580 20 24
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_5.reserved.4437 = 8962580 25 28
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_5.wildcard_2 = 8962580 29 29
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_5.beacon_fwd_en_2 = 8962580 30 30
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_5.valid_num_2 = 8962580 31 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_6.bssid_low_3 = 8962584 0 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_7.bssid_high_3 = 8962588 0 15
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_7.nid_num_3 = 8962588 16 17
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_7.reserved.4438 = 8962588 18 19
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_7.qid_num_3 = 8962588 20 24
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_7.reserved.4439 = 8962588 25 28
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_7.wildcard_3 = 8962588 29 29
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_7.beacon_fwd_en_3 = 8962588 30 30
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_7.valid_num_3 = 8962588 31 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_8.bssid_low_4 = 8962592 0 31
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_9.bssid_high_4 = 8962596 0 15
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_9.nid_num_4 = 8962596 16 17
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_9.reserved.4440 = 8962596 18 19
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_9.qid_num_4 = 8962596 20 24
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_9.reserved.4441 = 8962596 25 28
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_9.wildcard_4 = 8962596 29 29
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_9.beacon_fwd_en_4 = 8962596 30 30
MAC_EXT_RGF.PRS.BSSID_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_BSSID_TABLE_9.valid_num_4 = 8962596 31 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_0 = 8962600 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_1 = 8962604 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_2 = 8962608 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_3 = 8962612 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_4 = 8962616 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_5 = 8962620 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_6 = 8962624 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_7 = 8962628 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_8 = 8962632 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_9 = 8962636 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_10 = 8962640 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_11 = 8962644 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_12 = 8962648 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_13 = 8962652 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_14 = 8962656 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_15 = 8962660 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_0.address_1_low_0 = 8962600 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_1.address_1_high_0 = 8962604 0 15
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_1.address_1_index_0 = 8962604 16 18
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_1.reserved.4442 = 8962604 19 30
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_1.valid_bit_0 = 8962604 31 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_2.address_1_low_1 = 8962608 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_3.address_1_high_1 = 8962612 0 15
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_3.address_1_index_1 = 8962612 16 18
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_3.reserved.4443 = 8962612 19 30
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_3.valid_bit_1 = 8962612 31 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_4.address_1_low_2 = 8962616 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_5.address_1_high_2 = 8962620 0 15
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_5.address_1_index_2 = 8962620 16 18
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_5.reserved.4444 = 8962620 19 30
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_5.valid_bit_2 = 8962620 31 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_6.address_1_low_3 = 8962624 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_7.address_1_high_3 = 8962628 0 15
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_7.address_1_index_3 = 8962628 16 18
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_7.reserved.4445 = 8962628 19 30
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_7.valid_bit_3 = 8962628 31 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_8.address_1_low_4 = 8962632 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_9.address_1_high_4 = 8962636 0 15
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_9.address_1_index_4 = 8962636 16 18
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_9.reserved.4446 = 8962636 19 30
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_9.valid_bit_4 = 8962636 31 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_10.address_1_low_5 = 8962640 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_11.address_1_high_5 = 8962644 0 15
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_11.address_1_index_5 = 8962644 16 18
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_11.reserved.4447 = 8962644 19 30
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_11.valid_bit_5 = 8962644 31 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_12.address_1_low_6 = 8962648 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_13.address_1_high_6 = 8962652 0 15
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_13.address_1_index_6 = 8962652 16 18
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_13.reserved.4448 = 8962652 19 30
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_13.valid_bit_6 = 8962652 31 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_14.address_1_low_7 = 8962656 0 31
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_15.address_1_high_7 = 8962660 0 15
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_15.address_1_index_7 = 8962660 16 18
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_15.reserved.4449 = 8962660 19 30
MAC_EXT_RGF.PRS.ADDRESS_1_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_ADDRESS_1_TABLE_15.valid_bit_7 = 8962660 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_0 = 8962664 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_1 = 8962668 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_2 = 8962672 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_3 = 8962676 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_4 = 8962680 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_5 = 8962684 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_6 = 8962688 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_7 = 8962692 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_8 = 8962696 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_9 = 8962700 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_10 = 8962704 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_11 = 8962708 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_12 = 8962712 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_13 = 8962716 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_14 = 8962720 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_15 = 8962724 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_16 = 8962728 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_17 = 8962732 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_18 = 8962736 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_19 = 8962740 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_20 = 8962744 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_21 = 8962748 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_22 = 8962752 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_23 = 8962756 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_24 = 8962760 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_25 = 8962764 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_26 = 8962768 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_27 = 8962772 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_28 = 8962776 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_29 = 8962780 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_30 = 8962784 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_31 = 8962788 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_32 = 8962792 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_33 = 8962796 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_34 = 8962800 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_35 = 8962804 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_36 = 8962808 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_37 = 8962812 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_38 = 8962816 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_39 = 8962820 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_40 = 8962824 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_41 = 8962828 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_42 = 8962832 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_43 = 8962836 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_44 = 8962840 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_45 = 8962844 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_46 = 8962848 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_47 = 8962852 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_48 = 8962856 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_49 = 8962860 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_50 = 8962864 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_51 = 8962868 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_52 = 8962872 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_53 = 8962876 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_54 = 8962880 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_55 = 8962884 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_56 = 8962888 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_57 = 8962892 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_58 = 8962896 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_59 = 8962900 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_60 = 8962904 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_61 = 8962908 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_62 = 8962912 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_63 = 8962916 0 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_0.index_0_0 = 8962664 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_0.reserved.4450 = 8962664 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_0.index_1_0 = 8962664 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_0.reserved.4451 = 8962664 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_0.dest_id_0 = 8962664 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_0.reserved.4452 = 8962664 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_0.qid_0 = 8962664 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_0.reserved.4453 = 8962664 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_0.nid_0 = 8962664 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_0.reserved.4454 = 8962664 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_1.mng_tx_key_0 = 8962668 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_1.data_key_0 = 8962668 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_1.mng_rx_key_0 = 8962668 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_1.reserved.4455 = 8962668 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_1.mv_0 = 8962668 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_1.valid_0 = 8962668 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_2.index_0_1 = 8962672 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_2.reserved.4456 = 8962672 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_2.index_1_1 = 8962672 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_2.reserved.4457 = 8962672 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_2.dest_id_1 = 8962672 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_2.reserved.4458 = 8962672 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_2.qid_1 = 8962672 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_2.reserved.4459 = 8962672 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_2.nid_1 = 8962672 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_2.reserved.4460 = 8962672 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_3.mng_tx_key_1 = 8962676 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_3.data_key_1 = 8962676 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_3.mng_rx_key_1 = 8962676 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_3.reserved.4461 = 8962676 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_3.mv_1 = 8962676 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_3.valid_1 = 8962676 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_4.index_0_2 = 8962680 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_4.reserved.4462 = 8962680 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_4.index_1_2 = 8962680 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_4.reserved.4463 = 8962680 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_4.dest_id_2 = 8962680 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_4.reserved.4464 = 8962680 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_4.qid_2 = 8962680 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_4.reserved.4465 = 8962680 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_4.nid_2 = 8962680 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_4.reserved.4466 = 8962680 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_5.mng_tx_key_2 = 8962684 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_5.data_key_2 = 8962684 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_5.mng_rx_key_2 = 8962684 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_5.reserved.4467 = 8962684 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_5.mv_2 = 8962684 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_5.valid_2 = 8962684 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_6.index_0_3 = 8962688 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_6.reserved.4468 = 8962688 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_6.index_1_3 = 8962688 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_6.reserved.4469 = 8962688 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_6.dest_id_3 = 8962688 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_6.reserved.4470 = 8962688 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_6.qid_3 = 8962688 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_6.reserved.4471 = 8962688 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_6.nid_3 = 8962688 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_6.reserved.4472 = 8962688 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_7.mng_tx_key_3 = 8962692 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_7.data_key_3 = 8962692 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_7.mng_rx_key_3 = 8962692 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_7.reserved.4473 = 8962692 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_7.mv_3 = 8962692 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_7.valid_3 = 8962692 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_8.index_0_4 = 8962696 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_8.reserved.4474 = 8962696 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_8.index_1_4 = 8962696 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_8.reserved.4475 = 8962696 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_8.dest_id_4 = 8962696 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_8.reserved.4476 = 8962696 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_8.qid_4 = 8962696 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_8.reserved.4477 = 8962696 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_8.nid_4 = 8962696 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_8.reserved.4478 = 8962696 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_9.mng_tx_key_4 = 8962700 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_9.data_key_4 = 8962700 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_9.mng_rx_key_4 = 8962700 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_9.reserved.4479 = 8962700 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_9.mv_4 = 8962700 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_9.valid_4 = 8962700 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_10.index_0_5 = 8962704 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_10.reserved.4480 = 8962704 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_10.index_1_5 = 8962704 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_10.reserved.4481 = 8962704 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_10.dest_id_5 = 8962704 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_10.reserved.4482 = 8962704 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_10.qid_5 = 8962704 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_10.reserved.4483 = 8962704 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_10.nid_5 = 8962704 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_10.reserved.4484 = 8962704 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_11.mng_tx_key_5 = 8962708 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_11.data_key_5 = 8962708 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_11.mng_rx_key_5 = 8962708 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_11.reserved.4485 = 8962708 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_11.mv_5 = 8962708 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_11.valid_5 = 8962708 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_12.index_0_6 = 8962712 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_12.reserved.4486 = 8962712 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_12.index_1_6 = 8962712 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_12.reserved.4487 = 8962712 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_12.dest_id_6 = 8962712 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_12.reserved.4488 = 8962712 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_12.qid_6 = 8962712 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_12.reserved.4489 = 8962712 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_12.nid_6 = 8962712 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_12.reserved.4490 = 8962712 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_13.mng_tx_key_6 = 8962716 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_13.data_key_6 = 8962716 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_13.mng_rx_key_6 = 8962716 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_13.reserved.4491 = 8962716 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_13.mv_6 = 8962716 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_13.valid_6 = 8962716 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_14.index_0_7 = 8962720 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_14.reserved.4492 = 8962720 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_14.index_1_7 = 8962720 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_14.reserved.4493 = 8962720 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_14.dest_id_7 = 8962720 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_14.reserved.4494 = 8962720 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_14.qid_7 = 8962720 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_14.reserved.4495 = 8962720 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_14.nid_7 = 8962720 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_14.reserved.4496 = 8962720 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_15.mng_tx_key_7 = 8962724 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_15.data_key_7 = 8962724 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_15.mng_rx_key_7 = 8962724 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_15.reserved.4497 = 8962724 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_15.mv_7 = 8962724 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_15.valid_7 = 8962724 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_16.index_0_8 = 8962728 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_16.reserved.4498 = 8962728 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_16.index_1_8 = 8962728 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_16.reserved.4499 = 8962728 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_16.dest_id_8 = 8962728 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_16.reserved.4500 = 8962728 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_16.qid_8 = 8962728 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_16.reserved.4501 = 8962728 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_16.nid_8 = 8962728 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_16.reserved.4502 = 8962728 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_17.mng_tx_key_8 = 8962732 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_17.data_key_8 = 8962732 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_17.mng_rx_key_8 = 8962732 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_17.reserved.4503 = 8962732 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_17.mv_8 = 8962732 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_17.valid_8 = 8962732 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_18.index_0_9 = 8962736 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_18.reserved.4504 = 8962736 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_18.index_1_9 = 8962736 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_18.reserved.4505 = 8962736 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_18.dest_id_9 = 8962736 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_18.reserved.4506 = 8962736 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_18.qid_9 = 8962736 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_18.reserved.4507 = 8962736 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_18.nid_9 = 8962736 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_18.reserved.4508 = 8962736 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_19.mng_tx_key_9 = 8962740 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_19.data_key_9 = 8962740 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_19.mng_rx_key_9 = 8962740 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_19.reserved.4509 = 8962740 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_19.mv_9 = 8962740 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_19.valid_9 = 8962740 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_20.index_0_10 = 8962744 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_20.reserved.4510 = 8962744 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_20.index_1_10 = 8962744 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_20.reserved.4511 = 8962744 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_20.dest_id_10 = 8962744 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_20.reserved.4512 = 8962744 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_20.qid_10 = 8962744 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_20.reserved.4513 = 8962744 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_20.nid_10 = 8962744 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_20.reserved.4514 = 8962744 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_21.mng_tx_key_10 = 8962748 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_21.data_key_10 = 8962748 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_21.mng_rx_key_10 = 8962748 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_21.reserved.4515 = 8962748 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_21.mv_10 = 8962748 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_21.valid_10 = 8962748 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_22.index_0_11 = 8962752 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_22.reserved.4516 = 8962752 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_22.index_1_11 = 8962752 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_22.reserved.4517 = 8962752 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_22.dest_id_11 = 8962752 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_22.reserved.4518 = 8962752 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_22.qid_11 = 8962752 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_22.reserved.4519 = 8962752 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_22.nid_11 = 8962752 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_22.reserved.4520 = 8962752 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_23.mng_tx_key_11 = 8962756 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_23.data_key_11 = 8962756 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_23.mng_rx_key_11 = 8962756 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_23.reserved.4521 = 8962756 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_23.mv_11 = 8962756 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_23.valid_11 = 8962756 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_24.index_0_12 = 8962760 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_24.reserved.4522 = 8962760 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_24.index_1_12 = 8962760 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_24.reserved.4523 = 8962760 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_24.dest_id_12 = 8962760 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_24.reserved.4524 = 8962760 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_24.qid_12 = 8962760 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_24.reserved.4525 = 8962760 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_24.nid_12 = 8962760 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_24.reserved.4526 = 8962760 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_25.mng_tx_key_12 = 8962764 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_25.data_key_12 = 8962764 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_25.mng_rx_key_12 = 8962764 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_25.reserved.4527 = 8962764 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_25.mv_12 = 8962764 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_25.valid_12 = 8962764 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_26.index_0_13 = 8962768 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_26.reserved.4528 = 8962768 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_26.index_1_13 = 8962768 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_26.reserved.4529 = 8962768 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_26.dest_id_13 = 8962768 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_26.reserved.4530 = 8962768 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_26.qid_13 = 8962768 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_26.reserved.4531 = 8962768 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_26.nid_13 = 8962768 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_26.reserved.4532 = 8962768 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_27.mng_tx_key_13 = 8962772 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_27.data_key_13 = 8962772 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_27.mng_rx_key_13 = 8962772 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_27.reserved.4533 = 8962772 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_27.mv_13 = 8962772 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_27.valid_13 = 8962772 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_28.index_0_14 = 8962776 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_28.reserved.4534 = 8962776 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_28.index_1_14 = 8962776 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_28.reserved.4535 = 8962776 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_28.dest_id_14 = 8962776 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_28.reserved.4536 = 8962776 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_28.qid_14 = 8962776 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_28.reserved.4537 = 8962776 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_28.nid_14 = 8962776 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_28.reserved.4538 = 8962776 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_29.mng_tx_key_14 = 8962780 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_29.data_key_14 = 8962780 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_29.mng_rx_key_14 = 8962780 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_29.reserved.4539 = 8962780 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_29.mv_14 = 8962780 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_29.valid_14 = 8962780 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_30.index_0_15 = 8962784 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_30.reserved.4540 = 8962784 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_30.index_1_15 = 8962784 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_30.reserved.4541 = 8962784 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_30.dest_id_15 = 8962784 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_30.reserved.4542 = 8962784 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_30.qid_15 = 8962784 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_30.reserved.4543 = 8962784 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_30.nid_15 = 8962784 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_30.reserved.4544 = 8962784 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_31.mng_tx_key_15 = 8962788 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_31.data_key_15 = 8962788 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_31.mng_rx_key_15 = 8962788 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_31.reserved.4545 = 8962788 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_31.mv_15 = 8962788 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_31.valid_15 = 8962788 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_32.index_0_16 = 8962792 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_32.reserved.4546 = 8962792 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_32.index_1_16 = 8962792 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_32.reserved.4547 = 8962792 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_32.dest_id_16 = 8962792 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_32.reserved.4548 = 8962792 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_32.qid_16 = 8962792 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_32.reserved.4549 = 8962792 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_32.nid_16 = 8962792 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_32.reserved.4550 = 8962792 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_33.mng_tx_key_16 = 8962796 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_33.data_key_16 = 8962796 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_33.mng_rx_key_16 = 8962796 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_33.reserved.4551 = 8962796 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_33.mv_16 = 8962796 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_33.valid_16 = 8962796 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_34.index_0_17 = 8962800 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_34.reserved.4552 = 8962800 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_34.index_1_17 = 8962800 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_34.reserved.4553 = 8962800 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_34.dest_id_17 = 8962800 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_34.reserved.4554 = 8962800 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_34.qid_17 = 8962800 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_34.reserved.4555 = 8962800 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_34.nid_17 = 8962800 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_34.reserved.4556 = 8962800 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_35.mng_tx_key_17 = 8962804 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_35.data_key_17 = 8962804 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_35.mng_rx_key_17 = 8962804 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_35.reserved.4557 = 8962804 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_35.mv_17 = 8962804 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_35.valid_17 = 8962804 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_36.index_0_18 = 8962808 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_36.reserved.4558 = 8962808 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_36.index_1_18 = 8962808 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_36.reserved.4559 = 8962808 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_36.dest_id_18 = 8962808 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_36.reserved.4560 = 8962808 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_36.qid_18 = 8962808 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_36.reserved.4561 = 8962808 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_36.nid_18 = 8962808 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_36.reserved.4562 = 8962808 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_37.mng_tx_key_18 = 8962812 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_37.data_key_18 = 8962812 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_37.mng_rx_key_18 = 8962812 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_37.reserved.4563 = 8962812 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_37.mv_18 = 8962812 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_37.valid_18 = 8962812 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_38.index_0_19 = 8962816 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_38.reserved.4564 = 8962816 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_38.index_1_19 = 8962816 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_38.reserved.4565 = 8962816 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_38.dest_id_19 = 8962816 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_38.reserved.4566 = 8962816 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_38.qid_19 = 8962816 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_38.reserved.4567 = 8962816 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_38.nid_19 = 8962816 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_38.reserved.4568 = 8962816 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_39.mng_tx_key_19 = 8962820 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_39.data_key_19 = 8962820 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_39.mng_rx_key_19 = 8962820 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_39.reserved.4569 = 8962820 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_39.mv_19 = 8962820 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_39.valid_19 = 8962820 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_40.index_0_20 = 8962824 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_40.reserved.4570 = 8962824 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_40.index_1_20 = 8962824 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_40.reserved.4571 = 8962824 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_40.dest_id_20 = 8962824 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_40.reserved.4572 = 8962824 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_40.qid_20 = 8962824 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_40.reserved.4573 = 8962824 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_40.nid_20 = 8962824 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_40.reserved.4574 = 8962824 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_41.mng_tx_key_20 = 8962828 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_41.data_key_20 = 8962828 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_41.mng_rx_key_20 = 8962828 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_41.reserved.4575 = 8962828 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_41.mv_20 = 8962828 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_41.valid_20 = 8962828 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_42.index_0_21 = 8962832 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_42.reserved.4576 = 8962832 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_42.index_1_21 = 8962832 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_42.reserved.4577 = 8962832 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_42.dest_id_21 = 8962832 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_42.reserved.4578 = 8962832 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_42.qid_21 = 8962832 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_42.reserved.4579 = 8962832 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_42.nid_21 = 8962832 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_42.reserved.4580 = 8962832 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_43.mng_tx_key_21 = 8962836 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_43.data_key_21 = 8962836 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_43.mng_rx_key_21 = 8962836 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_43.reserved.4581 = 8962836 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_43.mv_21 = 8962836 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_43.valid_21 = 8962836 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_44.index_0_22 = 8962840 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_44.reserved.4582 = 8962840 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_44.index_1_22 = 8962840 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_44.reserved.4583 = 8962840 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_44.dest_id_22 = 8962840 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_44.reserved.4584 = 8962840 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_44.qid_22 = 8962840 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_44.reserved.4585 = 8962840 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_44.nid_22 = 8962840 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_44.reserved.4586 = 8962840 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_45.mng_tx_key_22 = 8962844 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_45.data_key_22 = 8962844 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_45.mng_rx_key_22 = 8962844 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_45.reserved.4587 = 8962844 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_45.mv_22 = 8962844 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_45.valid_22 = 8962844 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_46.index_0_23 = 8962848 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_46.reserved.4588 = 8962848 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_46.index_1_23 = 8962848 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_46.reserved.4589 = 8962848 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_46.dest_id_23 = 8962848 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_46.reserved.4590 = 8962848 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_46.qid_23 = 8962848 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_46.reserved.4591 = 8962848 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_46.nid_23 = 8962848 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_46.reserved.4592 = 8962848 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_47.mng_tx_key_23 = 8962852 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_47.data_key_23 = 8962852 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_47.mng_rx_key_23 = 8962852 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_47.reserved.4593 = 8962852 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_47.mv_23 = 8962852 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_47.valid_23 = 8962852 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_48.index_0_24 = 8962856 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_48.reserved.4594 = 8962856 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_48.index_1_24 = 8962856 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_48.reserved.4595 = 8962856 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_48.dest_id_24 = 8962856 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_48.reserved.4596 = 8962856 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_48.qid_24 = 8962856 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_48.reserved.4597 = 8962856 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_48.nid_24 = 8962856 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_48.reserved.4598 = 8962856 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_49.mng_tx_key_24 = 8962860 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_49.data_key_24 = 8962860 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_49.mng_rx_key_24 = 8962860 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_49.reserved.4599 = 8962860 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_49.mv_24 = 8962860 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_49.valid_24 = 8962860 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_50.index_0_25 = 8962864 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_50.reserved.4600 = 8962864 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_50.index_1_25 = 8962864 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_50.reserved.4601 = 8962864 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_50.dest_id_25 = 8962864 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_50.reserved.4602 = 8962864 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_50.qid_25 = 8962864 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_50.reserved.4603 = 8962864 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_50.nid_25 = 8962864 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_50.reserved.4604 = 8962864 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_51.mng_tx_key_25 = 8962868 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_51.data_key_25 = 8962868 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_51.mng_rx_key_25 = 8962868 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_51.reserved.4605 = 8962868 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_51.mv_25 = 8962868 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_51.valid_25 = 8962868 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_52.index_0_26 = 8962872 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_52.reserved.4606 = 8962872 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_52.index_1_26 = 8962872 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_52.reserved.4607 = 8962872 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_52.dest_id_26 = 8962872 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_52.reserved.4608 = 8962872 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_52.qid_26 = 8962872 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_52.reserved.4609 = 8962872 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_52.nid_26 = 8962872 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_52.reserved.4610 = 8962872 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_53.mng_tx_key_26 = 8962876 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_53.data_key_26 = 8962876 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_53.mng_rx_key_26 = 8962876 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_53.reserved.4611 = 8962876 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_53.mv_26 = 8962876 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_53.valid_26 = 8962876 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_54.index_0_27 = 8962880 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_54.reserved.4612 = 8962880 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_54.index_1_27 = 8962880 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_54.reserved.4613 = 8962880 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_54.dest_id_27 = 8962880 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_54.reserved.4614 = 8962880 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_54.qid_27 = 8962880 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_54.reserved.4615 = 8962880 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_54.nid_27 = 8962880 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_54.reserved.4616 = 8962880 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_55.mng_tx_key_27 = 8962884 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_55.data_key_27 = 8962884 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_55.mng_rx_key_27 = 8962884 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_55.reserved.4617 = 8962884 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_55.mv_27 = 8962884 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_55.valid_27 = 8962884 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_56.index_0_28 = 8962888 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_56.reserved.4618 = 8962888 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_56.index_1_28 = 8962888 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_56.reserved.4619 = 8962888 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_56.dest_id_28 = 8962888 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_56.reserved.4620 = 8962888 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_56.qid_28 = 8962888 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_56.reserved.4621 = 8962888 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_56.nid_28 = 8962888 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_56.reserved.4622 = 8962888 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_57.mng_tx_key_28 = 8962892 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_57.data_key_28 = 8962892 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_57.mng_rx_key_28 = 8962892 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_57.reserved.4623 = 8962892 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_57.mv_28 = 8962892 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_57.valid_28 = 8962892 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_58.index_0_29 = 8962896 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_58.reserved.4624 = 8962896 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_58.index_1_29 = 8962896 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_58.reserved.4625 = 8962896 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_58.dest_id_29 = 8962896 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_58.reserved.4626 = 8962896 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_58.qid_29 = 8962896 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_58.reserved.4627 = 8962896 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_58.nid_29 = 8962896 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_58.reserved.4628 = 8962896 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_59.mng_tx_key_29 = 8962900 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_59.data_key_29 = 8962900 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_59.mng_rx_key_29 = 8962900 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_59.reserved.4629 = 8962900 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_59.mv_29 = 8962900 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_59.valid_29 = 8962900 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_60.index_0_30 = 8962904 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_60.reserved.4630 = 8962904 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_60.index_1_30 = 8962904 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_60.reserved.4631 = 8962904 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_60.dest_id_30 = 8962904 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_60.reserved.4632 = 8962904 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_60.qid_30 = 8962904 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_60.reserved.4633 = 8962904 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_60.nid_30 = 8962904 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_60.reserved.4634 = 8962904 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_61.mng_tx_key_30 = 8962908 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_61.data_key_30 = 8962908 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_61.mng_rx_key_30 = 8962908 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_61.reserved.4635 = 8962908 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_61.mv_30 = 8962908 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_61.valid_30 = 8962908 31 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_62.index_0_31 = 8962912 0 2
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_62.reserved.4636 = 8962912 3 3
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_62.index_1_31 = 8962912 4 6
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_62.reserved.4637 = 8962912 7 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_62.dest_id_31 = 8962912 8 10
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_62.reserved.4638 = 8962912 11 11
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_62.qid_31 = 8962912 12 16
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_62.reserved.4639 = 8962912 17 19
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_62.nid_31 = 8962912 20 21
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_62.reserved.4640 = 8962912 22 31
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_63.mng_tx_key_31 = 8962916 0 7
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_63.data_key_31 = 8962916 8 15
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_63.mng_rx_key_31 = 8962916 16 23
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_63.reserved.4641 = 8962916 24 29
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_63.mv_31 = 8962916 30 30
MAC_EXT_RGF.PRS.NETWORK_TABLE.MAC_EXT_RGF_MAC_EXT_RGF_MAC_PRS_EXT_NETWORK_TABLE_63.valid_31 = 8962916 31 31
MAC_EXT_RGF.PRS.MULTINEWORK_NID_ERR.MAC_EXT_MAC_EXT_RGF_PRS_MULTINEWORK_NID_ERR_0 = 8962920 0 31
MAC_EXT_RGF.PRS.MULTINEWORK_NID_ERR.MAC_EXT_MAC_EXT_RGF_PRS_MULTINEWORK_NID_ERR_0.nid_err_def_queue = 8962920 0 4
MAC_EXT_RGF.PRS.MULTINEWORK_NID_ERR.MAC_EXT_MAC_EXT_RGF_PRS_MULTINEWORK_NID_ERR_0.reserved.4642 = 8962920 5 7
MAC_EXT_RGF.PRS.MULTINEWORK_NID_ERR.MAC_EXT_MAC_EXT_RGF_PRS_MULTINEWORK_NID_ERR_0.nid_err_en = 8962920 8 8
MAC_EXT_RGF.PRS.MULTINEWORK_NID_ERR.MAC_EXT_MAC_EXT_RGF_PRS_MULTINEWORK_NID_ERR_0.reserved.4643 = 8962920 9 11
MAC_EXT_RGF.PRS.MULTINEWORK_NID_ERR.MAC_EXT_MAC_EXT_RGF_PRS_MULTINEWORK_NID_ERR_0.nid_err_defqueue_en = 8962920 12 12
MAC_EXT_RGF.PRS.MULTINEWORK_NID_ERR.MAC_EXT_MAC_EXT_RGF_PRS_MULTINEWORK_NID_ERR_0.reserved.4644 = 8962920 13 15
MAC_EXT_RGF.PRS.MULTINEWORK_NID_ERR.MAC_EXT_MAC_EXT_RGF_PRS_MULTINEWORK_NID_ERR_0.nid_miss_def_queue = 8962920 16 20
MAC_EXT_RGF.PRS.MULTINEWORK_NID_ERR.MAC_EXT_MAC_EXT_RGF_PRS_MULTINEWORK_NID_ERR_0.reserved.4645 = 8962920 21 23
MAC_EXT_RGF.PRS.MULTINEWORK_NID_ERR.MAC_EXT_MAC_EXT_RGF_PRS_MULTINEWORK_NID_ERR_0.nid_miss_en = 8962920 24 24
MAC_EXT_RGF.PRS.MULTINEWORK_NID_ERR.MAC_EXT_MAC_EXT_RGF_PRS_MULTINEWORK_NID_ERR_0.reserved.4646 = 8962920 25 27
MAC_EXT_RGF.PRS.MULTINEWORK_NID_ERR.MAC_EXT_MAC_EXT_RGF_PRS_MULTINEWORK_NID_ERR_0.nid_miss_defqueue_en = 8962920 28 28
MAC_EXT_RGF.PRS.MULTINEWORK_NID_ERR.MAC_EXT_MAC_EXT_RGF_PRS_MULTINEWORK_NID_ERR_0.reserved.4647 = 8962920 29 31
MAC_EXT_RGF.PRS.BSSID_MISS_DEFAULT_QUEUE.MAC_EXT_MAC_EXT_RGF_PRS_BSSID_MISS_DEFAULT_QUEUE_0 = 8962924 0 31
MAC_EXT_RGF.PRS.BSSID_MISS_DEFAULT_QUEUE.MAC_EXT_MAC_EXT_RGF_PRS_BSSID_MISS_DEFAULT_QUEUE_0.bssid_miss_def_queue = 8962924 0 4
MAC_EXT_RGF.PRS.BSSID_MISS_DEFAULT_QUEUE.MAC_EXT_MAC_EXT_RGF_PRS_BSSID_MISS_DEFAULT_QUEUE_0.reserved.4648 = 8962924 5 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_0 = 8962928 0 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_1 = 8962932 0 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_2 = 8962936 0 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_3 = 8962940 0 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_4 = 8962944 0 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_5 = 8962948 0 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_6 = 8962952 0 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_7 = 8962956 0 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_8 = 8962960 0 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_9 = 8962964 0 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_10 = 8962968 0 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_11 = 8962972 0 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_12 = 8962976 0 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_13 = 8962980 0 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_14 = 8962984 0 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_15 = 8962988 0 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_16 = 8962992 0 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_0.ext_tid_0_0 = 8962928 0 3
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_0.ext_bc_0_0 = 8962928 4 4
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_0.reserved.4649 = 8962928 5 7
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_0.ext_le_0_0 = 8962928 8 8
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_0.reserved.4650 = 8962928 9 11
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_0.ext_index_0_0 = 8962928 12 17
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_0.reserved.4651 = 8962928 18 30
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_0.ext_valid_0_0 = 8962928 31 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_1.ext_tid_0_1 = 8962932 0 3
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_1.ext_bc_0_1 = 8962932 4 4
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_1.reserved.4652 = 8962932 5 7
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_1.ext_le_0_1 = 8962932 8 8
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_1.reserved.4653 = 8962932 9 11
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_1.ext_index_0_1 = 8962932 12 17
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_1.reserved.4654 = 8962932 18 30
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_1.ext_valid_0_1 = 8962932 31 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_2.ext_tid_1_0 = 8962936 0 3
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_2.ext_bc_1_0 = 8962936 4 4
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_2.reserved.4655 = 8962936 5 7
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_2.ext_le_1_0 = 8962936 8 8
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_2.reserved.4656 = 8962936 9 11
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_2.ext_index_1_0 = 8962936 12 17
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_2.reserved.4657 = 8962936 18 30
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_2.ext_valid_1_0 = 8962936 31 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_3.ext_tid_1_1 = 8962940 0 3
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_3.ext_bc_1_1 = 8962940 4 4
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_3.reserved.4658 = 8962940 5 7
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_3.ext_le_1_1 = 8962940 8 8
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_3.reserved.4659 = 8962940 9 11
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_3.ext_index_1_1 = 8962940 12 17
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_3.reserved.4660 = 8962940 18 30
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_3.ext_valid_1_1 = 8962940 31 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_4.ext_tid_2_0 = 8962944 0 3
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_4.ext_bc_2_0 = 8962944 4 4
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_4.reserved.4661 = 8962944 5 7
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_4.ext_le_2_0 = 8962944 8 8
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_4.reserved.4662 = 8962944 9 11
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_4.ext_index_2_0 = 8962944 12 17
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_4.reserved.4663 = 8962944 18 30
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_4.ext_valid_2_0 = 8962944 31 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_5.ext_tid_2_1 = 8962948 0 3
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_5.ext_bc_2_1 = 8962948 4 4
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_5.reserved.4664 = 8962948 5 7
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_5.ext_le_2_1 = 8962948 8 8
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_5.reserved.4665 = 8962948 9 11
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_5.ext_index_2_1 = 8962948 12 17
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_5.reserved.4666 = 8962948 18 30
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_5.ext_valid_2_1 = 8962948 31 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_6.ext_tid_7_1 = 8962952 0 3
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_6.ext_bc_7_1 = 8962952 4 4
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_6.reserved.4667 = 8962952 5 7
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_6.ext_le_7_1 = 8962952 8 8
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_6.reserved.4668 = 8962952 9 11
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_6.ext_index_7_1 = 8962952 12 17
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_6.reserved.4669 = 8962952 18 30
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_6.ext_valid_7_1 = 8962952 31 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_7.ext_tid_3_0 = 8962956 0 3
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_7.ext_bc_3_0 = 8962956 4 4
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_7.reserved.4670 = 8962956 5 7
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_7.ext_le_3_0 = 8962956 8 8
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_7.reserved.4671 = 8962956 9 11
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_7.ext_index_3_0 = 8962956 12 17
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_7.reserved.4672 = 8962956 18 30
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_7.ext_valid_3_0 = 8962956 31 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_8.ext_tid_3_1 = 8962960 0 3
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_8.ext_bc_3_1 = 8962960 4 4
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_8.reserved.4673 = 8962960 5 7
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_8.ext_le_3_1 = 8962960 8 8
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_8.reserved.4674 = 8962960 9 11
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_8.ext_index_3_1 = 8962960 12 17
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_8.reserved.4675 = 8962960 18 30
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_8.ext_valid_3_1 = 8962960 31 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_9.ext_tid_4_0 = 8962964 0 3
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_9.ext_bc_4_0 = 8962964 4 4
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_9.reserved.4676 = 8962964 5 7
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_9.ext_le_4_0 = 8962964 8 8
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_9.reserved.4677 = 8962964 9 11
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_9.ext_index_4_0 = 8962964 12 17
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_9.reserved.4678 = 8962964 18 30
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_9.ext_valid_4_0 = 8962964 31 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_10.ext_tid_4_1 = 8962968 0 3
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_10.ext_bc_4_1 = 8962968 4 4
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_10.reserved.4679 = 8962968 5 7
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_10.ext_le_4_1 = 8962968 8 8
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_10.reserved.4680 = 8962968 9 11
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_10.ext_index_4_1 = 8962968 12 17
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_10.reserved.4681 = 8962968 18 30
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_10.ext_valid_4_1 = 8962968 31 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_11.ext_tid_5_0 = 8962972 0 3
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_11.ext_bc_5_0 = 8962972 4 4
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_11.reserved.4682 = 8962972 5 7
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_11.ext_le_5_0 = 8962972 8 8
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_11.reserved.4683 = 8962972 9 11
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_11.ext_index_5_0 = 8962972 12 17
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_11.reserved.4684 = 8962972 18 30
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_11.ext_valid_5_0 = 8962972 31 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_12.ext_tid_5_1 = 8962976 0 3
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_12.ext_bc_5_1 = 8962976 4 4
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_12.reserved.4685 = 8962976 5 7
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_12.ext_le_5_1 = 8962976 8 8
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_12.reserved.4686 = 8962976 9 11
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_12.ext_index_5_1 = 8962976 12 17
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_12.reserved.4687 = 8962976 18 30
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_12.ext_valid_5_1 = 8962976 31 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_13.ext_tid_6_0 = 8962980 0 3
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_13.ext_bc_6_0 = 8962980 4 4
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_13.reserved.4688 = 8962980 5 7
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_13.ext_le_6_0 = 8962980 8 8
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_13.reserved.4689 = 8962980 9 11
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_13.ext_index_6_0 = 8962980 12 17
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_13.reserved.4690 = 8962980 18 30
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_13.ext_valid_6_0 = 8962980 31 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_14.ext_tid_6_1 = 8962984 0 3
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_14.ext_bc_6_1 = 8962984 4 4
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_14.reserved.4691 = 8962984 5 7
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_14.ext_le_6_1 = 8962984 8 8
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_14.reserved.4692 = 8962984 9 11
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_14.ext_index_6_1 = 8962984 12 17
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_14.reserved.4693 = 8962984 18 30
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_14.ext_valid_6_1 = 8962984 31 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_15.ext_tid_7_0 = 8962988 0 3
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_15.ext_bc_7_0 = 8962988 4 4
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_15.reserved.4694 = 8962988 5 7
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_15.ext_le_7_0 = 8962988 8 8
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_15.reserved.4695 = 8962988 9 11
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_15.ext_index_7_0 = 8962988 12 17
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_15.reserved.4696 = 8962988 18 30
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_15.ext_valid_7_0 = 8962988 31 31
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_16.tid_ext_table_en = 8962992 0 0
MAC_EXT_RGF.PRS.TID_EXT_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_TID_EXT_TABLE_16.reserved.4697 = 8962992 1 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_0 = 8962996 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_1 = 8963000 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_2 = 8963004 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_3 = 8963008 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_4 = 8963012 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_5 = 8963016 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_6 = 8963020 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_7 = 8963024 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_8 = 8963028 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_9 = 8963032 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_10 = 8963036 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_11 = 8963040 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_12 = 8963044 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_13 = 8963048 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_14 = 8963052 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_15 = 8963056 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_16 = 8963060 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_17 = 8963064 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_18 = 8963068 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_19 = 8963072 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_20 = 8963076 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_21 = 8963080 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_22 = 8963084 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_23 = 8963088 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_24 = 8963092 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_25 = 8963096 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_26 = 8963100 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_27 = 8963104 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_28 = 8963108 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_29 = 8963112 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_30 = 8963116 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_31 = 8963120 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_32 = 8963124 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_33 = 8963128 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_0.mcast_key_low_0 = 8962996 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_1.mcast_key_high_0 = 8963000 0 15
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_1.reserved.4698 = 8963000 16 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_2.mcast_mask_low_0 = 8963004 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_3.mcast_mask_high_0 = 8963008 0 15
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_3.mcast_index_0 = 8963008 16 18
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_3.mcast_valid_0 = 8963008 19 19
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_3.mcast_fwd_en_0 = 8963008 20 20
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_3.reserved.4699 = 8963008 21 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_4.mcast_key_low_1 = 8963012 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_5.mcast_key_high_1 = 8963016 0 15
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_5.reserved.4700 = 8963016 16 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_6.mcast_mask_low_1 = 8963020 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_7.mcast_mask_high_1 = 8963024 0 15
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_7.mcast_index_1 = 8963024 16 18
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_7.mcast_valid_1 = 8963024 19 19
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_7.mcast_fwd_en_1 = 8963024 20 20
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_7.reserved.4701 = 8963024 21 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_8.mcast_key_low_2 = 8963028 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_9.mcast_key_high_2 = 8963032 0 15
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_9.reserved.4702 = 8963032 16 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_10.mcast_mask_low_2 = 8963036 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_11.mcast_mask_high_2 = 8963040 0 15
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_11.mcast_index_2 = 8963040 16 18
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_11.mcast_valid_2 = 8963040 19 19
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_11.mcast_fwd_en_2 = 8963040 20 20
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_11.reserved.4703 = 8963040 21 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_12.mcast_key_low_3 = 8963044 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_13.mcast_key_high_3 = 8963048 0 15
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_13.reserved.4704 = 8963048 16 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_14.mcast_mask_low_3 = 8963052 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_15.mcast_mask_high_3 = 8963056 0 15
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_15.mcast_index_3 = 8963056 16 18
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_15.mcast_valid_3 = 8963056 19 19
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_15.mcast_fwd_en_3 = 8963056 20 20
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_15.reserved.4705 = 8963056 21 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_16.mcast_key_low_4 = 8963060 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_17.mcast_key_high_4 = 8963064 0 15
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_17.reserved.4706 = 8963064 16 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_18.mcast_mask_low_4 = 8963068 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_19.mcast_mask_high_4 = 8963072 0 15
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_19.mcast_index_4 = 8963072 16 18
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_19.mcast_valid_4 = 8963072 19 19
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_19.mcast_fwd_en_4 = 8963072 20 20
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_19.reserved.4707 = 8963072 21 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_20.mcast_key_low_5 = 8963076 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_21.mcast_key_high_5 = 8963080 0 15
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_21.reserved.4708 = 8963080 16 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_22.mcast_mask_low_5 = 8963084 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_23.mcast_mask_high_5 = 8963088 0 15
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_23.mcast_index_5 = 8963088 16 18
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_23.mcast_valid_5 = 8963088 19 19
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_23.mcast_fwd_en_5 = 8963088 20 20
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_23.reserved.4709 = 8963088 21 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_24.mcast_key_low_6 = 8963092 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_25.mcast_key_high_6 = 8963096 0 15
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_25.reserved.4710 = 8963096 16 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_26.mcast_mask_low_6 = 8963100 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_27.mcast_mask_high_6 = 8963104 0 15
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_27.mcast_index_6 = 8963104 16 18
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_27.mcast_valid_6 = 8963104 19 19
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_27.mcast_fwd_en_6 = 8963104 20 20
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_27.reserved.4711 = 8963104 21 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_28.mcast_key_low_7 = 8963108 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_29.mcast_key_high_7 = 8963112 0 15
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_29.reserved.4712 = 8963112 16 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_30.mcast_mask_low_7 = 8963116 0 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_31.mcast_mask_high_7 = 8963120 0 15
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_31.mcast_index_7 = 8963120 16 18
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_31.mcast_valid_7 = 8963120 19 19
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_31.mcast_fwd_en_7 = 8963120 20 20
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_31.reserved.4713 = 8963120 21 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_32.mcast_table_en = 8963124 0 0
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_32.reserved.4714 = 8963124 1 3
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_32.mcast_default_queue = 8963124 4 8
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_32.reserved.4715 = 8963124 9 31
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_33.beacon_min_size = 8963128 0 12
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_33.reserved.4716 = 8963128 13 15
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_33.beacon_max_size = 8963128 16 28
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_33.reserved.4717 = 8963128 29 30
MAC_EXT_RGF.PRS.MCAST_TABLE.MAC_EXT_MAC_EXT_RGF_PRS_MCAST_TABLE_33.fix_bug_5121_2n = 8963128 31 31


[usb_image_format_version]
format_version = 1
[usb_VERSION]
MAJOR =  2
MINOR =  3
sUB_MINOR = 4
build = 11
[usb_TIMESTAMP]
hOUR =  3
MIN  = 44
SEC  = 55
DAY  = 7
MONTH =  9
YEAR  = 1972
[USB]


[FW_SYMBOLS]
FW.g_dbg_mrp_isr 0x90001c 0 31
FW.g_dbg_pcie_l1_exit_cnt 0x9000c6 0 15
FW.g_dbg_pcie_l1_enter_cnt 0x9000c4 0 15
FW.g_pll5_unlock_interrupt_en 0x90000a 0 7
FW.g_pll5_unlock_interrupt_cnt 0x9000ce 0 15
FW.g_fs8_unlock_interrupt_en 0x900004 0 7
FW.g_fs8_unlock_interrupt_cnt 0x9000c8 0 15
FW.g_boot_state 0x900018 0 31
FW.g_boot_state.boot_state_e 0x900018 0 31
FW.g_boot_state.boot_state_e.boot_state_e 0x900018 0 31
FW.g_boot_state.boot_state_e.boot_state_e.<286331153>HW_BOOT_DONE 0x900018 0 -1
FW.g_boot_state.boot_state_e.boot_state_e.<572662306>FW_BOOT_START 0x900018 0 -1
FW.g_boot_state.boot_state_e.boot_state_e.<858993459>FW_BOOT_DONE 0x900018 0 -1
FW.g_production_mode_en 0x900064 0 31
FW.g_host_power_down_level_on_perst 0x900044 0 31
FW.g_version_major 0x90000b 0 7
FW.g_version_minor 0x90000c 0 7
FW.g_version_sub 0x9000d2 0 15
FW.g_version_build 0x9000d0 0 15
FW.g_log_table_header 0x908000 0 159
FW.g_log_table_header.log_api_log_table_header_s 0x908000 0 159
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le 0x908000 0 159
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.write_ptr 0x908000 0 31
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable 0x908004 0 127
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.Array 0x908004 0 127
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0> 0x908004 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le 0x908004 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le 0x908004 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908004 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908004 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908004 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908004 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908004 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908004 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908004 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908004 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908004 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908004 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908004 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908004 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908004 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable 0x908004 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le 0x908004 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908004 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908004 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908004 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908004 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.reserved0 0x908004 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<0>.u_log_api_log_table_header_module_level_enable_le.module_level_enable_byte 0x908004 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1> 0x908005 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le 0x908005 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le 0x908005 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908005 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908005 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908005 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908005 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908005 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908005 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908005 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908005 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908005 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908005 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908005 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908005 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908005 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable 0x908005 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le 0x908005 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908005 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908005 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908005 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908005 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.reserved0 0x908005 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<1>.u_log_api_log_table_header_module_level_enable_le.module_level_enable_byte 0x908005 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2> 0x908006 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le 0x908006 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le 0x908006 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908006 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908006 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908006 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908006 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908006 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908006 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908006 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908006 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908006 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908006 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908006 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908006 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908006 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable 0x908006 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le 0x908006 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908006 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908006 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908006 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908006 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.reserved0 0x908006 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<2>.u_log_api_log_table_header_module_level_enable_le.module_level_enable_byte 0x908006 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3> 0x908007 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le 0x908007 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le 0x908007 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908007 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908007 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908007 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908007 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908007 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908007 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908007 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908007 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908007 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908007 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908007 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908007 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908007 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable 0x908007 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le 0x908007 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908007 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908007 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908007 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908007 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.reserved0 0x908007 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<3>.u_log_api_log_table_header_module_level_enable_le.module_level_enable_byte 0x908007 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4> 0x908008 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le 0x908008 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le 0x908008 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908008 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908008 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908008 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908008 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908008 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908008 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908008 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908008 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908008 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908008 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908008 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908008 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908008 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable 0x908008 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le 0x908008 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908008 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908008 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908008 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908008 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.reserved0 0x908008 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<4>.u_log_api_log_table_header_module_level_enable_le.module_level_enable_byte 0x908008 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5> 0x908009 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le 0x908009 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le 0x908009 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908009 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908009 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908009 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908009 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908009 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908009 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908009 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908009 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908009 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908009 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908009 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908009 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908009 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable 0x908009 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le 0x908009 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908009 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908009 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908009 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908009 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.reserved0 0x908009 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<5>.u_log_api_log_table_header_module_level_enable_le.module_level_enable_byte 0x908009 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6> 0x90800a 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le 0x90800a 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le 0x90800a 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x90800a 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x90800a 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x90800a 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x90800a 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x90800a 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x90800a 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x90800a 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x90800a 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x90800a 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x90800a 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x90800a 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x90800a 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x90800a 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable 0x90800a 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le 0x90800a 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.error_level_enable 0x90800a 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x90800a 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.info_level_enable 0x90800a 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x90800a 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.reserved0 0x90800a 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<6>.u_log_api_log_table_header_module_level_enable_le.module_level_enable_byte 0x90800a 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7> 0x90800b 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le 0x90800b 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le 0x90800b 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x90800b 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x90800b 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x90800b 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x90800b 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x90800b 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x90800b 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x90800b 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x90800b 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x90800b 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x90800b 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x90800b 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x90800b 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x90800b 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable 0x90800b 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le 0x90800b 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.error_level_enable 0x90800b 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x90800b 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.info_level_enable 0x90800b 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x90800b 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.reserved0 0x90800b 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<7>.u_log_api_log_table_header_module_level_enable_le.module_level_enable_byte 0x90800b 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8> 0x90800c 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le 0x90800c 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le 0x90800c 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x90800c 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x90800c 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x90800c 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x90800c 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x90800c 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x90800c 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x90800c 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x90800c 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x90800c 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x90800c 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x90800c 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x90800c 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x90800c 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable 0x90800c 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le 0x90800c 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.error_level_enable 0x90800c 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x90800c 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.info_level_enable 0x90800c 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x90800c 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.reserved0 0x90800c 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<8>.u_log_api_log_table_header_module_level_enable_le.module_level_enable_byte 0x90800c 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9> 0x90800d 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le 0x90800d 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le 0x90800d 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x90800d 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x90800d 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x90800d 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x90800d 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x90800d 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x90800d 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x90800d 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x90800d 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x90800d 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x90800d 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x90800d 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x90800d 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x90800d 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable 0x90800d 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le 0x90800d 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.error_level_enable 0x90800d 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x90800d 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.info_level_enable 0x90800d 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x90800d 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.reserved0 0x90800d 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<9>.u_log_api_log_table_header_module_level_enable_le.module_level_enable_byte 0x90800d 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10> 0x90800e 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le 0x90800e 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le 0x90800e 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x90800e 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x90800e 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x90800e 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x90800e 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x90800e 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x90800e 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x90800e 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x90800e 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x90800e 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x90800e 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x90800e 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x90800e 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x90800e 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable 0x90800e 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le 0x90800e 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.error_level_enable 0x90800e 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x90800e 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.info_level_enable 0x90800e 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x90800e 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.reserved0 0x90800e 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<10>.u_log_api_log_table_header_module_level_enable_le.module_level_enable_byte 0x90800e 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11> 0x90800f 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le 0x90800f 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le 0x90800f 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x90800f 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x90800f 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x90800f 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x90800f 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x90800f 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x90800f 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x90800f 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x90800f 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x90800f 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x90800f 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x90800f 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x90800f 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x90800f 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable 0x90800f 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le 0x90800f 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.error_level_enable 0x90800f 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x90800f 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.info_level_enable 0x90800f 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x90800f 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.reserved0 0x90800f 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<11>.u_log_api_log_table_header_module_level_enable_le.module_level_enable_byte 0x90800f 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12> 0x908010 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le 0x908010 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le 0x908010 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908010 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908010 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908010 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908010 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908010 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908010 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908010 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908010 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908010 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908010 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908010 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908010 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908010 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable 0x908010 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le 0x908010 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908010 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908010 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908010 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908010 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.reserved0 0x908010 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<12>.u_log_api_log_table_header_module_level_enable_le.module_level_enable_byte 0x908010 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13> 0x908011 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le 0x908011 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le 0x908011 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908011 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908011 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908011 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908011 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908011 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908011 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908011 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908011 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908011 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908011 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908011 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908011 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908011 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable 0x908011 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le 0x908011 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908011 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908011 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908011 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908011 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.reserved0 0x908011 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<13>.u_log_api_log_table_header_module_level_enable_le.module_level_enable_byte 0x908011 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14> 0x908012 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le 0x908012 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le 0x908012 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908012 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908012 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908012 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908012 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908012 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908012 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908012 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908012 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908012 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908012 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908012 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908012 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908012 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable 0x908012 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le 0x908012 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908012 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908012 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908012 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908012 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.reserved0 0x908012 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<14>.u_log_api_log_table_header_module_level_enable_le.module_level_enable_byte 0x908012 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15> 0x908013 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le 0x908013 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le 0x908013 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908013 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908013 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908013 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908013 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908013 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.tag_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908013 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908013 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le 0x908013 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908013 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908013 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908013 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908013 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.log_api_log_table_header_module_level_enable_le.reserved0 0x908013 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable 0x908013 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le 0x908013 0 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.error_level_enable 0x908013 0 0
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.warn_level_enable 0x908013 1 1
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.info_level_enable 0x908013 2 2
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.verbose_level_enable 0x908013 3 3
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.u_module_level_enable.log_api_log_table_header_module_level_enable_le.reserved0 0x908013 4 7
FW.g_log_table_header.log_api_log_table_header_s.log_api_log_table_header_le.module_level_enable.<15>.u_log_api_log_table_header_module_level_enable_le.module_level_enable_byte 0x908013 0 7
FW.g_log_table_buffer 0x908014 0 32767
FW.g_log_table_buffer.Array 0x908014 0 32767
FW.g_log_table_buffer.<0> 0x908014 0 31
FW.g_log_table_buffer.<1> 0x908018 0 31
FW.g_log_table_buffer.<2> 0x90801c 0 31
FW.g_log_table_buffer.<3> 0x908020 0 31
FW.g_log_table_buffer.<4> 0x908024 0 31
FW.g_log_table_buffer.<5> 0x908028 0 31
FW.g_log_table_buffer.<6> 0x90802c 0 31
FW.g_log_table_buffer.<7> 0x908030 0 31
FW.g_log_table_buffer.<8> 0x908034 0 31
FW.g_log_table_buffer.<9> 0x908038 0 31
FW.g_log_table_buffer.<10> 0x90803c 0 31
FW.g_log_table_buffer.<11> 0x908040 0 31
FW.g_log_table_buffer.<12> 0x908044 0 31
FW.g_log_table_buffer.<13> 0x908048 0 31
FW.g_log_table_buffer.<14> 0x90804c 0 31
FW.g_log_table_buffer.<15> 0x908050 0 31
FW.g_log_table_buffer.<16> 0x908054 0 31
FW.g_log_table_buffer.<17> 0x908058 0 31
FW.g_log_table_buffer.<18> 0x90805c 0 31
FW.g_log_table_buffer.<19> 0x908060 0 31
FW.g_log_table_buffer.<20> 0x908064 0 31
FW.g_log_table_buffer.<21> 0x908068 0 31
FW.g_log_table_buffer.<22> 0x90806c 0 31
FW.g_log_table_buffer.<23> 0x908070 0 31
FW.g_log_table_buffer.<24> 0x908074 0 31
FW.g_log_table_buffer.<25> 0x908078 0 31
FW.g_log_table_buffer.<26> 0x90807c 0 31
FW.g_log_table_buffer.<27> 0x908080 0 31
FW.g_log_table_buffer.<28> 0x908084 0 31
FW.g_log_table_buffer.<29> 0x908088 0 31
FW.g_log_table_buffer.<30> 0x90808c 0 31
FW.g_log_table_buffer.<31> 0x908090 0 31
FW.g_log_table_buffer.<32> 0x908094 0 31
FW.g_log_table_buffer.<33> 0x908098 0 31
FW.g_log_table_buffer.<34> 0x90809c 0 31
FW.g_log_table_buffer.<35> 0x9080a0 0 31
FW.g_log_table_buffer.<36> 0x9080a4 0 31
FW.g_log_table_buffer.<37> 0x9080a8 0 31
FW.g_log_table_buffer.<38> 0x9080ac 0 31
FW.g_log_table_buffer.<39> 0x9080b0 0 31
FW.g_log_table_buffer.<40> 0x9080b4 0 31
FW.g_log_table_buffer.<41> 0x9080b8 0 31
FW.g_log_table_buffer.<42> 0x9080bc 0 31
FW.g_log_table_buffer.<43> 0x9080c0 0 31
FW.g_log_table_buffer.<44> 0x9080c4 0 31
FW.g_log_table_buffer.<45> 0x9080c8 0 31
FW.g_log_table_buffer.<46> 0x9080cc 0 31
FW.g_log_table_buffer.<47> 0x9080d0 0 31
FW.g_log_table_buffer.<48> 0x9080d4 0 31
FW.g_log_table_buffer.<49> 0x9080d8 0 31
FW.g_log_table_buffer.<50> 0x9080dc 0 31
FW.g_log_table_buffer.<51> 0x9080e0 0 31
FW.g_log_table_buffer.<52> 0x9080e4 0 31
FW.g_log_table_buffer.<53> 0x9080e8 0 31
FW.g_log_table_buffer.<54> 0x9080ec 0 31
FW.g_log_table_buffer.<55> 0x9080f0 0 31
FW.g_log_table_buffer.<56> 0x9080f4 0 31
FW.g_log_table_buffer.<57> 0x9080f8 0 31
FW.g_log_table_buffer.<58> 0x9080fc 0 31
FW.g_log_table_buffer.<59> 0x908100 0 31
FW.g_log_table_buffer.<60> 0x908104 0 31
FW.g_log_table_buffer.<61> 0x908108 0 31
FW.g_log_table_buffer.<62> 0x90810c 0 31
FW.g_log_table_buffer.<63> 0x908110 0 31
FW.g_log_table_buffer.<64> 0x908114 0 31
FW.g_log_table_buffer.<65> 0x908118 0 31
FW.g_log_table_buffer.<66> 0x90811c 0 31
FW.g_log_table_buffer.<67> 0x908120 0 31
FW.g_log_table_buffer.<68> 0x908124 0 31
FW.g_log_table_buffer.<69> 0x908128 0 31
FW.g_log_table_buffer.<70> 0x90812c 0 31
FW.g_log_table_buffer.<71> 0x908130 0 31
FW.g_log_table_buffer.<72> 0x908134 0 31
FW.g_log_table_buffer.<73> 0x908138 0 31
FW.g_log_table_buffer.<74> 0x90813c 0 31
FW.g_log_table_buffer.<75> 0x908140 0 31
FW.g_log_table_buffer.<76> 0x908144 0 31
FW.g_log_table_buffer.<77> 0x908148 0 31
FW.g_log_table_buffer.<78> 0x90814c 0 31
FW.g_log_table_buffer.<79> 0x908150 0 31
FW.g_log_table_buffer.<80> 0x908154 0 31
FW.g_log_table_buffer.<81> 0x908158 0 31
FW.g_log_table_buffer.<82> 0x90815c 0 31
FW.g_log_table_buffer.<83> 0x908160 0 31
FW.g_log_table_buffer.<84> 0x908164 0 31
FW.g_log_table_buffer.<85> 0x908168 0 31
FW.g_log_table_buffer.<86> 0x90816c 0 31
FW.g_log_table_buffer.<87> 0x908170 0 31
FW.g_log_table_buffer.<88> 0x908174 0 31
FW.g_log_table_buffer.<89> 0x908178 0 31
FW.g_log_table_buffer.<90> 0x90817c 0 31
FW.g_log_table_buffer.<91> 0x908180 0 31
FW.g_log_table_buffer.<92> 0x908184 0 31
FW.g_log_table_buffer.<93> 0x908188 0 31
FW.g_log_table_buffer.<94> 0x90818c 0 31
FW.g_log_table_buffer.<95> 0x908190 0 31
FW.g_log_table_buffer.<96> 0x908194 0 31
FW.g_log_table_buffer.<97> 0x908198 0 31
FW.g_log_table_buffer.<98> 0x90819c 0 31
FW.g_log_table_buffer.<99> 0x9081a0 0 31
FW.g_log_table_buffer.<100> 0x9081a4 0 31
FW.g_log_table_buffer.<101> 0x9081a8 0 31
FW.g_log_table_buffer.<102> 0x9081ac 0 31
FW.g_log_table_buffer.<103> 0x9081b0 0 31
FW.g_log_table_buffer.<104> 0x9081b4 0 31
FW.g_log_table_buffer.<105> 0x9081b8 0 31
FW.g_log_table_buffer.<106> 0x9081bc 0 31
FW.g_log_table_buffer.<107> 0x9081c0 0 31
FW.g_log_table_buffer.<108> 0x9081c4 0 31
FW.g_log_table_buffer.<109> 0x9081c8 0 31
FW.g_log_table_buffer.<110> 0x9081cc 0 31
FW.g_log_table_buffer.<111> 0x9081d0 0 31
FW.g_log_table_buffer.<112> 0x9081d4 0 31
FW.g_log_table_buffer.<113> 0x9081d8 0 31
FW.g_log_table_buffer.<114> 0x9081dc 0 31
FW.g_log_table_buffer.<115> 0x9081e0 0 31
FW.g_log_table_buffer.<116> 0x9081e4 0 31
FW.g_log_table_buffer.<117> 0x9081e8 0 31
FW.g_log_table_buffer.<118> 0x9081ec 0 31
FW.g_log_table_buffer.<119> 0x9081f0 0 31
FW.g_log_table_buffer.<120> 0x9081f4 0 31
FW.g_log_table_buffer.<121> 0x9081f8 0 31
FW.g_log_table_buffer.<122> 0x9081fc 0 31
FW.g_log_table_buffer.<123> 0x908200 0 31
FW.g_log_table_buffer.<124> 0x908204 0 31
FW.g_log_table_buffer.<125> 0x908208 0 31
FW.g_log_table_buffer.<126> 0x90820c 0 31
FW.g_log_table_buffer.<127> 0x908210 0 31
FW.g_log_table_buffer.<128> 0x908214 0 31
FW.g_log_table_buffer.<129> 0x908218 0 31
FW.g_log_table_buffer.<130> 0x90821c 0 31
FW.g_log_table_buffer.<131> 0x908220 0 31
FW.g_log_table_buffer.<132> 0x908224 0 31
FW.g_log_table_buffer.<133> 0x908228 0 31
FW.g_log_table_buffer.<134> 0x90822c 0 31
FW.g_log_table_buffer.<135> 0x908230 0 31
FW.g_log_table_buffer.<136> 0x908234 0 31
FW.g_log_table_buffer.<137> 0x908238 0 31
FW.g_log_table_buffer.<138> 0x90823c 0 31
FW.g_log_table_buffer.<139> 0x908240 0 31
FW.g_log_table_buffer.<140> 0x908244 0 31
FW.g_log_table_buffer.<141> 0x908248 0 31
FW.g_log_table_buffer.<142> 0x90824c 0 31
FW.g_log_table_buffer.<143> 0x908250 0 31
FW.g_log_table_buffer.<144> 0x908254 0 31
FW.g_log_table_buffer.<145> 0x908258 0 31
FW.g_log_table_buffer.<146> 0x90825c 0 31
FW.g_log_table_buffer.<147> 0x908260 0 31
FW.g_log_table_buffer.<148> 0x908264 0 31
FW.g_log_table_buffer.<149> 0x908268 0 31
FW.g_log_table_buffer.<150> 0x90826c 0 31
FW.g_log_table_buffer.<151> 0x908270 0 31
FW.g_log_table_buffer.<152> 0x908274 0 31
FW.g_log_table_buffer.<153> 0x908278 0 31
FW.g_log_table_buffer.<154> 0x90827c 0 31
FW.g_log_table_buffer.<155> 0x908280 0 31
FW.g_log_table_buffer.<156> 0x908284 0 31
FW.g_log_table_buffer.<157> 0x908288 0 31
FW.g_log_table_buffer.<158> 0x90828c 0 31
FW.g_log_table_buffer.<159> 0x908290 0 31
FW.g_log_table_buffer.<160> 0x908294 0 31
FW.g_log_table_buffer.<161> 0x908298 0 31
FW.g_log_table_buffer.<162> 0x90829c 0 31
FW.g_log_table_buffer.<163> 0x9082a0 0 31
FW.g_log_table_buffer.<164> 0x9082a4 0 31
FW.g_log_table_buffer.<165> 0x9082a8 0 31
FW.g_log_table_buffer.<166> 0x9082ac 0 31
FW.g_log_table_buffer.<167> 0x9082b0 0 31
FW.g_log_table_buffer.<168> 0x9082b4 0 31
FW.g_log_table_buffer.<169> 0x9082b8 0 31
FW.g_log_table_buffer.<170> 0x9082bc 0 31
FW.g_log_table_buffer.<171> 0x9082c0 0 31
FW.g_log_table_buffer.<172> 0x9082c4 0 31
FW.g_log_table_buffer.<173> 0x9082c8 0 31
FW.g_log_table_buffer.<174> 0x9082cc 0 31
FW.g_log_table_buffer.<175> 0x9082d0 0 31
FW.g_log_table_buffer.<176> 0x9082d4 0 31
FW.g_log_table_buffer.<177> 0x9082d8 0 31
FW.g_log_table_buffer.<178> 0x9082dc 0 31
FW.g_log_table_buffer.<179> 0x9082e0 0 31
FW.g_log_table_buffer.<180> 0x9082e4 0 31
FW.g_log_table_buffer.<181> 0x9082e8 0 31
FW.g_log_table_buffer.<182> 0x9082ec 0 31
FW.g_log_table_buffer.<183> 0x9082f0 0 31
FW.g_log_table_buffer.<184> 0x9082f4 0 31
FW.g_log_table_buffer.<185> 0x9082f8 0 31
FW.g_log_table_buffer.<186> 0x9082fc 0 31
FW.g_log_table_buffer.<187> 0x908300 0 31
FW.g_log_table_buffer.<188> 0x908304 0 31
FW.g_log_table_buffer.<189> 0x908308 0 31
FW.g_log_table_buffer.<190> 0x90830c 0 31
FW.g_log_table_buffer.<191> 0x908310 0 31
FW.g_log_table_buffer.<192> 0x908314 0 31
FW.g_log_table_buffer.<193> 0x908318 0 31
FW.g_log_table_buffer.<194> 0x90831c 0 31
FW.g_log_table_buffer.<195> 0x908320 0 31
FW.g_log_table_buffer.<196> 0x908324 0 31
FW.g_log_table_buffer.<197> 0x908328 0 31
FW.g_log_table_buffer.<198> 0x90832c 0 31
FW.g_log_table_buffer.<199> 0x908330 0 31
FW.g_log_table_buffer.<200> 0x908334 0 31
FW.g_log_table_buffer.<201> 0x908338 0 31
FW.g_log_table_buffer.<202> 0x90833c 0 31
FW.g_log_table_buffer.<203> 0x908340 0 31
FW.g_log_table_buffer.<204> 0x908344 0 31
FW.g_log_table_buffer.<205> 0x908348 0 31
FW.g_log_table_buffer.<206> 0x90834c 0 31
FW.g_log_table_buffer.<207> 0x908350 0 31
FW.g_log_table_buffer.<208> 0x908354 0 31
FW.g_log_table_buffer.<209> 0x908358 0 31
FW.g_log_table_buffer.<210> 0x90835c 0 31
FW.g_log_table_buffer.<211> 0x908360 0 31
FW.g_log_table_buffer.<212> 0x908364 0 31
FW.g_log_table_buffer.<213> 0x908368 0 31
FW.g_log_table_buffer.<214> 0x90836c 0 31
FW.g_log_table_buffer.<215> 0x908370 0 31
FW.g_log_table_buffer.<216> 0x908374 0 31
FW.g_log_table_buffer.<217> 0x908378 0 31
FW.g_log_table_buffer.<218> 0x90837c 0 31
FW.g_log_table_buffer.<219> 0x908380 0 31
FW.g_log_table_buffer.<220> 0x908384 0 31
FW.g_log_table_buffer.<221> 0x908388 0 31
FW.g_log_table_buffer.<222> 0x90838c 0 31
FW.g_log_table_buffer.<223> 0x908390 0 31
FW.g_log_table_buffer.<224> 0x908394 0 31
FW.g_log_table_buffer.<225> 0x908398 0 31
FW.g_log_table_buffer.<226> 0x90839c 0 31
FW.g_log_table_buffer.<227> 0x9083a0 0 31
FW.g_log_table_buffer.<228> 0x9083a4 0 31
FW.g_log_table_buffer.<229> 0x9083a8 0 31
FW.g_log_table_buffer.<230> 0x9083ac 0 31
FW.g_log_table_buffer.<231> 0x9083b0 0 31
FW.g_log_table_buffer.<232> 0x9083b4 0 31
FW.g_log_table_buffer.<233> 0x9083b8 0 31
FW.g_log_table_buffer.<234> 0x9083bc 0 31
FW.g_log_table_buffer.<235> 0x9083c0 0 31
FW.g_log_table_buffer.<236> 0x9083c4 0 31
FW.g_log_table_buffer.<237> 0x9083c8 0 31
FW.g_log_table_buffer.<238> 0x9083cc 0 31
FW.g_log_table_buffer.<239> 0x9083d0 0 31
FW.g_log_table_buffer.<240> 0x9083d4 0 31
FW.g_log_table_buffer.<241> 0x9083d8 0 31
FW.g_log_table_buffer.<242> 0x9083dc 0 31
FW.g_log_table_buffer.<243> 0x9083e0 0 31
FW.g_log_table_buffer.<244> 0x9083e4 0 31
FW.g_log_table_buffer.<245> 0x9083e8 0 31
FW.g_log_table_buffer.<246> 0x9083ec 0 31
FW.g_log_table_buffer.<247> 0x9083f0 0 31
FW.g_log_table_buffer.<248> 0x9083f4 0 31
FW.g_log_table_buffer.<249> 0x9083f8 0 31
FW.g_log_table_buffer.<250> 0x9083fc 0 31
FW.g_log_table_buffer.<251> 0x908400 0 31
FW.g_log_table_buffer.<252> 0x908404 0 31
FW.g_log_table_buffer.<253> 0x908408 0 31
FW.g_log_table_buffer.<254> 0x90840c 0 31
FW.g_log_table_buffer.<255> 0x908410 0 31
FW.g_log_table_buffer.<256> 0x908414 0 31
FW.g_log_table_buffer.<257> 0x908418 0 31
FW.g_log_table_buffer.<258> 0x90841c 0 31
FW.g_log_table_buffer.<259> 0x908420 0 31
FW.g_log_table_buffer.<260> 0x908424 0 31
FW.g_log_table_buffer.<261> 0x908428 0 31
FW.g_log_table_buffer.<262> 0x90842c 0 31
FW.g_log_table_buffer.<263> 0x908430 0 31
FW.g_log_table_buffer.<264> 0x908434 0 31
FW.g_log_table_buffer.<265> 0x908438 0 31
FW.g_log_table_buffer.<266> 0x90843c 0 31
FW.g_log_table_buffer.<267> 0x908440 0 31
FW.g_log_table_buffer.<268> 0x908444 0 31
FW.g_log_table_buffer.<269> 0x908448 0 31
FW.g_log_table_buffer.<270> 0x90844c 0 31
FW.g_log_table_buffer.<271> 0x908450 0 31
FW.g_log_table_buffer.<272> 0x908454 0 31
FW.g_log_table_buffer.<273> 0x908458 0 31
FW.g_log_table_buffer.<274> 0x90845c 0 31
FW.g_log_table_buffer.<275> 0x908460 0 31
FW.g_log_table_buffer.<276> 0x908464 0 31
FW.g_log_table_buffer.<277> 0x908468 0 31
FW.g_log_table_buffer.<278> 0x90846c 0 31
FW.g_log_table_buffer.<279> 0x908470 0 31
FW.g_log_table_buffer.<280> 0x908474 0 31
FW.g_log_table_buffer.<281> 0x908478 0 31
FW.g_log_table_buffer.<282> 0x90847c 0 31
FW.g_log_table_buffer.<283> 0x908480 0 31
FW.g_log_table_buffer.<284> 0x908484 0 31
FW.g_log_table_buffer.<285> 0x908488 0 31
FW.g_log_table_buffer.<286> 0x90848c 0 31
FW.g_log_table_buffer.<287> 0x908490 0 31
FW.g_log_table_buffer.<288> 0x908494 0 31
FW.g_log_table_buffer.<289> 0x908498 0 31
FW.g_log_table_buffer.<290> 0x90849c 0 31
FW.g_log_table_buffer.<291> 0x9084a0 0 31
FW.g_log_table_buffer.<292> 0x9084a4 0 31
FW.g_log_table_buffer.<293> 0x9084a8 0 31
FW.g_log_table_buffer.<294> 0x9084ac 0 31
FW.g_log_table_buffer.<295> 0x9084b0 0 31
FW.g_log_table_buffer.<296> 0x9084b4 0 31
FW.g_log_table_buffer.<297> 0x9084b8 0 31
FW.g_log_table_buffer.<298> 0x9084bc 0 31
FW.g_log_table_buffer.<299> 0x9084c0 0 31
FW.g_log_table_buffer.<300> 0x9084c4 0 31
FW.g_log_table_buffer.<301> 0x9084c8 0 31
FW.g_log_table_buffer.<302> 0x9084cc 0 31
FW.g_log_table_buffer.<303> 0x9084d0 0 31
FW.g_log_table_buffer.<304> 0x9084d4 0 31
FW.g_log_table_buffer.<305> 0x9084d8 0 31
FW.g_log_table_buffer.<306> 0x9084dc 0 31
FW.g_log_table_buffer.<307> 0x9084e0 0 31
FW.g_log_table_buffer.<308> 0x9084e4 0 31
FW.g_log_table_buffer.<309> 0x9084e8 0 31
FW.g_log_table_buffer.<310> 0x9084ec 0 31
FW.g_log_table_buffer.<311> 0x9084f0 0 31
FW.g_log_table_buffer.<312> 0x9084f4 0 31
FW.g_log_table_buffer.<313> 0x9084f8 0 31
FW.g_log_table_buffer.<314> 0x9084fc 0 31
FW.g_log_table_buffer.<315> 0x908500 0 31
FW.g_log_table_buffer.<316> 0x908504 0 31
FW.g_log_table_buffer.<317> 0x908508 0 31
FW.g_log_table_buffer.<318> 0x90850c 0 31
FW.g_log_table_buffer.<319> 0x908510 0 31
FW.g_log_table_buffer.<320> 0x908514 0 31
FW.g_log_table_buffer.<321> 0x908518 0 31
FW.g_log_table_buffer.<322> 0x90851c 0 31
FW.g_log_table_buffer.<323> 0x908520 0 31
FW.g_log_table_buffer.<324> 0x908524 0 31
FW.g_log_table_buffer.<325> 0x908528 0 31
FW.g_log_table_buffer.<326> 0x90852c 0 31
FW.g_log_table_buffer.<327> 0x908530 0 31
FW.g_log_table_buffer.<328> 0x908534 0 31
FW.g_log_table_buffer.<329> 0x908538 0 31
FW.g_log_table_buffer.<330> 0x90853c 0 31
FW.g_log_table_buffer.<331> 0x908540 0 31
FW.g_log_table_buffer.<332> 0x908544 0 31
FW.g_log_table_buffer.<333> 0x908548 0 31
FW.g_log_table_buffer.<334> 0x90854c 0 31
FW.g_log_table_buffer.<335> 0x908550 0 31
FW.g_log_table_buffer.<336> 0x908554 0 31
FW.g_log_table_buffer.<337> 0x908558 0 31
FW.g_log_table_buffer.<338> 0x90855c 0 31
FW.g_log_table_buffer.<339> 0x908560 0 31
FW.g_log_table_buffer.<340> 0x908564 0 31
FW.g_log_table_buffer.<341> 0x908568 0 31
FW.g_log_table_buffer.<342> 0x90856c 0 31
FW.g_log_table_buffer.<343> 0x908570 0 31
FW.g_log_table_buffer.<344> 0x908574 0 31
FW.g_log_table_buffer.<345> 0x908578 0 31
FW.g_log_table_buffer.<346> 0x90857c 0 31
FW.g_log_table_buffer.<347> 0x908580 0 31
FW.g_log_table_buffer.<348> 0x908584 0 31
FW.g_log_table_buffer.<349> 0x908588 0 31
FW.g_log_table_buffer.<350> 0x90858c 0 31
FW.g_log_table_buffer.<351> 0x908590 0 31
FW.g_log_table_buffer.<352> 0x908594 0 31
FW.g_log_table_buffer.<353> 0x908598 0 31
FW.g_log_table_buffer.<354> 0x90859c 0 31
FW.g_log_table_buffer.<355> 0x9085a0 0 31
FW.g_log_table_buffer.<356> 0x9085a4 0 31
FW.g_log_table_buffer.<357> 0x9085a8 0 31
FW.g_log_table_buffer.<358> 0x9085ac 0 31
FW.g_log_table_buffer.<359> 0x9085b0 0 31
FW.g_log_table_buffer.<360> 0x9085b4 0 31
FW.g_log_table_buffer.<361> 0x9085b8 0 31
FW.g_log_table_buffer.<362> 0x9085bc 0 31
FW.g_log_table_buffer.<363> 0x9085c0 0 31
FW.g_log_table_buffer.<364> 0x9085c4 0 31
FW.g_log_table_buffer.<365> 0x9085c8 0 31
FW.g_log_table_buffer.<366> 0x9085cc 0 31
FW.g_log_table_buffer.<367> 0x9085d0 0 31
FW.g_log_table_buffer.<368> 0x9085d4 0 31
FW.g_log_table_buffer.<369> 0x9085d8 0 31
FW.g_log_table_buffer.<370> 0x9085dc 0 31
FW.g_log_table_buffer.<371> 0x9085e0 0 31
FW.g_log_table_buffer.<372> 0x9085e4 0 31
FW.g_log_table_buffer.<373> 0x9085e8 0 31
FW.g_log_table_buffer.<374> 0x9085ec 0 31
FW.g_log_table_buffer.<375> 0x9085f0 0 31
FW.g_log_table_buffer.<376> 0x9085f4 0 31
FW.g_log_table_buffer.<377> 0x9085f8 0 31
FW.g_log_table_buffer.<378> 0x9085fc 0 31
FW.g_log_table_buffer.<379> 0x908600 0 31
FW.g_log_table_buffer.<380> 0x908604 0 31
FW.g_log_table_buffer.<381> 0x908608 0 31
FW.g_log_table_buffer.<382> 0x90860c 0 31
FW.g_log_table_buffer.<383> 0x908610 0 31
FW.g_log_table_buffer.<384> 0x908614 0 31
FW.g_log_table_buffer.<385> 0x908618 0 31
FW.g_log_table_buffer.<386> 0x90861c 0 31
FW.g_log_table_buffer.<387> 0x908620 0 31
FW.g_log_table_buffer.<388> 0x908624 0 31
FW.g_log_table_buffer.<389> 0x908628 0 31
FW.g_log_table_buffer.<390> 0x90862c 0 31
FW.g_log_table_buffer.<391> 0x908630 0 31
FW.g_log_table_buffer.<392> 0x908634 0 31
FW.g_log_table_buffer.<393> 0x908638 0 31
FW.g_log_table_buffer.<394> 0x90863c 0 31
FW.g_log_table_buffer.<395> 0x908640 0 31
FW.g_log_table_buffer.<396> 0x908644 0 31
FW.g_log_table_buffer.<397> 0x908648 0 31
FW.g_log_table_buffer.<398> 0x90864c 0 31
FW.g_log_table_buffer.<399> 0x908650 0 31
FW.g_log_table_buffer.<400> 0x908654 0 31
FW.g_log_table_buffer.<401> 0x908658 0 31
FW.g_log_table_buffer.<402> 0x90865c 0 31
FW.g_log_table_buffer.<403> 0x908660 0 31
FW.g_log_table_buffer.<404> 0x908664 0 31
FW.g_log_table_buffer.<405> 0x908668 0 31
FW.g_log_table_buffer.<406> 0x90866c 0 31
FW.g_log_table_buffer.<407> 0x908670 0 31
FW.g_log_table_buffer.<408> 0x908674 0 31
FW.g_log_table_buffer.<409> 0x908678 0 31
FW.g_log_table_buffer.<410> 0x90867c 0 31
FW.g_log_table_buffer.<411> 0x908680 0 31
FW.g_log_table_buffer.<412> 0x908684 0 31
FW.g_log_table_buffer.<413> 0x908688 0 31
FW.g_log_table_buffer.<414> 0x90868c 0 31
FW.g_log_table_buffer.<415> 0x908690 0 31
FW.g_log_table_buffer.<416> 0x908694 0 31
FW.g_log_table_buffer.<417> 0x908698 0 31
FW.g_log_table_buffer.<418> 0x90869c 0 31
FW.g_log_table_buffer.<419> 0x9086a0 0 31
FW.g_log_table_buffer.<420> 0x9086a4 0 31
FW.g_log_table_buffer.<421> 0x9086a8 0 31
FW.g_log_table_buffer.<422> 0x9086ac 0 31
FW.g_log_table_buffer.<423> 0x9086b0 0 31
FW.g_log_table_buffer.<424> 0x9086b4 0 31
FW.g_log_table_buffer.<425> 0x9086b8 0 31
FW.g_log_table_buffer.<426> 0x9086bc 0 31
FW.g_log_table_buffer.<427> 0x9086c0 0 31
FW.g_log_table_buffer.<428> 0x9086c4 0 31
FW.g_log_table_buffer.<429> 0x9086c8 0 31
FW.g_log_table_buffer.<430> 0x9086cc 0 31
FW.g_log_table_buffer.<431> 0x9086d0 0 31
FW.g_log_table_buffer.<432> 0x9086d4 0 31
FW.g_log_table_buffer.<433> 0x9086d8 0 31
FW.g_log_table_buffer.<434> 0x9086dc 0 31
FW.g_log_table_buffer.<435> 0x9086e0 0 31
FW.g_log_table_buffer.<436> 0x9086e4 0 31
FW.g_log_table_buffer.<437> 0x9086e8 0 31
FW.g_log_table_buffer.<438> 0x9086ec 0 31
FW.g_log_table_buffer.<439> 0x9086f0 0 31
FW.g_log_table_buffer.<440> 0x9086f4 0 31
FW.g_log_table_buffer.<441> 0x9086f8 0 31
FW.g_log_table_buffer.<442> 0x9086fc 0 31
FW.g_log_table_buffer.<443> 0x908700 0 31
FW.g_log_table_buffer.<444> 0x908704 0 31
FW.g_log_table_buffer.<445> 0x908708 0 31
FW.g_log_table_buffer.<446> 0x90870c 0 31
FW.g_log_table_buffer.<447> 0x908710 0 31
FW.g_log_table_buffer.<448> 0x908714 0 31
FW.g_log_table_buffer.<449> 0x908718 0 31
FW.g_log_table_buffer.<450> 0x90871c 0 31
FW.g_log_table_buffer.<451> 0x908720 0 31
FW.g_log_table_buffer.<452> 0x908724 0 31
FW.g_log_table_buffer.<453> 0x908728 0 31
FW.g_log_table_buffer.<454> 0x90872c 0 31
FW.g_log_table_buffer.<455> 0x908730 0 31
FW.g_log_table_buffer.<456> 0x908734 0 31
FW.g_log_table_buffer.<457> 0x908738 0 31
FW.g_log_table_buffer.<458> 0x90873c 0 31
FW.g_log_table_buffer.<459> 0x908740 0 31
FW.g_log_table_buffer.<460> 0x908744 0 31
FW.g_log_table_buffer.<461> 0x908748 0 31
FW.g_log_table_buffer.<462> 0x90874c 0 31
FW.g_log_table_buffer.<463> 0x908750 0 31
FW.g_log_table_buffer.<464> 0x908754 0 31
FW.g_log_table_buffer.<465> 0x908758 0 31
FW.g_log_table_buffer.<466> 0x90875c 0 31
FW.g_log_table_buffer.<467> 0x908760 0 31
FW.g_log_table_buffer.<468> 0x908764 0 31
FW.g_log_table_buffer.<469> 0x908768 0 31
FW.g_log_table_buffer.<470> 0x90876c 0 31
FW.g_log_table_buffer.<471> 0x908770 0 31
FW.g_log_table_buffer.<472> 0x908774 0 31
FW.g_log_table_buffer.<473> 0x908778 0 31
FW.g_log_table_buffer.<474> 0x90877c 0 31
FW.g_log_table_buffer.<475> 0x908780 0 31
FW.g_log_table_buffer.<476> 0x908784 0 31
FW.g_log_table_buffer.<477> 0x908788 0 31
FW.g_log_table_buffer.<478> 0x90878c 0 31
FW.g_log_table_buffer.<479> 0x908790 0 31
FW.g_log_table_buffer.<480> 0x908794 0 31
FW.g_log_table_buffer.<481> 0x908798 0 31
FW.g_log_table_buffer.<482> 0x90879c 0 31
FW.g_log_table_buffer.<483> 0x9087a0 0 31
FW.g_log_table_buffer.<484> 0x9087a4 0 31
FW.g_log_table_buffer.<485> 0x9087a8 0 31
FW.g_log_table_buffer.<486> 0x9087ac 0 31
FW.g_log_table_buffer.<487> 0x9087b0 0 31
FW.g_log_table_buffer.<488> 0x9087b4 0 31
FW.g_log_table_buffer.<489> 0x9087b8 0 31
FW.g_log_table_buffer.<490> 0x9087bc 0 31
FW.g_log_table_buffer.<491> 0x9087c0 0 31
FW.g_log_table_buffer.<492> 0x9087c4 0 31
FW.g_log_table_buffer.<493> 0x9087c8 0 31
FW.g_log_table_buffer.<494> 0x9087cc 0 31
FW.g_log_table_buffer.<495> 0x9087d0 0 31
FW.g_log_table_buffer.<496> 0x9087d4 0 31
FW.g_log_table_buffer.<497> 0x9087d8 0 31
FW.g_log_table_buffer.<498> 0x9087dc 0 31
FW.g_log_table_buffer.<499> 0x9087e0 0 31
FW.g_log_table_buffer.<500> 0x9087e4 0 31
FW.g_log_table_buffer.<501> 0x9087e8 0 31
FW.g_log_table_buffer.<502> 0x9087ec 0 31
FW.g_log_table_buffer.<503> 0x9087f0 0 31
FW.g_log_table_buffer.<504> 0x9087f4 0 31
FW.g_log_table_buffer.<505> 0x9087f8 0 31
FW.g_log_table_buffer.<506> 0x9087fc 0 31
FW.g_log_table_buffer.<507> 0x908800 0 31
FW.g_log_table_buffer.<508> 0x908804 0 31
FW.g_log_table_buffer.<509> 0x908808 0 31
FW.g_log_table_buffer.<510> 0x90880c 0 31
FW.g_log_table_buffer.<511> 0x908810 0 31
FW.g_log_table_buffer.<512> 0x908814 0 31
FW.g_log_table_buffer.<513> 0x908818 0 31
FW.g_log_table_buffer.<514> 0x90881c 0 31
FW.g_log_table_buffer.<515> 0x908820 0 31
FW.g_log_table_buffer.<516> 0x908824 0 31
FW.g_log_table_buffer.<517> 0x908828 0 31
FW.g_log_table_buffer.<518> 0x90882c 0 31
FW.g_log_table_buffer.<519> 0x908830 0 31
FW.g_log_table_buffer.<520> 0x908834 0 31
FW.g_log_table_buffer.<521> 0x908838 0 31
FW.g_log_table_buffer.<522> 0x90883c 0 31
FW.g_log_table_buffer.<523> 0x908840 0 31
FW.g_log_table_buffer.<524> 0x908844 0 31
FW.g_log_table_buffer.<525> 0x908848 0 31
FW.g_log_table_buffer.<526> 0x90884c 0 31
FW.g_log_table_buffer.<527> 0x908850 0 31
FW.g_log_table_buffer.<528> 0x908854 0 31
FW.g_log_table_buffer.<529> 0x908858 0 31
FW.g_log_table_buffer.<530> 0x90885c 0 31
FW.g_log_table_buffer.<531> 0x908860 0 31
FW.g_log_table_buffer.<532> 0x908864 0 31
FW.g_log_table_buffer.<533> 0x908868 0 31
FW.g_log_table_buffer.<534> 0x90886c 0 31
FW.g_log_table_buffer.<535> 0x908870 0 31
FW.g_log_table_buffer.<536> 0x908874 0 31
FW.g_log_table_buffer.<537> 0x908878 0 31
FW.g_log_table_buffer.<538> 0x90887c 0 31
FW.g_log_table_buffer.<539> 0x908880 0 31
FW.g_log_table_buffer.<540> 0x908884 0 31
FW.g_log_table_buffer.<541> 0x908888 0 31
FW.g_log_table_buffer.<542> 0x90888c 0 31
FW.g_log_table_buffer.<543> 0x908890 0 31
FW.g_log_table_buffer.<544> 0x908894 0 31
FW.g_log_table_buffer.<545> 0x908898 0 31
FW.g_log_table_buffer.<546> 0x90889c 0 31
FW.g_log_table_buffer.<547> 0x9088a0 0 31
FW.g_log_table_buffer.<548> 0x9088a4 0 31
FW.g_log_table_buffer.<549> 0x9088a8 0 31
FW.g_log_table_buffer.<550> 0x9088ac 0 31
FW.g_log_table_buffer.<551> 0x9088b0 0 31
FW.g_log_table_buffer.<552> 0x9088b4 0 31
FW.g_log_table_buffer.<553> 0x9088b8 0 31
FW.g_log_table_buffer.<554> 0x9088bc 0 31
FW.g_log_table_buffer.<555> 0x9088c0 0 31
FW.g_log_table_buffer.<556> 0x9088c4 0 31
FW.g_log_table_buffer.<557> 0x9088c8 0 31
FW.g_log_table_buffer.<558> 0x9088cc 0 31
FW.g_log_table_buffer.<559> 0x9088d0 0 31
FW.g_log_table_buffer.<560> 0x9088d4 0 31
FW.g_log_table_buffer.<561> 0x9088d8 0 31
FW.g_log_table_buffer.<562> 0x9088dc 0 31
FW.g_log_table_buffer.<563> 0x9088e0 0 31
FW.g_log_table_buffer.<564> 0x9088e4 0 31
FW.g_log_table_buffer.<565> 0x9088e8 0 31
FW.g_log_table_buffer.<566> 0x9088ec 0 31
FW.g_log_table_buffer.<567> 0x9088f0 0 31
FW.g_log_table_buffer.<568> 0x9088f4 0 31
FW.g_log_table_buffer.<569> 0x9088f8 0 31
FW.g_log_table_buffer.<570> 0x9088fc 0 31
FW.g_log_table_buffer.<571> 0x908900 0 31
FW.g_log_table_buffer.<572> 0x908904 0 31
FW.g_log_table_buffer.<573> 0x908908 0 31
FW.g_log_table_buffer.<574> 0x90890c 0 31
FW.g_log_table_buffer.<575> 0x908910 0 31
FW.g_log_table_buffer.<576> 0x908914 0 31
FW.g_log_table_buffer.<577> 0x908918 0 31
FW.g_log_table_buffer.<578> 0x90891c 0 31
FW.g_log_table_buffer.<579> 0x908920 0 31
FW.g_log_table_buffer.<580> 0x908924 0 31
FW.g_log_table_buffer.<581> 0x908928 0 31
FW.g_log_table_buffer.<582> 0x90892c 0 31
FW.g_log_table_buffer.<583> 0x908930 0 31
FW.g_log_table_buffer.<584> 0x908934 0 31
FW.g_log_table_buffer.<585> 0x908938 0 31
FW.g_log_table_buffer.<586> 0x90893c 0 31
FW.g_log_table_buffer.<587> 0x908940 0 31
FW.g_log_table_buffer.<588> 0x908944 0 31
FW.g_log_table_buffer.<589> 0x908948 0 31
FW.g_log_table_buffer.<590> 0x90894c 0 31
FW.g_log_table_buffer.<591> 0x908950 0 31
FW.g_log_table_buffer.<592> 0x908954 0 31
FW.g_log_table_buffer.<593> 0x908958 0 31
FW.g_log_table_buffer.<594> 0x90895c 0 31
FW.g_log_table_buffer.<595> 0x908960 0 31
FW.g_log_table_buffer.<596> 0x908964 0 31
FW.g_log_table_buffer.<597> 0x908968 0 31
FW.g_log_table_buffer.<598> 0x90896c 0 31
FW.g_log_table_buffer.<599> 0x908970 0 31
FW.g_log_table_buffer.<600> 0x908974 0 31
FW.g_log_table_buffer.<601> 0x908978 0 31
FW.g_log_table_buffer.<602> 0x90897c 0 31
FW.g_log_table_buffer.<603> 0x908980 0 31
FW.g_log_table_buffer.<604> 0x908984 0 31
FW.g_log_table_buffer.<605> 0x908988 0 31
FW.g_log_table_buffer.<606> 0x90898c 0 31
FW.g_log_table_buffer.<607> 0x908990 0 31
FW.g_log_table_buffer.<608> 0x908994 0 31
FW.g_log_table_buffer.<609> 0x908998 0 31
FW.g_log_table_buffer.<610> 0x90899c 0 31
FW.g_log_table_buffer.<611> 0x9089a0 0 31
FW.g_log_table_buffer.<612> 0x9089a4 0 31
FW.g_log_table_buffer.<613> 0x9089a8 0 31
FW.g_log_table_buffer.<614> 0x9089ac 0 31
FW.g_log_table_buffer.<615> 0x9089b0 0 31
FW.g_log_table_buffer.<616> 0x9089b4 0 31
FW.g_log_table_buffer.<617> 0x9089b8 0 31
FW.g_log_table_buffer.<618> 0x9089bc 0 31
FW.g_log_table_buffer.<619> 0x9089c0 0 31
FW.g_log_table_buffer.<620> 0x9089c4 0 31
FW.g_log_table_buffer.<621> 0x9089c8 0 31
FW.g_log_table_buffer.<622> 0x9089cc 0 31
FW.g_log_table_buffer.<623> 0x9089d0 0 31
FW.g_log_table_buffer.<624> 0x9089d4 0 31
FW.g_log_table_buffer.<625> 0x9089d8 0 31
FW.g_log_table_buffer.<626> 0x9089dc 0 31
FW.g_log_table_buffer.<627> 0x9089e0 0 31
FW.g_log_table_buffer.<628> 0x9089e4 0 31
FW.g_log_table_buffer.<629> 0x9089e8 0 31
FW.g_log_table_buffer.<630> 0x9089ec 0 31
FW.g_log_table_buffer.<631> 0x9089f0 0 31
FW.g_log_table_buffer.<632> 0x9089f4 0 31
FW.g_log_table_buffer.<633> 0x9089f8 0 31
FW.g_log_table_buffer.<634> 0x9089fc 0 31
FW.g_log_table_buffer.<635> 0x908a00 0 31
FW.g_log_table_buffer.<636> 0x908a04 0 31
FW.g_log_table_buffer.<637> 0x908a08 0 31
FW.g_log_table_buffer.<638> 0x908a0c 0 31
FW.g_log_table_buffer.<639> 0x908a10 0 31
FW.g_log_table_buffer.<640> 0x908a14 0 31
FW.g_log_table_buffer.<641> 0x908a18 0 31
FW.g_log_table_buffer.<642> 0x908a1c 0 31
FW.g_log_table_buffer.<643> 0x908a20 0 31
FW.g_log_table_buffer.<644> 0x908a24 0 31
FW.g_log_table_buffer.<645> 0x908a28 0 31
FW.g_log_table_buffer.<646> 0x908a2c 0 31
FW.g_log_table_buffer.<647> 0x908a30 0 31
FW.g_log_table_buffer.<648> 0x908a34 0 31
FW.g_log_table_buffer.<649> 0x908a38 0 31
FW.g_log_table_buffer.<650> 0x908a3c 0 31
FW.g_log_table_buffer.<651> 0x908a40 0 31
FW.g_log_table_buffer.<652> 0x908a44 0 31
FW.g_log_table_buffer.<653> 0x908a48 0 31
FW.g_log_table_buffer.<654> 0x908a4c 0 31
FW.g_log_table_buffer.<655> 0x908a50 0 31
FW.g_log_table_buffer.<656> 0x908a54 0 31
FW.g_log_table_buffer.<657> 0x908a58 0 31
FW.g_log_table_buffer.<658> 0x908a5c 0 31
FW.g_log_table_buffer.<659> 0x908a60 0 31
FW.g_log_table_buffer.<660> 0x908a64 0 31
FW.g_log_table_buffer.<661> 0x908a68 0 31
FW.g_log_table_buffer.<662> 0x908a6c 0 31
FW.g_log_table_buffer.<663> 0x908a70 0 31
FW.g_log_table_buffer.<664> 0x908a74 0 31
FW.g_log_table_buffer.<665> 0x908a78 0 31
FW.g_log_table_buffer.<666> 0x908a7c 0 31
FW.g_log_table_buffer.<667> 0x908a80 0 31
FW.g_log_table_buffer.<668> 0x908a84 0 31
FW.g_log_table_buffer.<669> 0x908a88 0 31
FW.g_log_table_buffer.<670> 0x908a8c 0 31
FW.g_log_table_buffer.<671> 0x908a90 0 31
FW.g_log_table_buffer.<672> 0x908a94 0 31
FW.g_log_table_buffer.<673> 0x908a98 0 31
FW.g_log_table_buffer.<674> 0x908a9c 0 31
FW.g_log_table_buffer.<675> 0x908aa0 0 31
FW.g_log_table_buffer.<676> 0x908aa4 0 31
FW.g_log_table_buffer.<677> 0x908aa8 0 31
FW.g_log_table_buffer.<678> 0x908aac 0 31
FW.g_log_table_buffer.<679> 0x908ab0 0 31
FW.g_log_table_buffer.<680> 0x908ab4 0 31
FW.g_log_table_buffer.<681> 0x908ab8 0 31
FW.g_log_table_buffer.<682> 0x908abc 0 31
FW.g_log_table_buffer.<683> 0x908ac0 0 31
FW.g_log_table_buffer.<684> 0x908ac4 0 31
FW.g_log_table_buffer.<685> 0x908ac8 0 31
FW.g_log_table_buffer.<686> 0x908acc 0 31
FW.g_log_table_buffer.<687> 0x908ad0 0 31
FW.g_log_table_buffer.<688> 0x908ad4 0 31
FW.g_log_table_buffer.<689> 0x908ad8 0 31
FW.g_log_table_buffer.<690> 0x908adc 0 31
FW.g_log_table_buffer.<691> 0x908ae0 0 31
FW.g_log_table_buffer.<692> 0x908ae4 0 31
FW.g_log_table_buffer.<693> 0x908ae8 0 31
FW.g_log_table_buffer.<694> 0x908aec 0 31
FW.g_log_table_buffer.<695> 0x908af0 0 31
FW.g_log_table_buffer.<696> 0x908af4 0 31
FW.g_log_table_buffer.<697> 0x908af8 0 31
FW.g_log_table_buffer.<698> 0x908afc 0 31
FW.g_log_table_buffer.<699> 0x908b00 0 31
FW.g_log_table_buffer.<700> 0x908b04 0 31
FW.g_log_table_buffer.<701> 0x908b08 0 31
FW.g_log_table_buffer.<702> 0x908b0c 0 31
FW.g_log_table_buffer.<703> 0x908b10 0 31
FW.g_log_table_buffer.<704> 0x908b14 0 31
FW.g_log_table_buffer.<705> 0x908b18 0 31
FW.g_log_table_buffer.<706> 0x908b1c 0 31
FW.g_log_table_buffer.<707> 0x908b20 0 31
FW.g_log_table_buffer.<708> 0x908b24 0 31
FW.g_log_table_buffer.<709> 0x908b28 0 31
FW.g_log_table_buffer.<710> 0x908b2c 0 31
FW.g_log_table_buffer.<711> 0x908b30 0 31
FW.g_log_table_buffer.<712> 0x908b34 0 31
FW.g_log_table_buffer.<713> 0x908b38 0 31
FW.g_log_table_buffer.<714> 0x908b3c 0 31
FW.g_log_table_buffer.<715> 0x908b40 0 31
FW.g_log_table_buffer.<716> 0x908b44 0 31
FW.g_log_table_buffer.<717> 0x908b48 0 31
FW.g_log_table_buffer.<718> 0x908b4c 0 31
FW.g_log_table_buffer.<719> 0x908b50 0 31
FW.g_log_table_buffer.<720> 0x908b54 0 31
FW.g_log_table_buffer.<721> 0x908b58 0 31
FW.g_log_table_buffer.<722> 0x908b5c 0 31
FW.g_log_table_buffer.<723> 0x908b60 0 31
FW.g_log_table_buffer.<724> 0x908b64 0 31
FW.g_log_table_buffer.<725> 0x908b68 0 31
FW.g_log_table_buffer.<726> 0x908b6c 0 31
FW.g_log_table_buffer.<727> 0x908b70 0 31
FW.g_log_table_buffer.<728> 0x908b74 0 31
FW.g_log_table_buffer.<729> 0x908b78 0 31
FW.g_log_table_buffer.<730> 0x908b7c 0 31
FW.g_log_table_buffer.<731> 0x908b80 0 31
FW.g_log_table_buffer.<732> 0x908b84 0 31
FW.g_log_table_buffer.<733> 0x908b88 0 31
FW.g_log_table_buffer.<734> 0x908b8c 0 31
FW.g_log_table_buffer.<735> 0x908b90 0 31
FW.g_log_table_buffer.<736> 0x908b94 0 31
FW.g_log_table_buffer.<737> 0x908b98 0 31
FW.g_log_table_buffer.<738> 0x908b9c 0 31
FW.g_log_table_buffer.<739> 0x908ba0 0 31
FW.g_log_table_buffer.<740> 0x908ba4 0 31
FW.g_log_table_buffer.<741> 0x908ba8 0 31
FW.g_log_table_buffer.<742> 0x908bac 0 31
FW.g_log_table_buffer.<743> 0x908bb0 0 31
FW.g_log_table_buffer.<744> 0x908bb4 0 31
FW.g_log_table_buffer.<745> 0x908bb8 0 31
FW.g_log_table_buffer.<746> 0x908bbc 0 31
FW.g_log_table_buffer.<747> 0x908bc0 0 31
FW.g_log_table_buffer.<748> 0x908bc4 0 31
FW.g_log_table_buffer.<749> 0x908bc8 0 31
FW.g_log_table_buffer.<750> 0x908bcc 0 31
FW.g_log_table_buffer.<751> 0x908bd0 0 31
FW.g_log_table_buffer.<752> 0x908bd4 0 31
FW.g_log_table_buffer.<753> 0x908bd8 0 31
FW.g_log_table_buffer.<754> 0x908bdc 0 31
FW.g_log_table_buffer.<755> 0x908be0 0 31
FW.g_log_table_buffer.<756> 0x908be4 0 31
FW.g_log_table_buffer.<757> 0x908be8 0 31
FW.g_log_table_buffer.<758> 0x908bec 0 31
FW.g_log_table_buffer.<759> 0x908bf0 0 31
FW.g_log_table_buffer.<760> 0x908bf4 0 31
FW.g_log_table_buffer.<761> 0x908bf8 0 31
FW.g_log_table_buffer.<762> 0x908bfc 0 31
FW.g_log_table_buffer.<763> 0x908c00 0 31
FW.g_log_table_buffer.<764> 0x908c04 0 31
FW.g_log_table_buffer.<765> 0x908c08 0 31
FW.g_log_table_buffer.<766> 0x908c0c 0 31
FW.g_log_table_buffer.<767> 0x908c10 0 31
FW.g_log_table_buffer.<768> 0x908c14 0 31
FW.g_log_table_buffer.<769> 0x908c18 0 31
FW.g_log_table_buffer.<770> 0x908c1c 0 31
FW.g_log_table_buffer.<771> 0x908c20 0 31
FW.g_log_table_buffer.<772> 0x908c24 0 31
FW.g_log_table_buffer.<773> 0x908c28 0 31
FW.g_log_table_buffer.<774> 0x908c2c 0 31
FW.g_log_table_buffer.<775> 0x908c30 0 31
FW.g_log_table_buffer.<776> 0x908c34 0 31
FW.g_log_table_buffer.<777> 0x908c38 0 31
FW.g_log_table_buffer.<778> 0x908c3c 0 31
FW.g_log_table_buffer.<779> 0x908c40 0 31
FW.g_log_table_buffer.<780> 0x908c44 0 31
FW.g_log_table_buffer.<781> 0x908c48 0 31
FW.g_log_table_buffer.<782> 0x908c4c 0 31
FW.g_log_table_buffer.<783> 0x908c50 0 31
FW.g_log_table_buffer.<784> 0x908c54 0 31
FW.g_log_table_buffer.<785> 0x908c58 0 31
FW.g_log_table_buffer.<786> 0x908c5c 0 31
FW.g_log_table_buffer.<787> 0x908c60 0 31
FW.g_log_table_buffer.<788> 0x908c64 0 31
FW.g_log_table_buffer.<789> 0x908c68 0 31
FW.g_log_table_buffer.<790> 0x908c6c 0 31
FW.g_log_table_buffer.<791> 0x908c70 0 31
FW.g_log_table_buffer.<792> 0x908c74 0 31
FW.g_log_table_buffer.<793> 0x908c78 0 31
FW.g_log_table_buffer.<794> 0x908c7c 0 31
FW.g_log_table_buffer.<795> 0x908c80 0 31
FW.g_log_table_buffer.<796> 0x908c84 0 31
FW.g_log_table_buffer.<797> 0x908c88 0 31
FW.g_log_table_buffer.<798> 0x908c8c 0 31
FW.g_log_table_buffer.<799> 0x908c90 0 31
FW.g_log_table_buffer.<800> 0x908c94 0 31
FW.g_log_table_buffer.<801> 0x908c98 0 31
FW.g_log_table_buffer.<802> 0x908c9c 0 31
FW.g_log_table_buffer.<803> 0x908ca0 0 31
FW.g_log_table_buffer.<804> 0x908ca4 0 31
FW.g_log_table_buffer.<805> 0x908ca8 0 31
FW.g_log_table_buffer.<806> 0x908cac 0 31
FW.g_log_table_buffer.<807> 0x908cb0 0 31
FW.g_log_table_buffer.<808> 0x908cb4 0 31
FW.g_log_table_buffer.<809> 0x908cb8 0 31
FW.g_log_table_buffer.<810> 0x908cbc 0 31
FW.g_log_table_buffer.<811> 0x908cc0 0 31
FW.g_log_table_buffer.<812> 0x908cc4 0 31
FW.g_log_table_buffer.<813> 0x908cc8 0 31
FW.g_log_table_buffer.<814> 0x908ccc 0 31
FW.g_log_table_buffer.<815> 0x908cd0 0 31
FW.g_log_table_buffer.<816> 0x908cd4 0 31
FW.g_log_table_buffer.<817> 0x908cd8 0 31
FW.g_log_table_buffer.<818> 0x908cdc 0 31
FW.g_log_table_buffer.<819> 0x908ce0 0 31
FW.g_log_table_buffer.<820> 0x908ce4 0 31
FW.g_log_table_buffer.<821> 0x908ce8 0 31
FW.g_log_table_buffer.<822> 0x908cec 0 31
FW.g_log_table_buffer.<823> 0x908cf0 0 31
FW.g_log_table_buffer.<824> 0x908cf4 0 31
FW.g_log_table_buffer.<825> 0x908cf8 0 31
FW.g_log_table_buffer.<826> 0x908cfc 0 31
FW.g_log_table_buffer.<827> 0x908d00 0 31
FW.g_log_table_buffer.<828> 0x908d04 0 31
FW.g_log_table_buffer.<829> 0x908d08 0 31
FW.g_log_table_buffer.<830> 0x908d0c 0 31
FW.g_log_table_buffer.<831> 0x908d10 0 31
FW.g_log_table_buffer.<832> 0x908d14 0 31
FW.g_log_table_buffer.<833> 0x908d18 0 31
FW.g_log_table_buffer.<834> 0x908d1c 0 31
FW.g_log_table_buffer.<835> 0x908d20 0 31
FW.g_log_table_buffer.<836> 0x908d24 0 31
FW.g_log_table_buffer.<837> 0x908d28 0 31
FW.g_log_table_buffer.<838> 0x908d2c 0 31
FW.g_log_table_buffer.<839> 0x908d30 0 31
FW.g_log_table_buffer.<840> 0x908d34 0 31
FW.g_log_table_buffer.<841> 0x908d38 0 31
FW.g_log_table_buffer.<842> 0x908d3c 0 31
FW.g_log_table_buffer.<843> 0x908d40 0 31
FW.g_log_table_buffer.<844> 0x908d44 0 31
FW.g_log_table_buffer.<845> 0x908d48 0 31
FW.g_log_table_buffer.<846> 0x908d4c 0 31
FW.g_log_table_buffer.<847> 0x908d50 0 31
FW.g_log_table_buffer.<848> 0x908d54 0 31
FW.g_log_table_buffer.<849> 0x908d58 0 31
FW.g_log_table_buffer.<850> 0x908d5c 0 31
FW.g_log_table_buffer.<851> 0x908d60 0 31
FW.g_log_table_buffer.<852> 0x908d64 0 31
FW.g_log_table_buffer.<853> 0x908d68 0 31
FW.g_log_table_buffer.<854> 0x908d6c 0 31
FW.g_log_table_buffer.<855> 0x908d70 0 31
FW.g_log_table_buffer.<856> 0x908d74 0 31
FW.g_log_table_buffer.<857> 0x908d78 0 31
FW.g_log_table_buffer.<858> 0x908d7c 0 31
FW.g_log_table_buffer.<859> 0x908d80 0 31
FW.g_log_table_buffer.<860> 0x908d84 0 31
FW.g_log_table_buffer.<861> 0x908d88 0 31
FW.g_log_table_buffer.<862> 0x908d8c 0 31
FW.g_log_table_buffer.<863> 0x908d90 0 31
FW.g_log_table_buffer.<864> 0x908d94 0 31
FW.g_log_table_buffer.<865> 0x908d98 0 31
FW.g_log_table_buffer.<866> 0x908d9c 0 31
FW.g_log_table_buffer.<867> 0x908da0 0 31
FW.g_log_table_buffer.<868> 0x908da4 0 31
FW.g_log_table_buffer.<869> 0x908da8 0 31
FW.g_log_table_buffer.<870> 0x908dac 0 31
FW.g_log_table_buffer.<871> 0x908db0 0 31
FW.g_log_table_buffer.<872> 0x908db4 0 31
FW.g_log_table_buffer.<873> 0x908db8 0 31
FW.g_log_table_buffer.<874> 0x908dbc 0 31
FW.g_log_table_buffer.<875> 0x908dc0 0 31
FW.g_log_table_buffer.<876> 0x908dc4 0 31
FW.g_log_table_buffer.<877> 0x908dc8 0 31
FW.g_log_table_buffer.<878> 0x908dcc 0 31
FW.g_log_table_buffer.<879> 0x908dd0 0 31
FW.g_log_table_buffer.<880> 0x908dd4 0 31
FW.g_log_table_buffer.<881> 0x908dd8 0 31
FW.g_log_table_buffer.<882> 0x908ddc 0 31
FW.g_log_table_buffer.<883> 0x908de0 0 31
FW.g_log_table_buffer.<884> 0x908de4 0 31
FW.g_log_table_buffer.<885> 0x908de8 0 31
FW.g_log_table_buffer.<886> 0x908dec 0 31
FW.g_log_table_buffer.<887> 0x908df0 0 31
FW.g_log_table_buffer.<888> 0x908df4 0 31
FW.g_log_table_buffer.<889> 0x908df8 0 31
FW.g_log_table_buffer.<890> 0x908dfc 0 31
FW.g_log_table_buffer.<891> 0x908e00 0 31
FW.g_log_table_buffer.<892> 0x908e04 0 31
FW.g_log_table_buffer.<893> 0x908e08 0 31
FW.g_log_table_buffer.<894> 0x908e0c 0 31
FW.g_log_table_buffer.<895> 0x908e10 0 31
FW.g_log_table_buffer.<896> 0x908e14 0 31
FW.g_log_table_buffer.<897> 0x908e18 0 31
FW.g_log_table_buffer.<898> 0x908e1c 0 31
FW.g_log_table_buffer.<899> 0x908e20 0 31
FW.g_log_table_buffer.<900> 0x908e24 0 31
FW.g_log_table_buffer.<901> 0x908e28 0 31
FW.g_log_table_buffer.<902> 0x908e2c 0 31
FW.g_log_table_buffer.<903> 0x908e30 0 31
FW.g_log_table_buffer.<904> 0x908e34 0 31
FW.g_log_table_buffer.<905> 0x908e38 0 31
FW.g_log_table_buffer.<906> 0x908e3c 0 31
FW.g_log_table_buffer.<907> 0x908e40 0 31
FW.g_log_table_buffer.<908> 0x908e44 0 31
FW.g_log_table_buffer.<909> 0x908e48 0 31
FW.g_log_table_buffer.<910> 0x908e4c 0 31
FW.g_log_table_buffer.<911> 0x908e50 0 31
FW.g_log_table_buffer.<912> 0x908e54 0 31
FW.g_log_table_buffer.<913> 0x908e58 0 31
FW.g_log_table_buffer.<914> 0x908e5c 0 31
FW.g_log_table_buffer.<915> 0x908e60 0 31
FW.g_log_table_buffer.<916> 0x908e64 0 31
FW.g_log_table_buffer.<917> 0x908e68 0 31
FW.g_log_table_buffer.<918> 0x908e6c 0 31
FW.g_log_table_buffer.<919> 0x908e70 0 31
FW.g_log_table_buffer.<920> 0x908e74 0 31
FW.g_log_table_buffer.<921> 0x908e78 0 31
FW.g_log_table_buffer.<922> 0x908e7c 0 31
FW.g_log_table_buffer.<923> 0x908e80 0 31
FW.g_log_table_buffer.<924> 0x908e84 0 31
FW.g_log_table_buffer.<925> 0x908e88 0 31
FW.g_log_table_buffer.<926> 0x908e8c 0 31
FW.g_log_table_buffer.<927> 0x908e90 0 31
FW.g_log_table_buffer.<928> 0x908e94 0 31
FW.g_log_table_buffer.<929> 0x908e98 0 31
FW.g_log_table_buffer.<930> 0x908e9c 0 31
FW.g_log_table_buffer.<931> 0x908ea0 0 31
FW.g_log_table_buffer.<932> 0x908ea4 0 31
FW.g_log_table_buffer.<933> 0x908ea8 0 31
FW.g_log_table_buffer.<934> 0x908eac 0 31
FW.g_log_table_buffer.<935> 0x908eb0 0 31
FW.g_log_table_buffer.<936> 0x908eb4 0 31
FW.g_log_table_buffer.<937> 0x908eb8 0 31
FW.g_log_table_buffer.<938> 0x908ebc 0 31
FW.g_log_table_buffer.<939> 0x908ec0 0 31
FW.g_log_table_buffer.<940> 0x908ec4 0 31
FW.g_log_table_buffer.<941> 0x908ec8 0 31
FW.g_log_table_buffer.<942> 0x908ecc 0 31
FW.g_log_table_buffer.<943> 0x908ed0 0 31
FW.g_log_table_buffer.<944> 0x908ed4 0 31
FW.g_log_table_buffer.<945> 0x908ed8 0 31
FW.g_log_table_buffer.<946> 0x908edc 0 31
FW.g_log_table_buffer.<947> 0x908ee0 0 31
FW.g_log_table_buffer.<948> 0x908ee4 0 31
FW.g_log_table_buffer.<949> 0x908ee8 0 31
FW.g_log_table_buffer.<950> 0x908eec 0 31
FW.g_log_table_buffer.<951> 0x908ef0 0 31
FW.g_log_table_buffer.<952> 0x908ef4 0 31
FW.g_log_table_buffer.<953> 0x908ef8 0 31
FW.g_log_table_buffer.<954> 0x908efc 0 31
FW.g_log_table_buffer.<955> 0x908f00 0 31
FW.g_log_table_buffer.<956> 0x908f04 0 31
FW.g_log_table_buffer.<957> 0x908f08 0 31
FW.g_log_table_buffer.<958> 0x908f0c 0 31
FW.g_log_table_buffer.<959> 0x908f10 0 31
FW.g_log_table_buffer.<960> 0x908f14 0 31
FW.g_log_table_buffer.<961> 0x908f18 0 31
FW.g_log_table_buffer.<962> 0x908f1c 0 31
FW.g_log_table_buffer.<963> 0x908f20 0 31
FW.g_log_table_buffer.<964> 0x908f24 0 31
FW.g_log_table_buffer.<965> 0x908f28 0 31
FW.g_log_table_buffer.<966> 0x908f2c 0 31
FW.g_log_table_buffer.<967> 0x908f30 0 31
FW.g_log_table_buffer.<968> 0x908f34 0 31
FW.g_log_table_buffer.<969> 0x908f38 0 31
FW.g_log_table_buffer.<970> 0x908f3c 0 31
FW.g_log_table_buffer.<971> 0x908f40 0 31
FW.g_log_table_buffer.<972> 0x908f44 0 31
FW.g_log_table_buffer.<973> 0x908f48 0 31
FW.g_log_table_buffer.<974> 0x908f4c 0 31
FW.g_log_table_buffer.<975> 0x908f50 0 31
FW.g_log_table_buffer.<976> 0x908f54 0 31
FW.g_log_table_buffer.<977> 0x908f58 0 31
FW.g_log_table_buffer.<978> 0x908f5c 0 31
FW.g_log_table_buffer.<979> 0x908f60 0 31
FW.g_log_table_buffer.<980> 0x908f64 0 31
FW.g_log_table_buffer.<981> 0x908f68 0 31
FW.g_log_table_buffer.<982> 0x908f6c 0 31
FW.g_log_table_buffer.<983> 0x908f70 0 31
FW.g_log_table_buffer.<984> 0x908f74 0 31
FW.g_log_table_buffer.<985> 0x908f78 0 31
FW.g_log_table_buffer.<986> 0x908f7c 0 31
FW.g_log_table_buffer.<987> 0x908f80 0 31
FW.g_log_table_buffer.<988> 0x908f84 0 31
FW.g_log_table_buffer.<989> 0x908f88 0 31
FW.g_log_table_buffer.<990> 0x908f8c 0 31
FW.g_log_table_buffer.<991> 0x908f90 0 31
FW.g_log_table_buffer.<992> 0x908f94 0 31
FW.g_log_table_buffer.<993> 0x908f98 0 31
FW.g_log_table_buffer.<994> 0x908f9c 0 31
FW.g_log_table_buffer.<995> 0x908fa0 0 31
FW.g_log_table_buffer.<996> 0x908fa4 0 31
FW.g_log_table_buffer.<997> 0x908fa8 0 31
FW.g_log_table_buffer.<998> 0x908fac 0 31
FW.g_log_table_buffer.<999> 0x908fb0 0 31
FW.g_log_table_buffer.<1000> 0x908fb4 0 31
FW.g_log_table_buffer.<1001> 0x908fb8 0 31
FW.g_log_table_buffer.<1002> 0x908fbc 0 31
FW.g_log_table_buffer.<1003> 0x908fc0 0 31
FW.g_log_table_buffer.<1004> 0x908fc4 0 31
FW.g_log_table_buffer.<1005> 0x908fc8 0 31
FW.g_log_table_buffer.<1006> 0x908fcc 0 31
FW.g_log_table_buffer.<1007> 0x908fd0 0 31
FW.g_log_table_buffer.<1008> 0x908fd4 0 31
FW.g_log_table_buffer.<1009> 0x908fd8 0 31
FW.g_log_table_buffer.<1010> 0x908fdc 0 31
FW.g_log_table_buffer.<1011> 0x908fe0 0 31
FW.g_log_table_buffer.<1012> 0x908fe4 0 31
FW.g_log_table_buffer.<1013> 0x908fe8 0 31
FW.g_log_table_buffer.<1014> 0x908fec 0 31
FW.g_log_table_buffer.<1015> 0x908ff0 0 31
FW.g_log_table_buffer.<1016> 0x908ff4 0 31
FW.g_log_table_buffer.<1017> 0x908ff8 0 31
FW.g_log_table_buffer.<1018> 0x908ffc 0 31
FW.g_log_table_buffer.<1019> 0x909000 0 31
FW.g_log_table_buffer.<1020> 0x909004 0 31
FW.g_log_table_buffer.<1021> 0x909008 0 31
FW.g_log_table_buffer.<1022> 0x90900c 0 31
FW.g_log_table_buffer.<1023> 0x909010 0 31
FW.g_modules_name 0x900160 0 511
FW.g_modules_name.Array 0x900160 0 511
FW.g_modules_name.<0> 0x900160 0 31
FW.g_modules_name.<1> 0x900164 0 31
FW.g_modules_name.<2> 0x900168 0 31
FW.g_modules_name.<3> 0x90016c 0 31
FW.g_modules_name.<4> 0x900170 0 31
FW.g_modules_name.<5> 0x900174 0 31
FW.g_modules_name.<6> 0x900178 0 31
FW.g_modules_name.<7> 0x90017c 0 31
FW.g_modules_name.<8> 0x900180 0 31
FW.g_modules_name.<9> 0x900184 0 31
FW.g_modules_name.<10> 0x900188 0 31
FW.g_modules_name.<11> 0x90018c 0 31
FW.g_modules_name.<12> 0x900190 0 31
FW.g_modules_name.<13> 0x900194 0 31
FW.g_modules_name.<14> 0x900198 0 31
FW.g_modules_name.<15> 0x90019c 0 31
FW.g_error_code 0x90003c 0 31
FW.g_error_line 0x900040 0 31
FW.g_error_blink 0x900038 0 31
FW.g_mac_counter_clear_fail 0x900054 0 31
FW.g_host_resource_allocate_en 0x900048 0 31
FW.g_bl_dedicated_registers 0x880a3c 0 1023
FW.g_bl_dedicated_registers.bl_dedicated_registers_s 0x880a3c 0 1023
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s 0x880a3c 0 1023
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.boot_loader_ready 0x880a3c 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.boot_loader_struct_version 0x880a40 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.rf_type 0x880a44 0 15
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.rf_status 0x880a46 0 15
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.baseband_type 0x880a48 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.mac_address 0x880a4c 0 47
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.mac_address.Array 0x880a4c 0 47
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.mac_address.<0> 0x880a4c 0 7
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.mac_address.<1> 0x880a4d 0 7
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.mac_address.<2> 0x880a4e 0 7
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.mac_address.<3> 0x880a4f 0 7
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.mac_address.<4> 0x880a50 0 7
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.mac_address.<5> 0x880a51 0 7
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_version_major 0x880a52 0 7
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_version_minor 0x880a53 0 7
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_version_subminor 0x880a54 0 15
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_version_build 0x880a56 0 15
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_assert_code 0x880a58 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_assert_blink 0x880a5c 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved 0x880a60 0 703
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.Array 0x880a60 0 703
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<0> 0x880a60 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<1> 0x880a64 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<2> 0x880a68 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<3> 0x880a6c 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<4> 0x880a70 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<5> 0x880a74 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<6> 0x880a78 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<7> 0x880a7c 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<8> 0x880a80 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<9> 0x880a84 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<10> 0x880a88 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<11> 0x880a8c 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<12> 0x880a90 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<13> 0x880a94 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<14> 0x880a98 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<15> 0x880a9c 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<16> 0x880aa0 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<17> 0x880aa4 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<18> 0x880aa8 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<19> 0x880aac 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<20> 0x880ab0 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_reserved.<21> 0x880ab4 0 31
FW.g_bl_dedicated_registers.bl_dedicated_registers_s.bl_dedicated_registers_s.bl_magic_number 0x880ab8 0 31
FW.g_fw_dedicated_registers 0x9006fc 0 799
FW.g_fw_dedicated_registers.fw_dedicated_registers_s 0x9006fc 0 799
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s 0x9006fc 0 799
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.platform_type 0x9006fc 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.static_config_ver 0x900700 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.fw_main_state 0x900704 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.fw_sub_state 0x900708 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.rw_test_register 0x90070c 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.rx_mbox_int_count 0x900710 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.marlin_actions_counter 0x900714 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.tx_goodput 0x900718 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.rx_goodput 0x90071c 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.bf_mcs 0x900720 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.special_flags 0x900724 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.special_flags.special_flags_s 0x900724 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.special_flags.special_flags_s.special_flags_s 0x900724 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.special_flags.special_flags_s.special_flags_s.dock_reset_after_disconnect 0x900724 0 0
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.special_flags.special_flags_s.special_flags_s.reserved 0x900724 1 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.rf_status 0x900728 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.rf_status.rf_status_e 0x900728 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.rf_status.rf_status_e.rf_status_e 0x900728 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.rf_status.rf_status_e.rf_status_e.<0>RF_OK 0x900728 0 -1
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.rf_status.rf_status_e.rf_status_e.<1>RF_NO_COMM 0x900728 0 -1
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.rf_status.rf_status_e.rf_status_e.<2>RF_WRONG_BOARD_FILE 0x900728 0 -1
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.per 0x90072c 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.reserved3 0x900730 0 63
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.reserved3.Array 0x900730 0 63
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.reserved3.<0> 0x900730 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.reserved3.<1> 0x900734 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.gui_flash_lock_cnt 0x900738 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.gui_flash_unlock_cnt 0x90073c 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.fw_flash_lock_cnt 0x900740 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.fw_flash_unlock_cnt 0x900744 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.flash_lock_owner 0x900748 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.rev_id 0x90074c 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.rev_id.rev_id_s 0x90074c 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.rev_id.rev_id_s.rev_id_s 0x90074c 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.rev_id.rev_id_s.rev_id_s.baseband_type 0x90074c 0 15
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.rev_id.rev_id_s.rev_id_s.rf_type 0x90074e 0 15
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.dashboard_base_address 0x900750 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.platform_flags 0x900754 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.platform_flags.platform_flags_s 0x900754 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.platform_flags.platform_flags_s.platform_flags_s 0x900754 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.platform_flags.platform_flags_s.platform_flags_s.rf_kill_hw_enable 0x900754 0 0
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.platform_flags.platform_flags_s.platform_flags_s.reserved 0x900754 1 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.reserved1 0x900758 0 31
FW.g_fw_dedicated_registers.fw_dedicated_registers_s.fw_dedicated_registers_s.hw_personality 0x90075c 0 31
FW.g_system_cfg 0x9001c0 0 1119
FW.g_system_cfg.system_config_s 0x9001c0 0 1119
FW.g_system_cfg.system_config_s.system_config_s 0x9001c0 0 1119
FW.g_system_cfg.system_config_s.system_config_s.ssid 0x9001c0 0 255
FW.g_system_cfg.system_config_s.system_config_s.ssid.Array 0x9001c0 0 255
FW.g_system_cfg.system_config_s.system_config_s.ssid.<0> 0x9001c0 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<1> 0x9001c1 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<2> 0x9001c2 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<3> 0x9001c3 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<4> 0x9001c4 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<5> 0x9001c5 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<6> 0x9001c6 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<7> 0x9001c7 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<8> 0x9001c8 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<9> 0x9001c9 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<10> 0x9001ca 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<11> 0x9001cb 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<12> 0x9001cc 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<13> 0x9001cd 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<14> 0x9001ce 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<15> 0x9001cf 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<16> 0x9001d0 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<17> 0x9001d1 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<18> 0x9001d2 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<19> 0x9001d3 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<20> 0x9001d4 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<21> 0x9001d5 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<22> 0x9001d6 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<23> 0x9001d7 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<24> 0x9001d8 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<25> 0x9001d9 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<26> 0x9001da 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<27> 0x9001db 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<28> 0x9001dc 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<29> 0x9001dd 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<30> 0x9001de 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid.<31> 0x9001df 0 7
FW.g_system_cfg.system_config_s.system_config_s.ssid_len 0x9001e0 0 31
FW.g_system_cfg.system_config_s.system_config_s.channel_id 0x9001e4 0 31
FW.g_system_cfg.system_config_s.system_config_s.bcon_cnf_ant_num 0x9001e8 0 31
FW.g_system_cfg.system_config_s.system_config_s.bcon_cfg_num_of_sectors 0x9001ec 0 31
FW.g_system_cfg.system_config_s.system_config_s.bcon_cfg_idle_ss_mask_hi 0x9001f0 0 31
FW.g_system_cfg.system_config_s.system_config_s.bcon_cfg_idle_ss_mask_lo 0x9001f4 0 31
FW.g_system_cfg.system_config_s.system_config_s.bcon_cfg_work_ss_mask_hi 0x9001f8 0 31
FW.g_system_cfg.system_config_s.system_config_s.bcon_cfg_work_ss_mask_lo 0x9001fc 0 31
FW.g_system_cfg.system_config_s.system_config_s.vc_gp 0x900200 0 31
FW.g_system_cfg.system_config_s.system_config_s.vc_srvs_id1 0x900204 0 7
FW.g_system_cfg.system_config_s.system_config_s.vc_srvs_id2 0x900205 0 7
FW.g_system_cfg.system_config_s.system_config_s.vc_srvs_id3 0x900206 0 7
FW.g_system_cfg.system_config_s.system_config_s.vc_srvs_id4 0x900207 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK 0x900208 0 511
FW.g_system_cfg.system_config_s.system_config_s.PMK.Array 0x900208 0 511
FW.g_system_cfg.system_config_s.system_config_s.PMK.<0> 0x900208 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<1> 0x900209 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<2> 0x90020a 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<3> 0x90020b 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<4> 0x90020c 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<5> 0x90020d 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<6> 0x90020e 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<7> 0x90020f 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<8> 0x900210 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<9> 0x900211 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<10> 0x900212 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<11> 0x900213 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<12> 0x900214 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<13> 0x900215 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<14> 0x900216 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<15> 0x900217 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<16> 0x900218 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<17> 0x900219 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<18> 0x90021a 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<19> 0x90021b 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<20> 0x90021c 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<21> 0x90021d 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<22> 0x90021e 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<23> 0x90021f 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<24> 0x900220 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<25> 0x900221 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<26> 0x900222 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<27> 0x900223 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<28> 0x900224 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<29> 0x900225 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<30> 0x900226 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<31> 0x900227 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<32> 0x900228 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<33> 0x900229 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<34> 0x90022a 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<35> 0x90022b 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<36> 0x90022c 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<37> 0x90022d 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<38> 0x90022e 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<39> 0x90022f 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<40> 0x900230 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<41> 0x900231 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<42> 0x900232 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<43> 0x900233 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<44> 0x900234 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<45> 0x900235 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<46> 0x900236 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<47> 0x900237 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<48> 0x900238 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<49> 0x900239 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<50> 0x90023a 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<51> 0x90023b 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<52> 0x90023c 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<53> 0x90023d 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<54> 0x90023e 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<55> 0x90023f 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<56> 0x900240 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<57> 0x900241 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<58> 0x900242 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<59> 0x900243 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<60> 0x900244 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<61> 0x900245 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<62> 0x900246 0 7
FW.g_system_cfg.system_config_s.system_config_s.PMK.<63> 0x900247 0 7
FW.g_system_cfg.system_config_s.system_config_s.pmk_len 0x900248 0 31
FW.g_vendor_specifiv_service_mask 0x900084 0 31
FW.g_vc_gp 0x900080 0 31
FW.g_bl_version 0x880a00 0 127
FW.g_bl_version.image_version_s 0x880a00 0 127
FW.g_bl_version.image_version_s.image_version_ty 0x880a00 0 127
FW.g_bl_version.image_version_s.image_version_ty.major 0x880a00 0 31
FW.g_bl_version.image_version_s.image_version_ty.minor 0x880a04 0 31
FW.g_bl_version.image_version_s.image_version_ty.subminor 0x880a08 0 31
FW.g_bl_version.image_version_s.image_version_ty.build 0x880a0c 0 31
FW.g_fw_image_info 0x880a10 0 351
FW.g_fw_image_info.image_info_s 0x880a10 0 351
FW.g_fw_image_info.image_info_s.image_info_ty 0x880a10 0 351
FW.g_fw_image_info.image_info_s.image_info_ty.flavor 0x880a10 0 31
FW.g_fw_image_info.image_info_s.image_info_ty.flavor.image_flavor_e 0x880a10 0 31
FW.g_fw_image_info.image_info_s.image_info_ty.flavor.image_flavor_e.image_flavor_e 0x880a10 0 31
FW.g_fw_image_info.image_info_s.image_info_ty.flavor.image_flavor_e.image_flavor_e.<1>BOOT_LOADER_FLAVOR 0x880a10 0 -1
FW.g_fw_image_info.image_info_s.image_info_ty.flavor.image_flavor_e.image_flavor_e.<2>FW_FLAVOR 0x880a10 0 -1
FW.g_fw_image_info.image_info_s.image_info_ty.timestamp 0x880a14 0 191
FW.g_fw_image_info.image_info_s.image_info_ty.timestamp.image_timestamp_s 0x880a14 0 191
FW.g_fw_image_info.image_info_s.image_info_ty.timestamp.image_timestamp_s.image_timestamp_ty 0x880a14 0 191
FW.g_fw_image_info.image_info_s.image_info_ty.timestamp.image_timestamp_s.image_timestamp_ty.hour 0x880a14 0 31
FW.g_fw_image_info.image_info_s.image_info_ty.timestamp.image_timestamp_s.image_timestamp_ty.minute 0x880a18 0 31
FW.g_fw_image_info.image_info_s.image_info_ty.timestamp.image_timestamp_s.image_timestamp_ty.second 0x880a1c 0 31
FW.g_fw_image_info.image_info_s.image_info_ty.timestamp.image_timestamp_s.image_timestamp_ty.day 0x880a20 0 31
FW.g_fw_image_info.image_info_s.image_info_ty.timestamp.image_timestamp_s.image_timestamp_ty.month 0x880a24 0 31
FW.g_fw_image_info.image_info_s.image_info_ty.timestamp.image_timestamp_s.image_timestamp_ty.year 0x880a28 0 31
FW.g_fw_image_info.image_info_s.image_info_ty.version 0x880a2c 0 127
FW.g_fw_image_info.image_info_s.image_info_ty.version.image_version_s 0x880a2c 0 127
FW.g_fw_image_info.image_info_s.image_info_ty.version.image_version_s.image_version_ty 0x880a2c 0 127
FW.g_fw_image_info.image_info_s.image_info_ty.version.image_version_s.image_version_ty.major 0x880a2c 0 31
FW.g_fw_image_info.image_info_s.image_info_ty.version.image_version_s.image_version_ty.minor 0x880a30 0 31
FW.g_fw_image_info.image_info_s.image_info_ty.version.image_version_s.image_version_ty.subminor 0x880a34 0 31
FW.g_fw_image_info.image_info_s.image_info_ty.version.image_version_s.image_version_ty.build 0x880a38 0 31
FW.g_sys_config 0x900760 0 1599
FW.g_sys_config.sys_config 0x900760 0 1599
FW.g_sys_config.sys_config.channel 0x900760 0 31
FW.g_sys_config.sys_config.ssid 0x900764 0 263
FW.g_sys_config.sys_config.ssid.Array 0x900764 0 263
FW.g_sys_config.sys_config.ssid.<0> 0x900764 0 7
FW.g_sys_config.sys_config.ssid.<1> 0x900765 0 7
FW.g_sys_config.sys_config.ssid.<2> 0x900766 0 7
FW.g_sys_config.sys_config.ssid.<3> 0x900767 0 7
FW.g_sys_config.sys_config.ssid.<4> 0x900768 0 7
FW.g_sys_config.sys_config.ssid.<5> 0x900769 0 7
FW.g_sys_config.sys_config.ssid.<6> 0x90076a 0 7
FW.g_sys_config.sys_config.ssid.<7> 0x90076b 0 7
FW.g_sys_config.sys_config.ssid.<8> 0x90076c 0 7
FW.g_sys_config.sys_config.ssid.<9> 0x90076d 0 7
FW.g_sys_config.sys_config.ssid.<10> 0x90076e 0 7
FW.g_sys_config.sys_config.ssid.<11> 0x90076f 0 7
FW.g_sys_config.sys_config.ssid.<12> 0x900770 0 7
FW.g_sys_config.sys_config.ssid.<13> 0x900771 0 7
FW.g_sys_config.sys_config.ssid.<14> 0x900772 0 7
FW.g_sys_config.sys_config.ssid.<15> 0x900773 0 7
FW.g_sys_config.sys_config.ssid.<16> 0x900774 0 7
FW.g_sys_config.sys_config.ssid.<17> 0x900775 0 7
FW.g_sys_config.sys_config.ssid.<18> 0x900776 0 7
FW.g_sys_config.sys_config.ssid.<19> 0x900777 0 7
FW.g_sys_config.sys_config.ssid.<20> 0x900778 0 7
FW.g_sys_config.sys_config.ssid.<21> 0x900779 0 7
FW.g_sys_config.sys_config.ssid.<22> 0x90077a 0 7
FW.g_sys_config.sys_config.ssid.<23> 0x90077b 0 7
FW.g_sys_config.sys_config.ssid.<24> 0x90077c 0 7
FW.g_sys_config.sys_config.ssid.<25> 0x90077d 0 7
FW.g_sys_config.sys_config.ssid.<26> 0x90077e 0 7
FW.g_sys_config.sys_config.ssid.<27> 0x90077f 0 7
FW.g_sys_config.sys_config.ssid.<28> 0x900780 0 7
FW.g_sys_config.sys_config.ssid.<29> 0x900781 0 7
FW.g_sys_config.sys_config.ssid.<30> 0x900782 0 7
FW.g_sys_config.sys_config.ssid.<31> 0x900783 0 7
FW.g_sys_config.sys_config.ssid.<32> 0x900784 0 7
FW.g_sys_config.sys_config.ssid_len 0x900786 0 15
FW.g_sys_config.sys_config.pmk 0x900788 0 511
FW.g_sys_config.sys_config.pmk.Array 0x900788 0 511
FW.g_sys_config.sys_config.pmk.<0> 0x900788 0 7
FW.g_sys_config.sys_config.pmk.<1> 0x900789 0 7
FW.g_sys_config.sys_config.pmk.<2> 0x90078a 0 7
FW.g_sys_config.sys_config.pmk.<3> 0x90078b 0 7
FW.g_sys_config.sys_config.pmk.<4> 0x90078c 0 7
FW.g_sys_config.sys_config.pmk.<5> 0x90078d 0 7
FW.g_sys_config.sys_config.pmk.<6> 0x90078e 0 7
FW.g_sys_config.sys_config.pmk.<7> 0x90078f 0 7
FW.g_sys_config.sys_config.pmk.<8> 0x900790 0 7
FW.g_sys_config.sys_config.pmk.<9> 0x900791 0 7
FW.g_sys_config.sys_config.pmk.<10> 0x900792 0 7
FW.g_sys_config.sys_config.pmk.<11> 0x900793 0 7
FW.g_sys_config.sys_config.pmk.<12> 0x900794 0 7
FW.g_sys_config.sys_config.pmk.<13> 0x900795 0 7
FW.g_sys_config.sys_config.pmk.<14> 0x900796 0 7
FW.g_sys_config.sys_config.pmk.<15> 0x900797 0 7
FW.g_sys_config.sys_config.pmk.<16> 0x900798 0 7
FW.g_sys_config.sys_config.pmk.<17> 0x900799 0 7
FW.g_sys_config.sys_config.pmk.<18> 0x90079a 0 7
FW.g_sys_config.sys_config.pmk.<19> 0x90079b 0 7
FW.g_sys_config.sys_config.pmk.<20> 0x90079c 0 7
FW.g_sys_config.sys_config.pmk.<21> 0x90079d 0 7
FW.g_sys_config.sys_config.pmk.<22> 0x90079e 0 7
FW.g_sys_config.sys_config.pmk.<23> 0x90079f 0 7
FW.g_sys_config.sys_config.pmk.<24> 0x9007a0 0 7
FW.g_sys_config.sys_config.pmk.<25> 0x9007a1 0 7
FW.g_sys_config.sys_config.pmk.<26> 0x9007a2 0 7
FW.g_sys_config.sys_config.pmk.<27> 0x9007a3 0 7
FW.g_sys_config.sys_config.pmk.<28> 0x9007a4 0 7
FW.g_sys_config.sys_config.pmk.<29> 0x9007a5 0 7
FW.g_sys_config.sys_config.pmk.<30> 0x9007a6 0 7
FW.g_sys_config.sys_config.pmk.<31> 0x9007a7 0 7
FW.g_sys_config.sys_config.pmk.<32> 0x9007a8 0 7
FW.g_sys_config.sys_config.pmk.<33> 0x9007a9 0 7
FW.g_sys_config.sys_config.pmk.<34> 0x9007aa 0 7
FW.g_sys_config.sys_config.pmk.<35> 0x9007ab 0 7
FW.g_sys_config.sys_config.pmk.<36> 0x9007ac 0 7
FW.g_sys_config.sys_config.pmk.<37> 0x9007ad 0 7
FW.g_sys_config.sys_config.pmk.<38> 0x9007ae 0 7
FW.g_sys_config.sys_config.pmk.<39> 0x9007af 0 7
FW.g_sys_config.sys_config.pmk.<40> 0x9007b0 0 7
FW.g_sys_config.sys_config.pmk.<41> 0x9007b1 0 7
FW.g_sys_config.sys_config.pmk.<42> 0x9007b2 0 7
FW.g_sys_config.sys_config.pmk.<43> 0x9007b3 0 7
FW.g_sys_config.sys_config.pmk.<44> 0x9007b4 0 7
FW.g_sys_config.sys_config.pmk.<45> 0x9007b5 0 7
FW.g_sys_config.sys_config.pmk.<46> 0x9007b6 0 7
FW.g_sys_config.sys_config.pmk.<47> 0x9007b7 0 7
FW.g_sys_config.sys_config.pmk.<48> 0x9007b8 0 7
FW.g_sys_config.sys_config.pmk.<49> 0x9007b9 0 7
FW.g_sys_config.sys_config.pmk.<50> 0x9007ba 0 7
FW.g_sys_config.sys_config.pmk.<51> 0x9007bb 0 7
FW.g_sys_config.sys_config.pmk.<52> 0x9007bc 0 7
FW.g_sys_config.sys_config.pmk.<53> 0x9007bd 0 7
FW.g_sys_config.sys_config.pmk.<54> 0x9007be 0 7
FW.g_sys_config.sys_config.pmk.<55> 0x9007bf 0 7
FW.g_sys_config.sys_config.pmk.<56> 0x9007c0 0 7
FW.g_sys_config.sys_config.pmk.<57> 0x9007c1 0 7
FW.g_sys_config.sys_config.pmk.<58> 0x9007c2 0 7
FW.g_sys_config.sys_config.pmk.<59> 0x9007c3 0 7
FW.g_sys_config.sys_config.pmk.<60> 0x9007c4 0 7
FW.g_sys_config.sys_config.pmk.<61> 0x9007c5 0 7
FW.g_sys_config.sys_config.pmk.<62> 0x9007c6 0 7
FW.g_sys_config.sys_config.pmk.<63> 0x9007c7 0 7
FW.g_sys_config.sys_config.pmk_len 0x9007c8 0 15
FW.g_sys_config.sys_config.security_en 0x9007cc 0 31
FW.g_sys_config.sys_config.security_offload 0x9007d0 0 31
FW.g_sys_config.sys_config.security_mode 0x9007d4 0 31
FW.g_sys_config.sys_config.security_auth_type 0x9007d8 0 31
FW.g_sys_config.sys_config.security_crypto_type 0x9007dc 0 31
FW.g_sys_config.sys_config.recovery_en 0x9007e0 0 31
FW.g_sys_config.sys_config.pic_recovery_en 0x9007e4 0 31
FW.g_sys_config.sys_config.debug_mode_en 0x9007e8 0 31
FW.g_sys_config.sys_config.pf_mode_en 0x9007ec 0 31
FW.g_sys_config.sys_config.pf_mode_en.BOOL 0x9007ec 0 31
FW.g_sys_config.sys_config.pf_mcs_value 0x9007f0 0 7
FW.g_sys_config.sys_config.pf_rx_sector_value 0x9007f1 0 7
FW.g_sys_config.sys_config.is_rf_ats_station 0x9007f4 0 31
FW.g_sys_config.sys_config.is_rf_ats_station.BOOL 0x9007f4 0 31
FW.g_sys_config.sys_config.special_flags 0x9007f8 0 31
FW.g_sys_config.sys_config.special_flags.special_mode_flags_s 0x9007f8 0 31
FW.g_sys_config.sys_config.special_flags.special_mode_flags_s.special_mode_flags_s 0x9007f8 0 31
FW.g_sys_config.sys_config.special_flags.special_mode_flags_s.special_mode_flags_s.force_test_mode 0x9007f8 0 0
FW.g_sys_config.sys_config.special_flags.special_mode_flags_s.special_mode_flags_s.disable_all_link_losts 0x9007f8 1 1
FW.g_sys_config.sys_config.special_flags.special_mode_flags_s.special_mode_flags_s.relaxed_link_losts 0x9007f8 2 2
FW.g_sys_config.sys_config.special_flags.special_mode_flags_s.special_mode_flags_s.disable_bad_link_detection 0x9007f8 3 3
FW.g_sys_config.sys_config.special_flags.special_mode_flags_s.special_mode_flags_s.reserved1 0x9007f8 4 4
FW.g_sys_config.sys_config.special_flags.special_mode_flags_s.special_mode_flags_s.enable_bf_triggers_on_start 0x9007f8 5 5
FW.g_sys_config.sys_config.special_flags.special_mode_flags_s.special_mode_flags_s.enable_immediate_rs 0x9007f8 6 6
FW.g_sys_config.sys_config.special_flags.special_mode_flags_s.special_mode_flags_s.use_increased_dwell_time 0x9007f8 7 7
FW.g_sys_config.sys_config.special_flags.special_mode_flags_s.special_mode_flags_s.immediate_open_pci_stub 0x9007f8 8 8
FW.g_sys_config.sys_config.special_flags.special_mode_flags_s.special_mode_flags_s.allow_scan_to_already_assoc_pcp 0x9007f8 9 9
FW.g_sys_config.sys_config.special_flags.special_mode_flags_s.special_mode_flags_s.disconnect_dock_upon_probe 0x9007f8 10 10
FW.g_sys_config.sys_config.special_flags.special_mode_flags_s.special_mode_flags_s.enable_light_test_mode 0x9007f8 11 11
FW.g_sys_config.sys_config.special_flags.special_mode_flags_s.special_mode_flags_s.enable_boost_test_mode 0x9007f8 12 12
FW.g_sys_config.sys_config.special_flags.special_mode_flags_s.special_mode_flags_s.force_device_identity 0x9007f8 13 14
FW.g_sys_config.sys_config.special_flags.special_mode_flags_s.special_mode_flags_s.reserved 0x9007f8 15 31
FW.g_sys_config.sys_config.led_scheme_db 0x9007fc 0 335
FW.g_sys_config.sys_config.led_scheme_db.Array 0x9007fc 0 335
FW.g_sys_config.sys_config.led_scheme_db.<0> 0x9007fc 0 47
FW.g_sys_config.sys_config.led_scheme_db.<0>.Array 0x9007fc 0 47
FW.g_sys_config.sys_config.led_scheme_db.<0>.<0> 0x9007fc 0 15
FW.g_sys_config.sys_config.led_scheme_db.<0>.<1> 0x9007fe 0 15
FW.g_sys_config.sys_config.led_scheme_db.<0>.<2> 0x900800 0 15
FW.g_sys_config.sys_config.led_scheme_db.<1> 0x900802 0 47
FW.g_sys_config.sys_config.led_scheme_db.<1>.Array 0x900802 0 47
FW.g_sys_config.sys_config.led_scheme_db.<1>.<0> 0x900802 0 15
FW.g_sys_config.sys_config.led_scheme_db.<1>.<1> 0x900804 0 15
FW.g_sys_config.sys_config.led_scheme_db.<1>.<2> 0x900806 0 15
FW.g_sys_config.sys_config.led_scheme_db.<2> 0x900808 0 47
FW.g_sys_config.sys_config.led_scheme_db.<2>.Array 0x900808 0 47
FW.g_sys_config.sys_config.led_scheme_db.<2>.<0> 0x900808 0 15
FW.g_sys_config.sys_config.led_scheme_db.<2>.<1> 0x90080a 0 15
FW.g_sys_config.sys_config.led_scheme_db.<2>.<2> 0x90080c 0 15
FW.g_sys_config.sys_config.led_scheme_db.<3> 0x90080e 0 47
FW.g_sys_config.sys_config.led_scheme_db.<3>.Array 0x90080e 0 47
FW.g_sys_config.sys_config.led_scheme_db.<3>.<0> 0x90080e 0 15
FW.g_sys_config.sys_config.led_scheme_db.<3>.<1> 0x900810 0 15
FW.g_sys_config.sys_config.led_scheme_db.<3>.<2> 0x900812 0 15
FW.g_sys_config.sys_config.led_scheme_db.<4> 0x900814 0 47
FW.g_sys_config.sys_config.led_scheme_db.<4>.Array 0x900814 0 47
FW.g_sys_config.sys_config.led_scheme_db.<4>.<0> 0x900814 0 15
FW.g_sys_config.sys_config.led_scheme_db.<4>.<1> 0x900816 0 15
FW.g_sys_config.sys_config.led_scheme_db.<4>.<2> 0x900818 0 15
FW.g_sys_config.sys_config.led_scheme_db.<5> 0x90081a 0 47
FW.g_sys_config.sys_config.led_scheme_db.<5>.Array 0x90081a 0 47
FW.g_sys_config.sys_config.led_scheme_db.<5>.<0> 0x90081a 0 15
FW.g_sys_config.sys_config.led_scheme_db.<5>.<1> 0x90081c 0 15
FW.g_sys_config.sys_config.led_scheme_db.<5>.<2> 0x90081e 0 15
FW.g_sys_config.sys_config.led_scheme_db.<6> 0x900820 0 47
FW.g_sys_config.sys_config.led_scheme_db.<6>.Array 0x900820 0 47
FW.g_sys_config.sys_config.led_scheme_db.<6>.<0> 0x900820 0 15
FW.g_sys_config.sys_config.led_scheme_db.<6>.<1> 0x900822 0 15
FW.g_sys_config.sys_config.led_scheme_db.<6>.<2> 0x900824 0 15
FW.g_default_timeline 0x900868 0 159
FW.g_default_timeline.u_scheduler_timeline 0x900868 0 159
FW.g_default_timeline.u_scheduler_timeline.m_pending_list 0x900868 0 95
FW.g_default_timeline.u_scheduler_timeline.m_pending_list.sorted_llist 0x900868 0 95
FW.g_default_timeline.u_scheduler_timeline.m_pending_list.Inherits1 0x900868 0 95
FW.g_default_timeline.u_scheduler_timeline.m_pending_list.Inherits1.sorted_llist.llist 0x900868 0 95
FW.g_default_timeline.u_scheduler_timeline.m_pending_list.Inherits1.sorted_llist.llist.m_size 0x900868 0 31
FW.g_default_timeline.u_scheduler_timeline.m_pending_list.Inherits1.sorted_llist.llist.m_head 0x90086c 0 31
FW.g_default_timeline.u_scheduler_timeline.m_latest_offset 0x900874 0 31
FW.g_tsf_timeline 0x90087c 0 159
FW.g_tsf_timeline.u_scheduler_tsf_timeline 0x90087c 0 159
FW.g_tsf_timeline.Inherits1 0x90087c 0 159
FW.g_tsf_timeline.Inherits1.u_scheduler_tsf_timeline.u_scheduler_timeline 0x90087c 0 159
FW.g_tsf_timeline.Inherits1.u_scheduler_tsf_timeline.u_scheduler_timeline.m_pending_list 0x90087c 0 95
FW.g_tsf_timeline.Inherits1.u_scheduler_tsf_timeline.u_scheduler_timeline.m_pending_list.sorted_llist 0x90087c 0 95
FW.g_tsf_timeline.Inherits1.u_scheduler_tsf_timeline.u_scheduler_timeline.m_pending_list.Inherits1 0x90087c 0 95
FW.g_tsf_timeline.Inherits1.u_scheduler_tsf_timeline.u_scheduler_timeline.m_pending_list.Inherits1.sorted_llist.llist 0x90087c 0 95
FW.g_tsf_timeline.Inherits1.u_scheduler_tsf_timeline.u_scheduler_timeline.m_pending_list.Inherits1.sorted_llist.llist.m_size 0x90087c 0 31
FW.g_tsf_timeline.Inherits1.u_scheduler_tsf_timeline.u_scheduler_timeline.m_pending_list.Inherits1.sorted_llist.llist.m_head 0x900880 0 31
FW.g_tsf_timeline.Inherits1.u_scheduler_tsf_timeline.u_scheduler_timeline.m_latest_offset 0x900888 0 31
FW.g_sparrow_default_ch 0x900078 0 31
FW.g_fw_ids_section 0x90a2d4 0 479
FW.g_fw_ids_section.ids_section_s 0x90a2d4 0 479
FW.g_fw_ids_section.ids_section_s.ids_section 0x90a2d4 0 479
FW.g_fw_ids_section.ids_section_s.ids_section.reserved1 0x90a2d4 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.version 0x90a2d5 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.mac_address 0x90a2d6 0 47
FW.g_fw_ids_section.ids_section_s.ids_section.mac_address.Array 0x90a2d6 0 47
FW.g_fw_ids_section.ids_section_s.ids_section.mac_address.<0> 0x90a2d6 0 15
FW.g_fw_ids_section.ids_section_s.ids_section.mac_address.<1> 0x90a2d8 0 15
FW.g_fw_ids_section.ids_section_s.ids_section.mac_address.<2> 0x90a2da 0 15
FW.g_fw_ids_section.ids_section_s.ids_section.ssid 0x90a2dc 0 255
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.Array 0x90a2dc 0 255
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<0> 0x90a2dc 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<1> 0x90a2dd 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<2> 0x90a2de 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<3> 0x90a2df 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<4> 0x90a2e0 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<5> 0x90a2e1 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<6> 0x90a2e2 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<7> 0x90a2e3 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<8> 0x90a2e4 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<9> 0x90a2e5 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<10> 0x90a2e6 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<11> 0x90a2e7 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<12> 0x90a2e8 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<13> 0x90a2e9 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<14> 0x90a2ea 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<15> 0x90a2eb 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<16> 0x90a2ec 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<17> 0x90a2ed 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<18> 0x90a2ee 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<19> 0x90a2ef 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<20> 0x90a2f0 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<21> 0x90a2f1 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<22> 0x90a2f2 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<23> 0x90a2f3 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<24> 0x90a2f4 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<25> 0x90a2f5 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<26> 0x90a2f6 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<27> 0x90a2f7 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<28> 0x90a2f8 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<29> 0x90a2f9 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<30> 0x90a2fa 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.ssid.<31> 0x90a2fb 0 7
FW.g_fw_ids_section.ids_section_s.ids_section.local 0x90a2fc 0 15
FW.g_fw_ids_section.ids_section_s.ids_section.ssid_len 0x90a2fe 0 15
FW.g_fw_ids_section.ids_section_s.ids_section.ppm 0x90a300 0 15
FW.g_fw_ids_section.ids_section_s.ids_section.reserved2 0x90a302 0 15
FW.g_fw_ids_section.ids_section_s.ids_section.board_file_type 0x90a304 0 31
FW.g_fw_ids_section.ids_section_s.ids_section.lo_power_xif_gc 0x90a308 0 15
FW.g_fw_ids_section.ids_section_s.ids_section.lo_power_stg2_bias 0x90a30a 0 15
FW.g_fw_ids_section.ids_section_s.ids_section.vga_bias 0x90a30c 0 15
FW.g_fw_ids_section.ids_section_s.ids_section.vga_stg1_fine_bias 0x90a30e 0 15
FW.g_production_subsections_ptr 0x90a36c 0 447
FW.g_production_subsections_ptr.production_subsections_pointer_s 0x90a36c 0 447
FW.g_production_subsections_ptr.production_subsections_pointer_s.production_subsections_pointer_ty 0x90a36c 0 447
FW.g_production_subsections_ptr.production_subsections_pointer_s.production_subsections_pointer_ty.ch0_pointer 0x90a36c 0 31
FW.g_production_subsections_ptr.production_subsections_pointer_s.production_subsections_pointer_ty.ch0_lines 0x90a370 0 31
FW.g_production_subsections_ptr.production_subsections_pointer_s.production_subsections_pointer_ty.ch1_pointer 0x90a374 0 31
FW.g_production_subsections_ptr.production_subsections_pointer_s.production_subsections_pointer_ty.ch1_lines 0x90a378 0 31
FW.g_production_subsections_ptr.production_subsections_pointer_s.production_subsections_pointer_ty.ch2_pointer 0x90a37c 0 31
FW.g_production_subsections_ptr.production_subsections_pointer_s.production_subsections_pointer_ty.ch2_lines 0x90a380 0 31
FW.g_production_subsections_ptr.production_subsections_pointer_s.production_subsections_pointer_ty.ch3_pointer 0x90a384 0 31
FW.g_production_subsections_ptr.production_subsections_pointer_s.production_subsections_pointer_ty.ch3_lines 0x90a388 0 31
FW.g_production_subsections_ptr.production_subsections_pointer_s.production_subsections_pointer_ty.root_marlon_r_pointer 0x90a38c 0 31
FW.g_production_subsections_ptr.production_subsections_pointer_s.production_subsections_pointer_ty.root_marlon_r_lines 0x90a390 0 31
FW.g_production_subsections_ptr.production_subsections_pointer_s.production_subsections_pointer_ty.device_marlon_r_pointer 0x90a394 0 31
FW.g_production_subsections_ptr.production_subsections_pointer_s.production_subsections_pointer_ty.device_marlon_r_lines 0x90a398 0 31
FW.g_production_subsections_ptr.production_subsections_pointer_s.production_subsections_pointer_ty.marlon_m_pointer 0x90a39c 0 31
FW.g_production_subsections_ptr.production_subsections_pointer_s.production_subsections_pointer_ty.marlon_m_lines 0x90a3a0 0 31
FW.g_shared_mem_ipc 0x91f000 0 447
FW.g_shared_mem_ipc.shared_mem_ipc_s 0x91f000 0 447
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s 0x91f000 0 447
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.reserved_01 0x91f000 0 191
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.reserved_01.Array 0x91f000 0 191
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.reserved_01.<0> 0x91f000 0 31
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.reserved_01.<1> 0x91f004 0 31
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.reserved_01.<2> 0x91f008 0 31
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.reserved_01.<3> 0x91f00c 0 31
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.reserved_01.<4> 0x91f010 0 31
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.reserved_01.<5> 0x91f014 0 31
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.dbg_bf_fdbk_cnt_down 0x91f018 0 31
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.debug_mode_en 0x91f01c 0 31
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.fw_assert_code 0x91f020 0 31
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.fw_err_blink 0x91f024 0 31
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.ucode_assert_code 0x91f028 0 31
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.ucode_err_blink 0x91f02c 0 31
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.ucode_phy_stats 0x91f030 0 63
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.ucode_phy_stats.ucode_phy_stats_s 0x91f030 0 63
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.ucode_phy_stats.ucode_phy_stats_s.ucode_phy_stats_s 0x91f030 0 63
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.ucode_phy_stats.ucode_phy_stats_s.ucode_phy_stats_s.prev_fa_rate 0x91f030 0 31
FW.g_shared_mem_ipc.shared_mem_ipc_s.shared_mem_ipc_s.ucode_phy_stats.ucode_phy_stats_s.ucode_phy_stats_s.current_fa_rate 0x91f034 0 31
FW.g_hw_power_total_config_p 0x90004c 0 31
FW.g_deep_sleep_entry_channel_id 0x900030 0 31
FW.g_deep_sleep_entry_channel_id.fs_tune_channel_e 0x900030 0 31
FW.g_deep_sleep_entry_channel_id.fs_tune_channel_e.fs_tune_channel_e 0x900030 0 31
FW.g_deep_sleep_entry_channel_id.fs_tune_channel_e.fs_tune_channel_e.<0>FS_CHANNEL_1_58320MHZ 0x900030 0 -1
FW.g_deep_sleep_entry_channel_id.fs_tune_channel_e.fs_tune_channel_e.<1>FS_CHANNEL_2_60480MHZ 0x900030 0 -1
FW.g_deep_sleep_entry_channel_id.fs_tune_channel_e.fs_tune_channel_e.<2>FS_CHANNEL_3_62640MHZ 0x900030 0 -1
FW.g_deep_sleep_entry_channel_id.fs_tune_channel_e.fs_tune_channel_e.<3>FW_CHANNEL_4_64800MHZ 0x900030 0 -1
FW.g_deep_sleep_entry_channel_id.fs_tune_channel_e.fs_tune_channel_e.<4>FS_CHANNEL_MAX 0x900030 0 -1
FW.g_deep_sleep_entry_channel_id.fs_tune_channel_e.fs_tune_channel_e.<65535>WIGIG_CHANNEL_NOT_VALID 0x900030 0 -1
FW.g_deep_sleep_counter_default 0x90002c 0 31
FW.g_deep_sleep_counter 0x900028 0 31
FW.g_hw_power_total_config_boot_loader 0x900258 0 127
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s 0x900258 0 127
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s 0x900258 0 127
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts 0x900258 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s 0x900258 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s 0x900258 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s.fields 0x900258 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s.fields.TAG_structure_type 0x900258 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s.fields.TAG_structure_type.hwd_rfc_powerdown 0x900258 0 0
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s.fields.TAG_structure_type.hwd_rfc_powerdown_deep 0x900258 1 1
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s.fields.TAG_structure_type.hwd_rf_pwr_off 0x900258 2 2
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s.fields.TAG_structure_type.hwm_power_pwdn_abif_165 0x900258 3 3
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s.fields.TAG_structure_type.hwm_power_pwdn_rfc 0x900258 4 4
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s.fields.TAG_structure_type.hwm_power_sleep_fs 0x900258 5 5
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s.fields.TAG_structure_type.hwm_power_sleep_abif_current_pwdn 0x900258 6 6
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s.fields.TAG_structure_type.hwm_power_dig_idle_unassoc 0x900258 7 7
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s.fields.TAG_structure_type.hwm_power_sleep_abif_xtal 0x900258 8 8
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s.fields.TAG_structure_type.hwm_power_sleep_abif_10khz 0x900258 9 9
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s.fields.TAG_structure_type.hwm_power_sleep_abif_33khz 0x900258 10 10
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s.fields.TAG_structure_type.hwm_power_sleep_dc2dc 0x900258 11 11
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s.fields.TAG_structure_type.hwm_power_sleep_update_tsf 0x900258 12 12
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s.fields.TAG_structure_type.halt_ucode 0x900258 13 13
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s.fields.TAG_structure_type.awake_tsf_en 0x900258 14 14
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.all_parts.hwm_power_idle_unassoc_config_s.hwm_power_idle_unassoc_config_s.dw 0x900258 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital 0x90025c 0 95
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s 0x90025c 0 95
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s 0x90025c 0 95
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.dig_parts 0x90025c 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.dig_parts.hwm_power_dig_idle_unassoc_config_s 0x90025c 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.dig_parts.hwm_power_dig_idle_unassoc_config_s.hwm_power_dig_idle_unassoc_config_s 0x90025c 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.dig_parts.hwm_power_dig_idle_unassoc_config_s.hwm_power_dig_idle_unassoc_config_s.fields 0x90025c 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.dig_parts.hwm_power_dig_idle_unassoc_config_s.hwm_power_dig_idle_unassoc_config_s.fields.TAG_structure_type 0x90025c 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.dig_parts.hwm_power_dig_idle_unassoc_config_s.hwm_power_dig_idle_unassoc_config_s.fields.TAG_structure_type.hwm_power_phy_pwr_off 0x90025c 0 0
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.dig_parts.hwm_power_dig_idle_unassoc_config_s.hwm_power_dig_idle_unassoc_config_s.fields.TAG_structure_type.hwm_power_memory_pm 0x90025c 1 1
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.dig_parts.hwm_power_dig_idle_unassoc_config_s.hwm_power_dig_idle_unassoc_config_s.fields.TAG_structure_type.hwm_power_ahb_master_disable 0x90025c 2 2
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.dig_parts.hwm_power_dig_idle_unassoc_config_s.hwm_power_dig_idle_unassoc_config_s.fields.TAG_structure_type.hwm_power_clk_gate 0x90025c 3 3
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.dig_parts.hwm_power_dig_idle_unassoc_config_s.hwm_power_dig_idle_unassoc_config_s.dw 0x90025c 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.memory_pm 0x900260 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.memory_pm.hwm_power_memory_pm_config_s 0x900260 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.memory_pm.hwm_power_memory_pm_config_s.hwm_power_memory_pm_config_s 0x900260 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.memory_pm.hwm_power_memory_pm_config_s.hwm_power_memory_pm_config_s.fields 0x900260 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.memory_pm.hwm_power_memory_pm_config_s.hwm_power_memory_pm_config_s.fields.TAG_structure_type 0x900260 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.memory_pm.hwm_power_memory_pm_config_s.hwm_power_memory_pm_config_s.fields.TAG_structure_type.hwd_dma_memory_pm 0x900260 0 0
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.memory_pm.hwm_power_memory_pm_config_s.hwm_power_memory_pm_config_s.fields.TAG_structure_type.hwd_pcie_memory_pm 0x900260 1 1
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.memory_pm.hwm_power_memory_pm_config_s.hwm_power_memory_pm_config_s.fields.TAG_structure_type.hwd_phy_memory_pm 0x900260 2 2
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.memory_pm.hwm_power_memory_pm_config_s.hwm_power_memory_pm_config_s.fields.TAG_structure_type.hwd_mac_memory_pm 0x900260 3 3
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.memory_pm.hwm_power_memory_pm_config_s.hwm_power_memory_pm_config_s.fields.TAG_structure_type.hwd_cafe_memory_pm 0x900260 4 4
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.memory_pm.hwm_power_memory_pm_config_s.hwm_power_memory_pm_config_s.dw 0x900260 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.clk_gate 0x900264 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.clk_gate.hwm_power_clk_gate_config_s 0x900264 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.clk_gate.hwm_power_clk_gate_config_s.hwm_power_clk_gate_config_s 0x900264 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.clk_gate.hwm_power_clk_gate_config_s.hwm_power_clk_gate_config_s.fields 0x900264 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.clk_gate.hwm_power_clk_gate_config_s.hwm_power_clk_gate_config_s.fields.TAG_structure_type 0x900264 0 31
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.clk_gate.hwm_power_clk_gate_config_s.hwm_power_clk_gate_config_s.fields.TAG_structure_type.hwd_dma_clk_gate 0x900264 0 0
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.clk_gate.hwm_power_clk_gate_config_s.hwm_power_clk_gate_config_s.fields.TAG_structure_type.hwd_pcie_clk_gate_dynamic 0x900264 1 1
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.clk_gate.hwm_power_clk_gate_config_s.hwm_power_clk_gate_config_s.fields.TAG_structure_type.hwd_phy_clk_gate 0x900264 2 2
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.clk_gate.hwm_power_clk_gate_config_s.hwm_power_clk_gate_config_s.fields.TAG_structure_type.hwd_mac_clk_gate 0x900264 3 3
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.clk_gate.hwm_power_clk_gate_config_s.hwm_power_clk_gate_config_s.fields.TAG_structure_type.hwd_cafe_clk_gate 0x900264 4 4
FW.g_hw_power_total_config_boot_loader.hwm_power_total_config_s.hwm_power_total_config_s.digital.hwm_power_dig_total_config_s.hwm_power_dig_total_config_s.clk_gate.hwm_power_clk_gate_config_s.hwm_power_clk_gate_config_s.dw 0x900264 0 31
FW.g_dbg_psm 0x900890 0 255
FW.g_dbg_psm.dbg_psm_s 0x900890 0 255
FW.g_dbg_psm.dbg_psm_s.enter_cnt 0x900890 0 31
FW.g_dbg_psm.dbg_psm_s.enter_l1ss_cnt 0x900894 0 31
FW.g_dbg_psm.dbg_psm_s.enter_perst_cnt 0x900898 0 31
FW.g_dbg_psm.dbg_psm_s.exit_cnt 0x90089c 0 31
FW.g_dbg_psm.dbg_psm_s.no_l1_exit_int_cnt 0x9008a0 0 31
FW.g_dbg_psm.dbg_psm_s.trigger_other_cnt 0x9008a4 0 15
FW.g_dbg_psm.dbg_psm_s.trigger_schd_cnt 0x9008a6 0 15
FW.g_dbg_psm.dbg_psm_s.trigger_pcie_cnt 0x9008a8 0 15
FW.g_dbg_psm.dbg_psm_s.trigger_pcie_perst_cnt 0x9008aa 0 15
FW.g_dbg_psm.dbg_psm_s.trigger_tfs_int_cnt 0x9008ac 0 15
FW.g_pxe_enable_after_enum_timeout 0x900074 0 31
FW.g_pxe_en 0x900070 0 31
FW.g_pxe_deadlock_interrupt_en 0x90006c 0 31
FW.g_pxe_audio_out_wa_en 0x900068 0 31
FW.g_wbe_host_link_up_watchdog_usec 0x90008c 0 31
FW.g_dock_completion_timeout_en 0x900034 0 31
FW.g_dbg_pxe_deadlock_chk_cnt 0x900020 0 31
FW.g_dbg_pxe_deadlock_cnt 0x900024 0 31
FW.g_sparrow_marlon_wpcir_enable 0x90007c 0 31
FW.g_wbe_host_gbe_cpl_to_wa_en 0x900088 0 31
FW.g_wbe_host_gbe_cpl_to_wa_en.BOOL 0x900088 0 31
FW.g_idle_interval 0x900050 0 31
FW.g_marlon_r_if 0x9008b0 0 223
FW.g_marlon_r_if.marlon_r_if_class 0x9008b0 0 223
FW.g_marlon_r_if.marlon_r_if_class.rf_chip_id 0x9008b0 0 7
FW.g_marlon_r_if.marlon_r_if_class.m_current_access_method 0x9008b4 0 31
FW.g_marlon_r_if.marlon_r_if_class.m_current_access_method.marlon_r_access_method_e 0x9008b4 0 31
FW.g_marlon_r_if.marlon_r_if_class.m_current_access_method.marlon_r_access_method_e.marlon_r_access_method_e 0x9008b4 0 31
FW.g_marlon_r_if.marlon_r_if_class.m_current_access_method.marlon_r_access_method_e.marlon_r_access_method_e.<0>MARLON_R_ACCESS_LIVERPOOL 0x9008b4 0 -1
FW.g_marlon_r_if.marlon_r_if_class.m_current_access_method.marlon_r_access_method_e.marlon_r_access_method_e.<1>MARLON_R_ACCESS_MANCHESTER 0x9008b4 0 -1
FW.g_marlon_r_if.marlon_r_if_class.m_communication_test_cnt 0x9008b8 0 7
FW.g_marlon_r_if.marlon_r_if_class.m_write_mode 0x9008bc 0 31
FW.g_marlon_r_if.marlon_r_if_class.m_write_mode.WRITE_MODE 0x9008bc 0 31
FW.g_marlon_r_if.marlon_r_if_class.m_write_mode.WRITE_MODE.<0>WRITE_NORMAL 0x9008bc 0 -1
FW.g_marlon_r_if.marlon_r_if_class.m_write_mode.WRITE_MODE.<1>WRITE_VERIFY 0x9008bc 0 -1
FW.g_marlon_r_if.marlon_r_if_class.m_write_mode.WRITE_MODE.<2>WRITE_MULTIPLE 0x9008bc 0 -1
FW.g_marlon_r_if.marlon_r_if_class.m_suc_app_post_tx_on_count 0x9008c0 0 31
FW.g_marlon_r_if.marlon_r_if_class.m_suc_app_comp_delay_tx 0x9008c4 0 31
FW.g_marlon_r_num_iter 0x900009 0 7
FW.g_marlon_r_retries 0x900058 0 31
FW.g_marlon_r_write_mismatch 0x900060 0 31
FW.g_marlon_r_write_addr_mismatch 0x90005c 0 31
FW.g_xpm_read_check_cnt 0x900090 0 31
FW.g_sdp_config 0x900268 0 255
FW.g_sdp_config.Array 0x900268 0 255
FW.g_sdp_config.<0> 0x900268 0 31
FW.g_sdp_config.<0>.sdp_config_s 0x900268 0 31
FW.g_sdp_config.<0>.sdp_config_s.sdp_config_s 0x900268 0 31
FW.g_sdp_config.<0>.sdp_config_s.sdp_config_s.sdp_num 0x900268 0 4
FW.g_sdp_config.<0>.sdp_config_s.sdp_config_s.mode_func 0x900268 5 7
FW.g_sdp_config.<0>.sdp_config_s.sdp_config_s.output_enable 0x900268 8 8
FW.g_sdp_config.<0>.sdp_config_s.sdp_config_s.output_at_init 0x900268 9 10
FW.g_sdp_config.<0>.sdp_config_s.sdp_config_s.interrupt_enable 0x900268 11 12
FW.g_sdp_config.<0>.sdp_config_s.sdp_config_s.enabled_at_personality 0x900268 13 14
FW.g_sdp_config.<0>.sdp_config_s.sdp_config_s.reserved 0x900268 15 31
FW.g_sdp_config.<1> 0x90026c 0 31
FW.g_sdp_config.<1>.sdp_config_s 0x90026c 0 31
FW.g_sdp_config.<1>.sdp_config_s.sdp_config_s 0x90026c 0 31
FW.g_sdp_config.<1>.sdp_config_s.sdp_config_s.sdp_num 0x90026c 0 4
FW.g_sdp_config.<1>.sdp_config_s.sdp_config_s.mode_func 0x90026c 5 7
FW.g_sdp_config.<1>.sdp_config_s.sdp_config_s.output_enable 0x90026c 8 8
FW.g_sdp_config.<1>.sdp_config_s.sdp_config_s.output_at_init 0x90026c 9 10
FW.g_sdp_config.<1>.sdp_config_s.sdp_config_s.interrupt_enable 0x90026c 11 12
FW.g_sdp_config.<1>.sdp_config_s.sdp_config_s.enabled_at_personality 0x90026c 13 14
FW.g_sdp_config.<1>.sdp_config_s.sdp_config_s.reserved 0x90026c 15 31
FW.g_sdp_config.<2> 0x900270 0 31
FW.g_sdp_config.<2>.sdp_config_s 0x900270 0 31
FW.g_sdp_config.<2>.sdp_config_s.sdp_config_s 0x900270 0 31
FW.g_sdp_config.<2>.sdp_config_s.sdp_config_s.sdp_num 0x900270 0 4
FW.g_sdp_config.<2>.sdp_config_s.sdp_config_s.mode_func 0x900270 5 7
FW.g_sdp_config.<2>.sdp_config_s.sdp_config_s.output_enable 0x900270 8 8
FW.g_sdp_config.<2>.sdp_config_s.sdp_config_s.output_at_init 0x900270 9 10
FW.g_sdp_config.<2>.sdp_config_s.sdp_config_s.interrupt_enable 0x900270 11 12
FW.g_sdp_config.<2>.sdp_config_s.sdp_config_s.enabled_at_personality 0x900270 13 14
FW.g_sdp_config.<2>.sdp_config_s.sdp_config_s.reserved 0x900270 15 31
FW.g_sdp_config.<3> 0x900274 0 31
FW.g_sdp_config.<3>.sdp_config_s 0x900274 0 31
FW.g_sdp_config.<3>.sdp_config_s.sdp_config_s 0x900274 0 31
FW.g_sdp_config.<3>.sdp_config_s.sdp_config_s.sdp_num 0x900274 0 4
FW.g_sdp_config.<3>.sdp_config_s.sdp_config_s.mode_func 0x900274 5 7
FW.g_sdp_config.<3>.sdp_config_s.sdp_config_s.output_enable 0x900274 8 8
FW.g_sdp_config.<3>.sdp_config_s.sdp_config_s.output_at_init 0x900274 9 10
FW.g_sdp_config.<3>.sdp_config_s.sdp_config_s.interrupt_enable 0x900274 11 12
FW.g_sdp_config.<3>.sdp_config_s.sdp_config_s.enabled_at_personality 0x900274 13 14
FW.g_sdp_config.<3>.sdp_config_s.sdp_config_s.reserved 0x900274 15 31
FW.g_sdp_config.<4> 0x900278 0 31
FW.g_sdp_config.<4>.sdp_config_s 0x900278 0 31
FW.g_sdp_config.<4>.sdp_config_s.sdp_config_s 0x900278 0 31
FW.g_sdp_config.<4>.sdp_config_s.sdp_config_s.sdp_num 0x900278 0 4
FW.g_sdp_config.<4>.sdp_config_s.sdp_config_s.mode_func 0x900278 5 7
FW.g_sdp_config.<4>.sdp_config_s.sdp_config_s.output_enable 0x900278 8 8
FW.g_sdp_config.<4>.sdp_config_s.sdp_config_s.output_at_init 0x900278 9 10
FW.g_sdp_config.<4>.sdp_config_s.sdp_config_s.interrupt_enable 0x900278 11 12
FW.g_sdp_config.<4>.sdp_config_s.sdp_config_s.enabled_at_personality 0x900278 13 14
FW.g_sdp_config.<4>.sdp_config_s.sdp_config_s.reserved 0x900278 15 31
FW.g_sdp_config.<5> 0x90027c 0 31
FW.g_sdp_config.<5>.sdp_config_s 0x90027c 0 31
FW.g_sdp_config.<5>.sdp_config_s.sdp_config_s 0x90027c 0 31
FW.g_sdp_config.<5>.sdp_config_s.sdp_config_s.sdp_num 0x90027c 0 4
FW.g_sdp_config.<5>.sdp_config_s.sdp_config_s.mode_func 0x90027c 5 7
FW.g_sdp_config.<5>.sdp_config_s.sdp_config_s.output_enable 0x90027c 8 8
FW.g_sdp_config.<5>.sdp_config_s.sdp_config_s.output_at_init 0x90027c 9 10
FW.g_sdp_config.<5>.sdp_config_s.sdp_config_s.interrupt_enable 0x90027c 11 12
FW.g_sdp_config.<5>.sdp_config_s.sdp_config_s.enabled_at_personality 0x90027c 13 14
FW.g_sdp_config.<5>.sdp_config_s.sdp_config_s.reserved 0x90027c 15 31
FW.g_sdp_config.<6> 0x900280 0 31
FW.g_sdp_config.<6>.sdp_config_s 0x900280 0 31
FW.g_sdp_config.<6>.sdp_config_s.sdp_config_s 0x900280 0 31
FW.g_sdp_config.<6>.sdp_config_s.sdp_config_s.sdp_num 0x900280 0 4
FW.g_sdp_config.<6>.sdp_config_s.sdp_config_s.mode_func 0x900280 5 7
FW.g_sdp_config.<6>.sdp_config_s.sdp_config_s.output_enable 0x900280 8 8
FW.g_sdp_config.<6>.sdp_config_s.sdp_config_s.output_at_init 0x900280 9 10
FW.g_sdp_config.<6>.sdp_config_s.sdp_config_s.interrupt_enable 0x900280 11 12
FW.g_sdp_config.<6>.sdp_config_s.sdp_config_s.enabled_at_personality 0x900280 13 14
FW.g_sdp_config.<6>.sdp_config_s.sdp_config_s.reserved 0x900280 15 31
FW.g_sdp_config.<7> 0x900284 0 31
FW.g_sdp_config.<7>.sdp_config_s 0x900284 0 31
FW.g_sdp_config.<7>.sdp_config_s.sdp_config_s 0x900284 0 31
FW.g_sdp_config.<7>.sdp_config_s.sdp_config_s.sdp_num 0x900284 0 4
FW.g_sdp_config.<7>.sdp_config_s.sdp_config_s.mode_func 0x900284 5 7
FW.g_sdp_config.<7>.sdp_config_s.sdp_config_s.output_enable 0x900284 8 8
FW.g_sdp_config.<7>.sdp_config_s.sdp_config_s.output_at_init 0x900284 9 10
FW.g_sdp_config.<7>.sdp_config_s.sdp_config_s.interrupt_enable 0x900284 11 12
FW.g_sdp_config.<7>.sdp_config_s.sdp_config_s.enabled_at_personality 0x900284 13 14
FW.g_sdp_config.<7>.sdp_config_s.sdp_config_s.reserved 0x900284 15 31
FW.g_agc_force_mode 0x900002 0 7
FW.g_agc_fixed_gain 0x900001 0 7
FW.g_agc_steps_disable 0x900003 0 7
FW.g_ina_agc_th_high0 0x900005 0 7
FW.g_ina_agc_th_high1 0x900006 0 7
FW.g_ina_agc_th_very_high0 0x900007 0 7
FW.g_ina_agc_th_very_high1 0x900008 0 7


;; HW configuration section 
;; Syntax addr (in bytes!!!!!) = value
[HW_CONFIG]
;; Clear Reset vector due to PCIE SW Reset BUGs
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_3 = 0x0
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_2 = 0x0
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_1 = 0x0
USER.CLKS_CTL.SW.RST.ASSERT.USER_USER_CLKS_CTL_SW_RST_VEC_0 = 0x0
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0 = 0x0
USER.CLKS_CTL.SW.RST.MASK.USER_USER_CLKS_CTL_SW_RST_MASK_0 = 0x0
;;Clear SPARROW_M_6 Clock Div en =0 clk_div_val=20 (As RTL reset value)
USER.SPARROW_M.USER_USER_SPARROW_M_6 = 0x14

;; Clear USER CPU Reset bit (user_cpu_man_rst)
USER.USER_CPU.USER_USER_USER_CPU_0 = 0x0
;; End Reset Update
USER.SERIAL.USER_SERIAL_BAUD_RATE.baud_rate = 0x015e
;; disable CRC - set bits [5:6](TODO: remove this for CRC ....)
;; remain MAC CPU in reset: set mac_cpu_man_rst [2] bit USER_RGF.MAC_CPU.USER_USER_MAC_CPU0
USER.MAC_CPU.USER_USER_MAC_CPU_0 = 0x00000032
;; 0x8801fc = 0x00000030
;; keep MAC CPU pointer to FW IF zero (start of SCRATCHPAD + 32 BYTES)
0x8802DC = 0x00000000
;; set platform type to SILICON
;;0x880A3C = 0x1

;;FW personality (0 = Device, 1 = Root)
0x880AB8 = 0x1
;;cancle phy stub crc error
0x884804 = 0x0

;; Fix PCI bug in version 12/9/11
;; 0x8825c0 = 0x20c4100f 



;; Disables the Jupiter nic's PCI enumaration
;;0x8825c0 = 0x20c4100d

;; clear and mask all USER INTS
USER.USER_ICR.ICR = 0xFFFFFFFF
USER.USER_ICR.IMS = 0xFFFFFFFF


;; Clear the LOCK indication to allow FW to access the flash upon boot
USER.EEPROM.PARALLEL_ACC.STAT_CTL = 0x0


;; Enable "mask_second_dbi_cfgwr"
PCIE.MARLON_C_CTL.MARLON_C_CHICKEN_BITS.CHICKEN_BITS_REG = 0xfc

;; Enable Sparrow extended RAMs for ucode (ICCM and DCCM)
;; Effects other places in code!!! search SPARROW_UCODE_EXTENDED_ICCM_DCCM (ini,met,mak,h)
;; USER_USER_DEVICE_MODE_0.marlon_c_mode in address 0x880C10 should be cleared at 0x0 (default value is 0x1).
USER.DEVICE_MODE.USER_USER_DEVICE_MODE_0 = 0

;; Fix for HW bug & it is more correct:
;; silicon bug w/a (MSI interrupts do not work if interrupt is triggered at platform boot stage)
;;1. Boot with masked interrupts (by default / by HW section)
;;2. FW sets interrupt whenever it is ready
;;3. Driver unmasks the interrupt when it loads and then received the FW ready immediately / when FW is ready.
;; clear and mask all EP and PCI interrupts 
DMA_RGF.DMA_EP_MISC_ICR.ICR = 0xFFFFFFFF
DMA_RGF.DMA_EP_MISC_ICR.IMS = 0xFFFFFFFF
PCIE.PAL.DRIVER.ICR.ICR = 0xFFFFFFFF
PCIE.PAL.DRIVER.ICR.IMS = 0xFFFFFFFF

;; PLL-5
;; pll5_target_amp - Should be configured before pll_boot_init, before flash_manager_run_inits (FW_STATIC)
CAF_RGF.S_PLL5_CONTROL.PLL5_CAL_CONFIG = 0x47060

CAF_RGF.S_PLL5_CONTROL.PLL5_CONFIG_INT.pll5_div_val_int =  0x89
CAF_RGF.S_PLL5_CONTROL.PLL5_CONFIG_FRACT.pll5_div_val_fract = 0x800000

;FS 8 (per channel:
;Channel 1:
CAF_RGF.S_FS8_CONTROL.FS8_CH1_CONFIG_INT.fs8_div_val_int_ch1 = 0xbd
CAF_RGF.S_FS8_CONTROL.FS8_CH1_CONFIG_FRACT.fs8_div_val_fract_ch1 = 0xd80000
;Channel 2:
CAF_RGF.S_FS8_CONTROL.FS8_CH2_CONFIG_INT.fs8_div_val_int_ch2 = 0xc4
CAF_RGF.S_FS8_CONTROL.FS8_CH2_CONFIG_FRACT.fs8_div_val_fract_ch2 = 0xe00000
;Channel 3:
CAF_RGF.S_FS8_CONTROL.FS8_CH3_CONFIG_INT.fs8_div_val_int_ch3 = 0xcb
CAF_RGF.S_FS8_CONTROL.FS8_CH3_CONFIG_FRACT.fs8_div_val_fract_ch3 = 0xe80000
;Channel 4:
CAF_RGF.S_FS8_CONTROL.FS8_CH4_CONFIG_INT.fs8_div_val_int_ch4 = 0xd2
CAF_RGF.S_FS8_CONTROL.FS8_CH4_CONFIG_FRACT.fs8_div_val_fract_ch4 = 0xF00000

;;Bug 5303 -WA implement:Pad PU of CLKREQ PIN (GPIO[4]) should be disabled
;;PU VECTOR 42 bits for Sparrow
;;CLKREQ - GPIO[4] - dft_pu_ctrl_vector[22] -> Should be disabled
USER.PU_CTL.USER_PU_CTL = 0xffbfff81
USER.PU_CTL.USER_USER_PU_CTL_1 = 0x3ff
;;PU EN - bit[13]
USER.PU_CTL.USER_USER_PU_CTL_2 = 0x2000

;;hwd_sdp_reset() + RF output control
USER.GPIO.USER_USER_GPIO_0 = 0x22222
USER.GPIO.USER_USER_GPIO_1 = 0
USER.GPIO.USER_USER_GPIO_2 = 0    
USER.GPIO.USER_USER_GPIO_3 = 0    
USER.GPIO.USER_USER_GPIO_4 = 0    
USER.GPIO.USER_USER_GPIO_5 = 0
USER.SDP.USER_SDP_CTL.sdp_combine_mode_en = 1
;; Clear SDP out
USER.SDP.USER_SDP_0.sdp_dout_31_0 = 0
USER.SDP.USER_SDP_1.sdp_dout_51_32 = 0
;; Enable bit 12 - this will enable the OutputEnable of Bit12
;; the default value is of this GPIO is 0 and this will shut down the RF
USER.SDP.USER_SDP_OE_0 = 0x1000
USER.SDP.USER_SDP_OE_1     = 0    







