
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: top_I.ctrl_I/sel_cnt_gen[0].cnt_bit_I.cell0_I
            (rising edge-triggered flip-flop clocked by ctrl_inc)
Endpoint: top_I.ctrl_I/sel_cnt_gen[0].cnt_bit_I.cell0_I
          (rising edge-triggered flip-flop clocked by ctrl_inc)
Path Group: ctrl_inc
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock ctrl_inc (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.042000    0.089808    0.053341    0.053341 ^ pad_raw[1] (inout)
                                                         pad_raw[1] (net)
                      0.089808    0.000000    0.053341 ^ gpio[1].gpio_I.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.pad_I/pad (sg13g2_IOPadIn)
     2    0.556947    0.200000    1.000000    1.053341 ^ gpio[1].gpio_I.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.pad_I/p2c (sg13g2_IOPadIn)
                                                         gpio[1].gpio_I.pad_in (net)
                      0.200000    0.485334    1.538674 ^ top_I.ctrl_I/ctrl_ibuf_I[1].genblk1.cell0_I/A (sg13g2_buf_2)
     1    0.004311    0.040826    0.178073    1.716747 ^ top_I.ctrl_I/ctrl_ibuf_I[1].genblk1.cell0_I/X (sg13g2_buf_2)
                                                         top_I.ctrl_I/ctrl_ibuf_I[1].z (net)
                      0.040826    0.000288    1.717035 ^ top_I.ctrl_I/sel_cnt_gen[0].cnt_bit_I.cell0_I/CLK (sg13g2_dfrbp_2)
     2    0.007078    0.069587    0.276168    1.993203 v top_I.ctrl_I/sel_cnt_gen[0].cnt_bit_I.cell0_I/Q_N (sg13g2_dfrbp_2)
                                                         top_I.ctrl_I/sel_cnt_gen[0].cnt_bit_I.d (net)
                      0.069587    0.000401    1.993604 v top_I.ctrl_I/sel_cnt_gen[0].cnt_bit_I.cell0_I/D (sg13g2_dfrbp_2)
                                              1.993604   data arrival time

                                  0.000000    0.000000   clock ctrl_inc (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.045000    0.094193    0.057151    0.057151 ^ pad_raw[1] (inout)
                                                         pad_raw[1] (net)
                      0.094193    0.000000    0.057151 ^ gpio[1].gpio_I.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.pad_I/pad (sg13g2_IOPadIn)
     2    0.556947    0.200000    1.000000    1.057151 ^ gpio[1].gpio_I.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.pad_I/p2c (sg13g2_IOPadIn)
                                                         gpio[1].gpio_I.pad_in (net)
                      0.200000    0.485334    1.542485 ^ top_I.ctrl_I/ctrl_ibuf_I[1].genblk1.cell0_I/A (sg13g2_buf_2)
     1    0.004311    0.040826    0.178073    1.720557 ^ top_I.ctrl_I/ctrl_ibuf_I[1].genblk1.cell0_I/X (sg13g2_buf_2)
                                                         top_I.ctrl_I/ctrl_ibuf_I[1].z (net)
                      0.040826    0.000288    1.720845 ^ top_I.ctrl_I/sel_cnt_gen[0].cnt_bit_I.cell0_I/CLK (sg13g2_dfrbp_2)
                                 -0.003810    1.717035   clock reconvergence pessimism
                                 -0.060345    1.656690   library hold time
                                              1.656690   data required time
---------------------------------------------------------------------------------------------
                                              1.656690   data required time
                                             -1.993604   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336913   slack (MET)



