#!/usr/bin/env python3
"""
FPGAå®Ÿæ©Ÿå•é¡Œã®ç·Šæ€¥èª¿æŸ»ãƒ„ãƒ¼ãƒ«
STATUS 0x80ã¨SOF 0xADã®æ ¹æœ¬åŸå› ã‚’ç‰¹å®š
"""

import serial
import time
import struct

# ãƒ—ãƒ­ãƒˆã‚³ãƒ«å®šæ•°
SOF_HOST_TO_DEVICE = 0xA5
SOF_DEVICE_TO_HOST_EXPECTED = 0x5A
CMD_READ = 0x00
CMD_WRITE = 0x01

# CRC-8è¨ˆç®—ï¼ˆRTLã¨åŒã˜å¤šé …å¼ï¼‰
def calculate_crc8(data):
    """CRC-8è¨ˆç®— (polynomial: 0x07)"""
    crc = 0x00
    for byte in data:
        crc ^= byte
        for _ in range(8):
            if crc & 0x80:
                crc = (crc << 1) ^ 0x07
            else:
                crc = crc << 1
            crc &= 0xFF
    return crc

def build_read_frame(address):
    """èª­ã¿å–ã‚Šãƒ•ãƒ¬ãƒ¼ãƒ æ§‹ç¯‰"""
    addr_bytes = list(struct.pack('<I', address))[:4]
    frame_data = [SOF_HOST_TO_DEVICE, CMD_READ] + addr_bytes
    crc = calculate_crc8(frame_data)
    return frame_data + [crc]

def analyze_response(response_data):
    """å¿œç­”ã‚’è©³ç´°åˆ†æ"""
    if len(response_data) < 3:
        return f"å¿œç­”ãŒçŸ­ã™ãã¾ã™: {len(response_data)} bytes"
    
    # SOFåˆ†æ
    sof = response_data[0]
    status = response_data[1]
    
    analysis = []
    analysis.append(f"SOF: 0x{sof:02X}")
    
    if sof == SOF_DEVICE_TO_HOST_EXPECTED:
        analysis.append("  âœ… SOFæ­£å¸¸")
    elif sof == 0xAD:
        analysis.append("  âŒ SOFç•°å¸¸ (0xAD) - æœŸå¾…å€¤: 0x5A")
        # ãƒ“ãƒƒãƒˆåˆ†æ
        expected_bits = f"{SOF_DEVICE_TO_HOST_EXPECTED:08b}"
        actual_bits = f"{sof:08b}"
        xor_result = SOF_DEVICE_TO_HOST_EXPECTED ^ sof
        analysis.append(f"    æœŸå¾…: 0x5A = {expected_bits}")
        analysis.append(f"    å®Ÿéš›: 0x{sof:02X} = {actual_bits}")
        analysis.append(f"    XOR:  0x{xor_result:02X} = {xor_result:08b}")
    else:
        analysis.append(f"  âŒ SOFæœªçŸ¥ (0x{sof:02X})")
    
    # STATUSåˆ†æ
    analysis.append(f"STATUS: 0x{status:02X}")
    
    status_map = {
        0x00: "OK",
        0x01: "CRC_ERR", 
        0x02: "CMD_INV",
        0x03: "ADDR_ALIGN",
        0x04: "TIMEOUT",
        0x05: "AXI_SLVERR",
        0x06: "BUSY",
        0x07: "LEN_RANGE"
    }
    
    if status in status_map:
        analysis.append(f"  âœ… STATUSèªè­˜: {status_map[status]}")
    elif status == 0x80:
        analysis.append("  âŒ STATUSæœªå®šç¾© (0x80)")
        analysis.append("    0x80 = 10000000 (MSB=1)")
        analysis.append("    ã“ã‚Œã¯åˆæœŸåŒ–ã•ã‚Œã¦ã„ãªã„å¯èƒ½æ€§")
    else:
        analysis.append(f"  âŒ STATUSæœªçŸ¥ (0x{status:02X})")
    
    # ãƒ‡ãƒ¼ã‚¿åˆ†æ
    if len(response_data) > 2:
        data_bytes = response_data[2:]
        analysis.append(f"ãƒ‡ãƒ¼ã‚¿: {' '.join(f'0x{b:02X}' for b in data_bytes)}")
        
        if len(data_bytes) >= 4:
            data_value = struct.unpack('<I', bytes(data_bytes[:4]))[0]
            analysis.append(f"  32bitå€¤: 0x{data_value:08X}")
    
    return "\n".join(analysis)

def emergency_fpga_debug():
    """ç·Šæ€¥FPGAèª¿æŸ»"""
    print("ğŸš¨ FPGAç·Šæ€¥èª¿æŸ»é–‹å§‹")
    print("=" * 50)
    
    try:
        with serial.Serial('COM3', 115200, timeout=2) as ser:
            print("âœ… COM3æ¥ç¶šæˆåŠŸ")
            
            # ãƒ†ã‚¹ãƒˆå¯¾è±¡ã‚¢ãƒ‰ãƒ¬ã‚¹
            test_addresses = [
                0x00001000,  # BASE_ADDR + REG_CONTROL
                0x00001004,  # BASE_ADDR + REG_STATUS  
                0x0000101C,  # BASE_ADDR + REG_VERSION
            ]
            
            for i, addr in enumerate(test_addresses):
                print(f"\nğŸ“ ãƒ†ã‚¹ãƒˆ {i+1}: ã‚¢ãƒ‰ãƒ¬ã‚¹ 0x{addr:08X}")
                print("-" * 30)
                
                # ãƒ•ãƒ¬ãƒ¼ãƒ é€ä¿¡
                frame = build_read_frame(addr)
                frame_bytes = bytes(frame)
                
                print(f"é€ä¿¡: {' '.join(f'0x{b:02X}' for b in frame)}")
                
                ser.write(frame_bytes)
                time.sleep(0.1)
                
                # å¿œç­”å—ä¿¡
                response = ser.read(100)
                
                if response:
                    response_list = list(response)
                    print(f"å—ä¿¡: {' '.join(f'0x{b:02X}' for b in response_list)}")
                    print("\nğŸ” è©³ç´°åˆ†æ:")
                    print(analyze_response(response_list))
                    
                    # ç‰¹å®šãƒ‘ã‚¿ãƒ¼ãƒ³ã®æ¤œå‡º
                    if len(response_list) >= 2:
                        sof, status = response_list[0], response_list[1]
                        
                        # é‡è¦ãƒ‘ã‚¿ãƒ¼ãƒ³ã®æ¤œå‡º
                        if sof == 0xAD and status == 0x80:
                            print("\nğŸ¯ ãƒ‘ã‚¿ãƒ¼ãƒ³æ¤œå‡º: SOF=0xAD + STATUS=0x80")
                            print("   ã“ã‚Œã¯ä¸€è²«ã—ãŸãƒ‘ã‚¿ãƒ¼ãƒ³ã§ã™")
                            
                            # ã•ã‚‰ãªã‚‹åˆ†æ
                            print("\nğŸ§® ãƒã‚¤ãƒŠãƒªåˆ†æ:")
                            print(f"   SOF 0xAD  = {0xAD:08b}")
                            print(f"   STATUS 0x80 = {0x80:08b}")
                            
                            # å¯èƒ½æ€§ã®åˆ†æ
                            print("\nğŸ’¡ è€ƒãˆã‚‰ã‚Œã‚‹åŸå› :")
                            print("   1. UARTä¿¡å·ã®æ¥µæ€§åè»¢")
                            print("   2. åˆæœŸåŒ–å€¤ã®å•é¡Œ")
                            print("   3. ã‚¿ã‚¤ãƒŸãƒ³ã‚°åŒæœŸã®å•é¡Œ")
                
                else:
                    print("âŒ å¿œç­”ãªã—")
                
                time.sleep(0.5)
            
            print("\n" + "=" * 50)
            print("ğŸ” èª¿æŸ»å®Œäº†")
            
    except serial.SerialException as e:
        print(f"âŒ ã‚·ãƒªã‚¢ãƒ«é€šä¿¡ã‚¨ãƒ©ãƒ¼: {e}")
    except Exception as e:
        print(f"âŒ äºˆæœŸã—ãªã„ã‚¨ãƒ©ãƒ¼: {e}")

if __name__ == "__main__":
    emergency_fpga_debug()