<stg><name>Self_attention_Pipeline_l_norm_i5_l_j5</name>


<trans_list>

<trans id="144" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten286 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten286"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v344, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i8 0, i8 %indvar_flatten286

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %i5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i4 0, i4 %j5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc82.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc82.i:0 %indvar_flatten286_load = load i8 %indvar_flatten286

]]></Node>
<StgValue><ssdm name="indvar_flatten286_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc82.i:1 %icmp_ln121 = icmp_eq  i8 %indvar_flatten286_load, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc82.i:2 %add_ln121_1 = add i8 %indvar_flatten286_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc82.i:3 %br_ln121 = br i1 %icmp_ln121, void %for.inc85.i, void %for.inc.i17.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc85.i:0 %j5_load = load i4 %j5

]]></Node>
<StgValue><ssdm name="j5_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc85.i:1 %i5_load = load i4 %i5

]]></Node>
<StgValue><ssdm name="i5_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc85.i:2 %add_ln121 = add i4 %i5_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc85.i:5 %icmp_ln122 = icmp_eq  i4 %j5_load, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc85.i:6 %select_ln121 = select i1 %icmp_ln122, i4 0, i4 %j5_load

]]></Node>
<StgValue><ssdm name="select_ln121"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc85.i:7 %select_ln121_1 = select i1 %icmp_ln122, i4 %add_ln121, i4 %i5_load

]]></Node>
<StgValue><ssdm name="select_ln121_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="4">
<![CDATA[
for.inc85.i:8 %trunc_ln121 = trunc i4 %select_ln121_1

]]></Node>
<StgValue><ssdm name="trunc_ln121"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc85.i:13 %p_cast161_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln121_1, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="p_cast161_mid2_v"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc85.i:40 %switch_ln129 = switch i2 %trunc_ln121, void %arrayidx812.i100.case.3, i2 0, void %arrayidx812.i100.case.0, i2 1, void %arrayidx812.i100.case.1, i2 2, void %arrayidx812.i100.case.2

]]></Node>
<StgValue><ssdm name="switch_ln129"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx812.i100.exit:0 %add_ln122 = add i4 %select_ln121, i4 1

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx812.i100.exit:1 %store_ln122 = store i8 %add_ln121_1, i8 %indvar_flatten286

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx812.i100.exit:2 %store_ln122 = store i4 %select_ln121_1, i4 %i5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx812.i100.exit:3 %store_ln122 = store i4 %add_ln122, i4 %j5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayidx812.i100.exit:4 %br_ln122 = br void %for.inc82.i

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
for.inc85.i:14 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_cast161_mid2_v, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc85.i:15 %tmp_22 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast161_mid2_v, i2 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="4">
<![CDATA[
for.inc85.i:16 %zext_ln124 = zext i4 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc85.i:17 %sub_ln124 = sub i6 %tmp_s, i6 %zext_ln124

]]></Node>
<StgValue><ssdm name="sub_ln124"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="4">
<![CDATA[
for.inc85.i:18 %zext_ln124_1 = zext i4 %select_ln121

]]></Node>
<StgValue><ssdm name="zext_ln124_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc85.i:19 %add_ln124 = add i6 %sub_ln124, i6 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="6">
<![CDATA[
for.inc85.i:20 %zext_ln124_2 = zext i6 %add_ln124

]]></Node>
<StgValue><ssdm name="zext_ln124_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc85.i:21 %acc_outp1_V_addr = getelementptr i22 %acc_outp1_V, i64 0, i64 %zext_ln124_2

]]></Node>
<StgValue><ssdm name="acc_outp1_V_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc85.i:22 %acc_outp1_V_1_addr = getelementptr i22 %acc_outp1_V_1, i64 0, i64 %zext_ln124_2

]]></Node>
<StgValue><ssdm name="acc_outp1_V_1_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc85.i:23 %acc_outp1_V_2_addr = getelementptr i22 %acc_outp1_V_2, i64 0, i64 %zext_ln124_2

]]></Node>
<StgValue><ssdm name="acc_outp1_V_2_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc85.i:24 %acc_outp1_V_3_addr = getelementptr i22 %acc_outp1_V_3, i64 0, i64 %zext_ln124_2

]]></Node>
<StgValue><ssdm name="acc_outp1_V_3_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc85.i:25 %v123_addr = getelementptr i32 %v123, i64 0, i64 %zext_ln124_2

]]></Node>
<StgValue><ssdm name="v123_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc85.i:26 %v123_1_addr = getelementptr i32 %v123_1, i64 0, i64 %zext_ln124_2

]]></Node>
<StgValue><ssdm name="v123_1_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc85.i:27 %v123_2_addr = getelementptr i32 %v123_2, i64 0, i64 %zext_ln124_2

]]></Node>
<StgValue><ssdm name="v123_2_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc85.i:28 %v123_3_addr = getelementptr i32 %v123_3, i64 0, i64 %zext_ln124_2

]]></Node>
<StgValue><ssdm name="v123_3_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="22" op_0_bw="6">
<![CDATA[
for.inc85.i:31 %acc_outp1_V_load = load i6 %acc_outp1_V_addr

]]></Node>
<StgValue><ssdm name="acc_outp1_V_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="22" op_0_bw="6">
<![CDATA[
for.inc85.i:32 %acc_outp1_V_1_load = load i6 %acc_outp1_V_1_addr

]]></Node>
<StgValue><ssdm name="acc_outp1_V_1_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="22" op_0_bw="6">
<![CDATA[
for.inc85.i:33 %acc_outp1_V_2_load = load i6 %acc_outp1_V_2_addr

]]></Node>
<StgValue><ssdm name="acc_outp1_V_2_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="22" op_0_bw="6">
<![CDATA[
for.inc85.i:34 %acc_outp1_V_3_load = load i6 %acc_outp1_V_3_addr

]]></Node>
<StgValue><ssdm name="acc_outp1_V_3_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="22" op_0_bw="6">
<![CDATA[
for.inc85.i:31 %acc_outp1_V_load = load i6 %acc_outp1_V_addr

]]></Node>
<StgValue><ssdm name="acc_outp1_V_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="22" op_0_bw="6">
<![CDATA[
for.inc85.i:32 %acc_outp1_V_1_load = load i6 %acc_outp1_V_1_addr

]]></Node>
<StgValue><ssdm name="acc_outp1_V_1_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="22" op_0_bw="6">
<![CDATA[
for.inc85.i:33 %acc_outp1_V_2_load = load i6 %acc_outp1_V_2_addr

]]></Node>
<StgValue><ssdm name="acc_outp1_V_2_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="22" op_0_bw="6">
<![CDATA[
for.inc85.i:34 %acc_outp1_V_3_load = load i6 %acc_outp1_V_3_addr

]]></Node>
<StgValue><ssdm name="acc_outp1_V_3_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="2">
<![CDATA[
for.inc85.i:35 %v57_V = mux i22 @_ssdm_op_Mux.ap_auto.4i22.i2, i22 %acc_outp1_V_load, i22 %acc_outp1_V_1_load, i22 %acc_outp1_V_2_load, i22 %acc_outp1_V_3_load, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="v57_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="22">
<![CDATA[
for.inc85.i:36 %sext_ln126 = sext i22 %v57_V

]]></Node>
<StgValue><ssdm name="sext_ln126"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
for.inc85.i:37 %v58 = sitofp i32 %sext_ln126

]]></Node>
<StgValue><ssdm name="v58"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="73" st_id="5" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
for.inc85.i:37 %v58 = sitofp i32 %sext_ln126

]]></Node>
<StgValue><ssdm name="v58"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="74" st_id="6" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
for.inc85.i:37 %v58 = sitofp i32 %sext_ln126

]]></Node>
<StgValue><ssdm name="v58"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="75" st_id="7" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
for.inc85.i:37 %v58 = sitofp i32 %sext_ln126

]]></Node>
<StgValue><ssdm name="v58"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="76" st_id="8" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
for.inc85.i:37 %v58 = sitofp i32 %sext_ln126

]]></Node>
<StgValue><ssdm name="v58"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="77" st_id="9" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
for.inc85.i:37 %v58 = sitofp i32 %sext_ln126

]]></Node>
<StgValue><ssdm name="v58"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="78" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.i:38 %v59 = fmul i32 %v58, i32 0.125

]]></Node>
<StgValue><ssdm name="v59"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="79" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.i:38 %v59 = fmul i32 %v58, i32 0.125

]]></Node>
<StgValue><ssdm name="v59"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="4">
<![CDATA[
for.inc85.i:9 %zext_ln121 = zext i4 %select_ln121_1

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc85.i:10 %v344_addr = getelementptr i32 %v344, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="v344_addr"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="4">
<![CDATA[
for.inc85.i:11 %v344_load = load i4 %v344_addr

]]></Node>
<StgValue><ssdm name="v344_load"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.i:38 %v59 = fmul i32 %v58, i32 0.125

]]></Node>
<StgValue><ssdm name="v59"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="84" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="4">
<![CDATA[
for.inc85.i:11 %v344_load = load i4 %v344_addr

]]></Node>
<StgValue><ssdm name="v344_load"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.i:38 %v59 = fmul i32 %v58, i32 0.125

]]></Node>
<StgValue><ssdm name="v59"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="86" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
for.inc85.i:12 %bitcast_ln121 = bitcast i32 %v344_load

]]></Node>
<StgValue><ssdm name="bitcast_ln121"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.i:39 %v61 = fmul i32 %v59, i32 %bitcast_ln121

]]></Node>
<StgValue><ssdm name="v61"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="88" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.i:39 %v61 = fmul i32 %v59, i32 %bitcast_ln121

]]></Node>
<StgValue><ssdm name="v61"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="89" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.i:39 %v61 = fmul i32 %v59, i32 %bitcast_ln121

]]></Node>
<StgValue><ssdm name="v61"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="90" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc85.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_norm_i5_l_j5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="91" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc85.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="92" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc85.i:29 %specpipeline_ln123 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_32

]]></Node>
<StgValue><ssdm name="specpipeline_ln123"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc85.i:30 %specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln122"/></StgValue>
</operation>

<operation id="94" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.i:39 %v61 = fmul i32 %v59, i32 %bitcast_ln121

]]></Node>
<StgValue><ssdm name="v61"/></StgValue>
</operation>

<operation id="103" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
for.inc.i17.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="95" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx812.i100.case.2:0 %store_ln129 = store i32 %v61, i6 %v123_2_addr

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="96" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx812.i100.case.2:1 %br_ln129 = br void %arrayidx812.i100.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="97" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx812.i100.case.1:0 %store_ln129 = store i32 %v61, i6 %v123_1_addr

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="98" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
arrayidx812.i100.case.1:1 %br_ln129 = br void %arrayidx812.i100.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="99" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx812.i100.case.0:0 %store_ln129 = store i32 %v61, i6 %v123_addr

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
arrayidx812.i100.case.0:1 %br_ln129 = br void %arrayidx812.i100.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="101" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln121" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx812.i100.case.3:0 %store_ln129 = store i32 %v61, i6 %v123_3_addr

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln121" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayidx812.i100.case.3:1 %br_ln129 = br void %arrayidx812.i100.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="145" name="v344" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v344"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="acc_outp1_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="147" name="acc_outp1_V_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp1_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="148" name="acc_outp1_V_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp1_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="149" name="acc_outp1_V_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp1_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="150" name="v123" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v123"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="151" name="v123_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v123_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="152" name="v123_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v123_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="v123_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v123_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="155" from="StgValue_154" to="j5" fromId="154" toId="21">
</dataflow>
<dataflow id="156" from="StgValue_154" to="i5" fromId="154" toId="22">
</dataflow>
<dataflow id="157" from="StgValue_154" to="indvar_flatten286" fromId="154" toId="23">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="158" toId="24">
</dataflow>
<dataflow id="160" from="v344" to="specinterface_ln0" fromId="145" toId="24">
</dataflow>
<dataflow id="162" from="empty_46" to="specinterface_ln0" fromId="161" toId="24">
</dataflow>
<dataflow id="164" from="StgValue_163" to="specinterface_ln0" fromId="163" toId="24">
</dataflow>
<dataflow id="165" from="StgValue_163" to="specinterface_ln0" fromId="163" toId="24">
</dataflow>
<dataflow id="167" from="empty_32" to="specinterface_ln0" fromId="166" toId="24">
</dataflow>
<dataflow id="169" from="StgValue_168" to="specinterface_ln0" fromId="168" toId="24">
</dataflow>
<dataflow id="170" from="StgValue_163" to="specinterface_ln0" fromId="163" toId="24">
</dataflow>
<dataflow id="171" from="empty_32" to="specinterface_ln0" fromId="166" toId="24">
</dataflow>
<dataflow id="172" from="empty_32" to="specinterface_ln0" fromId="166" toId="24">
</dataflow>
<dataflow id="173" from="empty_32" to="specinterface_ln0" fromId="166" toId="24">
</dataflow>
<dataflow id="174" from="StgValue_163" to="specinterface_ln0" fromId="163" toId="24">
</dataflow>
<dataflow id="175" from="StgValue_163" to="specinterface_ln0" fromId="163" toId="24">
</dataflow>
<dataflow id="176" from="StgValue_163" to="specinterface_ln0" fromId="163" toId="24">
</dataflow>
<dataflow id="177" from="StgValue_163" to="specinterface_ln0" fromId="163" toId="24">
</dataflow>
<dataflow id="178" from="empty_32" to="specinterface_ln0" fromId="166" toId="24">
</dataflow>
<dataflow id="179" from="empty_32" to="specinterface_ln0" fromId="166" toId="24">
</dataflow>
<dataflow id="180" from="StgValue_168" to="specinterface_ln0" fromId="168" toId="24">
</dataflow>
<dataflow id="181" from="StgValue_163" to="specinterface_ln0" fromId="163" toId="24">
</dataflow>
<dataflow id="183" from="StgValue_182" to="store_ln0" fromId="182" toId="25">
</dataflow>
<dataflow id="184" from="indvar_flatten286" to="store_ln0" fromId="23" toId="25">
</dataflow>
<dataflow id="186" from="StgValue_185" to="store_ln0" fromId="185" toId="26">
</dataflow>
<dataflow id="187" from="i5" to="store_ln0" fromId="22" toId="26">
</dataflow>
<dataflow id="188" from="StgValue_185" to="store_ln0" fromId="185" toId="27">
</dataflow>
<dataflow id="189" from="j5" to="store_ln0" fromId="21" toId="27">
</dataflow>
<dataflow id="190" from="indvar_flatten286" to="indvar_flatten286_load" fromId="23" toId="29">
</dataflow>
<dataflow id="191" from="indvar_flatten286_load" to="icmp_ln121" fromId="29" toId="30">
</dataflow>
<dataflow id="193" from="StgValue_192" to="icmp_ln121" fromId="192" toId="30">
</dataflow>
<dataflow id="194" from="indvar_flatten286_load" to="add_ln121_1" fromId="29" toId="31">
</dataflow>
<dataflow id="196" from="StgValue_195" to="add_ln121_1" fromId="195" toId="31">
</dataflow>
<dataflow id="197" from="icmp_ln121" to="br_ln121" fromId="30" toId="32">
</dataflow>
<dataflow id="198" from="j5" to="j5_load" fromId="21" toId="33">
</dataflow>
<dataflow id="199" from="i5" to="i5_load" fromId="22" toId="34">
</dataflow>
<dataflow id="200" from="i5_load" to="add_ln121" fromId="34" toId="35">
</dataflow>
<dataflow id="202" from="StgValue_201" to="add_ln121" fromId="201" toId="35">
</dataflow>
<dataflow id="203" from="j5_load" to="icmp_ln122" fromId="33" toId="36">
</dataflow>
<dataflow id="205" from="StgValue_204" to="icmp_ln122" fromId="204" toId="36">
</dataflow>
<dataflow id="206" from="icmp_ln122" to="select_ln121" fromId="36" toId="37">
</dataflow>
<dataflow id="207" from="StgValue_185" to="select_ln121" fromId="185" toId="37">
</dataflow>
<dataflow id="208" from="j5_load" to="select_ln121" fromId="33" toId="37">
</dataflow>
<dataflow id="209" from="icmp_ln122" to="select_ln121_1" fromId="36" toId="38">
</dataflow>
<dataflow id="210" from="add_ln121" to="select_ln121_1" fromId="35" toId="38">
</dataflow>
<dataflow id="211" from="i5_load" to="select_ln121_1" fromId="34" toId="38">
</dataflow>
<dataflow id="212" from="select_ln121_1" to="trunc_ln121" fromId="38" toId="39">
</dataflow>
<dataflow id="214" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="p_cast161_mid2_v" fromId="213" toId="40">
</dataflow>
<dataflow id="215" from="select_ln121_1" to="p_cast161_mid2_v" fromId="38" toId="40">
</dataflow>
<dataflow id="217" from="StgValue_216" to="p_cast161_mid2_v" fromId="216" toId="40">
</dataflow>
<dataflow id="219" from="StgValue_218" to="p_cast161_mid2_v" fromId="218" toId="40">
</dataflow>
<dataflow id="220" from="trunc_ln121" to="switch_ln129" fromId="39" toId="41">
</dataflow>
<dataflow id="222" from="StgValue_221" to="switch_ln129" fromId="221" toId="41">
</dataflow>
<dataflow id="224" from="StgValue_223" to="switch_ln129" fromId="223" toId="41">
</dataflow>
<dataflow id="226" from="StgValue_225" to="switch_ln129" fromId="225" toId="41">
</dataflow>
<dataflow id="227" from="select_ln121" to="add_ln122" fromId="37" toId="42">
</dataflow>
<dataflow id="228" from="StgValue_201" to="add_ln122" fromId="201" toId="42">
</dataflow>
<dataflow id="229" from="add_ln121_1" to="store_ln122" fromId="31" toId="43">
</dataflow>
<dataflow id="230" from="indvar_flatten286" to="store_ln122" fromId="23" toId="43">
</dataflow>
<dataflow id="231" from="select_ln121_1" to="store_ln122" fromId="38" toId="44">
</dataflow>
<dataflow id="232" from="i5" to="store_ln122" fromId="22" toId="44">
</dataflow>
<dataflow id="233" from="add_ln122" to="store_ln122" fromId="42" toId="45">
</dataflow>
<dataflow id="234" from="j5" to="store_ln122" fromId="21" toId="45">
</dataflow>
<dataflow id="236" from="_ssdm_op_BitConcatenate.i6.i2.i4" to="tmp_s" fromId="235" toId="47">
</dataflow>
<dataflow id="237" from="p_cast161_mid2_v" to="tmp_s" fromId="40" toId="47">
</dataflow>
<dataflow id="238" from="StgValue_185" to="tmp_s" fromId="185" toId="47">
</dataflow>
<dataflow id="240" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_22" fromId="239" toId="48">
</dataflow>
<dataflow id="241" from="p_cast161_mid2_v" to="tmp_22" fromId="40" toId="48">
</dataflow>
<dataflow id="242" from="StgValue_221" to="tmp_22" fromId="221" toId="48">
</dataflow>
<dataflow id="243" from="tmp_22" to="zext_ln124" fromId="48" toId="49">
</dataflow>
<dataflow id="244" from="tmp_s" to="sub_ln124" fromId="47" toId="50">
</dataflow>
<dataflow id="245" from="zext_ln124" to="sub_ln124" fromId="49" toId="50">
</dataflow>
<dataflow id="246" from="select_ln121" to="zext_ln124_1" fromId="37" toId="51">
</dataflow>
<dataflow id="247" from="sub_ln124" to="add_ln124" fromId="50" toId="52">
</dataflow>
<dataflow id="248" from="zext_ln124_1" to="add_ln124" fromId="51" toId="52">
</dataflow>
<dataflow id="249" from="add_ln124" to="zext_ln124_2" fromId="52" toId="53">
</dataflow>
<dataflow id="250" from="acc_outp1_V" to="acc_outp1_V_addr" fromId="146" toId="54">
</dataflow>
<dataflow id="252" from="StgValue_251" to="acc_outp1_V_addr" fromId="251" toId="54">
</dataflow>
<dataflow id="253" from="zext_ln124_2" to="acc_outp1_V_addr" fromId="53" toId="54">
</dataflow>
<dataflow id="254" from="acc_outp1_V_1" to="acc_outp1_V_1_addr" fromId="147" toId="55">
</dataflow>
<dataflow id="255" from="StgValue_251" to="acc_outp1_V_1_addr" fromId="251" toId="55">
</dataflow>
<dataflow id="256" from="zext_ln124_2" to="acc_outp1_V_1_addr" fromId="53" toId="55">
</dataflow>
<dataflow id="257" from="acc_outp1_V_2" to="acc_outp1_V_2_addr" fromId="148" toId="56">
</dataflow>
<dataflow id="258" from="StgValue_251" to="acc_outp1_V_2_addr" fromId="251" toId="56">
</dataflow>
<dataflow id="259" from="zext_ln124_2" to="acc_outp1_V_2_addr" fromId="53" toId="56">
</dataflow>
<dataflow id="260" from="acc_outp1_V_3" to="acc_outp1_V_3_addr" fromId="149" toId="57">
</dataflow>
<dataflow id="261" from="StgValue_251" to="acc_outp1_V_3_addr" fromId="251" toId="57">
</dataflow>
<dataflow id="262" from="zext_ln124_2" to="acc_outp1_V_3_addr" fromId="53" toId="57">
</dataflow>
<dataflow id="263" from="v123" to="v123_addr" fromId="150" toId="58">
</dataflow>
<dataflow id="264" from="StgValue_251" to="v123_addr" fromId="251" toId="58">
</dataflow>
<dataflow id="265" from="zext_ln124_2" to="v123_addr" fromId="53" toId="58">
</dataflow>
<dataflow id="266" from="v123_1" to="v123_1_addr" fromId="151" toId="59">
</dataflow>
<dataflow id="267" from="StgValue_251" to="v123_1_addr" fromId="251" toId="59">
</dataflow>
<dataflow id="268" from="zext_ln124_2" to="v123_1_addr" fromId="53" toId="59">
</dataflow>
<dataflow id="269" from="v123_2" to="v123_2_addr" fromId="152" toId="60">
</dataflow>
<dataflow id="270" from="StgValue_251" to="v123_2_addr" fromId="251" toId="60">
</dataflow>
<dataflow id="271" from="zext_ln124_2" to="v123_2_addr" fromId="53" toId="60">
</dataflow>
<dataflow id="272" from="v123_3" to="v123_3_addr" fromId="153" toId="61">
</dataflow>
<dataflow id="273" from="StgValue_251" to="v123_3_addr" fromId="251" toId="61">
</dataflow>
<dataflow id="274" from="zext_ln124_2" to="v123_3_addr" fromId="53" toId="61">
</dataflow>
<dataflow id="275" from="acc_outp1_V_addr" to="acc_outp1_V_load" fromId="54" toId="62">
</dataflow>
<dataflow id="276" from="acc_outp1_V_1_addr" to="acc_outp1_V_1_load" fromId="55" toId="63">
</dataflow>
<dataflow id="277" from="acc_outp1_V_2_addr" to="acc_outp1_V_2_load" fromId="56" toId="64">
</dataflow>
<dataflow id="278" from="acc_outp1_V_3_addr" to="acc_outp1_V_3_load" fromId="57" toId="65">
</dataflow>
<dataflow id="279" from="acc_outp1_V_addr" to="acc_outp1_V_load" fromId="54" toId="66">
</dataflow>
<dataflow id="280" from="acc_outp1_V_1_addr" to="acc_outp1_V_1_load" fromId="55" toId="67">
</dataflow>
<dataflow id="281" from="acc_outp1_V_2_addr" to="acc_outp1_V_2_load" fromId="56" toId="68">
</dataflow>
<dataflow id="282" from="acc_outp1_V_3_addr" to="acc_outp1_V_3_load" fromId="57" toId="69">
</dataflow>
<dataflow id="284" from="_ssdm_op_Mux.ap_auto.4i22.i2" to="v57_V" fromId="283" toId="70">
</dataflow>
<dataflow id="285" from="acc_outp1_V_load" to="v57_V" fromId="66" toId="70">
</dataflow>
<dataflow id="286" from="acc_outp1_V_1_load" to="v57_V" fromId="67" toId="70">
</dataflow>
<dataflow id="287" from="acc_outp1_V_2_load" to="v57_V" fromId="68" toId="70">
</dataflow>
<dataflow id="288" from="acc_outp1_V_3_load" to="v57_V" fromId="69" toId="70">
</dataflow>
<dataflow id="289" from="trunc_ln121" to="v57_V" fromId="39" toId="70">
</dataflow>
<dataflow id="290" from="v57_V" to="sext_ln126" fromId="70" toId="71">
</dataflow>
<dataflow id="291" from="sext_ln126" to="v58" fromId="71" toId="72">
</dataflow>
<dataflow id="292" from="sext_ln126" to="v58" fromId="71" toId="73">
</dataflow>
<dataflow id="293" from="sext_ln126" to="v58" fromId="71" toId="74">
</dataflow>
<dataflow id="294" from="sext_ln126" to="v58" fromId="71" toId="75">
</dataflow>
<dataflow id="295" from="sext_ln126" to="v58" fromId="71" toId="76">
</dataflow>
<dataflow id="296" from="sext_ln126" to="v58" fromId="71" toId="77">
</dataflow>
<dataflow id="297" from="v58" to="v59" fromId="77" toId="78">
</dataflow>
<dataflow id="299" from="StgValue_298" to="v59" fromId="298" toId="78">
</dataflow>
<dataflow id="300" from="v58" to="v59" fromId="77" toId="79">
</dataflow>
<dataflow id="301" from="StgValue_298" to="v59" fromId="298" toId="79">
</dataflow>
<dataflow id="302" from="select_ln121_1" to="zext_ln121" fromId="38" toId="80">
</dataflow>
<dataflow id="303" from="v344" to="v344_addr" fromId="145" toId="81">
</dataflow>
<dataflow id="304" from="StgValue_251" to="v344_addr" fromId="251" toId="81">
</dataflow>
<dataflow id="305" from="zext_ln121" to="v344_addr" fromId="80" toId="81">
</dataflow>
<dataflow id="306" from="v344_addr" to="v344_load" fromId="81" toId="82">
</dataflow>
<dataflow id="307" from="v58" to="v59" fromId="77" toId="83">
</dataflow>
<dataflow id="308" from="StgValue_298" to="v59" fromId="298" toId="83">
</dataflow>
<dataflow id="309" from="v344_addr" to="v344_load" fromId="81" toId="84">
</dataflow>
<dataflow id="310" from="v58" to="v59" fromId="77" toId="85">
</dataflow>
<dataflow id="311" from="StgValue_298" to="v59" fromId="298" toId="85">
</dataflow>
<dataflow id="312" from="v344_load" to="bitcast_ln121" fromId="84" toId="86">
</dataflow>
<dataflow id="313" from="v59" to="v61" fromId="85" toId="87">
</dataflow>
<dataflow id="314" from="bitcast_ln121" to="v61" fromId="86" toId="87">
</dataflow>
<dataflow id="315" from="v59" to="v61" fromId="85" toId="88">
</dataflow>
<dataflow id="316" from="bitcast_ln121" to="v61" fromId="86" toId="88">
</dataflow>
<dataflow id="317" from="v59" to="v61" fromId="85" toId="89">
</dataflow>
<dataflow id="318" from="bitcast_ln121" to="v61" fromId="86" toId="89">
</dataflow>
<dataflow id="320" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="319" toId="90">
</dataflow>
<dataflow id="322" from="l_norm_i5_l_j5_str" to="specloopname_ln0" fromId="321" toId="90">
</dataflow>
<dataflow id="324" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="323" toId="91">
</dataflow>
<dataflow id="326" from="StgValue_325" to="empty" fromId="325" toId="91">
</dataflow>
<dataflow id="327" from="StgValue_325" to="empty" fromId="325" toId="91">
</dataflow>
<dataflow id="328" from="StgValue_325" to="empty" fromId="325" toId="91">
</dataflow>
<dataflow id="330" from="_ssdm_op_SpecPipeline" to="specpipeline_ln123" fromId="329" toId="92">
</dataflow>
<dataflow id="331" from="StgValue_154" to="specpipeline_ln123" fromId="154" toId="92">
</dataflow>
<dataflow id="332" from="StgValue_163" to="specpipeline_ln123" fromId="163" toId="92">
</dataflow>
<dataflow id="333" from="StgValue_163" to="specpipeline_ln123" fromId="163" toId="92">
</dataflow>
<dataflow id="334" from="StgValue_163" to="specpipeline_ln123" fromId="163" toId="92">
</dataflow>
<dataflow id="335" from="empty_32" to="specpipeline_ln123" fromId="166" toId="92">
</dataflow>
<dataflow id="336" from="_ssdm_op_SpecLoopName" to="specloopname_ln122" fromId="319" toId="93">
</dataflow>
<dataflow id="338" from="empty_28" to="specloopname_ln122" fromId="337" toId="93">
</dataflow>
<dataflow id="339" from="v59" to="v61" fromId="85" toId="94">
</dataflow>
<dataflow id="340" from="bitcast_ln121" to="v61" fromId="86" toId="94">
</dataflow>
<dataflow id="341" from="v61" to="store_ln129" fromId="94" toId="95">
</dataflow>
<dataflow id="342" from="v123_2_addr" to="store_ln129" fromId="60" toId="95">
</dataflow>
<dataflow id="343" from="v61" to="store_ln129" fromId="94" toId="97">
</dataflow>
<dataflow id="344" from="v123_1_addr" to="store_ln129" fromId="59" toId="97">
</dataflow>
<dataflow id="345" from="v61" to="store_ln129" fromId="94" toId="99">
</dataflow>
<dataflow id="346" from="v123_addr" to="store_ln129" fromId="58" toId="99">
</dataflow>
<dataflow id="347" from="v61" to="store_ln129" fromId="94" toId="101">
</dataflow>
<dataflow id="348" from="v123_3_addr" to="store_ln129" fromId="61" toId="101">
</dataflow>
<dataflow id="349" from="icmp_ln121" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="350" from="trunc_ln121" to="StgValue_19" fromId="39" toId="19">
</dataflow>
<dataflow id="351" from="icmp_ln121" to="StgValue_18" fromId="30" toId="18">
</dataflow>
</dataflows>


</stg>
