
MINI_SDV_SYSTEM_SUB_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000013e  00800100  00002206  0000229a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002206  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000001a3  0080023e  0080023e  000023d8  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000023d8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00002434  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001a8  00000000  00000000  00002470  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000036c5  00000000  00000000  00002618  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c1c  00000000  00000000  00005cdd  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000019d0  00000000  00000000  000068f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003a8  00000000  00000000  000082cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000b01  00000000  00000000  00008674  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002dca  00000000  00000000  00009175  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000190  00000000  00000000  0000bf3f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	4b c0       	rjmp	.+150    	; 0x98 <__ctors_end>
       2:	00 00       	nop
       4:	67 c0       	rjmp	.+206    	; 0xd4 <__bad_interrupt>
       6:	00 00       	nop
       8:	65 c0       	rjmp	.+202    	; 0xd4 <__bad_interrupt>
       a:	00 00       	nop
       c:	63 c0       	rjmp	.+198    	; 0xd4 <__bad_interrupt>
       e:	00 00       	nop
      10:	61 c0       	rjmp	.+194    	; 0xd4 <__bad_interrupt>
      12:	00 00       	nop
      14:	5f c0       	rjmp	.+190    	; 0xd4 <__bad_interrupt>
      16:	00 00       	nop
      18:	5d c0       	rjmp	.+186    	; 0xd4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	5b c0       	rjmp	.+182    	; 0xd4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	59 c0       	rjmp	.+178    	; 0xd4 <__bad_interrupt>
      22:	00 00       	nop
      24:	0b c7       	rjmp	.+3606   	; 0xe3c <__vector_9>
      26:	00 00       	nop
      28:	55 c0       	rjmp	.+170    	; 0xd4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	53 c0       	rjmp	.+166    	; 0xd4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	51 c0       	rjmp	.+162    	; 0xd4 <__bad_interrupt>
      32:	00 00       	nop
      34:	4f c0       	rjmp	.+158    	; 0xd4 <__bad_interrupt>
      36:	00 00       	nop
      38:	4d c0       	rjmp	.+154    	; 0xd4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	da c6       	rjmp	.+3508   	; 0xdf2 <__vector_15>
      3e:	00 00       	nop
      40:	49 c0       	rjmp	.+146    	; 0xd4 <__bad_interrupt>
      42:	00 00       	nop
      44:	47 c0       	rjmp	.+142    	; 0xd4 <__bad_interrupt>
      46:	00 00       	nop
      48:	a2 c5       	rjmp	.+2884   	; 0xb8e <__vector_18>
      4a:	00 00       	nop
      4c:	55 c5       	rjmp	.+2730   	; 0xaf8 <__vector_19>
      4e:	00 00       	nop
      50:	41 c0       	rjmp	.+130    	; 0xd4 <__bad_interrupt>
      52:	00 00       	nop
      54:	3f c0       	rjmp	.+126    	; 0xd4 <__bad_interrupt>
      56:	00 00       	nop
      58:	3d c0       	rjmp	.+122    	; 0xd4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	3b c0       	rjmp	.+118    	; 0xd4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	39 c0       	rjmp	.+114    	; 0xd4 <__bad_interrupt>
      62:	00 00       	nop
      64:	37 c0       	rjmp	.+110    	; 0xd4 <__bad_interrupt>
      66:	00 00       	nop
      68:	35 c0       	rjmp	.+106    	; 0xd4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	33 c0       	rjmp	.+102    	; 0xd4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	31 c0       	rjmp	.+98     	; 0xd4 <__bad_interrupt>
      72:	00 00       	nop
      74:	2f c0       	rjmp	.+94     	; 0xd4 <__bad_interrupt>
      76:	00 00       	nop
      78:	2d c0       	rjmp	.+90     	; 0xd4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	2b c0       	rjmp	.+86     	; 0xd4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	29 c0       	rjmp	.+82     	; 0xd4 <__bad_interrupt>
      82:	00 00       	nop
      84:	27 c0       	rjmp	.+78     	; 0xd4 <__bad_interrupt>
      86:	00 00       	nop
      88:	25 c0       	rjmp	.+74     	; 0xd4 <__bad_interrupt>
	...

0000008c <__trampolines_end>:
      8c:	63 64       	ori	r22, 0x43	; 67
      8e:	69 6e       	ori	r22, 0xE9	; 233
      90:	6f 70       	andi	r22, 0x0F	; 15
      92:	73 75       	andi	r23, 0x53	; 83
      94:	78 58       	subi	r23, 0x88	; 136
      96:	5b 00       	.word	0x005b	; ????

00000098 <__ctors_end>:
      98:	11 24       	eor	r1, r1
      9a:	1f be       	out	0x3f, r1	; 63
      9c:	cf ef       	ldi	r28, 0xFF	; 255
      9e:	d0 e1       	ldi	r29, 0x10	; 16
      a0:	de bf       	out	0x3e, r29	; 62
      a2:	cd bf       	out	0x3d, r28	; 61

000000a4 <__do_copy_data>:
      a4:	12 e0       	ldi	r17, 0x02	; 2
      a6:	a0 e0       	ldi	r26, 0x00	; 0
      a8:	b1 e0       	ldi	r27, 0x01	; 1
      aa:	e6 e0       	ldi	r30, 0x06	; 6
      ac:	f2 e2       	ldi	r31, 0x22	; 34
      ae:	00 e0       	ldi	r16, 0x00	; 0
      b0:	0b bf       	out	0x3b, r16	; 59
      b2:	02 c0       	rjmp	.+4      	; 0xb8 <__do_copy_data+0x14>
      b4:	07 90       	elpm	r0, Z+
      b6:	0d 92       	st	X+, r0
      b8:	ae 33       	cpi	r26, 0x3E	; 62
      ba:	b1 07       	cpc	r27, r17
      bc:	d9 f7       	brne	.-10     	; 0xb4 <__do_copy_data+0x10>

000000be <__do_clear_bss>:
      be:	23 e0       	ldi	r18, 0x03	; 3
      c0:	ae e3       	ldi	r26, 0x3E	; 62
      c2:	b2 e0       	ldi	r27, 0x02	; 2
      c4:	01 c0       	rjmp	.+2      	; 0xc8 <.do_clear_bss_start>

000000c6 <.do_clear_bss_loop>:
      c6:	1d 92       	st	X+, r1

000000c8 <.do_clear_bss_start>:
      c8:	a1 3e       	cpi	r26, 0xE1	; 225
      ca:	b2 07       	cpc	r27, r18
      cc:	e1 f7       	brne	.-8      	; 0xc6 <.do_clear_bss_loop>
      ce:	73 d7       	rcall	.+3814   	; 0xfb6 <main>
      d0:	0c 94 01 11 	jmp	0x2202	; 0x2202 <_exit>

000000d4 <__bad_interrupt>:
      d4:	95 cf       	rjmp	.-214    	; 0x0 <__vectors>

000000d6 <usart0_init>:
		break;
		default:
		return -1;
	}
	return 0;
}
      d6:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
      da:	87 e1       	ldi	r24, 0x17	; 23
      dc:	89 b9       	out	0x09, r24	; 9
      de:	1b b8       	out	0x0b, r1	; 11
      e0:	88 e9       	ldi	r24, 0x98	; 152
      e2:	8a b9       	out	0x0a, r24	; 10
      e4:	86 e0       	ldi	r24, 0x06	; 6
      e6:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
      ea:	08 95       	ret

000000ec <buz_calc_half_ticks>:
      ec:	0f 93       	push	r16
      ee:	1f 93       	push	r17
      f0:	00 97       	sbiw	r24, 0x00	; 0
      f2:	31 f1       	breq	.+76     	; 0x140 <buz_calc_half_ticks+0x54>
      f4:	8c 01       	movw	r16, r24
      f6:	20 e0       	ldi	r18, 0x00	; 0
      f8:	30 e0       	ldi	r19, 0x00	; 0
      fa:	c9 01       	movw	r24, r18
      fc:	b8 01       	movw	r22, r16
      fe:	60 5f       	subi	r22, 0xF0	; 240
     100:	78 4d       	sbci	r23, 0xD8	; 216
     102:	8f 4f       	sbci	r24, 0xFF	; 255
     104:	9f 4f       	sbci	r25, 0xFF	; 255
     106:	a9 01       	movw	r20, r18
     108:	98 01       	movw	r18, r16
     10a:	22 0f       	add	r18, r18
     10c:	33 1f       	adc	r19, r19
     10e:	44 1f       	adc	r20, r20
     110:	55 1f       	adc	r21, r21
     112:	0e 94 30 0a 	call	0x1460	; 0x1460 <__udivmodsi4>
     116:	21 15       	cp	r18, r1
     118:	31 05       	cpc	r19, r1
     11a:	41 05       	cpc	r20, r1
     11c:	51 05       	cpc	r21, r1
     11e:	21 f4       	brne	.+8      	; 0x128 <buz_calc_half_ticks+0x3c>
     120:	21 e0       	ldi	r18, 0x01	; 1
     122:	30 e0       	ldi	r19, 0x00	; 0
     124:	40 e0       	ldi	r20, 0x00	; 0
     126:	50 e0       	ldi	r21, 0x00	; 0
     128:	21 36       	cpi	r18, 0x61	; 97
     12a:	8a ee       	ldi	r24, 0xEA	; 234
     12c:	38 07       	cpc	r19, r24
     12e:	41 05       	cpc	r20, r1
     130:	51 05       	cpc	r21, r1
     132:	20 f0       	brcs	.+8      	; 0x13c <buz_calc_half_ticks+0x50>
     134:	20 e6       	ldi	r18, 0x60	; 96
     136:	3a ee       	ldi	r19, 0xEA	; 234
     138:	40 e0       	ldi	r20, 0x00	; 0
     13a:	50 e0       	ldi	r21, 0x00	; 0
     13c:	c9 01       	movw	r24, r18
     13e:	02 c0       	rjmp	.+4      	; 0x144 <buz_calc_half_ticks+0x58>
     140:	80 e0       	ldi	r24, 0x00	; 0
     142:	90 e0       	ldi	r25, 0x00	; 0
     144:	1f 91       	pop	r17
     146:	0f 91       	pop	r16
     148:	08 95       	ret

0000014a <SubParam_SetDefault>:
     14a:	e7 ed       	ldi	r30, 0xD7	; 215
     14c:	f3 e0       	ldi	r31, 0x03	; 3
     14e:	88 ec       	ldi	r24, 0xC8	; 200
     150:	90 e0       	ldi	r25, 0x00	; 0
     152:	91 83       	std	Z+1, r25	; 0x01
     154:	80 83       	st	Z, r24
     156:	86 e9       	ldi	r24, 0x96	; 150
     158:	90 e0       	ldi	r25, 0x00	; 0
     15a:	93 83       	std	Z+3, r25	; 0x03
     15c:	82 83       	std	Z+2, r24	; 0x02
     15e:	14 82       	std	Z+4, r1	; 0x04
     160:	10 92 d6 03 	sts	0x03D6, r1	; 0x8003d6 <sub_param_change>
     164:	08 95       	ret

00000166 <LCD_Clear>:
     166:	e5 e6       	ldi	r30, 0x65	; 101
     168:	f0 e0       	ldi	r31, 0x00	; 0
     16a:	80 81       	ld	r24, Z
     16c:	8b 7f       	andi	r24, 0xFB	; 251
     16e:	80 83       	st	Z, r24
     170:	80 81       	ld	r24, Z
     172:	8d 7f       	andi	r24, 0xFD	; 253
     174:	80 83       	st	Z, r24
     176:	80 81       	ld	r24, Z
     178:	81 60       	ori	r24, 0x01	; 1
     17a:	80 83       	st	Z, r24
     17c:	86 ef       	ldi	r24, 0xF6	; 246
     17e:	8a 95       	dec	r24
     180:	f1 f7       	brne	.-4      	; 0x17e <LCD_Clear+0x18>
     182:	81 e0       	ldi	r24, 0x01	; 1
     184:	8b bb       	out	0x1b, r24	; 27
     186:	86 ef       	ldi	r24, 0xF6	; 246
     188:	8a 95       	dec	r24
     18a:	f1 f7       	brne	.-4      	; 0x188 <LCD_Clear+0x22>
     18c:	80 81       	ld	r24, Z
     18e:	8e 7f       	andi	r24, 0xFE	; 254
     190:	80 83       	st	Z, r24
     192:	82 e0       	ldi	r24, 0x02	; 2
     194:	06 c0       	rjmp	.+12     	; 0x1a2 <LCD_Clear+0x3c>
     196:	e6 e6       	ldi	r30, 0x66	; 102
     198:	fe e0       	ldi	r31, 0x0E	; 14
     19a:	31 97       	sbiw	r30, 0x01	; 1
     19c:	f1 f7       	brne	.-4      	; 0x19a <LCD_Clear+0x34>
     19e:	00 00       	nop
     1a0:	89 2f       	mov	r24, r25
     1a2:	9f ef       	ldi	r25, 0xFF	; 255
     1a4:	98 0f       	add	r25, r24
     1a6:	81 11       	cpse	r24, r1
     1a8:	f6 cf       	rjmp	.-20     	; 0x196 <LCD_Clear+0x30>
     1aa:	08 95       	ret

000001ac <SRF02_i2C_Write>:
     1ac:	94 ea       	ldi	r25, 0xA4	; 164
     1ae:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1b2:	20 e0       	ldi	r18, 0x00	; 0
     1b4:	30 e0       	ldi	r19, 0x00	; 0
     1b6:	06 c0       	rjmp	.+12     	; 0x1c4 <SRF02_i2C_Write+0x18>
     1b8:	f9 01       	movw	r30, r18
     1ba:	31 96       	adiw	r30, 0x01	; 1
     1bc:	21 3d       	cpi	r18, 0xD1	; 209
     1be:	37 40       	sbci	r19, 0x07	; 7
     1c0:	38 f4       	brcc	.+14     	; 0x1d0 <SRF02_i2C_Write+0x24>
     1c2:	9f 01       	movw	r18, r30
     1c4:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1c8:	99 23       	and	r25, r25
     1ca:	b4 f7       	brge	.-20     	; 0x1b8 <SRF02_i2C_Write+0xc>
     1cc:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     1d0:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     1d4:	84 e8       	ldi	r24, 0x84	; 132
     1d6:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1da:	80 e0       	ldi	r24, 0x00	; 0
     1dc:	90 e0       	ldi	r25, 0x00	; 0
     1de:	07 c0       	rjmp	.+14     	; 0x1ee <SRF02_i2C_Write+0x42>
     1e0:	9c 01       	movw	r18, r24
     1e2:	2f 5f       	subi	r18, 0xFF	; 255
     1e4:	3f 4f       	sbci	r19, 0xFF	; 255
     1e6:	81 3d       	cpi	r24, 0xD1	; 209
     1e8:	97 40       	sbci	r25, 0x07	; 7
     1ea:	60 f4       	brcc	.+24     	; 0x204 <SRF02_i2C_Write+0x58>
     1ec:	c9 01       	movw	r24, r18
     1ee:	20 91 74 00 	lds	r18, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1f2:	22 23       	and	r18, r18
     1f4:	ac f7       	brge	.-22     	; 0x1e0 <SRF02_i2C_Write+0x34>
     1f6:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     1fa:	88 7f       	andi	r24, 0xF8	; 248
     1fc:	88 31       	cpi	r24, 0x18	; 24
     1fe:	21 f0       	breq	.+8      	; 0x208 <SRF02_i2C_Write+0x5c>
     200:	82 e0       	ldi	r24, 0x02	; 2
     202:	03 c0       	rjmp	.+6      	; 0x20a <SRF02_i2C_Write+0x5e>
     204:	81 e0       	ldi	r24, 0x01	; 1
     206:	01 c0       	rjmp	.+2      	; 0x20a <SRF02_i2C_Write+0x5e>
     208:	80 e0       	ldi	r24, 0x00	; 0
     20a:	81 11       	cpse	r24, r1
     20c:	3d c0       	rjmp	.+122    	; 0x288 <SRF02_i2C_Write+0xdc>
     20e:	60 93 73 00 	sts	0x0073, r22	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     212:	94 e8       	ldi	r25, 0x84	; 132
     214:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     218:	20 e0       	ldi	r18, 0x00	; 0
     21a:	30 e0       	ldi	r19, 0x00	; 0
     21c:	07 c0       	rjmp	.+14     	; 0x22c <SRF02_i2C_Write+0x80>
     21e:	b9 01       	movw	r22, r18
     220:	6f 5f       	subi	r22, 0xFF	; 255
     222:	7f 4f       	sbci	r23, 0xFF	; 255
     224:	21 3d       	cpi	r18, 0xD1	; 209
     226:	37 40       	sbci	r19, 0x07	; 7
     228:	60 f4       	brcc	.+24     	; 0x242 <SRF02_i2C_Write+0x96>
     22a:	9b 01       	movw	r18, r22
     22c:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     230:	99 23       	and	r25, r25
     232:	ac f7       	brge	.-22     	; 0x21e <SRF02_i2C_Write+0x72>
     234:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     238:	98 7f       	andi	r25, 0xF8	; 248
     23a:	98 32       	cpi	r25, 0x28	; 40
     23c:	19 f0       	breq	.+6      	; 0x244 <SRF02_i2C_Write+0x98>
     23e:	82 e0       	ldi	r24, 0x02	; 2
     240:	01 c0       	rjmp	.+2      	; 0x244 <SRF02_i2C_Write+0x98>
     242:	81 e0       	ldi	r24, 0x01	; 1
     244:	81 11       	cpse	r24, r1
     246:	20 c0       	rjmp	.+64     	; 0x288 <SRF02_i2C_Write+0xdc>
     248:	40 93 73 00 	sts	0x0073, r20	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     24c:	94 e8       	ldi	r25, 0x84	; 132
     24e:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     252:	20 e0       	ldi	r18, 0x00	; 0
     254:	30 e0       	ldi	r19, 0x00	; 0
     256:	07 c0       	rjmp	.+14     	; 0x266 <SRF02_i2C_Write+0xba>
     258:	a9 01       	movw	r20, r18
     25a:	4f 5f       	subi	r20, 0xFF	; 255
     25c:	5f 4f       	sbci	r21, 0xFF	; 255
     25e:	21 3d       	cpi	r18, 0xD1	; 209
     260:	37 40       	sbci	r19, 0x07	; 7
     262:	60 f4       	brcc	.+24     	; 0x27c <SRF02_i2C_Write+0xd0>
     264:	9a 01       	movw	r18, r20
     266:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     26a:	99 23       	and	r25, r25
     26c:	ac f7       	brge	.-22     	; 0x258 <SRF02_i2C_Write+0xac>
     26e:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     272:	98 7f       	andi	r25, 0xF8	; 248
     274:	98 32       	cpi	r25, 0x28	; 40
     276:	19 f0       	breq	.+6      	; 0x27e <SRF02_i2C_Write+0xd2>
     278:	82 e0       	ldi	r24, 0x02	; 2
     27a:	01 c0       	rjmp	.+2      	; 0x27e <SRF02_i2C_Write+0xd2>
     27c:	81 e0       	ldi	r24, 0x01	; 1
     27e:	81 11       	cpse	r24, r1
     280:	03 c0       	rjmp	.+6      	; 0x288 <SRF02_i2C_Write+0xdc>
     282:	94 e9       	ldi	r25, 0x94	; 148
     284:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     288:	08 95       	ret

0000028a <SRF02_i2C_Read>:
     28a:	94 ea       	ldi	r25, 0xA4	; 164
     28c:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     290:	20 e0       	ldi	r18, 0x00	; 0
     292:	30 e0       	ldi	r19, 0x00	; 0
     294:	06 c0       	rjmp	.+12     	; 0x2a2 <SRF02_i2C_Read+0x18>
     296:	f9 01       	movw	r30, r18
     298:	31 96       	adiw	r30, 0x01	; 1
     29a:	21 3d       	cpi	r18, 0xD1	; 209
     29c:	37 40       	sbci	r19, 0x07	; 7
     29e:	38 f4       	brcc	.+14     	; 0x2ae <SRF02_i2C_Read+0x24>
     2a0:	9f 01       	movw	r18, r30
     2a2:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2a6:	99 23       	and	r25, r25
     2a8:	b4 f7       	brge	.-20     	; 0x296 <SRF02_i2C_Read+0xc>
     2aa:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     2ae:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     2b2:	94 e8       	ldi	r25, 0x84	; 132
     2b4:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2b8:	20 e0       	ldi	r18, 0x00	; 0
     2ba:	30 e0       	ldi	r19, 0x00	; 0
     2bc:	06 c0       	rjmp	.+12     	; 0x2ca <SRF02_i2C_Read+0x40>
     2be:	f9 01       	movw	r30, r18
     2c0:	31 96       	adiw	r30, 0x01	; 1
     2c2:	21 3d       	cpi	r18, 0xD1	; 209
     2c4:	37 40       	sbci	r19, 0x07	; 7
     2c6:	60 f4       	brcc	.+24     	; 0x2e0 <SRF02_i2C_Read+0x56>
     2c8:	9f 01       	movw	r18, r30
     2ca:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2ce:	99 23       	and	r25, r25
     2d0:	b4 f7       	brge	.-20     	; 0x2be <SRF02_i2C_Read+0x34>
     2d2:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     2d6:	98 7f       	andi	r25, 0xF8	; 248
     2d8:	98 31       	cpi	r25, 0x18	; 24
     2da:	21 f0       	breq	.+8      	; 0x2e4 <SRF02_i2C_Read+0x5a>
     2dc:	e2 e0       	ldi	r30, 0x02	; 2
     2de:	03 c0       	rjmp	.+6      	; 0x2e6 <SRF02_i2C_Read+0x5c>
     2e0:	e1 e0       	ldi	r30, 0x01	; 1
     2e2:	01 c0       	rjmp	.+2      	; 0x2e6 <SRF02_i2C_Read+0x5c>
     2e4:	e0 e0       	ldi	r30, 0x00	; 0
     2e6:	e1 11       	cpse	r30, r1
     2e8:	7b c0       	rjmp	.+246    	; 0x3e0 <SRF02_i2C_Read+0x156>
     2ea:	60 93 73 00 	sts	0x0073, r22	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     2ee:	94 e8       	ldi	r25, 0x84	; 132
     2f0:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2f4:	20 e0       	ldi	r18, 0x00	; 0
     2f6:	30 e0       	ldi	r19, 0x00	; 0
     2f8:	07 c0       	rjmp	.+14     	; 0x308 <SRF02_i2C_Read+0x7e>
     2fa:	b9 01       	movw	r22, r18
     2fc:	6f 5f       	subi	r22, 0xFF	; 255
     2fe:	7f 4f       	sbci	r23, 0xFF	; 255
     300:	21 3d       	cpi	r18, 0xD1	; 209
     302:	37 40       	sbci	r19, 0x07	; 7
     304:	60 f4       	brcc	.+24     	; 0x31e <SRF02_i2C_Read+0x94>
     306:	9b 01       	movw	r18, r22
     308:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     30c:	99 23       	and	r25, r25
     30e:	ac f7       	brge	.-22     	; 0x2fa <SRF02_i2C_Read+0x70>
     310:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     314:	98 7f       	andi	r25, 0xF8	; 248
     316:	98 32       	cpi	r25, 0x28	; 40
     318:	19 f0       	breq	.+6      	; 0x320 <SRF02_i2C_Read+0x96>
     31a:	e2 e0       	ldi	r30, 0x02	; 2
     31c:	01 c0       	rjmp	.+2      	; 0x320 <SRF02_i2C_Read+0x96>
     31e:	e1 e0       	ldi	r30, 0x01	; 1
     320:	e1 11       	cpse	r30, r1
     322:	5e c0       	rjmp	.+188    	; 0x3e0 <SRF02_i2C_Read+0x156>
     324:	94 ea       	ldi	r25, 0xA4	; 164
     326:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     32a:	20 e0       	ldi	r18, 0x00	; 0
     32c:	30 e0       	ldi	r19, 0x00	; 0
     32e:	07 c0       	rjmp	.+14     	; 0x33e <SRF02_i2C_Read+0xb4>
     330:	b9 01       	movw	r22, r18
     332:	6f 5f       	subi	r22, 0xFF	; 255
     334:	7f 4f       	sbci	r23, 0xFF	; 255
     336:	21 3d       	cpi	r18, 0xD1	; 209
     338:	37 40       	sbci	r19, 0x07	; 7
     33a:	60 f4       	brcc	.+24     	; 0x354 <SRF02_i2C_Read+0xca>
     33c:	9b 01       	movw	r18, r22
     33e:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     342:	99 23       	and	r25, r25
     344:	ac f7       	brge	.-22     	; 0x330 <SRF02_i2C_Read+0xa6>
     346:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     34a:	98 7f       	andi	r25, 0xF8	; 248
     34c:	90 31       	cpi	r25, 0x10	; 16
     34e:	19 f0       	breq	.+6      	; 0x356 <SRF02_i2C_Read+0xcc>
     350:	e2 e0       	ldi	r30, 0x02	; 2
     352:	01 c0       	rjmp	.+2      	; 0x356 <SRF02_i2C_Read+0xcc>
     354:	e1 e0       	ldi	r30, 0x01	; 1
     356:	e1 11       	cpse	r30, r1
     358:	43 c0       	rjmp	.+134    	; 0x3e0 <SRF02_i2C_Read+0x156>
     35a:	81 60       	ori	r24, 0x01	; 1
     35c:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     360:	84 e8       	ldi	r24, 0x84	; 132
     362:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     366:	20 e0       	ldi	r18, 0x00	; 0
     368:	30 e0       	ldi	r19, 0x00	; 0
     36a:	07 c0       	rjmp	.+14     	; 0x37a <SRF02_i2C_Read+0xf0>
     36c:	b9 01       	movw	r22, r18
     36e:	6f 5f       	subi	r22, 0xFF	; 255
     370:	7f 4f       	sbci	r23, 0xFF	; 255
     372:	21 3d       	cpi	r18, 0xD1	; 209
     374:	37 40       	sbci	r19, 0x07	; 7
     376:	60 f4       	brcc	.+24     	; 0x390 <SRF02_i2C_Read+0x106>
     378:	9b 01       	movw	r18, r22
     37a:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     37e:	99 23       	and	r25, r25
     380:	ac f7       	brge	.-22     	; 0x36c <SRF02_i2C_Read+0xe2>
     382:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     386:	88 7f       	andi	r24, 0xF8	; 248
     388:	80 34       	cpi	r24, 0x40	; 64
     38a:	19 f0       	breq	.+6      	; 0x392 <SRF02_i2C_Read+0x108>
     38c:	e2 e0       	ldi	r30, 0x02	; 2
     38e:	01 c0       	rjmp	.+2      	; 0x392 <SRF02_i2C_Read+0x108>
     390:	e1 e0       	ldi	r30, 0x01	; 1
     392:	e1 11       	cpse	r30, r1
     394:	25 c0       	rjmp	.+74     	; 0x3e0 <SRF02_i2C_Read+0x156>
     396:	84 e8       	ldi	r24, 0x84	; 132
     398:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     39c:	20 e0       	ldi	r18, 0x00	; 0
     39e:	30 e0       	ldi	r19, 0x00	; 0
     3a0:	06 c0       	rjmp	.+12     	; 0x3ae <SRF02_i2C_Read+0x124>
     3a2:	c9 01       	movw	r24, r18
     3a4:	01 96       	adiw	r24, 0x01	; 1
     3a6:	21 3d       	cpi	r18, 0xD1	; 209
     3a8:	37 40       	sbci	r19, 0x07	; 7
     3aa:	60 f4       	brcc	.+24     	; 0x3c4 <SRF02_i2C_Read+0x13a>
     3ac:	9c 01       	movw	r18, r24
     3ae:	80 91 74 00 	lds	r24, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     3b2:	88 23       	and	r24, r24
     3b4:	b4 f7       	brge	.-20     	; 0x3a2 <SRF02_i2C_Read+0x118>
     3b6:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     3ba:	88 7f       	andi	r24, 0xF8	; 248
     3bc:	88 35       	cpi	r24, 0x58	; 88
     3be:	19 f0       	breq	.+6      	; 0x3c6 <SRF02_i2C_Read+0x13c>
     3c0:	e2 e0       	ldi	r30, 0x02	; 2
     3c2:	01 c0       	rjmp	.+2      	; 0x3c6 <SRF02_i2C_Read+0x13c>
     3c4:	e1 e0       	ldi	r30, 0x01	; 1
     3c6:	e1 11       	cpse	r30, r1
     3c8:	03 c0       	rjmp	.+6      	; 0x3d0 <SRF02_i2C_Read+0x146>
     3ca:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     3ce:	01 c0       	rjmp	.+2      	; 0x3d2 <SRF02_i2C_Read+0x148>
     3d0:	80 e0       	ldi	r24, 0x00	; 0
     3d2:	e1 11       	cpse	r30, r1
     3d4:	05 c0       	rjmp	.+10     	; 0x3e0 <SRF02_i2C_Read+0x156>
     3d6:	94 e9       	ldi	r25, 0x94	; 148
     3d8:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     3dc:	da 01       	movw	r26, r20
     3de:	8c 93       	st	X, r24
     3e0:	8e 2f       	mov	r24, r30
     3e2:	08 95       	ret

000003e4 <startRanging>:
     3e4:	41 e5       	ldi	r20, 0x51	; 81
     3e6:	60 e0       	ldi	r22, 0x00	; 0
     3e8:	e1 ce       	rjmp	.-574    	; 0x1ac <SRF02_i2C_Write>
     3ea:	08 95       	ret

000003ec <getRange>:
     3ec:	ef 92       	push	r14
     3ee:	ff 92       	push	r15
     3f0:	1f 93       	push	r17
     3f2:	cf 93       	push	r28
     3f4:	df 93       	push	r29
     3f6:	1f 92       	push	r1
     3f8:	cd b7       	in	r28, 0x3d	; 61
     3fa:	de b7       	in	r29, 0x3e	; 62
     3fc:	18 2f       	mov	r17, r24
     3fe:	7b 01       	movw	r14, r22
     400:	ae 01       	movw	r20, r28
     402:	4f 5f       	subi	r20, 0xFF	; 255
     404:	5f 4f       	sbci	r21, 0xFF	; 255
     406:	62 e0       	ldi	r22, 0x02	; 2
     408:	40 df       	rcall	.-384    	; 0x28a <SRF02_i2C_Read>
     40a:	88 23       	and	r24, r24
     40c:	11 f0       	breq	.+4      	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
     40e:	90 e0       	ldi	r25, 0x00	; 0
     410:	16 c0       	rjmp	.+44     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
     412:	89 81       	ldd	r24, Y+1	; 0x01
     414:	f7 01       	movw	r30, r14
     416:	10 82       	st	Z, r1
     418:	81 83       	std	Z+1, r24	; 0x01
     41a:	ae 01       	movw	r20, r28
     41c:	4f 5f       	subi	r20, 0xFF	; 255
     41e:	5f 4f       	sbci	r21, 0xFF	; 255
     420:	63 e0       	ldi	r22, 0x03	; 3
     422:	81 2f       	mov	r24, r17
     424:	32 df       	rcall	.-412    	; 0x28a <SRF02_i2C_Read>
     426:	88 23       	and	r24, r24
     428:	11 f0       	breq	.+4      	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
     42a:	90 e0       	ldi	r25, 0x00	; 0
     42c:	08 c0       	rjmp	.+16     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
     42e:	99 81       	ldd	r25, Y+1	; 0x01
     430:	f7 01       	movw	r30, r14
     432:	20 81       	ld	r18, Z
     434:	31 81       	ldd	r19, Z+1	; 0x01
     436:	29 2b       	or	r18, r25
     438:	31 83       	std	Z+1, r19	; 0x01
     43a:	20 83       	st	Z, r18
     43c:	90 e0       	ldi	r25, 0x00	; 0
     43e:	0f 90       	pop	r0
     440:	df 91       	pop	r29
     442:	cf 91       	pop	r28
     444:	1f 91       	pop	r17
     446:	ff 90       	pop	r15
     448:	ef 90       	pop	r14
     44a:	08 95       	ret

0000044c <Timer0_Init>:
	UCSR0B = (1<<RXCIE0) | (1<<RXEN0) | (1<<TXEN0);  // RX IRQ, RX/TX enable
	UCSR0C = (1<<UCSZ01) | (1<<UCSZ00);              // 8N1
}
//=================타이머카운터0==================
void Timer0_Init(){//1ms
	TCCR0=(1<<WGM01)|(1<<CS00)|(1<<CS01)|(1<<CS02);
     44c:	8f e0       	ldi	r24, 0x0F	; 15
     44e:	83 bf       	out	0x33, r24	; 51
	TCNT0=0x00;
     450:	12 be       	out	0x32, r1	; 50
	OCR0=14;
     452:	8e e0       	ldi	r24, 0x0E	; 14
     454:	81 bf       	out	0x31, r24	; 49
	TIMSK=(1<<OCIE0);
     456:	82 e0       	ldi	r24, 0x02	; 2
     458:	87 bf       	out	0x37, r24	; 55
     45a:	08 95       	ret

0000045c <pwm1_init>:
}

//=================타이머카운터1==================
void pwm1_init(void){
	// Timer1 Fast PWM 8bit
	TCCR1A = (1<<COM1A1)|(1<<COM1B1)|(1<<WGM10);
     45c:	81 ea       	ldi	r24, 0xA1	; 161
     45e:	8f bd       	out	0x2f, r24	; 47
	TCCR1B = (1<<WGM12)|(1<<CS11); // prescaler 8
     460:	8a e0       	ldi	r24, 0x0A	; 10
     462:	8e bd       	out	0x2e, r24	; 46
     464:	08 95       	ret

00000466 <pwm3_init>:
	
}
//=================타이머카운터3==================
void pwm3_init(void){
	// Timer3 Fast PWM 8bit
	TCCR3A = (1<<COM3A1)|(1<<COM3B1)|(1<<WGM30);
     466:	81 ea       	ldi	r24, 0xA1	; 161
     468:	80 93 8b 00 	sts	0x008B, r24	; 0x80008b <__TEXT_REGION_LENGTH__+0x7e008b>
	TCCR3B = (1<<WGM32)|(1<<CS31); // prescaler 8
     46c:	8a e0       	ldi	r24, 0x0A	; 10
     46e:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7e008a>
     472:	08 95       	ret

00000474 <Timer2_Init>:
}
//=============== 부저용 타이머카운터 2===============
void Timer2_Init(){
	  
	 // prescaler = 64
	 TCCR2 = (1<<WGM21) | (1<<CS22);
     474:	8c e0       	ldi	r24, 0x0C	; 12
     476:	85 bd       	out	0x25, r24	; 37

	 // 2kHz tick
	 // OCR2 = F_CPU/(64*2000) - 1 ≈ 114
	 OCR2 = 114;
     478:	82 e7       	ldi	r24, 0x72	; 114
     47a:	83 bd       	out	0x23, r24	; 35

	   // 비교매치 인터럽트 enable
	   TIMSK |= (1<<OCIE2);
     47c:	87 b7       	in	r24, 0x37	; 55
     47e:	80 68       	ori	r24, 0x80	; 128
     480:	87 bf       	out	0x37, r24	; 55
     482:	08 95       	ret

00000484 <SubParam_Init>:
	sub_param.dir_flag             = FORWARD;
	sub_param_change = 0;
}

void SubParam_Init(void)
{
     484:	cf 93       	push	r28
	uint8_t magic = eeprom_read_byte(EE_SUB_PARAM_MAGIC_ADDR);
     486:	80 e1       	ldi	r24, 0x10	; 16
     488:	90 e0       	ldi	r25, 0x00	; 0
     48a:	0e 94 d9 10 	call	0x21b2	; 0x21b2 <eeprom_read_byte>
     48e:	c8 2f       	mov	r28, r24
	uint8_t ver   = eeprom_read_byte(EE_SUB_PARAM_VER_ADDR);
     490:	81 e1       	ldi	r24, 0x11	; 17
     492:	90 e0       	ldi	r25, 0x00	; 0
     494:	0e 94 d9 10 	call	0x21b2	; 0x21b2 <eeprom_read_byte>

	if (magic != EE_SUB_PARAM_MAGIC || ver != EE_SUB_PARAM_VER) {
     498:	cb 36       	cpi	r28, 0x6B	; 107
     49a:	11 f4       	brne	.+4      	; 0x4a0 <SubParam_Init+0x1c>
     49c:	81 30       	cpi	r24, 0x01	; 1
     49e:	29 f0       	breq	.+10     	; 0x4aa <SubParam_Init+0x26>
		SubParam_SetDefault();
     4a0:	54 de       	rcall	.-856    	; 0x14a <SubParam_SetDefault>
		sub_param_change = 1;
     4a2:	81 e0       	ldi	r24, 0x01	; 1
     4a4:	80 93 d6 03 	sts	0x03D6, r24	; 0x8003d6 <sub_param_change>
		return;
     4a8:	0a c0       	rjmp	.+20     	; 0x4be <SubParam_Init+0x3a>
	}

	eeprom_read_block(&sub_param, EE_SUB_PARAM_DATA_ADDR, sizeof(Parameter_Sub));
     4aa:	45 e0       	ldi	r20, 0x05	; 5
     4ac:	50 e0       	ldi	r21, 0x00	; 0
     4ae:	62 e1       	ldi	r22, 0x12	; 18
     4b0:	70 e0       	ldi	r23, 0x00	; 0
     4b2:	87 ed       	ldi	r24, 0xD7	; 215
     4b4:	93 e0       	ldi	r25, 0x03	; 3
     4b6:	0e 94 c9 10 	call	0x2192	; 0x2192 <eeprom_read_block>
	sub_param_change = 0;
     4ba:	10 92 d6 03 	sts	0x03D6, r1	; 0x8003d6 <sub_param_change>
}
     4be:	cf 91       	pop	r28
     4c0:	08 95       	ret

000004c2 <SubParam_SaveNow>:

void SubParam_SaveNow(void)
{
     4c2:	1f 93       	push	r17
     4c4:	cf 93       	push	r28
     4c6:	df 93       	push	r29
     4c8:	00 d0       	rcall	.+0      	; 0x4ca <SubParam_SaveNow+0x8>
     4ca:	00 d0       	rcall	.+0      	; 0x4cc <SubParam_SaveNow+0xa>
     4cc:	1f 92       	push	r1
     4ce:	cd b7       	in	r28, 0x3d	; 61
     4d0:	de b7       	in	r29, 0x3e	; 62
	Parameter_Sub snap;
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     4d2:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     4d4:	f8 94       	cli
     4d6:	81 e0       	ldi	r24, 0x01	; 1
     4d8:	0a c0       	rjmp	.+20     	; 0x4ee <SubParam_SaveNow+0x2c>
		snap = sub_param;
     4da:	85 e0       	ldi	r24, 0x05	; 5
     4dc:	e7 ed       	ldi	r30, 0xD7	; 215
     4de:	f3 e0       	ldi	r31, 0x03	; 3
     4e0:	de 01       	movw	r26, r28
     4e2:	11 96       	adiw	r26, 0x01	; 1
     4e4:	01 90       	ld	r0, Z+
     4e6:	0d 92       	st	X+, r0
     4e8:	8a 95       	dec	r24
     4ea:	e1 f7       	brne	.-8      	; 0x4e4 <SubParam_SaveNow+0x22>
}

void SubParam_SaveNow(void)
{
	Parameter_Sub snap;
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     4ec:	80 e0       	ldi	r24, 0x00	; 0
     4ee:	81 11       	cpse	r24, r1
     4f0:	f4 cf       	rjmp	.-24     	; 0x4da <SubParam_SaveNow+0x18>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     4f2:	9f bf       	out	0x3f, r25	; 63
		snap = sub_param;
	}

	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     4f4:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     4f6:	f8 94       	cli
     4f8:	81 e0       	ldi	r24, 0x01	; 1
     4fa:	15 c0       	rjmp	.+42     	; 0x526 <SubParam_SaveNow+0x64>
		eeprom_update_byte(EE_SUB_PARAM_MAGIC_ADDR, EE_SUB_PARAM_MAGIC);
     4fc:	6b e6       	ldi	r22, 0x6B	; 107
     4fe:	80 e1       	ldi	r24, 0x10	; 16
     500:	90 e0       	ldi	r25, 0x00	; 0
     502:	0e 94 f0 10 	call	0x21e0	; 0x21e0 <eeprom_update_byte>
		eeprom_update_byte(EE_SUB_PARAM_VER_ADDR, EE_SUB_PARAM_VER);
     506:	61 e0       	ldi	r22, 0x01	; 1
     508:	81 e1       	ldi	r24, 0x11	; 17
     50a:	90 e0       	ldi	r25, 0x00	; 0
     50c:	0e 94 f0 10 	call	0x21e0	; 0x21e0 <eeprom_update_byte>
		eeprom_update_block(&snap, EE_SUB_PARAM_DATA_ADDR, sizeof(Parameter_Sub));
     510:	45 e0       	ldi	r20, 0x05	; 5
     512:	50 e0       	ldi	r21, 0x00	; 0
     514:	62 e1       	ldi	r22, 0x12	; 18
     516:	70 e0       	ldi	r23, 0x00	; 0
     518:	ce 01       	movw	r24, r28
     51a:	01 96       	adiw	r24, 0x01	; 1
     51c:	0e 94 e1 10 	call	0x21c2	; 0x21c2 <eeprom_update_block>
		sub_param_change = 0;
     520:	10 92 d6 03 	sts	0x03D6, r1	; 0x8003d6 <sub_param_change>
	Parameter_Sub snap;
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
		snap = sub_param;
	}

	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     524:	80 e0       	ldi	r24, 0x00	; 0
     526:	81 11       	cpse	r24, r1
     528:	e9 cf       	rjmp	.-46     	; 0x4fc <SubParam_SaveNow+0x3a>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     52a:	1f bf       	out	0x3f, r17	; 63
		eeprom_update_byte(EE_SUB_PARAM_MAGIC_ADDR, EE_SUB_PARAM_MAGIC);
		eeprom_update_byte(EE_SUB_PARAM_VER_ADDR, EE_SUB_PARAM_VER);
		eeprom_update_block(&snap, EE_SUB_PARAM_DATA_ADDR, sizeof(Parameter_Sub));
		sub_param_change = 0;
	}
}
     52c:	0f 90       	pop	r0
     52e:	0f 90       	pop	r0
     530:	0f 90       	pop	r0
     532:	0f 90       	pop	r0
     534:	0f 90       	pop	r0
     536:	df 91       	pop	r29
     538:	cf 91       	pop	r28
     53a:	1f 91       	pop	r17
     53c:	08 95       	ret

0000053e <SubParam_SaveIfChange>:

void SubParam_SaveIfChange(void)
{
	if (!sub_param_change) return;
     53e:	80 91 d6 03 	lds	r24, 0x03D6	; 0x8003d6 <sub_param_change>
     542:	81 11       	cpse	r24, r1
	SubParam_SaveNow();
     544:	be cf       	rjmp	.-132    	; 0x4c2 <SubParam_SaveNow>
     546:	08 95       	ret

00000548 <motor_speed_set>:
}


void motor_speed_set(uint8_t speed){
	OCR1A=speed;
     548:	90 e0       	ldi	r25, 0x00	; 0
     54a:	9b bd       	out	0x2b, r25	; 43
     54c:	8a bd       	out	0x2a, r24	; 42
	OCR1B =speed;
     54e:	99 bd       	out	0x29, r25	; 41
     550:	88 bd       	out	0x28, r24	; 40
	OCR3A=speed;
     552:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
     556:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
	OCR3B =speed;
     55a:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     55e:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
     562:	08 95       	ret

00000564 <send_ultra_to_sub_uart0>:
//필요 인수: 초음파 센서 값
//반환 값: 굳이 필요 X
//구현 필요 내용: 받은 초음파 센서 값을 형변환하여 전송(상위,하위 바이트 변환 필요)
			   //인터럽트를 사용 해 전송할 것이니 UDRIE1 활성화 필요
			   //(인터럽트 루틴 안에서 송신 후 비활성화 필요)*/
	srf_buf[1]=(*range>>8)&0xff;
     564:	dc 01       	movw	r26, r24
     566:	11 96       	adiw	r26, 0x01	; 1
     568:	2c 91       	ld	r18, X
     56a:	11 97       	sbiw	r26, 0x01	; 1
     56c:	e4 ed       	ldi	r30, 0xD4	; 212
     56e:	f3 e0       	ldi	r31, 0x03	; 3
     570:	21 83       	std	Z+1, r18	; 0x01
	srf_buf[0]=(*range&0xff);
     572:	8c 91       	ld	r24, X
     574:	80 83       	st	Z, r24
	srf_buf_idx=0;
     576:	10 92 d3 03 	sts	0x03D3, r1	; 0x8003d3 <srf_buf_idx>
	UCSR0B |= (1<<UDRIE0);
     57a:	8a b1       	in	r24, 0x0a	; 10
     57c:	80 62       	ori	r24, 0x20	; 32
     57e:	8a b9       	out	0x0a, r24	; 10
     580:	08 95       	ret

00000582 <main_rx_cmd_uart0>:
/*  
필요 인수: X
반환 값: 속도 제어 신호
구현 필요 내용: main_mcu로부터 받은 제어 신호를 수신함		  
*/	
	*motor_flag=speedflag_buf;
     582:	20 91 d1 03 	lds	r18, 0x03D1	; 0x8003d1 <speedflag_buf>
     586:	fc 01       	movw	r30, r24
     588:	20 83       	st	Z, r18
	*fcw_state=fcw_state_buf;
     58a:	80 91 d0 03 	lds	r24, 0x03D0	; 0x8003d0 <fcw_state_buf>
     58e:	fb 01       	movw	r30, r22
     590:	80 83       	st	Z, r24
     592:	08 95       	ret

00000594 <Ultrasonic_filtered>:
}

void Ultrasonic_filtered(unsigned int *range){
	static uint16_t prev_dfiltered = 0;
	if(*range == 0 || *range > 500){
     594:	fc 01       	movw	r30, r24
     596:	40 81       	ld	r20, Z
     598:	51 81       	ldd	r21, Z+1	; 0x01
     59a:	9a 01       	movw	r18, r20
     59c:	21 50       	subi	r18, 0x01	; 1
     59e:	31 09       	sbc	r19, r1
     5a0:	24 3f       	cpi	r18, 0xF4	; 244
     5a2:	31 40       	sbci	r19, 0x01	; 1
     5a4:	40 f0       	brcs	.+16     	; 0x5b6 <Ultrasonic_filtered+0x22>
		*range = prev_dfiltered;
     5a6:	20 91 3e 02 	lds	r18, 0x023E	; 0x80023e <__data_end>
     5aa:	30 91 3f 02 	lds	r19, 0x023F	; 0x80023f <__data_end+0x1>
     5ae:	fc 01       	movw	r30, r24
     5b0:	31 83       	std	Z+1, r19	; 0x01
     5b2:	20 83       	st	Z, r18
		return;
     5b4:	08 95       	ret
	}
	
	
	if(prev_dfiltered == 0){
     5b6:	20 91 3e 02 	lds	r18, 0x023E	; 0x80023e <__data_end>
     5ba:	30 91 3f 02 	lds	r19, 0x023F	; 0x80023f <__data_end+0x1>
     5be:	21 15       	cp	r18, r1
     5c0:	31 05       	cpc	r19, r1
     5c2:	29 f4       	brne	.+10     	; 0x5ce <Ultrasonic_filtered+0x3a>
		prev_dfiltered = *range;
     5c4:	50 93 3f 02 	sts	0x023F, r21	; 0x80023f <__data_end+0x1>
     5c8:	40 93 3e 02 	sts	0x023E, r20	; 0x80023e <__data_end>
		return;
     5cc:	08 95       	ret
	}

	// 필터 계수 0.25(0 < alpha < 1)
	*range=( (*range)+3*prev_dfiltered) / 4;
     5ce:	b9 01       	movw	r22, r18
     5d0:	66 0f       	add	r22, r22
     5d2:	77 1f       	adc	r23, r23
     5d4:	26 0f       	add	r18, r22
     5d6:	37 1f       	adc	r19, r23
     5d8:	24 0f       	add	r18, r20
     5da:	35 1f       	adc	r19, r21
     5dc:	36 95       	lsr	r19
     5de:	27 95       	ror	r18
     5e0:	36 95       	lsr	r19
     5e2:	27 95       	ror	r18
     5e4:	fc 01       	movw	r30, r24
     5e6:	31 83       	std	Z+1, r19	; 0x01
     5e8:	20 83       	st	Z, r18
	prev_dfiltered = *range;
     5ea:	30 93 3f 02 	sts	0x023F, r19	; 0x80023f <__data_end+0x1>
     5ee:	20 93 3e 02 	sts	0x023E, r18	; 0x80023e <__data_end>
     5f2:	08 95       	ret

000005f4 <motor_driection>:
	
	
}

void motor_driection(uint8_t dir_flag){
	  if (dir_flag == FORWARD)
     5f4:	81 11       	cpse	r24, r1
     5f6:	19 c0       	rjmp	.+50     	; 0x62a <motor_driection+0x36>
	  {
		 // A : PD0 = 1, PD1 = 0
		 PORTD |=  (1<<IN1_A);
     5f8:	82 b3       	in	r24, 0x12	; 18
     5fa:	80 61       	ori	r24, 0x10	; 16
     5fc:	82 bb       	out	0x12, r24	; 18
		 PORTD &= ~(1<<IN2_A);
     5fe:	82 b3       	in	r24, 0x12	; 18
     600:	8f 7d       	andi	r24, 0xDF	; 223
     602:	82 bb       	out	0x12, r24	; 18

		 // B : PD2 = 1, PD3 = 0
		 PORTD |=  (1<<IN1_B);
     604:	82 b3       	in	r24, 0x12	; 18
     606:	80 64       	ori	r24, 0x40	; 64
     608:	82 bb       	out	0x12, r24	; 18
		 PORTD &= ~(1<<IN2_B);
     60a:	82 b3       	in	r24, 0x12	; 18
     60c:	8f 77       	andi	r24, 0x7F	; 127
     60e:	82 bb       	out	0x12, r24	; 18

		 // C : PB0 = 1, PB1 = 0
		 PORTB |=  (1<<IN1_C);
     610:	88 b3       	in	r24, 0x18	; 24
     612:	81 60       	ori	r24, 0x01	; 1
     614:	88 bb       	out	0x18, r24	; 24
		 PORTB &= ~(1<<IN2_C);
     616:	88 b3       	in	r24, 0x18	; 24
     618:	8d 7f       	andi	r24, 0xFD	; 253
     61a:	88 bb       	out	0x18, r24	; 24

		 // D : PB2 = 1, PB3 = 0
		 PORTB |=  (1<<IN1_D);
     61c:	88 b3       	in	r24, 0x18	; 24
     61e:	84 60       	ori	r24, 0x04	; 4
     620:	88 bb       	out	0x18, r24	; 24
		 PORTB &= ~(1<<IN2_D);
     622:	88 b3       	in	r24, 0x18	; 24
     624:	87 7f       	andi	r24, 0xF7	; 247
     626:	88 bb       	out	0x18, r24	; 24
     628:	08 95       	ret
		}
	  else   // BACKWARD
	  {
		 
		 PORTD &= ~(1<<IN1_A);
     62a:	82 b3       	in	r24, 0x12	; 18
     62c:	8f 7e       	andi	r24, 0xEF	; 239
     62e:	82 bb       	out	0x12, r24	; 18
		 PORTD |=  (1<<IN2_A);
     630:	82 b3       	in	r24, 0x12	; 18
     632:	80 62       	ori	r24, 0x20	; 32
     634:	82 bb       	out	0x12, r24	; 18

	
		 PORTD &= ~(1<<IN1_B);
     636:	82 b3       	in	r24, 0x12	; 18
     638:	8f 7b       	andi	r24, 0xBF	; 191
     63a:	82 bb       	out	0x12, r24	; 18
		 PORTD |=  (1<<IN2_B);
     63c:	82 b3       	in	r24, 0x12	; 18
     63e:	80 68       	ori	r24, 0x80	; 128
     640:	82 bb       	out	0x12, r24	; 18

	
		 PORTB &= ~(1<<IN1_C);
     642:	88 b3       	in	r24, 0x18	; 24
     644:	8e 7f       	andi	r24, 0xFE	; 254
     646:	88 bb       	out	0x18, r24	; 24
		 PORTB |=  (1<<IN2_C);
     648:	88 b3       	in	r24, 0x18	; 24
     64a:	82 60       	ori	r24, 0x02	; 2
     64c:	88 bb       	out	0x18, r24	; 24

	
		 PORTB &= ~(1<<IN1_D);
     64e:	88 b3       	in	r24, 0x18	; 24
     650:	8b 7f       	andi	r24, 0xFB	; 251
     652:	88 bb       	out	0x18, r24	; 24
		 PORTB |=  (1<<IN2_D);
     654:	88 b3       	in	r24, 0x18	; 24
     656:	88 60       	ori	r24, 0x08	; 8
     658:	88 bb       	out	0x18, r24	; 24
     65a:	08 95       	ret

0000065c <motor_drive>:
		}
}

//서브 모터 구동
void motor_drive(uint8_t flag, uint8_t *speed){
     65c:	cf 93       	push	r28
     65e:	df 93       	push	r29
     660:	eb 01       	movw	r28, r22
	if (flag==SPEED_UP){
     662:	81 30       	cpi	r24, 0x01	; 1
     664:	29 f4       	brne	.+10     	; 0x670 <motor_drive+0x14>
		*speed=(uint8_t)sub_param.motor_speed_basic;
     666:	80 91 d7 03 	lds	r24, 0x03D7	; 0x8003d7 <sub_param>
     66a:	88 83       	st	Y, r24
		motor_speed_set(*speed);
     66c:	6d df       	rcall	.-294    	; 0x548 <motor_speed_set>
     66e:	2d c0       	rjmp	.+90     	; 0x6ca <motor_drive+0x6e>
		
	}
	else if (flag==SPEED_DOWN){
     670:	82 30       	cpi	r24, 0x02	; 2
     672:	29 f4       	brne	.+10     	; 0x67e <motor_drive+0x22>
		*speed=(uint8_t)sub_param.motor_speed_decrease;
     674:	80 91 d9 03 	lds	r24, 0x03D9	; 0x8003d9 <sub_param+0x2>
		motor_speed_set(*speed);
     678:	88 83       	st	Y, r24
     67a:	66 df       	rcall	.-308    	; 0x548 <motor_speed_set>
     67c:	26 c0       	rjmp	.+76     	; 0x6ca <motor_drive+0x6e>
		
	}
	else if(flag == SPEED_STAY){
     67e:	84 30       	cpi	r24, 0x04	; 4
		
		motor_speed_set(*speed);
     680:	19 f4       	brne	.+6      	; 0x688 <motor_drive+0x2c>
     682:	88 81       	ld	r24, Y
     684:	61 df       	rcall	.-318    	; 0x548 <motor_speed_set>
     686:	21 c0       	rjmp	.+66     	; 0x6ca <motor_drive+0x6e>
	}

	else if(flag==MOTOR_STOP){
     688:	83 30       	cpi	r24, 0x03	; 3
     68a:	f9 f4       	brne	.+62     	; 0x6ca <motor_drive+0x6e>
		for(int16_t s  = *speed; s >= 0; s -= 10){
     68c:	88 81       	ld	r24, Y
     68e:	90 e0       	ldi	r25, 0x00	; 0
     690:	11 c0       	rjmp	.+34     	; 0x6b4 <motor_drive+0x58>
			OCR1A = s;
     692:	9b bd       	out	0x2b, r25	; 43
     694:	8a bd       	out	0x2a, r24	; 42
			OCR1B = s;
     696:	99 bd       	out	0x29, r25	; 41
     698:	88 bd       	out	0x28, r24	; 40
			OCR3A = s;
     69a:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
     69e:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
			OCR3B = s;
     6a2:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     6a6:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6aa:	e3 e3       	ldi	r30, 0x33	; 51
     6ac:	fb e2       	ldi	r31, 0x2B	; 43
     6ae:	31 97       	sbiw	r30, 0x01	; 1
     6b0:	f1 f7       	brne	.-4      	; 0x6ae <motor_drive+0x52>
		
		motor_speed_set(*speed);
	}

	else if(flag==MOTOR_STOP){
		for(int16_t s  = *speed; s >= 0; s -= 10){
     6b2:	0a 97       	sbiw	r24, 0x0a	; 10
     6b4:	99 23       	and	r25, r25
			OCR1B = s;
			OCR3A = s;
			OCR3B = s;
			_delay_ms(3);
		}
		 motor_speed_set(0);
     6b6:	6c f7       	brge	.-38     	; 0x692 <motor_drive+0x36>
     6b8:	80 e0       	ldi	r24, 0x00	; 0
     6ba:	46 df       	rcall	.-372    	; 0x548 <motor_speed_set>
		*speed=0;
     6bc:	18 82       	st	Y, r1
		// IN 핀 모두 LOW (브레이크 해제)
		PORTD &= ~((1<<IN1_A)|(1<<IN2_A)|(1<<IN1_B)|(1<<IN2_B));
     6be:	82 b3       	in	r24, 0x12	; 18
     6c0:	8f 70       	andi	r24, 0x0F	; 15
     6c2:	82 bb       	out	0x12, r24	; 18
		PORTB &= ~((1<<IN1_C)|(1<<IN2_C)|(1<<IN1_D)|(1<<IN2_D));
     6c4:	88 b3       	in	r24, 0x18	; 24
     6c6:	80 7f       	andi	r24, 0xF0	; 240
     6c8:	88 bb       	out	0x18, r24	; 24
	}
	
}
     6ca:	df 91       	pop	r29
     6cc:	cf 91       	pop	r28
     6ce:	08 95       	ret

000006d0 <fcw_state_to_string>:
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     6d0:	e5 e6       	ldi	r30, 0x65	; 101
     6d2:	f0 e0       	ldi	r31, 0x00	; 0
     6d4:	90 81       	ld	r25, Z
     6d6:	9b 7f       	andi	r25, 0xFB	; 251
     6d8:	90 83       	st	Z, r25
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     6da:	90 81       	ld	r25, Z
     6dc:	9d 7f       	andi	r25, 0xFD	; 253
     6de:	90 83       	st	Z, r25
    LCD_CTRL |= (1 << LCD_EN);    // E high
     6e0:	90 81       	ld	r25, Z
     6e2:	91 60       	ori	r25, 0x01	; 1
     6e4:	90 83       	st	Z, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6e6:	96 ef       	ldi	r25, 0xF6	; 246
     6e8:	9a 95       	dec	r25
     6ea:	f1 f7       	brne	.-4      	; 0x6e8 <fcw_state_to_string+0x18>
    _delay_us(50);
    LCD_WINST = command;          // put command
     6ec:	90 ec       	ldi	r25, 0xC0	; 192
     6ee:	9b bb       	out	0x1b, r25	; 27
     6f0:	96 ef       	ldi	r25, 0xF6	; 246
     6f2:	9a 95       	dec	r25
     6f4:	f1 f7       	brne	.-4      	; 0x6f2 <fcw_state_to_string+0x22>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     6f6:	90 81       	ld	r25, Z
     6f8:	9e 7f       	andi	r25, 0xFE	; 254
     6fa:	90 83       	st	Z, r25

//펌웨어 수정(구현 가능 할 시)

void fcw_state_to_string(uint8_t state){
	LCD_Pos(1,0);
	switch(state){
     6fc:	81 30       	cpi	r24, 0x01	; 1
     6fe:	09 f4       	brne	.+2      	; 0x702 <fcw_state_to_string+0x32>
     700:	54 c0       	rjmp	.+168    	; 0x7aa <fcw_state_to_string+0xda>
     702:	50 f1       	brcs	.+84     	; 0x758 <fcw_state_to_string+0x88>
     704:	82 30       	cpi	r24, 0x02	; 2
     706:	09 f4       	brne	.+2      	; 0x70a <fcw_state_to_string+0x3a>
     708:	79 c0       	rjmp	.+242    	; 0x7fc <fcw_state_to_string+0x12c>
     70a:	83 30       	cpi	r24, 0x03	; 3
     70c:	09 f4       	brne	.+2      	; 0x710 <fcw_state_to_string+0x40>
     70e:	9f c0       	rjmp	.+318    	; 0x84e <fcw_state_to_string+0x17e>
     710:	c7 c0       	rjmp	.+398    	; 0x8a0 <fcw_state_to_string+0x1d0>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     712:	11 96       	adiw	r26, 0x01	; 1
     714:	81 e0       	ldi	r24, 0x01	; 1
     716:	06 c0       	rjmp	.+12     	; 0x724 <fcw_state_to_string+0x54>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     718:	e6 e6       	ldi	r30, 0x66	; 102
     71a:	fe e0       	ldi	r31, 0x0E	; 14
     71c:	31 97       	sbiw	r30, 0x01	; 1
     71e:	f1 f7       	brne	.-4      	; 0x71c <fcw_state_to_string+0x4c>
     720:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     722:	82 2f       	mov	r24, r18
     724:	2f ef       	ldi	r18, 0xFF	; 255
     726:	28 0f       	add	r18, r24
     728:	81 11       	cpse	r24, r1
     72a:	f6 cf       	rjmp	.-20     	; 0x718 <fcw_state_to_string+0x48>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     72c:	e5 e6       	ldi	r30, 0x65	; 101
     72e:	f0 e0       	ldi	r31, 0x00	; 0
     730:	80 81       	ld	r24, Z
     732:	84 60       	ori	r24, 0x04	; 4
     734:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     736:	80 81       	ld	r24, Z
     738:	8d 7f       	andi	r24, 0xFD	; 253
     73a:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     73c:	80 81       	ld	r24, Z
     73e:	81 60       	ori	r24, 0x01	; 1
     740:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     742:	86 ef       	ldi	r24, 0xF6	; 246
     744:	8a 95       	dec	r24
     746:	f1 f7       	brne	.-4      	; 0x744 <fcw_state_to_string+0x74>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     748:	9b bb       	out	0x1b, r25	; 27
     74a:	96 ef       	ldi	r25, 0xF6	; 246
     74c:	9a 95       	dec	r25
     74e:	f1 f7       	brne	.-4      	; 0x74c <fcw_state_to_string+0x7c>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     750:	80 81       	ld	r24, Z
     752:	8e 7f       	andi	r24, 0xFE	; 254
     754:	80 83       	st	Z, r24
     756:	02 c0       	rjmp	.+4      	; 0x75c <fcw_state_to_string+0x8c>
     758:	a0 e0       	ldi	r26, 0x00	; 0
     75a:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     75c:	9c 91       	ld	r25, X
     75e:	91 11       	cpse	r25, r1
     760:	d8 cf       	rjmp	.-80     	; 0x712 <fcw_state_to_string+0x42>
     762:	08 95       	ret
        LCD_Char((uint8_t)*str++);
     764:	11 96       	adiw	r26, 0x01	; 1
     766:	81 e0       	ldi	r24, 0x01	; 1
     768:	06 c0       	rjmp	.+12     	; 0x776 <fcw_state_to_string+0xa6>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     76a:	e6 e6       	ldi	r30, 0x66	; 102
     76c:	fe e0       	ldi	r31, 0x0E	; 14
     76e:	31 97       	sbiw	r30, 0x01	; 1
     770:	f1 f7       	brne	.-4      	; 0x76e <fcw_state_to_string+0x9e>
     772:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     774:	82 2f       	mov	r24, r18
     776:	2f ef       	ldi	r18, 0xFF	; 255
     778:	28 0f       	add	r18, r24
     77a:	81 11       	cpse	r24, r1
     77c:	f6 cf       	rjmp	.-20     	; 0x76a <fcw_state_to_string+0x9a>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     77e:	e5 e6       	ldi	r30, 0x65	; 101
     780:	f0 e0       	ldi	r31, 0x00	; 0
     782:	80 81       	ld	r24, Z
     784:	84 60       	ori	r24, 0x04	; 4
     786:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     788:	80 81       	ld	r24, Z
     78a:	8d 7f       	andi	r24, 0xFD	; 253
     78c:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     78e:	80 81       	ld	r24, Z
     790:	81 60       	ori	r24, 0x01	; 1
     792:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     794:	86 ef       	ldi	r24, 0xF6	; 246
     796:	8a 95       	dec	r24
     798:	f1 f7       	brne	.-4      	; 0x796 <fcw_state_to_string+0xc6>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     79a:	9b bb       	out	0x1b, r25	; 27
     79c:	96 ef       	ldi	r25, 0xF6	; 246
     79e:	9a 95       	dec	r25
     7a0:	f1 f7       	brne	.-4      	; 0x79e <fcw_state_to_string+0xce>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     7a2:	80 81       	ld	r24, Z
     7a4:	8e 7f       	andi	r24, 0xFE	; 254
     7a6:	80 83       	st	Z, r24
     7a8:	02 c0       	rjmp	.+4      	; 0x7ae <fcw_state_to_string+0xde>
     7aa:	af e0       	ldi	r26, 0x0F	; 15
     7ac:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     7ae:	9c 91       	ld	r25, X
     7b0:	91 11       	cpse	r25, r1
     7b2:	d8 cf       	rjmp	.-80     	; 0x764 <fcw_state_to_string+0x94>
     7b4:	08 95       	ret
        LCD_Char((uint8_t)*str++);
     7b6:	11 96       	adiw	r26, 0x01	; 1
     7b8:	81 e0       	ldi	r24, 0x01	; 1
     7ba:	06 c0       	rjmp	.+12     	; 0x7c8 <fcw_state_to_string+0xf8>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7bc:	e6 e6       	ldi	r30, 0x66	; 102
     7be:	fe e0       	ldi	r31, 0x0E	; 14
     7c0:	31 97       	sbiw	r30, 0x01	; 1
     7c2:	f1 f7       	brne	.-4      	; 0x7c0 <fcw_state_to_string+0xf0>
     7c4:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     7c6:	82 2f       	mov	r24, r18
     7c8:	2f ef       	ldi	r18, 0xFF	; 255
     7ca:	28 0f       	add	r18, r24
     7cc:	81 11       	cpse	r24, r1
     7ce:	f6 cf       	rjmp	.-20     	; 0x7bc <fcw_state_to_string+0xec>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     7d0:	e5 e6       	ldi	r30, 0x65	; 101
     7d2:	f0 e0       	ldi	r31, 0x00	; 0
     7d4:	80 81       	ld	r24, Z
     7d6:	84 60       	ori	r24, 0x04	; 4
     7d8:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     7da:	80 81       	ld	r24, Z
     7dc:	8d 7f       	andi	r24, 0xFD	; 253
     7de:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     7e0:	80 81       	ld	r24, Z
     7e2:	81 60       	ori	r24, 0x01	; 1
     7e4:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7e6:	86 ef       	ldi	r24, 0xF6	; 246
     7e8:	8a 95       	dec	r24
     7ea:	f1 f7       	brne	.-4      	; 0x7e8 <fcw_state_to_string+0x118>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     7ec:	9b bb       	out	0x1b, r25	; 27
     7ee:	96 ef       	ldi	r25, 0xF6	; 246
     7f0:	9a 95       	dec	r25
     7f2:	f1 f7       	brne	.-4      	; 0x7f0 <fcw_state_to_string+0x120>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     7f4:	80 81       	ld	r24, Z
     7f6:	8e 7f       	andi	r24, 0xFE	; 254
     7f8:	80 83       	st	Z, r24
     7fa:	02 c0       	rjmp	.+4      	; 0x800 <fcw_state_to_string+0x130>
     7fc:	ae e1       	ldi	r26, 0x1E	; 30
     7fe:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     800:	9c 91       	ld	r25, X
     802:	91 11       	cpse	r25, r1
     804:	d8 cf       	rjmp	.-80     	; 0x7b6 <fcw_state_to_string+0xe6>
     806:	08 95       	ret
        LCD_Char((uint8_t)*str++);
     808:	11 96       	adiw	r26, 0x01	; 1
     80a:	81 e0       	ldi	r24, 0x01	; 1
     80c:	06 c0       	rjmp	.+12     	; 0x81a <fcw_state_to_string+0x14a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     80e:	e6 e6       	ldi	r30, 0x66	; 102
     810:	fe e0       	ldi	r31, 0x0E	; 14
     812:	31 97       	sbiw	r30, 0x01	; 1
     814:	f1 f7       	brne	.-4      	; 0x812 <fcw_state_to_string+0x142>
     816:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     818:	82 2f       	mov	r24, r18
     81a:	2f ef       	ldi	r18, 0xFF	; 255
     81c:	28 0f       	add	r18, r24
     81e:	81 11       	cpse	r24, r1
     820:	f6 cf       	rjmp	.-20     	; 0x80e <fcw_state_to_string+0x13e>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     822:	e5 e6       	ldi	r30, 0x65	; 101
     824:	f0 e0       	ldi	r31, 0x00	; 0
     826:	80 81       	ld	r24, Z
     828:	84 60       	ori	r24, 0x04	; 4
     82a:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     82c:	80 81       	ld	r24, Z
     82e:	8d 7f       	andi	r24, 0xFD	; 253
     830:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     832:	80 81       	ld	r24, Z
     834:	81 60       	ori	r24, 0x01	; 1
     836:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     838:	86 ef       	ldi	r24, 0xF6	; 246
     83a:	8a 95       	dec	r24
     83c:	f1 f7       	brne	.-4      	; 0x83a <fcw_state_to_string+0x16a>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     83e:	9b bb       	out	0x1b, r25	; 27
     840:	96 ef       	ldi	r25, 0xF6	; 246
     842:	9a 95       	dec	r25
     844:	f1 f7       	brne	.-4      	; 0x842 <fcw_state_to_string+0x172>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     846:	80 81       	ld	r24, Z
     848:	8e 7f       	andi	r24, 0xFE	; 254
     84a:	80 83       	st	Z, r24
     84c:	02 c0       	rjmp	.+4      	; 0x852 <fcw_state_to_string+0x182>
     84e:	ad e2       	ldi	r26, 0x2D	; 45
     850:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     852:	9c 91       	ld	r25, X
     854:	91 11       	cpse	r25, r1
     856:	d8 cf       	rjmp	.-80     	; 0x808 <fcw_state_to_string+0x138>
     858:	08 95       	ret
        LCD_Char((uint8_t)*str++);
     85a:	11 96       	adiw	r26, 0x01	; 1
     85c:	81 e0       	ldi	r24, 0x01	; 1
     85e:	06 c0       	rjmp	.+12     	; 0x86c <fcw_state_to_string+0x19c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     860:	e6 e6       	ldi	r30, 0x66	; 102
     862:	fe e0       	ldi	r31, 0x0E	; 14
     864:	31 97       	sbiw	r30, 0x01	; 1
     866:	f1 f7       	brne	.-4      	; 0x864 <fcw_state_to_string+0x194>
     868:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     86a:	82 2f       	mov	r24, r18
     86c:	2f ef       	ldi	r18, 0xFF	; 255
     86e:	28 0f       	add	r18, r24
     870:	81 11       	cpse	r24, r1
     872:	f6 cf       	rjmp	.-20     	; 0x860 <fcw_state_to_string+0x190>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     874:	e5 e6       	ldi	r30, 0x65	; 101
     876:	f0 e0       	ldi	r31, 0x00	; 0
     878:	80 81       	ld	r24, Z
     87a:	84 60       	ori	r24, 0x04	; 4
     87c:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     87e:	80 81       	ld	r24, Z
     880:	8d 7f       	andi	r24, 0xFD	; 253
     882:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     884:	80 81       	ld	r24, Z
     886:	81 60       	ori	r24, 0x01	; 1
     888:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     88a:	86 ef       	ldi	r24, 0xF6	; 246
     88c:	8a 95       	dec	r24
     88e:	f1 f7       	brne	.-4      	; 0x88c <fcw_state_to_string+0x1bc>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     890:	9b bb       	out	0x1b, r25	; 27
     892:	96 ef       	ldi	r25, 0xF6	; 246
     894:	9a 95       	dec	r25
     896:	f1 f7       	brne	.-4      	; 0x894 <fcw_state_to_string+0x1c4>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     898:	80 81       	ld	r24, Z
     89a:	8e 7f       	andi	r24, 0xFE	; 254
     89c:	80 83       	st	Z, r24
     89e:	02 c0       	rjmp	.+4      	; 0x8a4 <fcw_state_to_string+0x1d4>
     8a0:	ad e2       	ldi	r26, 0x2D	; 45
     8a2:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     8a4:	9c 91       	ld	r25, X
     8a6:	91 11       	cpse	r25, r1
     8a8:	d8 cf       	rjmp	.-80     	; 0x85a <fcw_state_to_string+0x18a>
     8aa:	08 95       	ret

000008ac <buzzer_player>:
			break;
	}
}
void buzzer_player(uint8_t state)
{
	switch(state)
     8ac:	81 30       	cpi	r24, 0x01	; 1
     8ae:	81 f0       	breq	.+32     	; 0x8d0 <buzzer_player+0x24>
     8b0:	28 f0       	brcs	.+10     	; 0x8bc <buzzer_player+0x10>
     8b2:	82 30       	cpi	r24, 0x02	; 2
     8b4:	01 f1       	breq	.+64     	; 0x8f6 <buzzer_player+0x4a>
     8b6:	83 30       	cpi	r24, 0x03	; 3
     8b8:	59 f1       	breq	.+86     	; 0x910 <buzzer_player+0x64>
     8ba:	08 95       	ret
	{
		case FCW_SAFE:
		buz_enable = 0;
     8bc:	10 92 ca 03 	sts	0x03CA, r1	; 0x8003ca <buz_enable>
		buz_pattern = 0;
     8c0:	10 92 c9 03 	sts	0x03C9, r1	; 0x8003c9 <buz_pattern>
		PORTG &= ~_BV(BUZZ_PIN_BIT);
     8c4:	e5 e6       	ldi	r30, 0x65	; 101
     8c6:	f0 e0       	ldi	r31, 0x00	; 0
     8c8:	80 81       	ld	r24, Z
     8ca:	8f 7e       	andi	r24, 0xEF	; 239
     8cc:	80 83       	st	Z, r24
		break;
     8ce:	08 95       	ret

		case FCW_WARNING:
		buz_enable = 1;
     8d0:	81 e0       	ldi	r24, 0x01	; 1
     8d2:	80 93 ca 03 	sts	0x03CA, r24	; 0x8003ca <buz_enable>
		buz_pattern = 1;  // 더블 비프
     8d6:	80 93 c9 03 	sts	0x03C9, r24	; 0x8003c9 <buz_pattern>
		buz_half_ticks = buz_calc_half_ticks(700*4); // 낮은 주파수
     8da:	80 ef       	ldi	r24, 0xF0	; 240
     8dc:	9a e0       	ldi	r25, 0x0A	; 10
     8de:	06 dc       	rcall	.-2036   	; 0xec <buz_calc_half_ticks>
     8e0:	90 93 ce 03 	sts	0x03CE, r25	; 0x8003ce <buz_half_ticks+0x1>
     8e4:	80 93 cd 03 	sts	0x03CD, r24	; 0x8003cd <buz_half_ticks>

		buz_phase_cnt = 0;
     8e8:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <buz_phase_cnt+0x1>
     8ec:	10 92 c7 03 	sts	0x03C7, r1	; 0x8003c7 <buz_phase_cnt>
		warn_step = 0;
     8f0:	10 92 c6 03 	sts	0x03C6, r1	; 0x8003c6 <warn_step>
		break;
     8f4:	08 95       	ret

		case FCW_DANGER:
		buz_enable = 1;
     8f6:	81 e0       	ldi	r24, 0x01	; 1
     8f8:	80 93 ca 03 	sts	0x03CA, r24	; 0x8003ca <buz_enable>
		buz_pattern = 0;  // 연속음
     8fc:	10 92 c9 03 	sts	0x03C9, r1	; 0x8003c9 <buz_pattern>
		buz_half_ticks = buz_calc_half_ticks(2200*4); // 높은 주파수
     900:	80 e6       	ldi	r24, 0x60	; 96
     902:	92 e2       	ldi	r25, 0x22	; 34
     904:	f3 db       	rcall	.-2074   	; 0xec <buz_calc_half_ticks>
     906:	90 93 ce 03 	sts	0x03CE, r25	; 0x8003ce <buz_half_ticks+0x1>
     90a:	80 93 cd 03 	sts	0x03CD, r24	; 0x8003cd <buz_half_ticks>
		break;
     90e:	08 95       	ret

		case FCW_ERROR:
		buz_enable = 1;
     910:	81 e0       	ldi	r24, 0x01	; 1
     912:	80 93 ca 03 	sts	0x03CA, r24	; 0x8003ca <buz_enable>
		buz_pattern = 1;
     916:	80 93 c9 03 	sts	0x03C9, r24	; 0x8003c9 <buz_pattern>
		buz_half_ticks = buz_calc_half_ticks(2500*10);
     91a:	88 ea       	ldi	r24, 0xA8	; 168
     91c:	91 e6       	ldi	r25, 0x61	; 97
     91e:	e6 db       	rcall	.-2100   	; 0xec <buz_calc_half_ticks>
     920:	90 93 ce 03 	sts	0x03CE, r25	; 0x8003ce <buz_half_ticks+0x1>
     924:	80 93 cd 03 	sts	0x03CD, r24	; 0x8003cd <buz_half_ticks>
		buz_phase_cnt = 0;
     928:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <buz_phase_cnt+0x1>
     92c:	10 92 c7 03 	sts	0x03C7, r1	; 0x8003c7 <buz_phase_cnt>
		warn_step = 0;
     930:	10 92 c6 03 	sts	0x03C6, r1	; 0x8003c6 <warn_step>
     934:	08 95       	ret

00000936 <Main_SendLine>:

//==================================OTA==================================

void Main_SendLine(const char *msg)
{
	while (sub_tx_len != 0) { /* wait until previous send done */ }
     936:	20 91 40 02 	lds	r18, 0x0240	; 0x800240 <sub_tx_len>
     93a:	21 11       	cpse	r18, r1
     93c:	fc cf       	rjmp	.-8      	; 0x936 <Main_SendLine>
	sub_tx_len = snprintf(sub_tx_line, sizeof(sub_tx_line), "%s\n", msg);
     93e:	9f 93       	push	r25
     940:	8f 93       	push	r24
     942:	8c e3       	ldi	r24, 0x3C	; 60
     944:	91 e0       	ldi	r25, 0x01	; 1
     946:	9f 93       	push	r25
     948:	8f 93       	push	r24
     94a:	1f 92       	push	r1
     94c:	80 e8       	ldi	r24, 0x80	; 128
     94e:	8f 93       	push	r24
     950:	82 e4       	ldi	r24, 0x42	; 66
     952:	92 e0       	ldi	r25, 0x02	; 2
     954:	9f 93       	push	r25
     956:	8f 93       	push	r24
     958:	ae d5       	rcall	.+2908   	; 0x14b6 <snprintf>
     95a:	80 93 40 02 	sts	0x0240, r24	; 0x800240 <sub_tx_len>
	sub_tx_idx = 0;
     95e:	10 92 41 02 	sts	0x0241, r1	; 0x800241 <sub_tx_idx>
	
	UCSR0B |= (1<<UDRIE0);
     962:	8a b1       	in	r24, 0x0a	; 10
     964:	80 62       	ori	r24, 0x20	; 32
     966:	8a b9       	out	0x0a, r24	; 10
}
     968:	8d b7       	in	r24, 0x3d	; 61
     96a:	9e b7       	in	r25, 0x3e	; 62
     96c:	08 96       	adiw	r24, 0x08	; 8
     96e:	0f b6       	in	r0, 0x3f	; 63
     970:	f8 94       	cli
     972:	9e bf       	out	0x3e, r25	; 62
     974:	0f be       	out	0x3f, r0	; 63
     976:	8d bf       	out	0x3d, r24	; 61
     978:	08 95       	ret

0000097a <Sub_Send_parameter>:


void Sub_Send_parameter(){
     97a:	0f 93       	push	r16
     97c:	1f 93       	push	r17
     97e:	cf 93       	push	r28
     980:	df 93       	push	r29
     982:	cd b7       	in	r28, 0x3d	; 61
     984:	de b7       	in	r29, 0x3e	; 62
     986:	c0 58       	subi	r28, 0x80	; 128
     988:	d1 09       	sbc	r29, r1
     98a:	0f b6       	in	r0, 0x3f	; 63
     98c:	f8 94       	cli
     98e:	de bf       	out	0x3e, r29	; 62
     990:	0f be       	out	0x3f, r0	; 63
     992:	cd bf       	out	0x3d, r28	; 61

	snprintf(para_buf, sizeof(para_buf),
	"MOTOR_SPEED_BASIC:%3d;MOTOR_SPEED_DECREASE:%3d;MOTOR_DIR:%u",
	sub_param.motor_speed_basic,
	sub_param.motor_speed_decrease,
	(unsigned)sub_param.dir_flag);
     994:	e7 ed       	ldi	r30, 0xD7	; 215
     996:	f3 e0       	ldi	r31, 0x03	; 3
     998:	84 81       	ldd	r24, Z+4	; 0x04


void Sub_Send_parameter(){
	char para_buf[128];

	snprintf(para_buf, sizeof(para_buf),
     99a:	1f 92       	push	r1
     99c:	8f 93       	push	r24
     99e:	83 81       	ldd	r24, Z+3	; 0x03
     9a0:	8f 93       	push	r24
     9a2:	82 81       	ldd	r24, Z+2	; 0x02
     9a4:	8f 93       	push	r24
     9a6:	81 81       	ldd	r24, Z+1	; 0x01
     9a8:	8f 93       	push	r24
     9aa:	80 81       	ld	r24, Z
     9ac:	8f 93       	push	r24
     9ae:	80 e4       	ldi	r24, 0x40	; 64
     9b0:	91 e0       	ldi	r25, 0x01	; 1
     9b2:	9f 93       	push	r25
     9b4:	8f 93       	push	r24
     9b6:	1f 92       	push	r1
     9b8:	80 e8       	ldi	r24, 0x80	; 128
     9ba:	8f 93       	push	r24
     9bc:	8e 01       	movw	r16, r28
     9be:	0f 5f       	subi	r16, 0xFF	; 255
     9c0:	1f 4f       	sbci	r17, 0xFF	; 255
     9c2:	1f 93       	push	r17
     9c4:	0f 93       	push	r16
     9c6:	77 d5       	rcall	.+2798   	; 0x14b6 <snprintf>
	"MOTOR_SPEED_BASIC:%3d;MOTOR_SPEED_DECREASE:%3d;MOTOR_DIR:%u",
	sub_param.motor_speed_basic,
	sub_param.motor_speed_decrease,
	(unsigned)sub_param.dir_flag);

	Main_SendLine(para_buf);
     9c8:	c8 01       	movw	r24, r16
     9ca:	b5 df       	rcall	.-150    	; 0x936 <Main_SendLine>
}
     9cc:	0f b6       	in	r0, 0x3f	; 63
     9ce:	f8 94       	cli
     9d0:	de bf       	out	0x3e, r29	; 62
     9d2:	0f be       	out	0x3f, r0	; 63
     9d4:	cd bf       	out	0x3d, r28	; 61
     9d6:	c0 58       	subi	r28, 0x80	; 128
     9d8:	df 4f       	sbci	r29, 0xFF	; 255
     9da:	0f b6       	in	r0, 0x3f	; 63
     9dc:	f8 94       	cli
     9de:	de bf       	out	0x3e, r29	; 62
     9e0:	0f be       	out	0x3f, r0	; 63
     9e2:	cd bf       	out	0x3d, r28	; 61
     9e4:	df 91       	pop	r29
     9e6:	cf 91       	pop	r28
     9e8:	1f 91       	pop	r17
     9ea:	0f 91       	pop	r16
     9ec:	08 95       	ret

000009ee <SUB_Parameter_Update>:

void SUB_Parameter_Update(const char* key, uint16_t val){
     9ee:	0f 93       	push	r16
     9f0:	1f 93       	push	r17
     9f2:	cf 93       	push	r28
     9f4:	df 93       	push	r29
     9f6:	ec 01       	movw	r28, r24
     9f8:	8b 01       	movw	r16, r22
	
	if (strcmp(key, "MOTOR_SPEED_BASIC") == 0)
     9fa:	6c e7       	ldi	r22, 0x7C	; 124
     9fc:	71 e0       	ldi	r23, 0x01	; 1
     9fe:	52 d5       	rcall	.+2724   	; 0x14a4 <strcmp>
     a00:	89 2b       	or	r24, r25
     a02:	89 f4       	brne	.+34     	; 0xa26 <SUB_Parameter_Update+0x38>
	{
		if (val > 0 && val < 250)
     a04:	c8 01       	movw	r24, r16
     a06:	01 97       	sbiw	r24, 0x01	; 1
     a08:	89 3f       	cpi	r24, 0xF9	; 249
     a0a:	91 05       	cpc	r25, r1
     a0c:	20 f4       	brcc	.+8      	; 0xa16 <SUB_Parameter_Update+0x28>
		sub_param.motor_speed_basic = val;
     a0e:	10 93 d8 03 	sts	0x03D8, r17	; 0x8003d8 <sub_param+0x1>
     a12:	00 93 d7 03 	sts	0x03D7, r16	; 0x8003d7 <sub_param>
		sub_param_change=1;
     a16:	81 e0       	ldi	r24, 0x01	; 1
     a18:	80 93 d6 03 	sts	0x03D6, r24	; 0x8003d6 <sub_param_change>
		Main_SendLine("OTA:SUB:ACK:PARAM");
     a1c:	8e e8       	ldi	r24, 0x8E	; 142
     a1e:	91 e0       	ldi	r25, 0x01	; 1
		Sub_Send_parameter();
     a20:	8a df       	rcall	.-236    	; 0x936 <Main_SendLine>
     a22:	ab df       	rcall	.-170    	; 0x97a <Sub_Send_parameter>
		return;
     a24:	2d c0       	rjmp	.+90     	; 0xa80 <SUB_Parameter_Update+0x92>
	}
	else if (strcmp(key, "MOTOR_SPEED_DECREASE") == 0)
     a26:	60 ea       	ldi	r22, 0xA0	; 160
     a28:	71 e0       	ldi	r23, 0x01	; 1
     a2a:	ce 01       	movw	r24, r28
     a2c:	3b d5       	rcall	.+2678   	; 0x14a4 <strcmp>
     a2e:	89 2b       	or	r24, r25
     a30:	89 f4       	brne	.+34     	; 0xa54 <SUB_Parameter_Update+0x66>
	{
		if (val > 0 && val < 250)
     a32:	c8 01       	movw	r24, r16
     a34:	01 97       	sbiw	r24, 0x01	; 1
     a36:	89 3f       	cpi	r24, 0xF9	; 249
     a38:	91 05       	cpc	r25, r1
     a3a:	20 f4       	brcc	.+8      	; 0xa44 <SUB_Parameter_Update+0x56>
		sub_param.motor_speed_decrease= val;
     a3c:	10 93 da 03 	sts	0x03DA, r17	; 0x8003da <sub_param+0x3>
     a40:	00 93 d9 03 	sts	0x03D9, r16	; 0x8003d9 <sub_param+0x2>
		sub_param_change=1;
     a44:	81 e0       	ldi	r24, 0x01	; 1
     a46:	80 93 d6 03 	sts	0x03D6, r24	; 0x8003d6 <sub_param_change>
		Main_SendLine("OTA:SUB:ACK:PARAM");
     a4a:	8e e8       	ldi	r24, 0x8E	; 142
     a4c:	91 e0       	ldi	r25, 0x01	; 1
     a4e:	73 df       	rcall	.-282    	; 0x936 <Main_SendLine>
		Sub_Send_parameter();
     a50:	94 df       	rcall	.-216    	; 0x97a <Sub_Send_parameter>
		return;
     a52:	16 c0       	rjmp	.+44     	; 0xa80 <SUB_Parameter_Update+0x92>
	}
	else if (strcmp(key, "MOTOR_DIR") == 0)
     a54:	65 eb       	ldi	r22, 0xB5	; 181
     a56:	71 e0       	ldi	r23, 0x01	; 1
     a58:	ce 01       	movw	r24, r28
     a5a:	24 d5       	rcall	.+2632   	; 0x14a4 <strcmp>
     a5c:	89 2b       	or	r24, r25
     a5e:	69 f4       	brne	.+26     	; 0xa7a <SUB_Parameter_Update+0x8c>
     a60:	01 30       	cpi	r16, 0x01	; 1
	{
		if (val>0 && val<2)
     a62:	11 05       	cpc	r17, r1
     a64:	11 f4       	brne	.+4      	; 0xa6a <SUB_Parameter_Update+0x7c>
     a66:	00 93 db 03 	sts	0x03DB, r16	; 0x8003db <sub_param+0x4>
		sub_param.dir_flag = (uint8_t)val;
		sub_param_change=1;
     a6a:	81 e0       	ldi	r24, 0x01	; 1
     a6c:	80 93 d6 03 	sts	0x03D6, r24	; 0x8003d6 <sub_param_change>
		Main_SendLine("OTA:SUB:ACK:PARAM");
     a70:	8e e8       	ldi	r24, 0x8E	; 142
     a72:	91 e0       	ldi	r25, 0x01	; 1
     a74:	60 df       	rcall	.-320    	; 0x936 <Main_SendLine>
		Sub_Send_parameter();
     a76:	81 df       	rcall	.-254    	; 0x97a <Sub_Send_parameter>
     a78:	03 c0       	rjmp	.+6      	; 0xa80 <SUB_Parameter_Update+0x92>
		return;
     a7a:	8f eb       	ldi	r24, 0xBF	; 191
	}

	Main_SendLine("OTA:SUB:NACK:PARAM");
     a7c:	91 e0       	ldi	r25, 0x01	; 1
     a7e:	5b df       	rcall	.-330    	; 0x936 <Main_SendLine>
     a80:	df 91       	pop	r29
     a82:	cf 91       	pop	r28
	
}
     a84:	1f 91       	pop	r17
     a86:	0f 91       	pop	r16
     a88:	08 95       	ret

00000a8a <Parameter_change>:
     a8a:	cf 93       	push	r28
     a8c:	df 93       	push	r29

void Parameter_change(){
     a8e:	cd b7       	in	r28, 0x3d	; 61
     a90:	de b7       	in	r29, 0x3e	; 62
     a92:	a2 97       	sbiw	r28, 0x22	; 34
     a94:	0f b6       	in	r0, 0x3f	; 63
     a96:	f8 94       	cli
     a98:	de bf       	out	0x3e, r29	; 62
     a9a:	0f be       	out	0x3f, r0	; 63
     a9c:	cd bf       	out	0x3d, r28	; 61
	char key[32];
	int  val;
	
	
	if(!sub_ota_active) return;
     a9e:	80 91 c5 03 	lds	r24, 0x03C5	; 0x8003c5 <sub_ota_active>
     aa2:	88 23       	and	r24, r24
     aa4:	01 f1       	breq	.+64     	; 0xae6 <Parameter_change+0x5c>
	
	int r=sscanf(ota_line,":PARAM:%31[^:]:%d",key,&val);
     aa6:	ce 01       	movw	r24, r28
     aa8:	81 96       	adiw	r24, 0x21	; 33
     aaa:	9f 93       	push	r25
     aac:	8f 93       	push	r24
     aae:	80 97       	sbiw	r24, 0x20	; 32
     ab0:	9f 93       	push	r25
     ab2:	8f 93       	push	r24
     ab4:	82 ed       	ldi	r24, 0xD2	; 210
     ab6:	91 e0       	ldi	r25, 0x01	; 1
     ab8:	9f 93       	push	r25
     aba:	8f 93       	push	r24
     abc:	85 ec       	ldi	r24, 0xC5	; 197
     abe:	92 e0       	ldi	r25, 0x02	; 2
     ac0:	9f 93       	push	r25
     ac2:	8f 93       	push	r24
     ac4:	62 d5       	rcall	.+2756   	; 0x158a <sscanf>
	if (r != 2) {
     ac6:	0f b6       	in	r0, 0x3f	; 63
     ac8:	f8 94       	cli
     aca:	de bf       	out	0x3e, r29	; 62
     acc:	0f be       	out	0x3f, r0	; 63
     ace:	cd bf       	out	0x3d, r28	; 61
     ad0:	02 97       	sbiw	r24, 0x02	; 2
     ad2:	21 f0       	breq	.+8      	; 0xadc <Parameter_change+0x52>
		Main_SendLine("OTA:SUB:NAK:PARAM_FORMAT");  // 바로 보이게
     ad4:	84 ee       	ldi	r24, 0xE4	; 228
     ad6:	91 e0       	ldi	r25, 0x01	; 1
     ad8:	2e df       	rcall	.-420    	; 0x936 <Main_SendLine>
		return;
     ada:	05 c0       	rjmp	.+10     	; 0xae6 <Parameter_change+0x5c>
	}
	
	SUB_Parameter_Update(key,(uint16_t)val);
     adc:	69 a1       	ldd	r22, Y+33	; 0x21
     ade:	7a a1       	ldd	r23, Y+34	; 0x22
     ae0:	ce 01       	movw	r24, r28
     ae2:	01 96       	adiw	r24, 0x01	; 1
     ae4:	84 df       	rcall	.-248    	; 0x9ee <SUB_Parameter_Update>
}
     ae6:	a2 96       	adiw	r28, 0x22	; 34
     ae8:	0f b6       	in	r0, 0x3f	; 63
     aea:	f8 94       	cli
     aec:	de bf       	out	0x3e, r29	; 62
     aee:	0f be       	out	0x3f, r0	; 63
     af0:	cd bf       	out	0x3d, r28	; 61
     af2:	df 91       	pop	r29
     af4:	cf 91       	pop	r28
     af6:	08 95       	ret

00000af8 <__vector_19>:

/*===============MAIN_MCU와 송수신==========*/
//uart0 데이터 전송 인터럽트
ISR(USART0_UDRE_vect){
     af8:	1f 92       	push	r1
     afa:	0f 92       	push	r0
     afc:	0f b6       	in	r0, 0x3f	; 63
     afe:	0f 92       	push	r0
     b00:	11 24       	eor	r1, r1
     b02:	0b b6       	in	r0, 0x3b	; 59
     b04:	0f 92       	push	r0
     b06:	8f 93       	push	r24
     b08:	9f 93       	push	r25
     b0a:	ef 93       	push	r30
     b0c:	ff 93       	push	r31
	
	if(sub_ota_active){
     b0e:	80 91 c5 03 	lds	r24, 0x03C5	; 0x8003c5 <sub_ota_active>
     b12:	88 23       	and	r24, r24
     b14:	c9 f0       	breq	.+50     	; 0xb48 <__vector_19+0x50>
		UDR0=sub_tx_line[sub_tx_idx++];
     b16:	e0 91 41 02 	lds	r30, 0x0241	; 0x800241 <sub_tx_idx>
     b1a:	81 e0       	ldi	r24, 0x01	; 1
     b1c:	8e 0f       	add	r24, r30
     b1e:	80 93 41 02 	sts	0x0241, r24	; 0x800241 <sub_tx_idx>
     b22:	f0 e0       	ldi	r31, 0x00	; 0
     b24:	ee 5b       	subi	r30, 0xBE	; 190
     b26:	fd 4f       	sbci	r31, 0xFD	; 253
     b28:	80 81       	ld	r24, Z
     b2a:	8c b9       	out	0x0c, r24	; 12
		
		if(sub_tx_idx>=sub_tx_len){
     b2c:	90 91 41 02 	lds	r25, 0x0241	; 0x800241 <sub_tx_idx>
     b30:	80 91 40 02 	lds	r24, 0x0240	; 0x800240 <sub_tx_len>
     b34:	98 17       	cp	r25, r24
     b36:	00 f1       	brcs	.+64     	; 0xb78 <__vector_19+0x80>
			UCSR0B &= ~(1<<UDRIE0);
     b38:	8a b1       	in	r24, 0x0a	; 10
     b3a:	8f 7d       	andi	r24, 0xDF	; 223
     b3c:	8a b9       	out	0x0a, r24	; 10
			sub_tx_idx=0;
     b3e:	10 92 41 02 	sts	0x0241, r1	; 0x800241 <sub_tx_idx>
			sub_tx_len = 0; 
     b42:	10 92 40 02 	sts	0x0240, r1	; 0x800240 <sub_tx_len>
     b46:	18 c0       	rjmp	.+48     	; 0xb78 <__vector_19+0x80>
		}
		
		
	}
	
	else if(!sub_ota_active){
     b48:	80 91 c5 03 	lds	r24, 0x03C5	; 0x8003c5 <sub_ota_active>
     b4c:	81 11       	cpse	r24, r1
     b4e:	14 c0       	rjmp	.+40     	; 0xb78 <__vector_19+0x80>
		//하위 부터전송
		UDR0=srf_buf[srf_buf_idx++];
     b50:	e0 91 d3 03 	lds	r30, 0x03D3	; 0x8003d3 <srf_buf_idx>
     b54:	81 e0       	ldi	r24, 0x01	; 1
     b56:	8e 0f       	add	r24, r30
     b58:	80 93 d3 03 	sts	0x03D3, r24	; 0x8003d3 <srf_buf_idx>
     b5c:	f0 e0       	ldi	r31, 0x00	; 0
     b5e:	ec 52       	subi	r30, 0x2C	; 44
     b60:	fc 4f       	sbci	r31, 0xFC	; 252
     b62:	80 81       	ld	r24, Z
     b64:	8c b9       	out	0x0c, r24	; 12
	
		if(srf_buf_idx>=2){
     b66:	80 91 d3 03 	lds	r24, 0x03D3	; 0x8003d3 <srf_buf_idx>
     b6a:	82 30       	cpi	r24, 0x02	; 2
     b6c:	28 f0       	brcs	.+10     	; 0xb78 <__vector_19+0x80>
			UCSR0B &= ~(1<<UDRIE0);
     b6e:	8a b1       	in	r24, 0x0a	; 10
     b70:	8f 7d       	andi	r24, 0xDF	; 223
     b72:	8a b9       	out	0x0a, r24	; 10
			srf_buf_idx=0;
     b74:	10 92 d3 03 	sts	0x03D3, r1	; 0x8003d3 <srf_buf_idx>
		}
	
	
	}
}
     b78:	ff 91       	pop	r31
     b7a:	ef 91       	pop	r30
     b7c:	9f 91       	pop	r25
     b7e:	8f 91       	pop	r24
     b80:	0f 90       	pop	r0
     b82:	0b be       	out	0x3b, r0	; 59
     b84:	0f 90       	pop	r0
     b86:	0f be       	out	0x3f, r0	; 63
     b88:	0f 90       	pop	r0
     b8a:	1f 90       	pop	r1
     b8c:	18 95       	reti

00000b8e <__vector_18>:

//uart0 데이터 수신 인터럽트
ISR(USART0_RX_vect){
     b8e:	1f 92       	push	r1
     b90:	0f 92       	push	r0
     b92:	0f b6       	in	r0, 0x3f	; 63
     b94:	0f 92       	push	r0
     b96:	11 24       	eor	r1, r1
     b98:	0b b6       	in	r0, 0x3b	; 59
     b9a:	0f 92       	push	r0
     b9c:	2f 93       	push	r18
     b9e:	3f 93       	push	r19
     ba0:	4f 93       	push	r20
     ba2:	5f 93       	push	r21
     ba4:	6f 93       	push	r22
     ba6:	7f 93       	push	r23
     ba8:	8f 93       	push	r24
     baa:	9f 93       	push	r25
     bac:	af 93       	push	r26
     bae:	bf 93       	push	r27
     bb0:	ef 93       	push	r30
     bb2:	ff 93       	push	r31
		//fcw_state_buf=rx_buf[1];	
		//rx_complete_flag=true;
		//rx_idx=0;
	//}
	
	 uint8_t d = UDR0;
     bb4:	8c b1       	in	r24, 0x0c	; 12

	 // ===== OTA 모드면: ASCII 라인 수신 =====
	 if (sub_ota_active) {
     bb6:	90 91 c5 03 	lds	r25, 0x03C5	; 0x8003c5 <sub_ota_active>
     bba:	99 23       	and	r25, r25
     bbc:	c9 f1       	breq	.+114    	; 0xc30 <__vector_18+0xa2>
		 
		 if (d == 0xFA) {
     bbe:	8a 3f       	cpi	r24, 0xFA	; 250
     bc0:	b9 f4       	brne	.+46     	; 0xbf0 <__vector_18+0x62>
			 if (ota_close_state == 0) ota_close_state = 1;
     bc2:	90 91 c2 02 	lds	r25, 0x02C2	; 0x8002c2 <ota_close_state>
     bc6:	91 11       	cpse	r25, r1
     bc8:	04 c0       	rjmp	.+8      	; 0xbd2 <__vector_18+0x44>
     bca:	91 e0       	ldi	r25, 0x01	; 1
     bcc:	90 93 c2 02 	sts	0x02C2, r25	; 0x8002c2 <ota_close_state>
     bd0:	11 c0       	rjmp	.+34     	; 0xbf4 <__vector_18+0x66>
			 else {
				 // 연속 2개 확인
				 sub_ota_active = 0;
     bd2:	10 92 c5 03 	sts	0x03C5, r1	; 0x8003c5 <sub_ota_active>
				 ota_idx = 0;
     bd6:	10 92 c4 02 	sts	0x02C4, r1	; 0x8002c4 <ota_idx>
				 ota_line_ready = 0;
     bda:	10 92 c3 02 	sts	0x02C3, r1	; 0x8002c3 <ota_line_ready>
				 sub_tx_idx = 0;
     bde:	10 92 41 02 	sts	0x0241, r1	; 0x800241 <sub_tx_idx>
				 sub_tx_len = 0;          //  안전하게 초기화
     be2:	10 92 40 02 	sts	0x0240, r1	; 0x800240 <sub_tx_len>
				 UCSR0B &= ~(1<<UDRIE0);  //  TX 인터럽트 끄기
     be6:	8a b1       	in	r24, 0x0a	; 10
     be8:	8f 7d       	andi	r24, 0xDF	; 223
     bea:	8a b9       	out	0x0a, r24	; 10
				 SubParam_SaveIfChange(); 
     bec:	a8 dc       	rcall	.-1712   	; 0x53e <SubParam_SaveIfChange>
				 return;
     bee:	ee c0       	rjmp	.+476    	; 0xdcc <__vector_18+0x23e>
			 }
		 } 
		 else {
			ota_close_state = 0; // 연속성 깨지면 리셋
     bf0:	10 92 c2 02 	sts	0x02C2, r1	; 0x8002c2 <ota_close_state>
		 }
		 if (d == '\n') {
     bf4:	8a 30       	cpi	r24, 0x0A	; 10
     bf6:	61 f4       	brne	.+24     	; 0xc10 <__vector_18+0x82>
			 ota_line[ota_idx] = '\0';
     bf8:	e0 91 c4 02 	lds	r30, 0x02C4	; 0x8002c4 <ota_idx>
     bfc:	f0 e0       	ldi	r31, 0x00	; 0
     bfe:	eb 53       	subi	r30, 0x3B	; 59
     c00:	fd 4f       	sbci	r31, 0xFD	; 253
     c02:	10 82       	st	Z, r1
			 ota_line_ready = 1;
     c04:	81 e0       	ldi	r24, 0x01	; 1
     c06:	80 93 c3 02 	sts	0x02C3, r24	; 0x8002c3 <ota_line_ready>
			 ota_idx = 0;
     c0a:	10 92 c4 02 	sts	0x02C4, r1	; 0x8002c4 <ota_idx>
     c0e:	de c0       	rjmp	.+444    	; 0xdcc <__vector_18+0x23e>
			 } 
		 else {
			 if (ota_idx < sizeof(ota_line)-1) ota_line[ota_idx++] = (char)d;
     c10:	90 91 c4 02 	lds	r25, 0x02C4	; 0x8002c4 <ota_idx>
     c14:	9f 3f       	cpi	r25, 0xFF	; 255
     c16:	09 f4       	brne	.+2      	; 0xc1a <__vector_18+0x8c>
     c18:	d9 c0       	rjmp	.+434    	; 0xdcc <__vector_18+0x23e>
     c1a:	e0 91 c4 02 	lds	r30, 0x02C4	; 0x8002c4 <ota_idx>
     c1e:	91 e0       	ldi	r25, 0x01	; 1
     c20:	9e 0f       	add	r25, r30
     c22:	90 93 c4 02 	sts	0x02C4, r25	; 0x8002c4 <ota_idx>
     c26:	f0 e0       	ldi	r31, 0x00	; 0
     c28:	eb 53       	subi	r30, 0x3B	; 59
     c2a:	fd 4f       	sbci	r31, 0xFD	; 253
     c2c:	80 83       	st	Z, r24
     c2e:	ce c0       	rjmp	.+412    	; 0xdcc <__vector_18+0x23e>
		 }
		 return;
	 }

	 // ===== 평소 모드: 2바이트 motor/fcw =====
	 rx_buf[rx_idx++] = d;
     c30:	e0 91 d2 03 	lds	r30, 0x03D2	; 0x8003d2 <rx_idx>
     c34:	91 e0       	ldi	r25, 0x01	; 1
     c36:	9e 0f       	add	r25, r30
     c38:	90 93 d2 03 	sts	0x03D2, r25	; 0x8003d2 <rx_idx>
     c3c:	f0 e0       	ldi	r31, 0x00	; 0
     c3e:	e3 52       	subi	r30, 0x23	; 35
     c40:	fc 4f       	sbci	r31, 0xFC	; 252
     c42:	80 83       	st	Z, r24
	 if (rx_idx >= 2) {
     c44:	80 91 d2 03 	lds	r24, 0x03D2	; 0x8003d2 <rx_idx>
     c48:	82 30       	cpi	r24, 0x02	; 2
     c4a:	08 f4       	brcc	.+2      	; 0xc4e <__vector_18+0xc0>
     c4c:	bf c0       	rjmp	.+382    	; 0xdcc <__vector_18+0x23e>
		 //  토큰(0xFF,0xFF) 오면 OTA 모드 진입
		 if (rx_buf[0] == 0xFF && rx_buf[1] == 0xFF) {
     c4e:	80 91 dd 03 	lds	r24, 0x03DD	; 0x8003dd <rx_buf>
     c52:	8f 3f       	cpi	r24, 0xFF	; 255
     c54:	09 f0       	breq	.+2      	; 0xc58 <__vector_18+0xca>
     c56:	ad c0       	rjmp	.+346    	; 0xdb2 <__vector_18+0x224>
     c58:	80 91 de 03 	lds	r24, 0x03DE	; 0x8003de <rx_buf+0x1>
     c5c:	8f 3f       	cpi	r24, 0xFF	; 255
     c5e:	09 f0       	breq	.+2      	; 0xc62 <__vector_18+0xd4>
     c60:	a8 c0       	rjmp	.+336    	; 0xdb2 <__vector_18+0x224>
			 sub_ota_active = 1;
     c62:	91 e0       	ldi	r25, 0x01	; 1
     c64:	90 93 c5 03 	sts	0x03C5, r25	; 0x8003c5 <sub_ota_active>
			 rx_idx = 0;
     c68:	10 92 d2 03 	sts	0x03D2, r1	; 0x8003d2 <rx_idx>
			 ota_idx = 0;
     c6c:	10 92 c4 02 	sts	0x02C4, r1	; 0x8002c4 <ota_idx>
			 ota_line_ready = 0;
     c70:	10 92 c3 02 	sts	0x02C3, r1	; 0x8002c3 <ota_line_ready>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     c74:	e5 e6       	ldi	r30, 0x65	; 101
     c76:	f0 e0       	ldi	r31, 0x00	; 0
     c78:	80 81       	ld	r24, Z
     c7a:	8b 7f       	andi	r24, 0xFB	; 251
     c7c:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     c7e:	80 81       	ld	r24, Z
     c80:	8d 7f       	andi	r24, 0xFD	; 253
     c82:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     c84:	80 81       	ld	r24, Z
     c86:	81 60       	ori	r24, 0x01	; 1
     c88:	80 83       	st	Z, r24
     c8a:	86 ef       	ldi	r24, 0xF6	; 246
     c8c:	8a 95       	dec	r24
     c8e:	f1 f7       	brne	.-4      	; 0xc8c <__vector_18+0xfe>
    _delay_us(50);
    LCD_WINST = command;          // put command
     c90:	9b bb       	out	0x1b, r25	; 27
     c92:	86 ef       	ldi	r24, 0xF6	; 246
     c94:	8a 95       	dec	r24
     c96:	f1 f7       	brne	.-4      	; 0xc94 <__vector_18+0x106>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     c98:	80 81       	ld	r24, Z
     c9a:	8e 7f       	andi	r24, 0xFE	; 254
     c9c:	80 83       	st	Z, r24
     c9e:	82 e0       	ldi	r24, 0x02	; 2
     ca0:	06 c0       	rjmp	.+12     	; 0xcae <__vector_18+0x120>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ca2:	e6 e6       	ldi	r30, 0x66	; 102
     ca4:	fe e0       	ldi	r31, 0x0E	; 14
     ca6:	31 97       	sbiw	r30, 0x01	; 1
     ca8:	f1 f7       	brne	.-4      	; 0xca6 <__vector_18+0x118>
     caa:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     cac:	89 2f       	mov	r24, r25
     cae:	9f ef       	ldi	r25, 0xFF	; 255
     cb0:	98 0f       	add	r25, r24
     cb2:	81 11       	cpse	r24, r1
     cb4:	f6 cf       	rjmp	.-20     	; 0xca2 <__vector_18+0x114>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     cb6:	e5 e6       	ldi	r30, 0x65	; 101
     cb8:	f0 e0       	ldi	r31, 0x00	; 0
     cba:	80 81       	ld	r24, Z
     cbc:	8b 7f       	andi	r24, 0xFB	; 251
     cbe:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     cc0:	80 81       	ld	r24, Z
     cc2:	8d 7f       	andi	r24, 0xFD	; 253
     cc4:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     cc6:	80 81       	ld	r24, Z
     cc8:	81 60       	ori	r24, 0x01	; 1
     cca:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ccc:	86 ef       	ldi	r24, 0xF6	; 246
     cce:	8a 95       	dec	r24
     cd0:	f1 f7       	brne	.-4      	; 0xcce <__vector_18+0x140>
    _delay_us(50);
    LCD_WINST = command;          // put command
     cd2:	80 e8       	ldi	r24, 0x80	; 128
     cd4:	8b bb       	out	0x1b, r24	; 27
     cd6:	86 ef       	ldi	r24, 0xF6	; 246
     cd8:	8a 95       	dec	r24
     cda:	f1 f7       	brne	.-4      	; 0xcd8 <__vector_18+0x14a>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     cdc:	80 81       	ld	r24, Z
     cde:	8e 7f       	andi	r24, 0xFE	; 254
     ce0:	80 83       	st	Z, r24
     ce2:	ad ef       	ldi	r26, 0xFD	; 253
     ce4:	b1 e0       	ldi	r27, 0x01	; 1
     ce6:	22 c0       	rjmp	.+68     	; 0xd2c <__vector_18+0x19e>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     ce8:	11 96       	adiw	r26, 0x01	; 1
     cea:	81 e0       	ldi	r24, 0x01	; 1
     cec:	06 c0       	rjmp	.+12     	; 0xcfa <__vector_18+0x16c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     cee:	e6 e6       	ldi	r30, 0x66	; 102
     cf0:	fe e0       	ldi	r31, 0x0E	; 14
     cf2:	31 97       	sbiw	r30, 0x01	; 1
     cf4:	f1 f7       	brne	.-4      	; 0xcf2 <__vector_18+0x164>
     cf6:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     cf8:	82 2f       	mov	r24, r18
     cfa:	2f ef       	ldi	r18, 0xFF	; 255
     cfc:	28 0f       	add	r18, r24
     cfe:	81 11       	cpse	r24, r1
     d00:	f6 cf       	rjmp	.-20     	; 0xcee <__vector_18+0x160>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     d02:	e5 e6       	ldi	r30, 0x65	; 101
     d04:	f0 e0       	ldi	r31, 0x00	; 0
     d06:	80 81       	ld	r24, Z
     d08:	84 60       	ori	r24, 0x04	; 4
     d0a:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     d0c:	80 81       	ld	r24, Z
     d0e:	8d 7f       	andi	r24, 0xFD	; 253
     d10:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     d12:	80 81       	ld	r24, Z
     d14:	81 60       	ori	r24, 0x01	; 1
     d16:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d18:	86 ef       	ldi	r24, 0xF6	; 246
     d1a:	8a 95       	dec	r24
     d1c:	f1 f7       	brne	.-4      	; 0xd1a <__vector_18+0x18c>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     d1e:	9b bb       	out	0x1b, r25	; 27
     d20:	86 ef       	ldi	r24, 0xF6	; 246
     d22:	8a 95       	dec	r24
     d24:	f1 f7       	brne	.-4      	; 0xd22 <__vector_18+0x194>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     d26:	80 81       	ld	r24, Z
     d28:	8e 7f       	andi	r24, 0xFE	; 254
     d2a:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     d2c:	9c 91       	ld	r25, X
     d2e:	91 11       	cpse	r25, r1
     d30:	db cf       	rjmp	.-74     	; 0xce8 <__vector_18+0x15a>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     d32:	e5 e6       	ldi	r30, 0x65	; 101
     d34:	f0 e0       	ldi	r31, 0x00	; 0
     d36:	80 81       	ld	r24, Z
     d38:	8b 7f       	andi	r24, 0xFB	; 251
     d3a:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     d3c:	80 81       	ld	r24, Z
     d3e:	8d 7f       	andi	r24, 0xFD	; 253
     d40:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     d42:	80 81       	ld	r24, Z
     d44:	81 60       	ori	r24, 0x01	; 1
     d46:	80 83       	st	Z, r24
     d48:	86 ef       	ldi	r24, 0xF6	; 246
     d4a:	8a 95       	dec	r24
     d4c:	f1 f7       	brne	.-4      	; 0xd4a <__vector_18+0x1bc>
    _delay_us(50);
    LCD_WINST = command;          // put command
     d4e:	80 ec       	ldi	r24, 0xC0	; 192
     d50:	8b bb       	out	0x1b, r24	; 27
     d52:	86 ef       	ldi	r24, 0xF6	; 246
     d54:	8a 95       	dec	r24
     d56:	f1 f7       	brne	.-4      	; 0xd54 <__vector_18+0x1c6>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     d58:	80 81       	ld	r24, Z
     d5a:	8e 7f       	andi	r24, 0xFE	; 254
     d5c:	80 83       	st	Z, r24
     d5e:	a6 e0       	ldi	r26, 0x06	; 6
     d60:	b2 e0       	ldi	r27, 0x02	; 2
     d62:	22 c0       	rjmp	.+68     	; 0xda8 <__vector_18+0x21a>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     d64:	11 96       	adiw	r26, 0x01	; 1
     d66:	81 e0       	ldi	r24, 0x01	; 1
     d68:	06 c0       	rjmp	.+12     	; 0xd76 <__vector_18+0x1e8>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d6a:	e6 e6       	ldi	r30, 0x66	; 102
     d6c:	fe e0       	ldi	r31, 0x0E	; 14
     d6e:	31 97       	sbiw	r30, 0x01	; 1
     d70:	f1 f7       	brne	.-4      	; 0xd6e <__vector_18+0x1e0>
     d72:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     d74:	82 2f       	mov	r24, r18
     d76:	2f ef       	ldi	r18, 0xFF	; 255
     d78:	28 0f       	add	r18, r24
     d7a:	81 11       	cpse	r24, r1
     d7c:	f6 cf       	rjmp	.-20     	; 0xd6a <__vector_18+0x1dc>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     d7e:	e5 e6       	ldi	r30, 0x65	; 101
     d80:	f0 e0       	ldi	r31, 0x00	; 0
     d82:	80 81       	ld	r24, Z
     d84:	84 60       	ori	r24, 0x04	; 4
     d86:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     d88:	80 81       	ld	r24, Z
     d8a:	8d 7f       	andi	r24, 0xFD	; 253
     d8c:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     d8e:	80 81       	ld	r24, Z
     d90:	81 60       	ori	r24, 0x01	; 1
     d92:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d94:	86 ef       	ldi	r24, 0xF6	; 246
     d96:	8a 95       	dec	r24
     d98:	f1 f7       	brne	.-4      	; 0xd96 <__vector_18+0x208>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     d9a:	9b bb       	out	0x1b, r25	; 27
     d9c:	86 ef       	ldi	r24, 0xF6	; 246
     d9e:	8a 95       	dec	r24
     da0:	f1 f7       	brne	.-4      	; 0xd9e <__vector_18+0x210>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     da2:	80 81       	ld	r24, Z
     da4:	8e 7f       	andi	r24, 0xFE	; 254
     da6:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     da8:	9c 91       	ld	r25, X
     daa:	91 11       	cpse	r25, r1
			 LCD_Clear();
			 LCD_Pos(0,0);
			 LCD_Str("OTA MODE");
			 LCD_Pos(1,0);
			 LCD_Str("WAIT DATA...");
			 Sub_Send_parameter();
     dac:	db cf       	rjmp	.-74     	; 0xd64 <__vector_18+0x1d6>
     dae:	e5 dd       	rcall	.-1078   	; 0x97a <Sub_Send_parameter>
			 return;
     db0:	0d c0       	rjmp	.+26     	; 0xdcc <__vector_18+0x23e>
		 }

		 speedflag_buf = rx_buf[0];
     db2:	ed ed       	ldi	r30, 0xDD	; 221
     db4:	f3 e0       	ldi	r31, 0x03	; 3
     db6:	80 81       	ld	r24, Z
     db8:	80 93 d1 03 	sts	0x03D1, r24	; 0x8003d1 <speedflag_buf>
		 fcw_state_buf = rx_buf[1];
     dbc:	81 81       	ldd	r24, Z+1	; 0x01
     dbe:	80 93 d0 03 	sts	0x03D0, r24	; 0x8003d0 <fcw_state_buf>
		 rx_complete_flag = true;
     dc2:	81 e0       	ldi	r24, 0x01	; 1
     dc4:	80 93 cf 03 	sts	0x03CF, r24	; 0x8003cf <rx_complete_flag>
		 rx_idx = 0;
     dc8:	10 92 d2 03 	sts	0x03D2, r1	; 0x8003d2 <rx_idx>
	 }
	
	
}
     dcc:	ff 91       	pop	r31
     dce:	ef 91       	pop	r30
     dd0:	bf 91       	pop	r27
     dd2:	af 91       	pop	r26
     dd4:	9f 91       	pop	r25
     dd6:	8f 91       	pop	r24
     dd8:	7f 91       	pop	r23
     dda:	6f 91       	pop	r22
     ddc:	5f 91       	pop	r21
     dde:	4f 91       	pop	r20
     de0:	3f 91       	pop	r19
     de2:	2f 91       	pop	r18
     de4:	0f 90       	pop	r0
     de6:	0b be       	out	0x3b, r0	; 59
     de8:	0f 90       	pop	r0
     dea:	0f be       	out	0x3f, r0	; 63
     dec:	0f 90       	pop	r0
     dee:	1f 90       	pop	r1
     df0:	18 95       	reti

00000df2 <__vector_15>:

// 타이머카운터0 isr
ISR(TIMER0_COMP_vect){
     df2:	1f 92       	push	r1
     df4:	0f 92       	push	r0
     df6:	0f b6       	in	r0, 0x3f	; 63
     df8:	0f 92       	push	r0
     dfa:	11 24       	eor	r1, r1
     dfc:	8f 93       	push	r24
     dfe:	9f 93       	push	r25
	ti_Cnt_1ms++;
     e00:	80 91 df 03 	lds	r24, 0x03DF	; 0x8003df <ti_Cnt_1ms>
     e04:	90 91 e0 03 	lds	r25, 0x03E0	; 0x8003e0 <ti_Cnt_1ms+0x1>
     e08:	01 96       	adiw	r24, 0x01	; 1
     e0a:	90 93 e0 03 	sts	0x03E0, r25	; 0x8003e0 <ti_Cnt_1ms+0x1>
     e0e:	80 93 df 03 	sts	0x03DF, r24	; 0x8003df <ti_Cnt_1ms>
	if(ti_Cnt_1ms>=100){
     e12:	80 91 df 03 	lds	r24, 0x03DF	; 0x8003df <ti_Cnt_1ms>
     e16:	90 91 e0 03 	lds	r25, 0x03E0	; 0x8003e0 <ti_Cnt_1ms+0x1>
     e1a:	84 36       	cpi	r24, 0x64	; 100
     e1c:	91 05       	cpc	r25, r1
     e1e:	38 f0       	brcs	.+14     	; 0xe2e <__vector_15+0x3c>
		measure_ready=1;
     e20:	81 e0       	ldi	r24, 0x01	; 1
     e22:	80 93 dc 03 	sts	0x03DC, r24	; 0x8003dc <measure_ready>
		ti_Cnt_1ms=0;
     e26:	10 92 e0 03 	sts	0x03E0, r1	; 0x8003e0 <ti_Cnt_1ms+0x1>
     e2a:	10 92 df 03 	sts	0x03DF, r1	; 0x8003df <ti_Cnt_1ms>
	}
}
     e2e:	9f 91       	pop	r25
     e30:	8f 91       	pop	r24
     e32:	0f 90       	pop	r0
     e34:	0f be       	out	0x3f, r0	; 63
     e36:	0f 90       	pop	r0
     e38:	1f 90       	pop	r1
     e3a:	18 95       	reti

00000e3c <__vector_9>:
ISR(TIMER2_COMP_vect)
{
     e3c:	1f 92       	push	r1
     e3e:	0f 92       	push	r0
     e40:	0f b6       	in	r0, 0x3f	; 63
     e42:	0f 92       	push	r0
     e44:	11 24       	eor	r1, r1
     e46:	0b b6       	in	r0, 0x3b	; 59
     e48:	0f 92       	push	r0
     e4a:	2f 93       	push	r18
     e4c:	3f 93       	push	r19
     e4e:	8f 93       	push	r24
     e50:	9f 93       	push	r25
     e52:	ef 93       	push	r30
     e54:	ff 93       	push	r31
	if (!buz_enable || buz_half_ticks == 0) {
     e56:	80 91 ca 03 	lds	r24, 0x03CA	; 0x8003ca <buz_enable>
     e5a:	88 23       	and	r24, r24
     e5c:	31 f0       	breq	.+12     	; 0xe6a <__vector_9+0x2e>
     e5e:	80 91 cd 03 	lds	r24, 0x03CD	; 0x8003cd <buz_half_ticks>
     e62:	90 91 ce 03 	lds	r25, 0x03CE	; 0x8003ce <buz_half_ticks+0x1>
     e66:	89 2b       	or	r24, r25
     e68:	29 f4       	brne	.+10     	; 0xe74 <__vector_9+0x38>
		buz_toggle_cnt = 0;
     e6a:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <buz_toggle_cnt+0x1>
     e6e:	10 92 cb 03 	sts	0x03CB, r1	; 0x8003cb <buz_toggle_cnt>
		return;
     e72:	87 c0       	rjmp	.+270    	; 0xf82 <__vector_9+0x146>
	}

	/* ===== WARNING : double beep FSM ===== */
	if (buz_pattern && fcw_state_buf == FCW_WARNING)
     e74:	80 91 c9 03 	lds	r24, 0x03C9	; 0x8003c9 <buz_pattern>
     e78:	88 23       	and	r24, r24
     e7a:	09 f4       	brne	.+2      	; 0xe7e <__vector_9+0x42>
     e7c:	68 c0       	rjmp	.+208    	; 0xf4e <__vector_9+0x112>
     e7e:	80 91 d0 03 	lds	r24, 0x03D0	; 0x8003d0 <fcw_state_buf>
     e82:	81 30       	cpi	r24, 0x01	; 1
     e84:	09 f0       	breq	.+2      	; 0xe88 <__vector_9+0x4c>
     e86:	63 c0       	rjmp	.+198    	; 0xf4e <__vector_9+0x112>
	{
		buz_phase_cnt++;
     e88:	80 91 c7 03 	lds	r24, 0x03C7	; 0x8003c7 <buz_phase_cnt>
     e8c:	90 91 c8 03 	lds	r25, 0x03C8	; 0x8003c8 <buz_phase_cnt+0x1>
     e90:	01 96       	adiw	r24, 0x01	; 1
     e92:	90 93 c8 03 	sts	0x03C8, r25	; 0x8003c8 <buz_phase_cnt+0x1>
     e96:	80 93 c7 03 	sts	0x03C7, r24	; 0x8003c7 <buz_phase_cnt>

		switch (warn_step)
     e9a:	80 91 c6 03 	lds	r24, 0x03C6	; 0x8003c6 <warn_step>
     e9e:	81 30       	cpi	r24, 0x01	; 1
     ea0:	01 f1       	breq	.+64     	; 0xee2 <__vector_9+0xa6>
     ea2:	30 f0       	brcs	.+12     	; 0xeb0 <__vector_9+0x74>
     ea4:	82 30       	cpi	r24, 0x02	; 2
     ea6:	69 f1       	breq	.+90     	; 0xf02 <__vector_9+0xc6>
     ea8:	83 30       	cpi	r24, 0x03	; 3
     eaa:	09 f4       	brne	.+2      	; 0xeae <__vector_9+0x72>
     eac:	42 c0       	rjmp	.+132    	; 0xf32 <__vector_9+0xf6>
     eae:	4f c0       	rjmp	.+158    	; 0xf4e <__vector_9+0x112>
		{
			case 0: // ON1 (80ms)
			if (buz_phase_cnt >= MS_TO_TICKS(80)) {
     eb0:	80 91 c7 03 	lds	r24, 0x03C7	; 0x8003c7 <buz_phase_cnt>
     eb4:	90 91 c8 03 	lds	r25, 0x03C8	; 0x8003c8 <buz_phase_cnt+0x1>
     eb8:	80 32       	cpi	r24, 0x20	; 32
     eba:	93 40       	sbci	r25, 0x03	; 3
     ebc:	08 f4       	brcc	.+2      	; 0xec0 <__vector_9+0x84>
     ebe:	47 c0       	rjmp	.+142    	; 0xf4e <__vector_9+0x112>
				warn_step = 1;
     ec0:	81 e0       	ldi	r24, 0x01	; 1
     ec2:	80 93 c6 03 	sts	0x03C6, r24	; 0x8003c6 <warn_step>
				buz_phase_cnt = 0;
     ec6:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <buz_phase_cnt+0x1>
     eca:	10 92 c7 03 	sts	0x03C7, r1	; 0x8003c7 <buz_phase_cnt>
				PORTG &= ~_BV(BUZZ_PIN_BIT);
     ece:	e5 e6       	ldi	r30, 0x65	; 101
     ed0:	f0 e0       	ldi	r31, 0x00	; 0
     ed2:	80 81       	ld	r24, Z
     ed4:	8f 7e       	andi	r24, 0xEF	; 239
     ed6:	80 83       	st	Z, r24
				buz_toggle_cnt = 0;
     ed8:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <buz_toggle_cnt+0x1>
     edc:	10 92 cb 03 	sts	0x03CB, r1	; 0x8003cb <buz_toggle_cnt>
     ee0:	36 c0       	rjmp	.+108    	; 0xf4e <__vector_9+0x112>
			}
			break;

			case 1: // OFF1 (120ms)
			if (buz_phase_cnt >= MS_TO_TICKS(120)) {
     ee2:	80 91 c7 03 	lds	r24, 0x03C7	; 0x8003c7 <buz_phase_cnt>
     ee6:	90 91 c8 03 	lds	r25, 0x03C8	; 0x8003c8 <buz_phase_cnt+0x1>
     eea:	80 3b       	cpi	r24, 0xB0	; 176
     eec:	94 40       	sbci	r25, 0x04	; 4
     eee:	08 f4       	brcc	.+2      	; 0xef2 <__vector_9+0xb6>
     ef0:	48 c0       	rjmp	.+144    	; 0xf82 <__vector_9+0x146>
				warn_step = 2;
     ef2:	82 e0       	ldi	r24, 0x02	; 2
     ef4:	80 93 c6 03 	sts	0x03C6, r24	; 0x8003c6 <warn_step>
				buz_phase_cnt = 0;
     ef8:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <buz_phase_cnt+0x1>
     efc:	10 92 c7 03 	sts	0x03C7, r1	; 0x8003c7 <buz_phase_cnt>
     f00:	40 c0       	rjmp	.+128    	; 0xf82 <__vector_9+0x146>
			}
			return;

			case 2: // ON2 (80ms)
			if (buz_phase_cnt >= MS_TO_TICKS(80)) {
     f02:	80 91 c7 03 	lds	r24, 0x03C7	; 0x8003c7 <buz_phase_cnt>
     f06:	90 91 c8 03 	lds	r25, 0x03C8	; 0x8003c8 <buz_phase_cnt+0x1>
     f0a:	80 32       	cpi	r24, 0x20	; 32
     f0c:	93 40       	sbci	r25, 0x03	; 3
     f0e:	f8 f0       	brcs	.+62     	; 0xf4e <__vector_9+0x112>
				warn_step = 3;
     f10:	83 e0       	ldi	r24, 0x03	; 3
     f12:	80 93 c6 03 	sts	0x03C6, r24	; 0x8003c6 <warn_step>
				buz_phase_cnt = 0;
     f16:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <buz_phase_cnt+0x1>
     f1a:	10 92 c7 03 	sts	0x03C7, r1	; 0x8003c7 <buz_phase_cnt>
				PORTG &= ~_BV(BUZZ_PIN_BIT);
     f1e:	e5 e6       	ldi	r30, 0x65	; 101
     f20:	f0 e0       	ldi	r31, 0x00	; 0
     f22:	80 81       	ld	r24, Z
     f24:	8f 7e       	andi	r24, 0xEF	; 239
     f26:	80 83       	st	Z, r24
				buz_toggle_cnt = 0;
     f28:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <buz_toggle_cnt+0x1>
     f2c:	10 92 cb 03 	sts	0x03CB, r1	; 0x8003cb <buz_toggle_cnt>
     f30:	0e c0       	rjmp	.+28     	; 0xf4e <__vector_9+0x112>
			}
			break;

			case 3: // OFF_LONG (600ms)
			if (buz_phase_cnt >= MS_TO_TICKS(600)) {
     f32:	80 91 c7 03 	lds	r24, 0x03C7	; 0x8003c7 <buz_phase_cnt>
     f36:	90 91 c8 03 	lds	r25, 0x03C8	; 0x8003c8 <buz_phase_cnt+0x1>
     f3a:	80 37       	cpi	r24, 0x70	; 112
     f3c:	97 41       	sbci	r25, 0x17	; 23
     f3e:	08 f1       	brcs	.+66     	; 0xf82 <__vector_9+0x146>
				warn_step = 0;
     f40:	10 92 c6 03 	sts	0x03C6, r1	; 0x8003c6 <warn_step>
				buz_phase_cnt = 0;
     f44:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <buz_phase_cnt+0x1>
     f48:	10 92 c7 03 	sts	0x03C7, r1	; 0x8003c7 <buz_phase_cnt>
     f4c:	1a c0       	rjmp	.+52     	; 0xf82 <__vector_9+0x146>
			return;
		}
	}

	/* ===== 주파수 토글 (WARNING ON 구간 + DANGER 연속) ===== */
	if (++buz_toggle_cnt >= buz_half_ticks) {
     f4e:	80 91 cb 03 	lds	r24, 0x03CB	; 0x8003cb <buz_toggle_cnt>
     f52:	90 91 cc 03 	lds	r25, 0x03CC	; 0x8003cc <buz_toggle_cnt+0x1>
     f56:	01 96       	adiw	r24, 0x01	; 1
     f58:	90 93 cc 03 	sts	0x03CC, r25	; 0x8003cc <buz_toggle_cnt+0x1>
     f5c:	80 93 cb 03 	sts	0x03CB, r24	; 0x8003cb <buz_toggle_cnt>
     f60:	20 91 cd 03 	lds	r18, 0x03CD	; 0x8003cd <buz_half_ticks>
     f64:	30 91 ce 03 	lds	r19, 0x03CE	; 0x8003ce <buz_half_ticks+0x1>
     f68:	82 17       	cp	r24, r18
     f6a:	93 07       	cpc	r25, r19
     f6c:	50 f0       	brcs	.+20     	; 0xf82 <__vector_9+0x146>
		buz_toggle_cnt = 0;
     f6e:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <buz_toggle_cnt+0x1>
     f72:	10 92 cb 03 	sts	0x03CB, r1	; 0x8003cb <buz_toggle_cnt>
		PORTG ^= _BV(BUZZ_PIN_BIT);
     f76:	e5 e6       	ldi	r30, 0x65	; 101
     f78:	f0 e0       	ldi	r31, 0x00	; 0
     f7a:	90 81       	ld	r25, Z
     f7c:	80 e1       	ldi	r24, 0x10	; 16
     f7e:	89 27       	eor	r24, r25
     f80:	80 83       	st	Z, r24
	}
}
     f82:	ff 91       	pop	r31
     f84:	ef 91       	pop	r30
     f86:	9f 91       	pop	r25
     f88:	8f 91       	pop	r24
     f8a:	3f 91       	pop	r19
     f8c:	2f 91       	pop	r18
     f8e:	0f 90       	pop	r0
     f90:	0b be       	out	0x3b, r0	; 59
     f92:	0f 90       	pop	r0
     f94:	0f be       	out	0x3f, r0	; 63
     f96:	0f 90       	pop	r0
     f98:	1f 90       	pop	r1
     f9a:	18 95       	reti

00000f9c <disable_jtag>:



void disable_jtag()
{
	MCUCSR |= (1<<JTD);
     f9c:	84 b7       	in	r24, 0x34	; 52
     f9e:	80 68       	ori	r24, 0x80	; 128
     fa0:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     fa2:	84 b7       	in	r24, 0x34	; 52
     fa4:	80 68       	ori	r24, 0x80	; 128
     fa6:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     fa8:	84 b7       	in	r24, 0x34	; 52
     faa:	80 68       	ori	r24, 0x80	; 128
     fac:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     fae:	84 b7       	in	r24, 0x34	; 52
     fb0:	80 68       	ori	r24, 0x80	; 128
     fb2:	84 bf       	out	0x34, r24	; 52
     fb4:	08 95       	ret

00000fb6 <main>:
}

int main(void)
{
     fb6:	cf 93       	push	r28
     fb8:	df 93       	push	r29
     fba:	cd b7       	in	r28, 0x3d	; 61
     fbc:	de b7       	in	r29, 0x3e	; 62
     fbe:	ad 97       	sbiw	r28, 0x2d	; 45
     fc0:	0f b6       	in	r0, 0x3f	; 63
     fc2:	f8 94       	cli
     fc4:	de bf       	out	0x3e, r29	; 62
     fc6:	0f be       	out	0x3f, r0	; 63
     fc8:	cd bf       	out	0x3d, r28	; 61
	disable_jtag();
     fca:	e8 df       	rcall	.-48     	; 0xf9c <disable_jtag>
	SubParam_Init();
     fcc:	5b da       	rcall	.-2890   	; 0x484 <SubParam_Init>
     fce:	80 91 d7 03 	lds	r24, 0x03D7	; 0x8003d7 <sub_param>
	uint8_t speed=(uint8_t)sub_param.motor_speed_basic; 
     fd2:	89 83       	std	Y+1, r24	; 0x01
	usart0_init();
     fd4:	80 d8       	rcall	.-3840   	; 0xd6 <usart0_init>
     fd6:	8f ef       	ldi	r24, 0xFF	; 255
    LCD_Delay(2);
}

static inline void LCD_PORT_Init(void)
{
    DDRA  = 0xFF;         // PORTA as output (data bus)
     fd8:	8a bb       	out	0x1a, r24	; 26
     fda:	e4 e6       	ldi	r30, 0x64	; 100
    LCD_CTRL_DDR |= 0x07; // PORTG bits 0..2 as output (E,RW,RS)
     fdc:	f0 e0       	ldi	r31, 0x00	; 0
     fde:	80 81       	ld	r24, Z
     fe0:	87 60       	ori	r24, 0x07	; 7
     fe2:	80 83       	st	Z, r24
     fe4:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     fe6:	f0 e0       	ldi	r31, 0x00	; 0
     fe8:	80 81       	ld	r24, Z
     fea:	8b 7f       	andi	r24, 0xFB	; 251
     fec:	80 83       	st	Z, r24
     fee:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     ff0:	8d 7f       	andi	r24, 0xFD	; 253
     ff2:	80 83       	st	Z, r24
     ff4:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     ff6:	81 60       	ori	r24, 0x01	; 1
     ff8:	80 83       	st	Z, r24
     ffa:	86 ef       	ldi	r24, 0xF6	; 246
     ffc:	8a 95       	dec	r24
     ffe:	f1 f7       	brne	.-4      	; 0xffc <main+0x46>
    1000:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
    1002:	8b bb       	out	0x1b, r24	; 27
    1004:	96 ef       	ldi	r25, 0xF6	; 246
    1006:	9a 95       	dec	r25
    1008:	f1 f7       	brne	.-4      	; 0x1006 <__DATA_REGION_LENGTH__+0x6>
    100a:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    100c:	8e 7f       	andi	r24, 0xFE	; 254
    100e:	80 83       	st	Z, r24
    1010:	84 e0       	ldi	r24, 0x04	; 4
    1012:	06 c0       	rjmp	.+12     	; 0x1020 <__DATA_REGION_LENGTH__+0x20>
    1014:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1016:	fe e0       	ldi	r31, 0x0E	; 14
    1018:	31 97       	sbiw	r30, 0x01	; 1
    101a:	f1 f7       	brne	.-4      	; 0x1018 <__DATA_REGION_LENGTH__+0x18>
    101c:	00 00       	nop
    101e:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    1020:	9f ef       	ldi	r25, 0xFF	; 255
    1022:	98 0f       	add	r25, r24
    1024:	81 11       	cpse	r24, r1
    1026:	f6 cf       	rjmp	.-20     	; 0x1014 <__DATA_REGION_LENGTH__+0x14>
    1028:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    102a:	f0 e0       	ldi	r31, 0x00	; 0
    102c:	80 81       	ld	r24, Z
    102e:	8b 7f       	andi	r24, 0xFB	; 251
    1030:	80 83       	st	Z, r24
    1032:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    1034:	8d 7f       	andi	r24, 0xFD	; 253
    1036:	80 83       	st	Z, r24
    1038:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    103a:	81 60       	ori	r24, 0x01	; 1
    103c:	80 83       	st	Z, r24
    103e:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1040:	8a 95       	dec	r24
    1042:	f1 f7       	brne	.-4      	; 0x1040 <__DATA_REGION_LENGTH__+0x40>
    1044:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
    1046:	8b bb       	out	0x1b, r24	; 27
    1048:	96 ef       	ldi	r25, 0xF6	; 246
    104a:	9a 95       	dec	r25
    104c:	f1 f7       	brne	.-4      	; 0x104a <__DATA_REGION_LENGTH__+0x4a>
    104e:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    1050:	8e 7f       	andi	r24, 0xFE	; 254
    1052:	80 83       	st	Z, r24
    1054:	84 e0       	ldi	r24, 0x04	; 4
    1056:	06 c0       	rjmp	.+12     	; 0x1064 <__DATA_REGION_LENGTH__+0x64>
    1058:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    105a:	fe e0       	ldi	r31, 0x0E	; 14
    105c:	31 97       	sbiw	r30, 0x01	; 1
    105e:	f1 f7       	brne	.-4      	; 0x105c <__DATA_REGION_LENGTH__+0x5c>
    1060:	00 00       	nop
    1062:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    1064:	9f ef       	ldi	r25, 0xFF	; 255
    1066:	98 0f       	add	r25, r24
    1068:	81 11       	cpse	r24, r1
    106a:	f6 cf       	rjmp	.-20     	; 0x1058 <__DATA_REGION_LENGTH__+0x58>
    106c:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    106e:	f0 e0       	ldi	r31, 0x00	; 0
    1070:	80 81       	ld	r24, Z
    1072:	8b 7f       	andi	r24, 0xFB	; 251
    1074:	80 83       	st	Z, r24
    1076:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    1078:	8d 7f       	andi	r24, 0xFD	; 253
    107a:	80 83       	st	Z, r24
    107c:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    107e:	81 60       	ori	r24, 0x01	; 1
    1080:	80 83       	st	Z, r24
    1082:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1084:	8a 95       	dec	r24
    1086:	f1 f7       	brne	.-4      	; 0x1084 <__DATA_REGION_LENGTH__+0x84>
    1088:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
    108a:	8b bb       	out	0x1b, r24	; 27
    108c:	96 ef       	ldi	r25, 0xF6	; 246
    108e:	9a 95       	dec	r25
    1090:	f1 f7       	brne	.-4      	; 0x108e <__DATA_REGION_LENGTH__+0x8e>
    1092:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    1094:	8e 7f       	andi	r24, 0xFE	; 254
    1096:	80 83       	st	Z, r24
    1098:	84 e0       	ldi	r24, 0x04	; 4
    109a:	06 c0       	rjmp	.+12     	; 0x10a8 <__DATA_REGION_LENGTH__+0xa8>
    109c:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    109e:	fe e0       	ldi	r31, 0x0E	; 14
    10a0:	31 97       	sbiw	r30, 0x01	; 1
    10a2:	f1 f7       	brne	.-4      	; 0x10a0 <__DATA_REGION_LENGTH__+0xa0>
    10a4:	00 00       	nop
    10a6:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    10a8:	9f ef       	ldi	r25, 0xFF	; 255
    10aa:	98 0f       	add	r25, r24
    10ac:	81 11       	cpse	r24, r1
    10ae:	f6 cf       	rjmp	.-20     	; 0x109c <__DATA_REGION_LENGTH__+0x9c>
    10b0:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    10b2:	f0 e0       	ldi	r31, 0x00	; 0
    10b4:	80 81       	ld	r24, Z
    10b6:	8b 7f       	andi	r24, 0xFB	; 251
    10b8:	80 83       	st	Z, r24
    10ba:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    10bc:	8d 7f       	andi	r24, 0xFD	; 253
    10be:	80 83       	st	Z, r24
    10c0:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    10c2:	81 60       	ori	r24, 0x01	; 1
    10c4:	80 83       	st	Z, r24
    10c6:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    10c8:	8a 95       	dec	r24
    10ca:	f1 f7       	brne	.-4      	; 0x10c8 <__DATA_REGION_LENGTH__+0xc8>
    10cc:	8e e0       	ldi	r24, 0x0E	; 14
    _delay_us(50);
    LCD_WINST = command;          // put command
    10ce:	8b bb       	out	0x1b, r24	; 27
    10d0:	96 ef       	ldi	r25, 0xF6	; 246
    10d2:	9a 95       	dec	r25
    10d4:	f1 f7       	brne	.-4      	; 0x10d2 <__DATA_REGION_LENGTH__+0xd2>
    10d6:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    10d8:	8e 7f       	andi	r24, 0xFE	; 254
    10da:	80 83       	st	Z, r24
    10dc:	82 e0       	ldi	r24, 0x02	; 2
    10de:	06 c0       	rjmp	.+12     	; 0x10ec <__DATA_REGION_LENGTH__+0xec>
    10e0:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    10e2:	fe e0       	ldi	r31, 0x0E	; 14
    10e4:	31 97       	sbiw	r30, 0x01	; 1
    10e6:	f1 f7       	brne	.-4      	; 0x10e4 <__DATA_REGION_LENGTH__+0xe4>
    10e8:	00 00       	nop
    10ea:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    10ec:	9f ef       	ldi	r25, 0xFF	; 255
    10ee:	98 0f       	add	r25, r24
    10f0:	81 11       	cpse	r24, r1
    10f2:	f6 cf       	rjmp	.-20     	; 0x10e0 <__DATA_REGION_LENGTH__+0xe0>
    10f4:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    10f6:	f0 e0       	ldi	r31, 0x00	; 0
    10f8:	80 81       	ld	r24, Z
    10fa:	8b 7f       	andi	r24, 0xFB	; 251
    10fc:	80 83       	st	Z, r24
    10fe:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    1100:	8d 7f       	andi	r24, 0xFD	; 253
    1102:	80 83       	st	Z, r24
    1104:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    1106:	81 60       	ori	r24, 0x01	; 1
    1108:	80 83       	st	Z, r24
    110a:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    110c:	8a 95       	dec	r24
    110e:	f1 f7       	brne	.-4      	; 0x110c <__stack+0xd>
    1110:	86 e0       	ldi	r24, 0x06	; 6
    _delay_us(50);
    LCD_WINST = command;          // put command
    1112:	8b bb       	out	0x1b, r24	; 27
    1114:	96 ef       	ldi	r25, 0xF6	; 246
    1116:	9a 95       	dec	r25
    1118:	f1 f7       	brne	.-4      	; 0x1116 <__stack+0x17>
    111a:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    111c:	8e 7f       	andi	r24, 0xFE	; 254
    111e:	80 83       	st	Z, r24
    1120:	82 e0       	ldi	r24, 0x02	; 2
    1122:	06 c0       	rjmp	.+12     	; 0x1130 <__stack+0x31>
    1124:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1126:	fe e0       	ldi	r31, 0x0E	; 14
    1128:	31 97       	sbiw	r30, 0x01	; 1
    112a:	f1 f7       	brne	.-4      	; 0x1128 <__stack+0x29>
    112c:	00 00       	nop
    112e:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    1130:	9f ef       	ldi	r25, 0xFF	; 255
    1132:	98 0f       	add	r25, r24
    1134:	81 11       	cpse	r24, r1
    LCD_Delay(4);
    LCD_Comm(0x0E);   // display on, cursor on
    LCD_Delay(2);
    LCD_Comm(0x06);   // entry mode: increment
    LCD_Delay(2);
    LCD_Clear();
    1136:	f6 cf       	rjmp	.-20     	; 0x1124 <__stack+0x25>
    1138:	16 d8       	rcall	.-4052   	; 0x166 <LCD_Clear>
	LCD_Init();
	Timer0_Init();
    113a:	88 d9       	rcall	.-3312   	; 0x44c <Timer0_Init>
    113c:	10 92 71 00 	sts	0x0071, r1	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>

// ---- Init helpers (preserve original register values) ----
static inline void Init_TWI(void)
{
    // SCL ~100kHz @ F_CPU=14.7456MHz, prescaler=1
    TWSR = 0x00;
    1140:	82 e3       	ldi	r24, 0x32	; 50
    TWBR = 0x32;
    1142:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
    TWCR = (1<<TWEN);		//TWI Enable
    1146:	84 e0       	ldi	r24, 0x04	; 4
	Init_TWI();	
	pwm1_init();
    1148:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
	pwm3_init();
    114c:	87 d9       	rcall	.-3314   	; 0x45c <pwm1_init>
	Timer2_Init();
    114e:	8b d9       	rcall	.-3306   	; 0x466 <pwm3_init>
    1150:	91 d9       	rcall	.-3294   	; 0x474 <Timer2_Init>
	motor_speed_set(speed);
    1152:	89 81       	ldd	r24, Y+1	; 0x01
    1154:	f9 d9       	rcall	.-3086   	; 0x548 <motor_speed_set>
    1156:	87 b3       	in	r24, 0x17	; 23

	
	/* PWM 핀 */
	DDRB |= (1<<PB5) | (1<<PB6) | (1<<PB0) | (1<<PB1) | (1<<PB2) | (1<<PB3);
    1158:	8f 66       	ori	r24, 0x6F	; 111
    115a:	87 bb       	out	0x17, r24	; 23
    115c:	82 b1       	in	r24, 0x02	; 2
	DDRE |= (1<<PE3) | (1<<PE4);
    115e:	88 61       	ori	r24, 0x18	; 24
    1160:	82 b9       	out	0x02, r24	; 2
    1162:	81 b3       	in	r24, 0x11	; 17
	DDRD |= (1<<PD4) | (1<<PD5) | (1<<PD6) | (1<<PD7);
    1164:	80 6f       	ori	r24, 0xF0	; 240
    1166:	81 bb       	out	0x11, r24	; 17
    1168:	e4 e6       	ldi	r30, 0x64	; 100
	DDRG |= _BV(BUZZ_PIN_BIT);
    116a:	f0 e0       	ldi	r31, 0x00	; 0
    116c:	80 81       	ld	r24, Z
    116e:	80 61       	ori	r24, 0x10	; 16
    1170:	80 83       	st	Z, r24
    1172:	05 e6       	ldi	r16, 0x65	; 101
	PORTG &= ~_BV(BUZZ_PIN_BIT);
    1174:	10 e0       	ldi	r17, 0x00	; 0
    1176:	f8 01       	movw	r30, r16
    1178:	80 81       	ld	r24, Z
    117a:	8f 7e       	andi	r24, 0xEF	; 239
    117c:	80 83       	st	Z, r24
	char Sonar_Addr=SRF02_ADDR_0;
	unsigned int Sonar_range;
	char Message[40];
	unsigned int res=0;
	uint8_t motor_flag=0;
    117e:	1c a6       	std	Y+44, r1	; 0x2c
	uint8_t fcw_state=0;
    1180:	1d a6       	std	Y+45, r1	; 0x2d



		
	uint8_t ret = SRF02_i2C_Write(0xE0, 0, 0x51);
    1182:	41 e5       	ldi	r20, 0x51	; 81
    1184:	60 e0       	ldi	r22, 0x00	; 0
    1186:	80 ee       	ldi	r24, 0xE0	; 224
    1188:	11 d8       	rcall	.-4062   	; 0x1ac <SRF02_i2C_Write>
    118a:	f8 01       	movw	r30, r16
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    118c:	90 81       	ld	r25, Z
    118e:	9b 7f       	andi	r25, 0xFB	; 251
    1190:	90 83       	st	Z, r25
    1192:	90 81       	ld	r25, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    1194:	9d 7f       	andi	r25, 0xFD	; 253
    1196:	90 83       	st	Z, r25
    1198:	90 81       	ld	r25, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    119a:	91 60       	ori	r25, 0x01	; 1
    119c:	90 83       	st	Z, r25
    119e:	f6 ef       	ldi	r31, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    11a0:	fa 95       	dec	r31
    11a2:	f1 f7       	brne	.-4      	; 0x11a0 <__stack+0xa1>
    11a4:	90 ec       	ldi	r25, 0xC0	; 192
    _delay_us(50);
    LCD_WINST = command;          // put command
    11a6:	9b bb       	out	0x1b, r25	; 27
    11a8:	96 ef       	ldi	r25, 0xF6	; 246
    11aa:	9a 95       	dec	r25
    11ac:	f1 f7       	brne	.-4      	; 0x11aa <__stack+0xab>
    11ae:	f8 01       	movw	r30, r16
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    11b0:	90 81       	ld	r25, Z
    11b2:	9e 7f       	andi	r25, 0xFE	; 254
    11b4:	90 83       	st	Z, r25
    11b6:	1f 92       	push	r1
	LCD_Pos(1,0);
	sprintf(Message, "W:%d", ret);
    11b8:	8f 93       	push	r24
    11ba:	88 e2       	ldi	r24, 0x28	; 40
    11bc:	92 e0       	ldi	r25, 0x02	; 2
    11be:	9f 93       	push	r25
    11c0:	8f 93       	push	r24
    11c2:	8e 01       	movw	r16, r28
    11c4:	0c 5f       	subi	r16, 0xFC	; 252
    11c6:	1f 4f       	sbci	r17, 0xFF	; 255
    11c8:	1f 93       	push	r17
    11ca:	0f 93       	push	r16
    11cc:	b0 d1       	rcall	.+864    	; 0x152e <sprintf>
    11ce:	0f 90       	pop	r0
    11d0:	0f 90       	pop	r0
    11d2:	0f 90       	pop	r0
    11d4:	0f 90       	pop	r0
    11d6:	0f 90       	pop	r0
    11d8:	0f 90       	pop	r0
    11da:	d8 01       	movw	r26, r16
    11dc:	22 c0       	rjmp	.+68     	; 0x1222 <__stack+0x123>
    11de:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
    11e0:	81 e0       	ldi	r24, 0x01	; 1
    11e2:	06 c0       	rjmp	.+12     	; 0x11f0 <__stack+0xf1>
    11e4:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    11e6:	fe e0       	ldi	r31, 0x0E	; 14
    11e8:	31 97       	sbiw	r30, 0x01	; 1
    11ea:	f1 f7       	brne	.-4      	; 0x11e8 <__stack+0xe9>
    11ec:	00 00       	nop
    11ee:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    11f0:	2f ef       	ldi	r18, 0xFF	; 255
    11f2:	28 0f       	add	r18, r24
    11f4:	81 11       	cpse	r24, r1
    11f6:	f6 cf       	rjmp	.-20     	; 0x11e4 <__stack+0xe5>
    11f8:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
    11fa:	f0 e0       	ldi	r31, 0x00	; 0
    11fc:	80 81       	ld	r24, Z
    11fe:	84 60       	ori	r24, 0x04	; 4
    1200:	80 83       	st	Z, r24
    1202:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    1204:	8d 7f       	andi	r24, 0xFD	; 253
    1206:	80 83       	st	Z, r24
    1208:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    120a:	81 60       	ori	r24, 0x01	; 1
    120c:	80 83       	st	Z, r24
    120e:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1210:	8a 95       	dec	r24
    1212:	f1 f7       	brne	.-4      	; 0x1210 <__stack+0x111>
    1214:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
    1216:	96 ef       	ldi	r25, 0xF6	; 246
    1218:	9a 95       	dec	r25
    121a:	f1 f7       	brne	.-4      	; 0x1218 <__stack+0x119>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    121c:	80 81       	ld	r24, Z
    121e:	8e 7f       	andi	r24, 0xFE	; 254
    1220:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
    1222:	9c 91       	ld	r25, X
    1224:	91 11       	cpse	r25, r1
    1226:	db cf       	rjmp	.-74     	; 0x11de <__stack+0xdf>
	LCD_Str(Message);
	
	startRanging(Sonar_Addr);
    1228:	80 ee       	ldi	r24, 0xE0	; 224
    122a:	dc d8       	rcall	.-3656   	; 0x3e4 <startRanging>
	ti_Cnt_1ms=0;
    122c:	10 92 e0 03 	sts	0x03E0, r1	; 0x8003e0 <ti_Cnt_1ms+0x1>
    1230:	10 92 df 03 	sts	0x03DF, r1	; 0x8003df <ti_Cnt_1ms>
	
	
	sei();
    1234:	78 94       	sei
	motor_driection(sub_param.dir_flag);
    1236:	07 ed       	ldi	r16, 0xD7	; 215
    1238:	13 e0       	ldi	r17, 0x03	; 3
    123a:	f8 01       	movw	r30, r16
    123c:	84 81       	ldd	r24, Z+4	; 0x04
    123e:	da d9       	rcall	.-3148   	; 0x5f4 <motor_driection>
	motor_drive((uint8_t)sub_param.motor_speed_basic, &speed);
    1240:	be 01       	movw	r22, r28
    1242:	6f 5f       	subi	r22, 0xFF	; 255
    1244:	7f 4f       	sbci	r23, 0xFF	; 255
    1246:	f8 01       	movw	r30, r16
    1248:	80 81       	ld	r24, Z
    124a:	08 da       	rcall	.-3056   	; 0x65c <motor_drive>
	while (1)
	{
		
		if (sub_ota_active)
    124c:	80 91 c5 03 	lds	r24, 0x03C5	; 0x8003c5 <sub_ota_active>
    1250:	88 23       	and	r24, r24
    1252:	41 f0       	breq	.+16     	; 0x1264 <__stack+0x165>
		{
			if (ota_line_ready) {
    1254:	80 91 c3 02 	lds	r24, 0x02C3	; 0x8002c3 <ota_line_ready>
    1258:	88 23       	and	r24, r24
    125a:	c1 f3       	breq	.-16     	; 0x124c <__stack+0x14d>
				ota_line_ready = 0;
    125c:	10 92 c3 02 	sts	0x02C3, r1	; 0x8002c3 <ota_line_ready>

				Parameter_change();
				continue;
    1260:	14 dc       	rcall	.-2008   	; 0xa8a <Parameter_change>
			}
			continue;
		}
		
		if(rx_complete_flag){
    1262:	f4 cf       	rjmp	.-24     	; 0x124c <__stack+0x14d>
    1264:	80 91 cf 03 	lds	r24, 0x03CF	; 0x8003cf <rx_complete_flag>
			main_rx_cmd_uart0(&motor_flag, &fcw_state);
    1268:	88 23       	and	r24, r24
    126a:	51 f0       	breq	.+20     	; 0x1280 <__stack+0x181>
    126c:	be 01       	movw	r22, r28
    126e:	63 5d       	subi	r22, 0xD3	; 211
    1270:	7f 4f       	sbci	r23, 0xFF	; 255
    1272:	ce 01       	movw	r24, r28
			buzzer_player(fcw_state);		
    1274:	8c 96       	adiw	r24, 0x2c	; 44
    1276:	85 d9       	rcall	.-3318   	; 0x582 <main_rx_cmd_uart0>
    1278:	8d a5       	ldd	r24, Y+45	; 0x2d
			rx_complete_flag=false;
    127a:	18 db       	rcall	.-2512   	; 0x8ac <buzzer_player>
    127c:	10 92 cf 03 	sts	0x03CF, r1	; 0x8003cf <rx_complete_flag>
		}
		
		motor_driection(sub_param.dir_flag);
    1280:	80 91 db 03 	lds	r24, 0x03DB	; 0x8003db <sub_param+0x4>
		motor_drive(motor_flag,&speed);
    1284:	b7 d9       	rcall	.-3218   	; 0x5f4 <motor_driection>
    1286:	be 01       	movw	r22, r28
    1288:	6f 5f       	subi	r22, 0xFF	; 255
    128a:	7f 4f       	sbci	r23, 0xFF	; 255
    128c:	8c a5       	ldd	r24, Y+44	; 0x2c
    128e:	e6 d9       	rcall	.-3124   	; 0x65c <motor_drive>
		
		if(measure_ready==1){
    1290:	80 91 dc 03 	lds	r24, 0x03DC	; 0x8003dc <measure_ready>
    1294:	81 30       	cpi	r24, 0x01	; 1
    1296:	d1 f6       	brne	.-76     	; 0x124c <__stack+0x14d>
			measure_ready=0;
    1298:	10 92 dc 03 	sts	0x03DC, r1	; 0x8003dc <measure_ready>
			
			
			res = getRange(Sonar_Addr, &Sonar_range);
    129c:	be 01       	movw	r22, r28
    129e:	6e 5f       	subi	r22, 0xFE	; 254
    12a0:	7f 4f       	sbci	r23, 0xFF	; 255
    12a2:	80 ee       	ldi	r24, 0xE0	; 224
    12a4:	a3 d8       	rcall	.-3770   	; 0x3ec <getRange>
    12a6:	89 2b       	or	r24, r25
			
			if(res !=0){
    12a8:	09 f4       	brne	.+2      	; 0x12ac <__stack+0x1ad>
    12aa:	7d c0       	rjmp	.+250    	; 0x13a6 <__stack+0x2a7>
    12ac:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    12ae:	f0 e0       	ldi	r31, 0x00	; 0
    12b0:	80 81       	ld	r24, Z
    12b2:	8b 7f       	andi	r24, 0xFB	; 251
    12b4:	80 83       	st	Z, r24
    12b6:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    12b8:	8d 7f       	andi	r24, 0xFD	; 253
    12ba:	80 83       	st	Z, r24
    12bc:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    12be:	81 60       	ori	r24, 0x01	; 1
    12c0:	80 83       	st	Z, r24
    12c2:	86 ef       	ldi	r24, 0xF6	; 246
    12c4:	8a 95       	dec	r24
    12c6:	f1 f7       	brne	.-4      	; 0x12c4 <__stack+0x1c5>
    12c8:	80 e8       	ldi	r24, 0x80	; 128
    _delay_us(50);
    LCD_WINST = command;          // put command
    12ca:	8b bb       	out	0x1b, r24	; 27
    12cc:	96 ef       	ldi	r25, 0xF6	; 246
    12ce:	9a 95       	dec	r25
    12d0:	f1 f7       	brne	.-4      	; 0x12ce <__stack+0x1cf>
    12d2:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    12d4:	8e 7f       	andi	r24, 0xFE	; 254
    12d6:	80 83       	st	Z, r24
    12d8:	a3 e1       	ldi	r26, 0x13	; 19
    12da:	b2 e0       	ldi	r27, 0x02	; 2
    12dc:	22 c0       	rjmp	.+68     	; 0x1322 <__stack+0x223>
    12de:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
    12e0:	81 e0       	ldi	r24, 0x01	; 1
    12e2:	06 c0       	rjmp	.+12     	; 0x12f0 <__stack+0x1f1>
    12e4:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    12e6:	fe e0       	ldi	r31, 0x0E	; 14
    12e8:	31 97       	sbiw	r30, 0x01	; 1
    12ea:	f1 f7       	brne	.-4      	; 0x12e8 <__stack+0x1e9>
    12ec:	00 00       	nop
    12ee:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    12f0:	2f ef       	ldi	r18, 0xFF	; 255
    12f2:	28 0f       	add	r18, r24
    12f4:	81 11       	cpse	r24, r1
    12f6:	f6 cf       	rjmp	.-20     	; 0x12e4 <__stack+0x1e5>
    12f8:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
    12fa:	f0 e0       	ldi	r31, 0x00	; 0
    12fc:	80 81       	ld	r24, Z
    12fe:	84 60       	ori	r24, 0x04	; 4
    1300:	80 83       	st	Z, r24
    1302:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    1304:	8d 7f       	andi	r24, 0xFD	; 253
    1306:	80 83       	st	Z, r24
    1308:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    130a:	81 60       	ori	r24, 0x01	; 1
    130c:	80 83       	st	Z, r24
    130e:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1310:	8a 95       	dec	r24
    1312:	f1 f7       	brne	.-4      	; 0x1310 <__stack+0x211>
    1314:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
    1316:	96 ef       	ldi	r25, 0xF6	; 246
    1318:	9a 95       	dec	r25
    131a:	f1 f7       	brne	.-4      	; 0x1318 <__stack+0x219>
    131c:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    131e:	8e 7f       	andi	r24, 0xFE	; 254
    1320:	80 83       	st	Z, r24
    1322:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
    1324:	91 11       	cpse	r25, r1
    1326:	db cf       	rjmp	.-74     	; 0x12de <__stack+0x1df>
    1328:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    132a:	f0 e0       	ldi	r31, 0x00	; 0
    132c:	80 81       	ld	r24, Z
    132e:	8b 7f       	andi	r24, 0xFB	; 251
    1330:	80 83       	st	Z, r24
    1332:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    1334:	8d 7f       	andi	r24, 0xFD	; 253
    1336:	80 83       	st	Z, r24
    1338:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    133a:	81 60       	ori	r24, 0x01	; 1
    133c:	80 83       	st	Z, r24
    133e:	86 ef       	ldi	r24, 0xF6	; 246
    1340:	8a 95       	dec	r24
    1342:	f1 f7       	brne	.-4      	; 0x1340 <__stack+0x241>
    1344:	85 ec       	ldi	r24, 0xC5	; 197
    _delay_us(50);
    LCD_WINST = command;          // put command
    1346:	8b bb       	out	0x1b, r24	; 27
    1348:	96 ef       	ldi	r25, 0xF6	; 246
    134a:	9a 95       	dec	r25
    134c:	f1 f7       	brne	.-4      	; 0x134a <__stack+0x24b>
    134e:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    1350:	8e 7f       	andi	r24, 0xFE	; 254
    1352:	80 83       	st	Z, r24
    1354:	a9 e1       	ldi	r26, 0x19	; 25
    1356:	b2 e0       	ldi	r27, 0x02	; 2
    1358:	22 c0       	rjmp	.+68     	; 0x139e <__stack+0x29f>
    135a:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
    135c:	81 e0       	ldi	r24, 0x01	; 1
    135e:	06 c0       	rjmp	.+12     	; 0x136c <__stack+0x26d>
    1360:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1362:	fe e0       	ldi	r31, 0x0E	; 14
    1364:	31 97       	sbiw	r30, 0x01	; 1
    1366:	f1 f7       	brne	.-4      	; 0x1364 <__stack+0x265>
    1368:	00 00       	nop
    136a:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    136c:	2f ef       	ldi	r18, 0xFF	; 255
    136e:	28 0f       	add	r18, r24
    1370:	81 11       	cpse	r24, r1
    1372:	f6 cf       	rjmp	.-20     	; 0x1360 <__stack+0x261>
    1374:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
    1376:	f0 e0       	ldi	r31, 0x00	; 0
    1378:	80 81       	ld	r24, Z
    137a:	84 60       	ori	r24, 0x04	; 4
    137c:	80 83       	st	Z, r24
    137e:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    1380:	8d 7f       	andi	r24, 0xFD	; 253
    1382:	80 83       	st	Z, r24
    1384:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    1386:	81 60       	ori	r24, 0x01	; 1
    1388:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    138a:	86 ef       	ldi	r24, 0xF6	; 246
    138c:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
    138e:	f1 f7       	brne	.-4      	; 0x138c <__stack+0x28d>
    1390:	9b bb       	out	0x1b, r25	; 27
    1392:	96 ef       	ldi	r25, 0xF6	; 246
    1394:	9a 95       	dec	r25
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    1396:	f1 f7       	brne	.-4      	; 0x1394 <__stack+0x295>
    1398:	80 81       	ld	r24, Z
    139a:	8e 7f       	andi	r24, 0xFE	; 254
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
    139c:	80 83       	st	Z, r24
    139e:	9c 91       	ld	r25, X
    13a0:	91 11       	cpse	r25, r1
    13a2:	db cf       	rjmp	.-74     	; 0x135a <__stack+0x25b>
				LCD_Str("Dist=");
				LCD_Pos(1,5);
				LCD_Str("ERR           ");
				continue;
			}
			Ultrasonic_filtered(&Sonar_range);
    13a4:	53 cf       	rjmp	.-346    	; 0x124c <__stack+0x14d>
    13a6:	ce 01       	movw	r24, r28
    13a8:	02 96       	adiw	r24, 0x02	; 2
    13aa:	f4 d8       	rcall	.-3608   	; 0x594 <Ultrasonic_filtered>
			//main에 현재 거리값 전송
			send_ultra_to_sub_uart0(&Sonar_range);
    13ac:	ce 01       	movw	r24, r28
    13ae:	02 96       	adiw	r24, 0x02	; 2
    13b0:	d9 d8       	rcall	.-3662   	; 0x564 <send_ultra_to_sub_uart0>
    13b2:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    13b4:	f0 e0       	ldi	r31, 0x00	; 0
    13b6:	80 81       	ld	r24, Z
    13b8:	8b 7f       	andi	r24, 0xFB	; 251
    13ba:	80 83       	st	Z, r24
    13bc:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    13be:	8d 7f       	andi	r24, 0xFD	; 253
    13c0:	80 83       	st	Z, r24
    13c2:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    13c4:	81 60       	ori	r24, 0x01	; 1
    13c6:	80 83       	st	Z, r24
    13c8:	86 ef       	ldi	r24, 0xF6	; 246
    13ca:	8a 95       	dec	r24
    13cc:	f1 f7       	brne	.-4      	; 0x13ca <__stack+0x2cb>
    13ce:	80 e8       	ldi	r24, 0x80	; 128
    _delay_us(50);
    LCD_WINST = command;          // put command
    13d0:	8b bb       	out	0x1b, r24	; 27
    13d2:	96 ef       	ldi	r25, 0xF6	; 246
    13d4:	9a 95       	dec	r25
    13d6:	f1 f7       	brne	.-4      	; 0x13d4 <__stack+0x2d5>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    13d8:	80 81       	ld	r24, Z
    13da:	8e 7f       	andi	r24, 0xFE	; 254
    13dc:	80 83       	st	Z, r24
			
			//sub lcd 출력
			LCD_Pos(0,0);
			sprintf(Message,"Dist= %03u cm   ", (unsigned int)Sonar_range);
    13de:	8b 81       	ldd	r24, Y+3	; 0x03
    13e0:	8f 93       	push	r24
    13e2:	8a 81       	ldd	r24, Y+2	; 0x02
    13e4:	8f 93       	push	r24
    13e6:	8d e2       	ldi	r24, 0x2D	; 45
    13e8:	92 e0       	ldi	r25, 0x02	; 2
    13ea:	9f 93       	push	r25
    13ec:	8f 93       	push	r24
    13ee:	8e 01       	movw	r16, r28
    13f0:	0c 5f       	subi	r16, 0xFC	; 252
    13f2:	1f 4f       	sbci	r17, 0xFF	; 255
    13f4:	1f 93       	push	r17
    13f6:	0f 93       	push	r16
    13f8:	9a d0       	rcall	.+308    	; 0x152e <sprintf>
    13fa:	0f 90       	pop	r0
    13fc:	0f 90       	pop	r0
    13fe:	0f 90       	pop	r0
    1400:	0f 90       	pop	r0
    1402:	0f 90       	pop	r0
    1404:	0f 90       	pop	r0
    1406:	d8 01       	movw	r26, r16
    1408:	22 c0       	rjmp	.+68     	; 0x144e <__stack+0x34f>
    140a:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
    140c:	81 e0       	ldi	r24, 0x01	; 1
    140e:	06 c0       	rjmp	.+12     	; 0x141c <__stack+0x31d>
    1410:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1412:	fe e0       	ldi	r31, 0x0E	; 14
    1414:	31 97       	sbiw	r30, 0x01	; 1
    1416:	f1 f7       	brne	.-4      	; 0x1414 <__stack+0x315>
    1418:	00 00       	nop
    141a:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    141c:	2f ef       	ldi	r18, 0xFF	; 255
    141e:	28 0f       	add	r18, r24
    1420:	81 11       	cpse	r24, r1
    1422:	f6 cf       	rjmp	.-20     	; 0x1410 <__stack+0x311>
    1424:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
    1426:	f0 e0       	ldi	r31, 0x00	; 0
    1428:	80 81       	ld	r24, Z
    142a:	84 60       	ori	r24, 0x04	; 4
    142c:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    142e:	80 81       	ld	r24, Z
    1430:	8d 7f       	andi	r24, 0xFD	; 253
    1432:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
    1434:	80 81       	ld	r24, Z
    1436:	81 60       	ori	r24, 0x01	; 1
    1438:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    143a:	86 ef       	ldi	r24, 0xF6	; 246
    143c:	8a 95       	dec	r24
    143e:	f1 f7       	brne	.-4      	; 0x143c <__stack+0x33d>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
    1440:	9b bb       	out	0x1b, r25	; 27
    1442:	96 ef       	ldi	r25, 0xF6	; 246
    1444:	9a 95       	dec	r25
    1446:	f1 f7       	brne	.-4      	; 0x1444 <__stack+0x345>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    1448:	80 81       	ld	r24, Z
    144a:	8e 7f       	andi	r24, 0xFE	; 254
    144c:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
    144e:	9c 91       	ld	r25, X
    1450:	91 11       	cpse	r25, r1
    1452:	db cf       	rjmp	.-74     	; 0x140a <__stack+0x30b>
			LCD_Str(Message);
			fcw_state_to_string(fcw_state);
    1454:	8d a5       	ldd	r24, Y+45	; 0x2d
    1456:	3c d9       	rcall	.-3464   	; 0x6d0 <fcw_state_to_string>
    1458:	80 ee       	ldi	r24, 0xE0	; 224
		
			//거리 재측정
			startRanging(Sonar_Addr);
    145a:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <startRanging>
    145e:	f6 ce       	rjmp	.-532    	; 0x124c <__stack+0x14d>

00001460 <__udivmodsi4>:
    1460:	a1 e2       	ldi	r26, 0x21	; 33
    1462:	1a 2e       	mov	r1, r26
    1464:	aa 1b       	sub	r26, r26
    1466:	bb 1b       	sub	r27, r27
    1468:	fd 01       	movw	r30, r26
    146a:	0d c0       	rjmp	.+26     	; 0x1486 <__udivmodsi4_ep>

0000146c <__udivmodsi4_loop>:
    146c:	aa 1f       	adc	r26, r26
    146e:	bb 1f       	adc	r27, r27
    1470:	ee 1f       	adc	r30, r30
    1472:	ff 1f       	adc	r31, r31
    1474:	a2 17       	cp	r26, r18
    1476:	b3 07       	cpc	r27, r19
    1478:	e4 07       	cpc	r30, r20
    147a:	f5 07       	cpc	r31, r21
    147c:	20 f0       	brcs	.+8      	; 0x1486 <__udivmodsi4_ep>
    147e:	a2 1b       	sub	r26, r18
    1480:	b3 0b       	sbc	r27, r19
    1482:	e4 0b       	sbc	r30, r20
    1484:	f5 0b       	sbc	r31, r21

00001486 <__udivmodsi4_ep>:
    1486:	66 1f       	adc	r22, r22
    1488:	77 1f       	adc	r23, r23
    148a:	88 1f       	adc	r24, r24
    148c:	99 1f       	adc	r25, r25
    148e:	1a 94       	dec	r1
    1490:	69 f7       	brne	.-38     	; 0x146c <__udivmodsi4_loop>
    1492:	60 95       	com	r22
    1494:	70 95       	com	r23
    1496:	80 95       	com	r24
    1498:	90 95       	com	r25
    149a:	9b 01       	movw	r18, r22
    149c:	ac 01       	movw	r20, r24
    149e:	bd 01       	movw	r22, r26
    14a0:	cf 01       	movw	r24, r30
    14a2:	08 95       	ret

000014a4 <strcmp>:
    14a4:	fb 01       	movw	r30, r22
    14a6:	dc 01       	movw	r26, r24
    14a8:	8d 91       	ld	r24, X+
    14aa:	01 90       	ld	r0, Z+
    14ac:	80 19       	sub	r24, r0
    14ae:	01 10       	cpse	r0, r1
    14b0:	d9 f3       	breq	.-10     	; 0x14a8 <strcmp+0x4>
    14b2:	99 0b       	sbc	r25, r25
    14b4:	08 95       	ret

000014b6 <snprintf>:
    14b6:	0f 93       	push	r16
    14b8:	1f 93       	push	r17
    14ba:	cf 93       	push	r28
    14bc:	df 93       	push	r29
    14be:	cd b7       	in	r28, 0x3d	; 61
    14c0:	de b7       	in	r29, 0x3e	; 62
    14c2:	2e 97       	sbiw	r28, 0x0e	; 14
    14c4:	0f b6       	in	r0, 0x3f	; 63
    14c6:	f8 94       	cli
    14c8:	de bf       	out	0x3e, r29	; 62
    14ca:	0f be       	out	0x3f, r0	; 63
    14cc:	cd bf       	out	0x3d, r28	; 61
    14ce:	0d 89       	ldd	r16, Y+21	; 0x15
    14d0:	1e 89       	ldd	r17, Y+22	; 0x16
    14d2:	8f 89       	ldd	r24, Y+23	; 0x17
    14d4:	98 8d       	ldd	r25, Y+24	; 0x18
    14d6:	26 e0       	ldi	r18, 0x06	; 6
    14d8:	2c 83       	std	Y+4, r18	; 0x04
    14da:	1a 83       	std	Y+2, r17	; 0x02
    14dc:	09 83       	std	Y+1, r16	; 0x01
    14de:	97 ff       	sbrs	r25, 7
    14e0:	02 c0       	rjmp	.+4      	; 0x14e6 <snprintf+0x30>
    14e2:	80 e0       	ldi	r24, 0x00	; 0
    14e4:	90 e8       	ldi	r25, 0x80	; 128
    14e6:	01 97       	sbiw	r24, 0x01	; 1
    14e8:	9e 83       	std	Y+6, r25	; 0x06
    14ea:	8d 83       	std	Y+5, r24	; 0x05
    14ec:	ae 01       	movw	r20, r28
    14ee:	45 5e       	subi	r20, 0xE5	; 229
    14f0:	5f 4f       	sbci	r21, 0xFF	; 255
    14f2:	69 8d       	ldd	r22, Y+25	; 0x19
    14f4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    14f6:	ce 01       	movw	r24, r28
    14f8:	01 96       	adiw	r24, 0x01	; 1
    14fa:	68 d0       	rcall	.+208    	; 0x15cc <vfprintf>
    14fc:	4d 81       	ldd	r20, Y+5	; 0x05
    14fe:	5e 81       	ldd	r21, Y+6	; 0x06
    1500:	57 fd       	sbrc	r21, 7
    1502:	0a c0       	rjmp	.+20     	; 0x1518 <snprintf+0x62>
    1504:	2f 81       	ldd	r18, Y+7	; 0x07
    1506:	38 85       	ldd	r19, Y+8	; 0x08
    1508:	42 17       	cp	r20, r18
    150a:	53 07       	cpc	r21, r19
    150c:	0c f4       	brge	.+2      	; 0x1510 <snprintf+0x5a>
    150e:	9a 01       	movw	r18, r20
    1510:	f8 01       	movw	r30, r16
    1512:	e2 0f       	add	r30, r18
    1514:	f3 1f       	adc	r31, r19
    1516:	10 82       	st	Z, r1
    1518:	2e 96       	adiw	r28, 0x0e	; 14
    151a:	0f b6       	in	r0, 0x3f	; 63
    151c:	f8 94       	cli
    151e:	de bf       	out	0x3e, r29	; 62
    1520:	0f be       	out	0x3f, r0	; 63
    1522:	cd bf       	out	0x3d, r28	; 61
    1524:	df 91       	pop	r29
    1526:	cf 91       	pop	r28
    1528:	1f 91       	pop	r17
    152a:	0f 91       	pop	r16
    152c:	08 95       	ret

0000152e <sprintf>:
    152e:	0f 93       	push	r16
    1530:	1f 93       	push	r17
    1532:	cf 93       	push	r28
    1534:	df 93       	push	r29
    1536:	cd b7       	in	r28, 0x3d	; 61
    1538:	de b7       	in	r29, 0x3e	; 62
    153a:	2e 97       	sbiw	r28, 0x0e	; 14
    153c:	0f b6       	in	r0, 0x3f	; 63
    153e:	f8 94       	cli
    1540:	de bf       	out	0x3e, r29	; 62
    1542:	0f be       	out	0x3f, r0	; 63
    1544:	cd bf       	out	0x3d, r28	; 61
    1546:	0d 89       	ldd	r16, Y+21	; 0x15
    1548:	1e 89       	ldd	r17, Y+22	; 0x16
    154a:	86 e0       	ldi	r24, 0x06	; 6
    154c:	8c 83       	std	Y+4, r24	; 0x04
    154e:	1a 83       	std	Y+2, r17	; 0x02
    1550:	09 83       	std	Y+1, r16	; 0x01
    1552:	8f ef       	ldi	r24, 0xFF	; 255
    1554:	9f e7       	ldi	r25, 0x7F	; 127
    1556:	9e 83       	std	Y+6, r25	; 0x06
    1558:	8d 83       	std	Y+5, r24	; 0x05
    155a:	ae 01       	movw	r20, r28
    155c:	47 5e       	subi	r20, 0xE7	; 231
    155e:	5f 4f       	sbci	r21, 0xFF	; 255
    1560:	6f 89       	ldd	r22, Y+23	; 0x17
    1562:	78 8d       	ldd	r23, Y+24	; 0x18
    1564:	ce 01       	movw	r24, r28
    1566:	01 96       	adiw	r24, 0x01	; 1
    1568:	31 d0       	rcall	.+98     	; 0x15cc <vfprintf>
    156a:	ef 81       	ldd	r30, Y+7	; 0x07
    156c:	f8 85       	ldd	r31, Y+8	; 0x08
    156e:	e0 0f       	add	r30, r16
    1570:	f1 1f       	adc	r31, r17
    1572:	10 82       	st	Z, r1
    1574:	2e 96       	adiw	r28, 0x0e	; 14
    1576:	0f b6       	in	r0, 0x3f	; 63
    1578:	f8 94       	cli
    157a:	de bf       	out	0x3e, r29	; 62
    157c:	0f be       	out	0x3f, r0	; 63
    157e:	cd bf       	out	0x3d, r28	; 61
    1580:	df 91       	pop	r29
    1582:	cf 91       	pop	r28
    1584:	1f 91       	pop	r17
    1586:	0f 91       	pop	r16
    1588:	08 95       	ret

0000158a <sscanf>:
    158a:	cf 93       	push	r28
    158c:	df 93       	push	r29
    158e:	cd b7       	in	r28, 0x3d	; 61
    1590:	de b7       	in	r29, 0x3e	; 62
    1592:	2e 97       	sbiw	r28, 0x0e	; 14
    1594:	0f b6       	in	r0, 0x3f	; 63
    1596:	f8 94       	cli
    1598:	de bf       	out	0x3e, r29	; 62
    159a:	0f be       	out	0x3f, r0	; 63
    159c:	cd bf       	out	0x3d, r28	; 61
    159e:	85 e0       	ldi	r24, 0x05	; 5
    15a0:	8c 83       	std	Y+4, r24	; 0x04
    15a2:	8b 89       	ldd	r24, Y+19	; 0x13
    15a4:	9c 89       	ldd	r25, Y+20	; 0x14
    15a6:	9a 83       	std	Y+2, r25	; 0x02
    15a8:	89 83       	std	Y+1, r24	; 0x01
    15aa:	ae 01       	movw	r20, r28
    15ac:	49 5e       	subi	r20, 0xE9	; 233
    15ae:	5f 4f       	sbci	r21, 0xFF	; 255
    15b0:	6d 89       	ldd	r22, Y+21	; 0x15
    15b2:	7e 89       	ldd	r23, Y+22	; 0x16
    15b4:	ce 01       	movw	r24, r28
    15b6:	01 96       	adiw	r24, 0x01	; 1
    15b8:	b8 d3       	rcall	.+1904   	; 0x1d2a <vfscanf>
    15ba:	2e 96       	adiw	r28, 0x0e	; 14
    15bc:	0f b6       	in	r0, 0x3f	; 63
    15be:	f8 94       	cli
    15c0:	de bf       	out	0x3e, r29	; 62
    15c2:	0f be       	out	0x3f, r0	; 63
    15c4:	cd bf       	out	0x3d, r28	; 61
    15c6:	df 91       	pop	r29
    15c8:	cf 91       	pop	r28
    15ca:	08 95       	ret

000015cc <vfprintf>:
    15cc:	2f 92       	push	r2
    15ce:	3f 92       	push	r3
    15d0:	4f 92       	push	r4
    15d2:	5f 92       	push	r5
    15d4:	6f 92       	push	r6
    15d6:	7f 92       	push	r7
    15d8:	8f 92       	push	r8
    15da:	9f 92       	push	r9
    15dc:	af 92       	push	r10
    15de:	bf 92       	push	r11
    15e0:	cf 92       	push	r12
    15e2:	df 92       	push	r13
    15e4:	ef 92       	push	r14
    15e6:	ff 92       	push	r15
    15e8:	0f 93       	push	r16
    15ea:	1f 93       	push	r17
    15ec:	cf 93       	push	r28
    15ee:	df 93       	push	r29
    15f0:	cd b7       	in	r28, 0x3d	; 61
    15f2:	de b7       	in	r29, 0x3e	; 62
    15f4:	2b 97       	sbiw	r28, 0x0b	; 11
    15f6:	0f b6       	in	r0, 0x3f	; 63
    15f8:	f8 94       	cli
    15fa:	de bf       	out	0x3e, r29	; 62
    15fc:	0f be       	out	0x3f, r0	; 63
    15fe:	cd bf       	out	0x3d, r28	; 61
    1600:	6c 01       	movw	r12, r24
    1602:	7b 01       	movw	r14, r22
    1604:	8a 01       	movw	r16, r20
    1606:	fc 01       	movw	r30, r24
    1608:	17 82       	std	Z+7, r1	; 0x07
    160a:	16 82       	std	Z+6, r1	; 0x06
    160c:	83 81       	ldd	r24, Z+3	; 0x03
    160e:	81 ff       	sbrs	r24, 1
    1610:	bf c1       	rjmp	.+894    	; 0x1990 <vfprintf+0x3c4>
    1612:	ce 01       	movw	r24, r28
    1614:	01 96       	adiw	r24, 0x01	; 1
    1616:	3c 01       	movw	r6, r24
    1618:	f6 01       	movw	r30, r12
    161a:	93 81       	ldd	r25, Z+3	; 0x03
    161c:	f7 01       	movw	r30, r14
    161e:	93 fd       	sbrc	r25, 3
    1620:	85 91       	lpm	r24, Z+
    1622:	93 ff       	sbrs	r25, 3
    1624:	81 91       	ld	r24, Z+
    1626:	7f 01       	movw	r14, r30
    1628:	88 23       	and	r24, r24
    162a:	09 f4       	brne	.+2      	; 0x162e <vfprintf+0x62>
    162c:	ad c1       	rjmp	.+858    	; 0x1988 <vfprintf+0x3bc>
    162e:	85 32       	cpi	r24, 0x25	; 37
    1630:	39 f4       	brne	.+14     	; 0x1640 <vfprintf+0x74>
    1632:	93 fd       	sbrc	r25, 3
    1634:	85 91       	lpm	r24, Z+
    1636:	93 ff       	sbrs	r25, 3
    1638:	81 91       	ld	r24, Z+
    163a:	7f 01       	movw	r14, r30
    163c:	85 32       	cpi	r24, 0x25	; 37
    163e:	21 f4       	brne	.+8      	; 0x1648 <vfprintf+0x7c>
    1640:	b6 01       	movw	r22, r12
    1642:	90 e0       	ldi	r25, 0x00	; 0
    1644:	f0 d4       	rcall	.+2528   	; 0x2026 <fputc>
    1646:	e8 cf       	rjmp	.-48     	; 0x1618 <vfprintf+0x4c>
    1648:	91 2c       	mov	r9, r1
    164a:	21 2c       	mov	r2, r1
    164c:	31 2c       	mov	r3, r1
    164e:	ff e1       	ldi	r31, 0x1F	; 31
    1650:	f3 15       	cp	r31, r3
    1652:	d8 f0       	brcs	.+54     	; 0x168a <vfprintf+0xbe>
    1654:	8b 32       	cpi	r24, 0x2B	; 43
    1656:	79 f0       	breq	.+30     	; 0x1676 <vfprintf+0xaa>
    1658:	38 f4       	brcc	.+14     	; 0x1668 <vfprintf+0x9c>
    165a:	80 32       	cpi	r24, 0x20	; 32
    165c:	79 f0       	breq	.+30     	; 0x167c <vfprintf+0xb0>
    165e:	83 32       	cpi	r24, 0x23	; 35
    1660:	a1 f4       	brne	.+40     	; 0x168a <vfprintf+0xbe>
    1662:	23 2d       	mov	r18, r3
    1664:	20 61       	ori	r18, 0x10	; 16
    1666:	1d c0       	rjmp	.+58     	; 0x16a2 <vfprintf+0xd6>
    1668:	8d 32       	cpi	r24, 0x2D	; 45
    166a:	61 f0       	breq	.+24     	; 0x1684 <vfprintf+0xb8>
    166c:	80 33       	cpi	r24, 0x30	; 48
    166e:	69 f4       	brne	.+26     	; 0x168a <vfprintf+0xbe>
    1670:	23 2d       	mov	r18, r3
    1672:	21 60       	ori	r18, 0x01	; 1
    1674:	16 c0       	rjmp	.+44     	; 0x16a2 <vfprintf+0xd6>
    1676:	83 2d       	mov	r24, r3
    1678:	82 60       	ori	r24, 0x02	; 2
    167a:	38 2e       	mov	r3, r24
    167c:	e3 2d       	mov	r30, r3
    167e:	e4 60       	ori	r30, 0x04	; 4
    1680:	3e 2e       	mov	r3, r30
    1682:	2a c0       	rjmp	.+84     	; 0x16d8 <vfprintf+0x10c>
    1684:	f3 2d       	mov	r31, r3
    1686:	f8 60       	ori	r31, 0x08	; 8
    1688:	1d c0       	rjmp	.+58     	; 0x16c4 <vfprintf+0xf8>
    168a:	37 fc       	sbrc	r3, 7
    168c:	2d c0       	rjmp	.+90     	; 0x16e8 <vfprintf+0x11c>
    168e:	20 ed       	ldi	r18, 0xD0	; 208
    1690:	28 0f       	add	r18, r24
    1692:	2a 30       	cpi	r18, 0x0A	; 10
    1694:	40 f0       	brcs	.+16     	; 0x16a6 <vfprintf+0xda>
    1696:	8e 32       	cpi	r24, 0x2E	; 46
    1698:	b9 f4       	brne	.+46     	; 0x16c8 <vfprintf+0xfc>
    169a:	36 fc       	sbrc	r3, 6
    169c:	75 c1       	rjmp	.+746    	; 0x1988 <vfprintf+0x3bc>
    169e:	23 2d       	mov	r18, r3
    16a0:	20 64       	ori	r18, 0x40	; 64
    16a2:	32 2e       	mov	r3, r18
    16a4:	19 c0       	rjmp	.+50     	; 0x16d8 <vfprintf+0x10c>
    16a6:	36 fe       	sbrs	r3, 6
    16a8:	06 c0       	rjmp	.+12     	; 0x16b6 <vfprintf+0xea>
    16aa:	8a e0       	ldi	r24, 0x0A	; 10
    16ac:	98 9e       	mul	r9, r24
    16ae:	20 0d       	add	r18, r0
    16b0:	11 24       	eor	r1, r1
    16b2:	92 2e       	mov	r9, r18
    16b4:	11 c0       	rjmp	.+34     	; 0x16d8 <vfprintf+0x10c>
    16b6:	ea e0       	ldi	r30, 0x0A	; 10
    16b8:	2e 9e       	mul	r2, r30
    16ba:	20 0d       	add	r18, r0
    16bc:	11 24       	eor	r1, r1
    16be:	22 2e       	mov	r2, r18
    16c0:	f3 2d       	mov	r31, r3
    16c2:	f0 62       	ori	r31, 0x20	; 32
    16c4:	3f 2e       	mov	r3, r31
    16c6:	08 c0       	rjmp	.+16     	; 0x16d8 <vfprintf+0x10c>
    16c8:	8c 36       	cpi	r24, 0x6C	; 108
    16ca:	21 f4       	brne	.+8      	; 0x16d4 <vfprintf+0x108>
    16cc:	83 2d       	mov	r24, r3
    16ce:	80 68       	ori	r24, 0x80	; 128
    16d0:	38 2e       	mov	r3, r24
    16d2:	02 c0       	rjmp	.+4      	; 0x16d8 <vfprintf+0x10c>
    16d4:	88 36       	cpi	r24, 0x68	; 104
    16d6:	41 f4       	brne	.+16     	; 0x16e8 <vfprintf+0x11c>
    16d8:	f7 01       	movw	r30, r14
    16da:	93 fd       	sbrc	r25, 3
    16dc:	85 91       	lpm	r24, Z+
    16de:	93 ff       	sbrs	r25, 3
    16e0:	81 91       	ld	r24, Z+
    16e2:	7f 01       	movw	r14, r30
    16e4:	81 11       	cpse	r24, r1
    16e6:	b3 cf       	rjmp	.-154    	; 0x164e <vfprintf+0x82>
    16e8:	98 2f       	mov	r25, r24
    16ea:	9f 7d       	andi	r25, 0xDF	; 223
    16ec:	95 54       	subi	r25, 0x45	; 69
    16ee:	93 30       	cpi	r25, 0x03	; 3
    16f0:	28 f4       	brcc	.+10     	; 0x16fc <vfprintf+0x130>
    16f2:	0c 5f       	subi	r16, 0xFC	; 252
    16f4:	1f 4f       	sbci	r17, 0xFF	; 255
    16f6:	9f e3       	ldi	r25, 0x3F	; 63
    16f8:	99 83       	std	Y+1, r25	; 0x01
    16fa:	0d c0       	rjmp	.+26     	; 0x1716 <vfprintf+0x14a>
    16fc:	83 36       	cpi	r24, 0x63	; 99
    16fe:	31 f0       	breq	.+12     	; 0x170c <vfprintf+0x140>
    1700:	83 37       	cpi	r24, 0x73	; 115
    1702:	71 f0       	breq	.+28     	; 0x1720 <vfprintf+0x154>
    1704:	83 35       	cpi	r24, 0x53	; 83
    1706:	09 f0       	breq	.+2      	; 0x170a <vfprintf+0x13e>
    1708:	55 c0       	rjmp	.+170    	; 0x17b4 <vfprintf+0x1e8>
    170a:	20 c0       	rjmp	.+64     	; 0x174c <vfprintf+0x180>
    170c:	f8 01       	movw	r30, r16
    170e:	80 81       	ld	r24, Z
    1710:	89 83       	std	Y+1, r24	; 0x01
    1712:	0e 5f       	subi	r16, 0xFE	; 254
    1714:	1f 4f       	sbci	r17, 0xFF	; 255
    1716:	88 24       	eor	r8, r8
    1718:	83 94       	inc	r8
    171a:	91 2c       	mov	r9, r1
    171c:	53 01       	movw	r10, r6
    171e:	12 c0       	rjmp	.+36     	; 0x1744 <vfprintf+0x178>
    1720:	28 01       	movw	r4, r16
    1722:	f2 e0       	ldi	r31, 0x02	; 2
    1724:	4f 0e       	add	r4, r31
    1726:	51 1c       	adc	r5, r1
    1728:	f8 01       	movw	r30, r16
    172a:	a0 80       	ld	r10, Z
    172c:	b1 80       	ldd	r11, Z+1	; 0x01
    172e:	36 fe       	sbrs	r3, 6
    1730:	03 c0       	rjmp	.+6      	; 0x1738 <vfprintf+0x16c>
    1732:	69 2d       	mov	r22, r9
    1734:	70 e0       	ldi	r23, 0x00	; 0
    1736:	02 c0       	rjmp	.+4      	; 0x173c <vfprintf+0x170>
    1738:	6f ef       	ldi	r22, 0xFF	; 255
    173a:	7f ef       	ldi	r23, 0xFF	; 255
    173c:	c5 01       	movw	r24, r10
    173e:	2a d4       	rcall	.+2132   	; 0x1f94 <strnlen>
    1740:	4c 01       	movw	r8, r24
    1742:	82 01       	movw	r16, r4
    1744:	f3 2d       	mov	r31, r3
    1746:	ff 77       	andi	r31, 0x7F	; 127
    1748:	3f 2e       	mov	r3, r31
    174a:	15 c0       	rjmp	.+42     	; 0x1776 <vfprintf+0x1aa>
    174c:	28 01       	movw	r4, r16
    174e:	22 e0       	ldi	r18, 0x02	; 2
    1750:	42 0e       	add	r4, r18
    1752:	51 1c       	adc	r5, r1
    1754:	f8 01       	movw	r30, r16
    1756:	a0 80       	ld	r10, Z
    1758:	b1 80       	ldd	r11, Z+1	; 0x01
    175a:	36 fe       	sbrs	r3, 6
    175c:	03 c0       	rjmp	.+6      	; 0x1764 <vfprintf+0x198>
    175e:	69 2d       	mov	r22, r9
    1760:	70 e0       	ldi	r23, 0x00	; 0
    1762:	02 c0       	rjmp	.+4      	; 0x1768 <vfprintf+0x19c>
    1764:	6f ef       	ldi	r22, 0xFF	; 255
    1766:	7f ef       	ldi	r23, 0xFF	; 255
    1768:	c5 01       	movw	r24, r10
    176a:	09 d4       	rcall	.+2066   	; 0x1f7e <strnlen_P>
    176c:	4c 01       	movw	r8, r24
    176e:	f3 2d       	mov	r31, r3
    1770:	f0 68       	ori	r31, 0x80	; 128
    1772:	3f 2e       	mov	r3, r31
    1774:	82 01       	movw	r16, r4
    1776:	33 fc       	sbrc	r3, 3
    1778:	19 c0       	rjmp	.+50     	; 0x17ac <vfprintf+0x1e0>
    177a:	82 2d       	mov	r24, r2
    177c:	90 e0       	ldi	r25, 0x00	; 0
    177e:	88 16       	cp	r8, r24
    1780:	99 06       	cpc	r9, r25
    1782:	a0 f4       	brcc	.+40     	; 0x17ac <vfprintf+0x1e0>
    1784:	b6 01       	movw	r22, r12
    1786:	80 e2       	ldi	r24, 0x20	; 32
    1788:	90 e0       	ldi	r25, 0x00	; 0
    178a:	4d d4       	rcall	.+2202   	; 0x2026 <fputc>
    178c:	2a 94       	dec	r2
    178e:	f5 cf       	rjmp	.-22     	; 0x177a <vfprintf+0x1ae>
    1790:	f5 01       	movw	r30, r10
    1792:	37 fc       	sbrc	r3, 7
    1794:	85 91       	lpm	r24, Z+
    1796:	37 fe       	sbrs	r3, 7
    1798:	81 91       	ld	r24, Z+
    179a:	5f 01       	movw	r10, r30
    179c:	b6 01       	movw	r22, r12
    179e:	90 e0       	ldi	r25, 0x00	; 0
    17a0:	42 d4       	rcall	.+2180   	; 0x2026 <fputc>
    17a2:	21 10       	cpse	r2, r1
    17a4:	2a 94       	dec	r2
    17a6:	21 e0       	ldi	r18, 0x01	; 1
    17a8:	82 1a       	sub	r8, r18
    17aa:	91 08       	sbc	r9, r1
    17ac:	81 14       	cp	r8, r1
    17ae:	91 04       	cpc	r9, r1
    17b0:	79 f7       	brne	.-34     	; 0x1790 <vfprintf+0x1c4>
    17b2:	e1 c0       	rjmp	.+450    	; 0x1976 <vfprintf+0x3aa>
    17b4:	84 36       	cpi	r24, 0x64	; 100
    17b6:	11 f0       	breq	.+4      	; 0x17bc <vfprintf+0x1f0>
    17b8:	89 36       	cpi	r24, 0x69	; 105
    17ba:	39 f5       	brne	.+78     	; 0x180a <vfprintf+0x23e>
    17bc:	f8 01       	movw	r30, r16
    17be:	37 fe       	sbrs	r3, 7
    17c0:	07 c0       	rjmp	.+14     	; 0x17d0 <vfprintf+0x204>
    17c2:	60 81       	ld	r22, Z
    17c4:	71 81       	ldd	r23, Z+1	; 0x01
    17c6:	82 81       	ldd	r24, Z+2	; 0x02
    17c8:	93 81       	ldd	r25, Z+3	; 0x03
    17ca:	0c 5f       	subi	r16, 0xFC	; 252
    17cc:	1f 4f       	sbci	r17, 0xFF	; 255
    17ce:	08 c0       	rjmp	.+16     	; 0x17e0 <vfprintf+0x214>
    17d0:	60 81       	ld	r22, Z
    17d2:	71 81       	ldd	r23, Z+1	; 0x01
    17d4:	07 2e       	mov	r0, r23
    17d6:	00 0c       	add	r0, r0
    17d8:	88 0b       	sbc	r24, r24
    17da:	99 0b       	sbc	r25, r25
    17dc:	0e 5f       	subi	r16, 0xFE	; 254
    17de:	1f 4f       	sbci	r17, 0xFF	; 255
    17e0:	f3 2d       	mov	r31, r3
    17e2:	ff 76       	andi	r31, 0x6F	; 111
    17e4:	3f 2e       	mov	r3, r31
    17e6:	97 ff       	sbrs	r25, 7
    17e8:	09 c0       	rjmp	.+18     	; 0x17fc <vfprintf+0x230>
    17ea:	90 95       	com	r25
    17ec:	80 95       	com	r24
    17ee:	70 95       	com	r23
    17f0:	61 95       	neg	r22
    17f2:	7f 4f       	sbci	r23, 0xFF	; 255
    17f4:	8f 4f       	sbci	r24, 0xFF	; 255
    17f6:	9f 4f       	sbci	r25, 0xFF	; 255
    17f8:	f0 68       	ori	r31, 0x80	; 128
    17fa:	3f 2e       	mov	r3, r31
    17fc:	2a e0       	ldi	r18, 0x0A	; 10
    17fe:	30 e0       	ldi	r19, 0x00	; 0
    1800:	a3 01       	movw	r20, r6
    1802:	66 d4       	rcall	.+2252   	; 0x20d0 <__ultoa_invert>
    1804:	88 2e       	mov	r8, r24
    1806:	86 18       	sub	r8, r6
    1808:	44 c0       	rjmp	.+136    	; 0x1892 <vfprintf+0x2c6>
    180a:	85 37       	cpi	r24, 0x75	; 117
    180c:	31 f4       	brne	.+12     	; 0x181a <vfprintf+0x24e>
    180e:	23 2d       	mov	r18, r3
    1810:	2f 7e       	andi	r18, 0xEF	; 239
    1812:	b2 2e       	mov	r11, r18
    1814:	2a e0       	ldi	r18, 0x0A	; 10
    1816:	30 e0       	ldi	r19, 0x00	; 0
    1818:	25 c0       	rjmp	.+74     	; 0x1864 <vfprintf+0x298>
    181a:	93 2d       	mov	r25, r3
    181c:	99 7f       	andi	r25, 0xF9	; 249
    181e:	b9 2e       	mov	r11, r25
    1820:	8f 36       	cpi	r24, 0x6F	; 111
    1822:	c1 f0       	breq	.+48     	; 0x1854 <vfprintf+0x288>
    1824:	18 f4       	brcc	.+6      	; 0x182c <vfprintf+0x260>
    1826:	88 35       	cpi	r24, 0x58	; 88
    1828:	79 f0       	breq	.+30     	; 0x1848 <vfprintf+0x27c>
    182a:	ae c0       	rjmp	.+348    	; 0x1988 <vfprintf+0x3bc>
    182c:	80 37       	cpi	r24, 0x70	; 112
    182e:	19 f0       	breq	.+6      	; 0x1836 <vfprintf+0x26a>
    1830:	88 37       	cpi	r24, 0x78	; 120
    1832:	21 f0       	breq	.+8      	; 0x183c <vfprintf+0x270>
    1834:	a9 c0       	rjmp	.+338    	; 0x1988 <vfprintf+0x3bc>
    1836:	e9 2f       	mov	r30, r25
    1838:	e0 61       	ori	r30, 0x10	; 16
    183a:	be 2e       	mov	r11, r30
    183c:	b4 fe       	sbrs	r11, 4
    183e:	0d c0       	rjmp	.+26     	; 0x185a <vfprintf+0x28e>
    1840:	fb 2d       	mov	r31, r11
    1842:	f4 60       	ori	r31, 0x04	; 4
    1844:	bf 2e       	mov	r11, r31
    1846:	09 c0       	rjmp	.+18     	; 0x185a <vfprintf+0x28e>
    1848:	34 fe       	sbrs	r3, 4
    184a:	0a c0       	rjmp	.+20     	; 0x1860 <vfprintf+0x294>
    184c:	29 2f       	mov	r18, r25
    184e:	26 60       	ori	r18, 0x06	; 6
    1850:	b2 2e       	mov	r11, r18
    1852:	06 c0       	rjmp	.+12     	; 0x1860 <vfprintf+0x294>
    1854:	28 e0       	ldi	r18, 0x08	; 8
    1856:	30 e0       	ldi	r19, 0x00	; 0
    1858:	05 c0       	rjmp	.+10     	; 0x1864 <vfprintf+0x298>
    185a:	20 e1       	ldi	r18, 0x10	; 16
    185c:	30 e0       	ldi	r19, 0x00	; 0
    185e:	02 c0       	rjmp	.+4      	; 0x1864 <vfprintf+0x298>
    1860:	20 e1       	ldi	r18, 0x10	; 16
    1862:	32 e0       	ldi	r19, 0x02	; 2
    1864:	f8 01       	movw	r30, r16
    1866:	b7 fe       	sbrs	r11, 7
    1868:	07 c0       	rjmp	.+14     	; 0x1878 <vfprintf+0x2ac>
    186a:	60 81       	ld	r22, Z
    186c:	71 81       	ldd	r23, Z+1	; 0x01
    186e:	82 81       	ldd	r24, Z+2	; 0x02
    1870:	93 81       	ldd	r25, Z+3	; 0x03
    1872:	0c 5f       	subi	r16, 0xFC	; 252
    1874:	1f 4f       	sbci	r17, 0xFF	; 255
    1876:	06 c0       	rjmp	.+12     	; 0x1884 <vfprintf+0x2b8>
    1878:	60 81       	ld	r22, Z
    187a:	71 81       	ldd	r23, Z+1	; 0x01
    187c:	80 e0       	ldi	r24, 0x00	; 0
    187e:	90 e0       	ldi	r25, 0x00	; 0
    1880:	0e 5f       	subi	r16, 0xFE	; 254
    1882:	1f 4f       	sbci	r17, 0xFF	; 255
    1884:	a3 01       	movw	r20, r6
    1886:	24 d4       	rcall	.+2120   	; 0x20d0 <__ultoa_invert>
    1888:	88 2e       	mov	r8, r24
    188a:	86 18       	sub	r8, r6
    188c:	fb 2d       	mov	r31, r11
    188e:	ff 77       	andi	r31, 0x7F	; 127
    1890:	3f 2e       	mov	r3, r31
    1892:	36 fe       	sbrs	r3, 6
    1894:	0d c0       	rjmp	.+26     	; 0x18b0 <vfprintf+0x2e4>
    1896:	23 2d       	mov	r18, r3
    1898:	2e 7f       	andi	r18, 0xFE	; 254
    189a:	a2 2e       	mov	r10, r18
    189c:	89 14       	cp	r8, r9
    189e:	58 f4       	brcc	.+22     	; 0x18b6 <vfprintf+0x2ea>
    18a0:	34 fe       	sbrs	r3, 4
    18a2:	0b c0       	rjmp	.+22     	; 0x18ba <vfprintf+0x2ee>
    18a4:	32 fc       	sbrc	r3, 2
    18a6:	09 c0       	rjmp	.+18     	; 0x18ba <vfprintf+0x2ee>
    18a8:	83 2d       	mov	r24, r3
    18aa:	8e 7e       	andi	r24, 0xEE	; 238
    18ac:	a8 2e       	mov	r10, r24
    18ae:	05 c0       	rjmp	.+10     	; 0x18ba <vfprintf+0x2ee>
    18b0:	b8 2c       	mov	r11, r8
    18b2:	a3 2c       	mov	r10, r3
    18b4:	03 c0       	rjmp	.+6      	; 0x18bc <vfprintf+0x2f0>
    18b6:	b8 2c       	mov	r11, r8
    18b8:	01 c0       	rjmp	.+2      	; 0x18bc <vfprintf+0x2f0>
    18ba:	b9 2c       	mov	r11, r9
    18bc:	a4 fe       	sbrs	r10, 4
    18be:	0f c0       	rjmp	.+30     	; 0x18de <vfprintf+0x312>
    18c0:	fe 01       	movw	r30, r28
    18c2:	e8 0d       	add	r30, r8
    18c4:	f1 1d       	adc	r31, r1
    18c6:	80 81       	ld	r24, Z
    18c8:	80 33       	cpi	r24, 0x30	; 48
    18ca:	21 f4       	brne	.+8      	; 0x18d4 <vfprintf+0x308>
    18cc:	9a 2d       	mov	r25, r10
    18ce:	99 7e       	andi	r25, 0xE9	; 233
    18d0:	a9 2e       	mov	r10, r25
    18d2:	09 c0       	rjmp	.+18     	; 0x18e6 <vfprintf+0x31a>
    18d4:	a2 fe       	sbrs	r10, 2
    18d6:	06 c0       	rjmp	.+12     	; 0x18e4 <vfprintf+0x318>
    18d8:	b3 94       	inc	r11
    18da:	b3 94       	inc	r11
    18dc:	04 c0       	rjmp	.+8      	; 0x18e6 <vfprintf+0x31a>
    18de:	8a 2d       	mov	r24, r10
    18e0:	86 78       	andi	r24, 0x86	; 134
    18e2:	09 f0       	breq	.+2      	; 0x18e6 <vfprintf+0x31a>
    18e4:	b3 94       	inc	r11
    18e6:	a3 fc       	sbrc	r10, 3
    18e8:	10 c0       	rjmp	.+32     	; 0x190a <vfprintf+0x33e>
    18ea:	a0 fe       	sbrs	r10, 0
    18ec:	06 c0       	rjmp	.+12     	; 0x18fa <vfprintf+0x32e>
    18ee:	b2 14       	cp	r11, r2
    18f0:	80 f4       	brcc	.+32     	; 0x1912 <vfprintf+0x346>
    18f2:	28 0c       	add	r2, r8
    18f4:	92 2c       	mov	r9, r2
    18f6:	9b 18       	sub	r9, r11
    18f8:	0d c0       	rjmp	.+26     	; 0x1914 <vfprintf+0x348>
    18fa:	b2 14       	cp	r11, r2
    18fc:	58 f4       	brcc	.+22     	; 0x1914 <vfprintf+0x348>
    18fe:	b6 01       	movw	r22, r12
    1900:	80 e2       	ldi	r24, 0x20	; 32
    1902:	90 e0       	ldi	r25, 0x00	; 0
    1904:	90 d3       	rcall	.+1824   	; 0x2026 <fputc>
    1906:	b3 94       	inc	r11
    1908:	f8 cf       	rjmp	.-16     	; 0x18fa <vfprintf+0x32e>
    190a:	b2 14       	cp	r11, r2
    190c:	18 f4       	brcc	.+6      	; 0x1914 <vfprintf+0x348>
    190e:	2b 18       	sub	r2, r11
    1910:	02 c0       	rjmp	.+4      	; 0x1916 <vfprintf+0x34a>
    1912:	98 2c       	mov	r9, r8
    1914:	21 2c       	mov	r2, r1
    1916:	a4 fe       	sbrs	r10, 4
    1918:	0f c0       	rjmp	.+30     	; 0x1938 <vfprintf+0x36c>
    191a:	b6 01       	movw	r22, r12
    191c:	80 e3       	ldi	r24, 0x30	; 48
    191e:	90 e0       	ldi	r25, 0x00	; 0
    1920:	82 d3       	rcall	.+1796   	; 0x2026 <fputc>
    1922:	a2 fe       	sbrs	r10, 2
    1924:	16 c0       	rjmp	.+44     	; 0x1952 <vfprintf+0x386>
    1926:	a1 fc       	sbrc	r10, 1
    1928:	03 c0       	rjmp	.+6      	; 0x1930 <vfprintf+0x364>
    192a:	88 e7       	ldi	r24, 0x78	; 120
    192c:	90 e0       	ldi	r25, 0x00	; 0
    192e:	02 c0       	rjmp	.+4      	; 0x1934 <vfprintf+0x368>
    1930:	88 e5       	ldi	r24, 0x58	; 88
    1932:	90 e0       	ldi	r25, 0x00	; 0
    1934:	b6 01       	movw	r22, r12
    1936:	0c c0       	rjmp	.+24     	; 0x1950 <vfprintf+0x384>
    1938:	8a 2d       	mov	r24, r10
    193a:	86 78       	andi	r24, 0x86	; 134
    193c:	51 f0       	breq	.+20     	; 0x1952 <vfprintf+0x386>
    193e:	a1 fe       	sbrs	r10, 1
    1940:	02 c0       	rjmp	.+4      	; 0x1946 <vfprintf+0x37a>
    1942:	8b e2       	ldi	r24, 0x2B	; 43
    1944:	01 c0       	rjmp	.+2      	; 0x1948 <vfprintf+0x37c>
    1946:	80 e2       	ldi	r24, 0x20	; 32
    1948:	a7 fc       	sbrc	r10, 7
    194a:	8d e2       	ldi	r24, 0x2D	; 45
    194c:	b6 01       	movw	r22, r12
    194e:	90 e0       	ldi	r25, 0x00	; 0
    1950:	6a d3       	rcall	.+1748   	; 0x2026 <fputc>
    1952:	89 14       	cp	r8, r9
    1954:	30 f4       	brcc	.+12     	; 0x1962 <vfprintf+0x396>
    1956:	b6 01       	movw	r22, r12
    1958:	80 e3       	ldi	r24, 0x30	; 48
    195a:	90 e0       	ldi	r25, 0x00	; 0
    195c:	64 d3       	rcall	.+1736   	; 0x2026 <fputc>
    195e:	9a 94       	dec	r9
    1960:	f8 cf       	rjmp	.-16     	; 0x1952 <vfprintf+0x386>
    1962:	8a 94       	dec	r8
    1964:	f3 01       	movw	r30, r6
    1966:	e8 0d       	add	r30, r8
    1968:	f1 1d       	adc	r31, r1
    196a:	80 81       	ld	r24, Z
    196c:	b6 01       	movw	r22, r12
    196e:	90 e0       	ldi	r25, 0x00	; 0
    1970:	5a d3       	rcall	.+1716   	; 0x2026 <fputc>
    1972:	81 10       	cpse	r8, r1
    1974:	f6 cf       	rjmp	.-20     	; 0x1962 <vfprintf+0x396>
    1976:	22 20       	and	r2, r2
    1978:	09 f4       	brne	.+2      	; 0x197c <vfprintf+0x3b0>
    197a:	4e ce       	rjmp	.-868    	; 0x1618 <vfprintf+0x4c>
    197c:	b6 01       	movw	r22, r12
    197e:	80 e2       	ldi	r24, 0x20	; 32
    1980:	90 e0       	ldi	r25, 0x00	; 0
    1982:	51 d3       	rcall	.+1698   	; 0x2026 <fputc>
    1984:	2a 94       	dec	r2
    1986:	f7 cf       	rjmp	.-18     	; 0x1976 <vfprintf+0x3aa>
    1988:	f6 01       	movw	r30, r12
    198a:	86 81       	ldd	r24, Z+6	; 0x06
    198c:	97 81       	ldd	r25, Z+7	; 0x07
    198e:	02 c0       	rjmp	.+4      	; 0x1994 <vfprintf+0x3c8>
    1990:	8f ef       	ldi	r24, 0xFF	; 255
    1992:	9f ef       	ldi	r25, 0xFF	; 255
    1994:	2b 96       	adiw	r28, 0x0b	; 11
    1996:	0f b6       	in	r0, 0x3f	; 63
    1998:	f8 94       	cli
    199a:	de bf       	out	0x3e, r29	; 62
    199c:	0f be       	out	0x3f, r0	; 63
    199e:	cd bf       	out	0x3d, r28	; 61
    19a0:	df 91       	pop	r29
    19a2:	cf 91       	pop	r28
    19a4:	1f 91       	pop	r17
    19a6:	0f 91       	pop	r16
    19a8:	ff 90       	pop	r15
    19aa:	ef 90       	pop	r14
    19ac:	df 90       	pop	r13
    19ae:	cf 90       	pop	r12
    19b0:	bf 90       	pop	r11
    19b2:	af 90       	pop	r10
    19b4:	9f 90       	pop	r9
    19b6:	8f 90       	pop	r8
    19b8:	7f 90       	pop	r7
    19ba:	6f 90       	pop	r6
    19bc:	5f 90       	pop	r5
    19be:	4f 90       	pop	r4
    19c0:	3f 90       	pop	r3
    19c2:	2f 90       	pop	r2
    19c4:	08 95       	ret

000019c6 <putval>:
    19c6:	20 fd       	sbrc	r18, 0
    19c8:	09 c0       	rjmp	.+18     	; 0x19dc <putval+0x16>
    19ca:	fc 01       	movw	r30, r24
    19cc:	23 fd       	sbrc	r18, 3
    19ce:	05 c0       	rjmp	.+10     	; 0x19da <putval+0x14>
    19d0:	22 ff       	sbrs	r18, 2
    19d2:	02 c0       	rjmp	.+4      	; 0x19d8 <putval+0x12>
    19d4:	73 83       	std	Z+3, r23	; 0x03
    19d6:	62 83       	std	Z+2, r22	; 0x02
    19d8:	51 83       	std	Z+1, r21	; 0x01
    19da:	40 83       	st	Z, r20
    19dc:	08 95       	ret

000019de <mulacc>:
    19de:	44 fd       	sbrc	r20, 4
    19e0:	17 c0       	rjmp	.+46     	; 0x1a10 <mulacc+0x32>
    19e2:	46 fd       	sbrc	r20, 6
    19e4:	17 c0       	rjmp	.+46     	; 0x1a14 <mulacc+0x36>
    19e6:	ab 01       	movw	r20, r22
    19e8:	bc 01       	movw	r22, r24
    19ea:	da 01       	movw	r26, r20
    19ec:	fb 01       	movw	r30, r22
    19ee:	aa 0f       	add	r26, r26
    19f0:	bb 1f       	adc	r27, r27
    19f2:	ee 1f       	adc	r30, r30
    19f4:	ff 1f       	adc	r31, r31
    19f6:	10 94       	com	r1
    19f8:	d1 f7       	brne	.-12     	; 0x19ee <mulacc+0x10>
    19fa:	4a 0f       	add	r20, r26
    19fc:	5b 1f       	adc	r21, r27
    19fe:	6e 1f       	adc	r22, r30
    1a00:	7f 1f       	adc	r23, r31
    1a02:	cb 01       	movw	r24, r22
    1a04:	ba 01       	movw	r22, r20
    1a06:	66 0f       	add	r22, r22
    1a08:	77 1f       	adc	r23, r23
    1a0a:	88 1f       	adc	r24, r24
    1a0c:	99 1f       	adc	r25, r25
    1a0e:	09 c0       	rjmp	.+18     	; 0x1a22 <mulacc+0x44>
    1a10:	33 e0       	ldi	r19, 0x03	; 3
    1a12:	01 c0       	rjmp	.+2      	; 0x1a16 <mulacc+0x38>
    1a14:	34 e0       	ldi	r19, 0x04	; 4
    1a16:	66 0f       	add	r22, r22
    1a18:	77 1f       	adc	r23, r23
    1a1a:	88 1f       	adc	r24, r24
    1a1c:	99 1f       	adc	r25, r25
    1a1e:	31 50       	subi	r19, 0x01	; 1
    1a20:	d1 f7       	brne	.-12     	; 0x1a16 <mulacc+0x38>
    1a22:	62 0f       	add	r22, r18
    1a24:	71 1d       	adc	r23, r1
    1a26:	81 1d       	adc	r24, r1
    1a28:	91 1d       	adc	r25, r1
    1a2a:	08 95       	ret

00001a2c <skip_spaces>:
    1a2c:	0f 93       	push	r16
    1a2e:	1f 93       	push	r17
    1a30:	cf 93       	push	r28
    1a32:	df 93       	push	r29
    1a34:	8c 01       	movw	r16, r24
    1a36:	c8 01       	movw	r24, r16
    1a38:	b8 d2       	rcall	.+1392   	; 0x1faa <fgetc>
    1a3a:	ec 01       	movw	r28, r24
    1a3c:	97 fd       	sbrc	r25, 7
    1a3e:	06 c0       	rjmp	.+12     	; 0x1a4c <skip_spaces+0x20>
    1a40:	8b d2       	rcall	.+1302   	; 0x1f58 <isspace>
    1a42:	89 2b       	or	r24, r25
    1a44:	c1 f7       	brne	.-16     	; 0x1a36 <skip_spaces+0xa>
    1a46:	b8 01       	movw	r22, r16
    1a48:	ce 01       	movw	r24, r28
    1a4a:	29 d3       	rcall	.+1618   	; 0x209e <ungetc>
    1a4c:	ce 01       	movw	r24, r28
    1a4e:	df 91       	pop	r29
    1a50:	cf 91       	pop	r28
    1a52:	1f 91       	pop	r17
    1a54:	0f 91       	pop	r16
    1a56:	08 95       	ret

00001a58 <conv_int>:
    1a58:	8f 92       	push	r8
    1a5a:	9f 92       	push	r9
    1a5c:	af 92       	push	r10
    1a5e:	bf 92       	push	r11
    1a60:	ef 92       	push	r14
    1a62:	ff 92       	push	r15
    1a64:	0f 93       	push	r16
    1a66:	1f 93       	push	r17
    1a68:	cf 93       	push	r28
    1a6a:	df 93       	push	r29
    1a6c:	8c 01       	movw	r16, r24
    1a6e:	d6 2f       	mov	r29, r22
    1a70:	7a 01       	movw	r14, r20
    1a72:	b2 2e       	mov	r11, r18
    1a74:	9a d2       	rcall	.+1332   	; 0x1faa <fgetc>
    1a76:	9c 01       	movw	r18, r24
    1a78:	33 27       	eor	r19, r19
    1a7a:	2b 32       	cpi	r18, 0x2B	; 43
    1a7c:	31 05       	cpc	r19, r1
    1a7e:	31 f0       	breq	.+12     	; 0x1a8c <conv_int+0x34>
    1a80:	2d 32       	cpi	r18, 0x2D	; 45
    1a82:	31 05       	cpc	r19, r1
    1a84:	59 f4       	brne	.+22     	; 0x1a9c <conv_int+0x44>
    1a86:	8b 2d       	mov	r24, r11
    1a88:	80 68       	ori	r24, 0x80	; 128
    1a8a:	b8 2e       	mov	r11, r24
    1a8c:	d1 50       	subi	r29, 0x01	; 1
    1a8e:	11 f4       	brne	.+4      	; 0x1a94 <conv_int+0x3c>
    1a90:	80 e0       	ldi	r24, 0x00	; 0
    1a92:	61 c0       	rjmp	.+194    	; 0x1b56 <conv_int+0xfe>
    1a94:	c8 01       	movw	r24, r16
    1a96:	89 d2       	rcall	.+1298   	; 0x1faa <fgetc>
    1a98:	97 fd       	sbrc	r25, 7
    1a9a:	fa cf       	rjmp	.-12     	; 0x1a90 <conv_int+0x38>
    1a9c:	cb 2d       	mov	r28, r11
    1a9e:	cd 7f       	andi	r28, 0xFD	; 253
    1aa0:	2b 2d       	mov	r18, r11
    1aa2:	20 73       	andi	r18, 0x30	; 48
    1aa4:	f9 f4       	brne	.+62     	; 0x1ae4 <conv_int+0x8c>
    1aa6:	80 33       	cpi	r24, 0x30	; 48
    1aa8:	e9 f4       	brne	.+58     	; 0x1ae4 <conv_int+0x8c>
    1aaa:	aa 24       	eor	r10, r10
    1aac:	aa 94       	dec	r10
    1aae:	ad 0e       	add	r10, r29
    1ab0:	09 f4       	brne	.+2      	; 0x1ab4 <conv_int+0x5c>
    1ab2:	3e c0       	rjmp	.+124    	; 0x1b30 <conv_int+0xd8>
    1ab4:	c8 01       	movw	r24, r16
    1ab6:	79 d2       	rcall	.+1266   	; 0x1faa <fgetc>
    1ab8:	97 fd       	sbrc	r25, 7
    1aba:	3a c0       	rjmp	.+116    	; 0x1b30 <conv_int+0xd8>
    1abc:	9c 01       	movw	r18, r24
    1abe:	2f 7d       	andi	r18, 0xDF	; 223
    1ac0:	33 27       	eor	r19, r19
    1ac2:	28 35       	cpi	r18, 0x58	; 88
    1ac4:	31 05       	cpc	r19, r1
    1ac6:	41 f4       	brne	.+16     	; 0x1ad8 <conv_int+0x80>
    1ac8:	c2 64       	ori	r28, 0x42	; 66
    1aca:	d2 50       	subi	r29, 0x02	; 2
    1acc:	89 f1       	breq	.+98     	; 0x1b30 <conv_int+0xd8>
    1ace:	c8 01       	movw	r24, r16
    1ad0:	6c d2       	rcall	.+1240   	; 0x1faa <fgetc>
    1ad2:	97 ff       	sbrs	r25, 7
    1ad4:	07 c0       	rjmp	.+14     	; 0x1ae4 <conv_int+0x8c>
    1ad6:	2c c0       	rjmp	.+88     	; 0x1b30 <conv_int+0xd8>
    1ad8:	b6 fe       	sbrs	r11, 6
    1ada:	02 c0       	rjmp	.+4      	; 0x1ae0 <conv_int+0x88>
    1adc:	c2 60       	ori	r28, 0x02	; 2
    1ade:	01 c0       	rjmp	.+2      	; 0x1ae2 <conv_int+0x8a>
    1ae0:	c2 61       	ori	r28, 0x12	; 18
    1ae2:	da 2d       	mov	r29, r10
    1ae4:	81 2c       	mov	r8, r1
    1ae6:	91 2c       	mov	r9, r1
    1ae8:	54 01       	movw	r10, r8
    1aea:	20 ed       	ldi	r18, 0xD0	; 208
    1aec:	28 0f       	add	r18, r24
    1aee:	28 30       	cpi	r18, 0x08	; 8
    1af0:	78 f0       	brcs	.+30     	; 0x1b10 <conv_int+0xb8>
    1af2:	c4 ff       	sbrs	r28, 4
    1af4:	03 c0       	rjmp	.+6      	; 0x1afc <conv_int+0xa4>
    1af6:	b8 01       	movw	r22, r16
    1af8:	d2 d2       	rcall	.+1444   	; 0x209e <ungetc>
    1afa:	17 c0       	rjmp	.+46     	; 0x1b2a <conv_int+0xd2>
    1afc:	2a 30       	cpi	r18, 0x0A	; 10
    1afe:	40 f0       	brcs	.+16     	; 0x1b10 <conv_int+0xb8>
    1b00:	c6 ff       	sbrs	r28, 6
    1b02:	f9 cf       	rjmp	.-14     	; 0x1af6 <conv_int+0x9e>
    1b04:	2f 7d       	andi	r18, 0xDF	; 223
    1b06:	3f ee       	ldi	r19, 0xEF	; 239
    1b08:	32 0f       	add	r19, r18
    1b0a:	36 30       	cpi	r19, 0x06	; 6
    1b0c:	a0 f7       	brcc	.-24     	; 0x1af6 <conv_int+0x9e>
    1b0e:	27 50       	subi	r18, 0x07	; 7
    1b10:	4c 2f       	mov	r20, r28
    1b12:	c5 01       	movw	r24, r10
    1b14:	b4 01       	movw	r22, r8
    1b16:	63 df       	rcall	.-314    	; 0x19de <mulacc>
    1b18:	4b 01       	movw	r8, r22
    1b1a:	5c 01       	movw	r10, r24
    1b1c:	c2 60       	ori	r28, 0x02	; 2
    1b1e:	d1 50       	subi	r29, 0x01	; 1
    1b20:	51 f0       	breq	.+20     	; 0x1b36 <conv_int+0xde>
    1b22:	c8 01       	movw	r24, r16
    1b24:	42 d2       	rcall	.+1156   	; 0x1faa <fgetc>
    1b26:	97 ff       	sbrs	r25, 7
    1b28:	e0 cf       	rjmp	.-64     	; 0x1aea <conv_int+0x92>
    1b2a:	c1 fd       	sbrc	r28, 1
    1b2c:	04 c0       	rjmp	.+8      	; 0x1b36 <conv_int+0xde>
    1b2e:	b0 cf       	rjmp	.-160    	; 0x1a90 <conv_int+0x38>
    1b30:	81 2c       	mov	r8, r1
    1b32:	91 2c       	mov	r9, r1
    1b34:	54 01       	movw	r10, r8
    1b36:	c7 ff       	sbrs	r28, 7
    1b38:	08 c0       	rjmp	.+16     	; 0x1b4a <conv_int+0xf2>
    1b3a:	b0 94       	com	r11
    1b3c:	a0 94       	com	r10
    1b3e:	90 94       	com	r9
    1b40:	80 94       	com	r8
    1b42:	81 1c       	adc	r8, r1
    1b44:	91 1c       	adc	r9, r1
    1b46:	a1 1c       	adc	r10, r1
    1b48:	b1 1c       	adc	r11, r1
    1b4a:	2c 2f       	mov	r18, r28
    1b4c:	b5 01       	movw	r22, r10
    1b4e:	a4 01       	movw	r20, r8
    1b50:	c7 01       	movw	r24, r14
    1b52:	39 df       	rcall	.-398    	; 0x19c6 <putval>
    1b54:	81 e0       	ldi	r24, 0x01	; 1
    1b56:	df 91       	pop	r29
    1b58:	cf 91       	pop	r28
    1b5a:	1f 91       	pop	r17
    1b5c:	0f 91       	pop	r16
    1b5e:	ff 90       	pop	r15
    1b60:	ef 90       	pop	r14
    1b62:	bf 90       	pop	r11
    1b64:	af 90       	pop	r10
    1b66:	9f 90       	pop	r9
    1b68:	8f 90       	pop	r8
    1b6a:	08 95       	ret

00001b6c <conv_brk>:
    1b6c:	5f 92       	push	r5
    1b6e:	6f 92       	push	r6
    1b70:	7f 92       	push	r7
    1b72:	8f 92       	push	r8
    1b74:	9f 92       	push	r9
    1b76:	af 92       	push	r10
    1b78:	bf 92       	push	r11
    1b7a:	cf 92       	push	r12
    1b7c:	df 92       	push	r13
    1b7e:	ef 92       	push	r14
    1b80:	ff 92       	push	r15
    1b82:	0f 93       	push	r16
    1b84:	1f 93       	push	r17
    1b86:	cf 93       	push	r28
    1b88:	df 93       	push	r29
    1b8a:	cd b7       	in	r28, 0x3d	; 61
    1b8c:	de b7       	in	r29, 0x3e	; 62
    1b8e:	a0 97       	sbiw	r28, 0x20	; 32
    1b90:	0f b6       	in	r0, 0x3f	; 63
    1b92:	f8 94       	cli
    1b94:	de bf       	out	0x3e, r29	; 62
    1b96:	0f be       	out	0x3f, r0	; 63
    1b98:	cd bf       	out	0x3d, r28	; 61
    1b9a:	5c 01       	movw	r10, r24
    1b9c:	96 2e       	mov	r9, r22
    1b9e:	7a 01       	movw	r14, r20
    1ba0:	f9 01       	movw	r30, r18
    1ba2:	8e 01       	movw	r16, r28
    1ba4:	0f 5f       	subi	r16, 0xFF	; 255
    1ba6:	1f 4f       	sbci	r17, 0xFF	; 255
    1ba8:	68 01       	movw	r12, r16
    1baa:	80 e2       	ldi	r24, 0x20	; 32
    1bac:	d8 01       	movw	r26, r16
    1bae:	1d 92       	st	X+, r1
    1bb0:	8a 95       	dec	r24
    1bb2:	e9 f7       	brne	.-6      	; 0x1bae <conv_brk+0x42>
    1bb4:	d5 01       	movw	r26, r10
    1bb6:	13 96       	adiw	r26, 0x03	; 3
    1bb8:	8c 90       	ld	r8, X
    1bba:	80 e0       	ldi	r24, 0x00	; 0
    1bbc:	90 e0       	ldi	r25, 0x00	; 0
    1bbe:	61 2c       	mov	r6, r1
    1bc0:	71 2c       	mov	r7, r1
    1bc2:	30 e0       	ldi	r19, 0x00	; 0
    1bc4:	61 e0       	ldi	r22, 0x01	; 1
    1bc6:	70 e0       	ldi	r23, 0x00	; 0
    1bc8:	83 fc       	sbrc	r8, 3
    1bca:	25 91       	lpm	r18, Z+
    1bcc:	83 fe       	sbrs	r8, 3
    1bce:	21 91       	ld	r18, Z+
    1bd0:	8f 01       	movw	r16, r30
    1bd2:	52 2e       	mov	r5, r18
    1bd4:	21 11       	cpse	r18, r1
    1bd6:	03 c0       	rjmp	.+6      	; 0x1bde <conv_brk+0x72>
    1bd8:	80 e0       	ldi	r24, 0x00	; 0
    1bda:	90 e0       	ldi	r25, 0x00	; 0
    1bdc:	90 c0       	rjmp	.+288    	; 0x1cfe <conv_brk+0x192>
    1bde:	2e 35       	cpi	r18, 0x5E	; 94
    1be0:	11 f4       	brne	.+4      	; 0x1be6 <conv_brk+0x7a>
    1be2:	00 97       	sbiw	r24, 0x00	; 0
    1be4:	51 f1       	breq	.+84     	; 0x1c3a <conv_brk+0xce>
    1be6:	43 2f       	mov	r20, r19
    1be8:	50 e0       	ldi	r21, 0x00	; 0
    1bea:	48 17       	cp	r20, r24
    1bec:	59 07       	cpc	r21, r25
    1bee:	3c f4       	brge	.+14     	; 0x1bfe <conv_brk+0x92>
    1bf0:	2d 35       	cpi	r18, 0x5D	; 93
    1bf2:	59 f1       	breq	.+86     	; 0x1c4a <conv_brk+0xde>
    1bf4:	2d 32       	cpi	r18, 0x2D	; 45
    1bf6:	19 f4       	brne	.+6      	; 0x1bfe <conv_brk+0x92>
    1bf8:	77 20       	and	r7, r7
    1bfa:	09 f1       	breq	.+66     	; 0x1c3e <conv_brk+0xd2>
    1bfc:	03 c0       	rjmp	.+6      	; 0x1c04 <conv_brk+0x98>
    1bfe:	77 20       	and	r7, r7
    1c00:	09 f4       	brne	.+2      	; 0x1c04 <conv_brk+0x98>
    1c02:	68 c0       	rjmp	.+208    	; 0x1cd4 <conv_brk+0x168>
    1c04:	45 2d       	mov	r20, r5
    1c06:	46 95       	lsr	r20
    1c08:	46 95       	lsr	r20
    1c0a:	46 95       	lsr	r20
    1c0c:	d6 01       	movw	r26, r12
    1c0e:	a4 0f       	add	r26, r20
    1c10:	b1 1d       	adc	r27, r1
    1c12:	45 2d       	mov	r20, r5
    1c14:	47 70       	andi	r20, 0x07	; 7
    1c16:	8b 01       	movw	r16, r22
    1c18:	02 c0       	rjmp	.+4      	; 0x1c1e <conv_brk+0xb2>
    1c1a:	00 0f       	add	r16, r16
    1c1c:	11 1f       	adc	r17, r17
    1c1e:	4a 95       	dec	r20
    1c20:	e2 f7       	brpl	.-8      	; 0x1c1a <conv_brk+0xae>
    1c22:	a8 01       	movw	r20, r16
    1c24:	5c 91       	ld	r21, X
    1c26:	45 2b       	or	r20, r21
    1c28:	4c 93       	st	X, r20
    1c2a:	65 14       	cp	r6, r5
    1c2c:	59 f0       	breq	.+22     	; 0x1c44 <conv_brk+0xd8>
    1c2e:	56 14       	cp	r5, r6
    1c30:	10 f4       	brcc	.+4      	; 0x1c36 <conv_brk+0xca>
    1c32:	53 94       	inc	r5
    1c34:	e7 cf       	rjmp	.-50     	; 0x1c04 <conv_brk+0x98>
    1c36:	5a 94       	dec	r5
    1c38:	e5 cf       	rjmp	.-54     	; 0x1c04 <conv_brk+0x98>
    1c3a:	31 e0       	ldi	r19, 0x01	; 1
    1c3c:	04 c0       	rjmp	.+8      	; 0x1c46 <conv_brk+0xda>
    1c3e:	77 24       	eor	r7, r7
    1c40:	73 94       	inc	r7
    1c42:	01 c0       	rjmp	.+2      	; 0x1c46 <conv_brk+0xda>
    1c44:	71 2c       	mov	r7, r1
    1c46:	01 96       	adiw	r24, 0x01	; 1
    1c48:	bf cf       	rjmp	.-130    	; 0x1bc8 <conv_brk+0x5c>
    1c4a:	77 20       	and	r7, r7
    1c4c:	19 f0       	breq	.+6      	; 0x1c54 <conv_brk+0xe8>
    1c4e:	8e 81       	ldd	r24, Y+6	; 0x06
    1c50:	80 62       	ori	r24, 0x20	; 32
    1c52:	8e 83       	std	Y+6, r24	; 0x06
    1c54:	31 11       	cpse	r19, r1
    1c56:	03 c0       	rjmp	.+6      	; 0x1c5e <conv_brk+0xf2>
    1c58:	88 24       	eor	r8, r8
    1c5a:	83 94       	inc	r8
    1c5c:	17 c0       	rjmp	.+46     	; 0x1c8c <conv_brk+0x120>
    1c5e:	f6 01       	movw	r30, r12
    1c60:	9e 01       	movw	r18, r28
    1c62:	2f 5d       	subi	r18, 0xDF	; 223
    1c64:	3f 4f       	sbci	r19, 0xFF	; 255
    1c66:	80 81       	ld	r24, Z
    1c68:	80 95       	com	r24
    1c6a:	81 93       	st	Z+, r24
    1c6c:	2e 17       	cp	r18, r30
    1c6e:	3f 07       	cpc	r19, r31
    1c70:	d1 f7       	brne	.-12     	; 0x1c66 <conv_brk+0xfa>
    1c72:	f2 cf       	rjmp	.-28     	; 0x1c58 <conv_brk+0xec>
    1c74:	e1 14       	cp	r14, r1
    1c76:	f1 04       	cpc	r15, r1
    1c78:	29 f0       	breq	.+10     	; 0x1c84 <conv_brk+0x118>
    1c7a:	d7 01       	movw	r26, r14
    1c7c:	8c 93       	st	X, r24
    1c7e:	f7 01       	movw	r30, r14
    1c80:	31 96       	adiw	r30, 0x01	; 1
    1c82:	7f 01       	movw	r14, r30
    1c84:	9a 94       	dec	r9
    1c86:	81 2c       	mov	r8, r1
    1c88:	99 20       	and	r9, r9
    1c8a:	e9 f0       	breq	.+58     	; 0x1cc6 <conv_brk+0x15a>
    1c8c:	c5 01       	movw	r24, r10
    1c8e:	8d d1       	rcall	.+794    	; 0x1faa <fgetc>
    1c90:	97 fd       	sbrc	r25, 7
    1c92:	17 c0       	rjmp	.+46     	; 0x1cc2 <conv_brk+0x156>
    1c94:	fc 01       	movw	r30, r24
    1c96:	ff 27       	eor	r31, r31
    1c98:	23 e0       	ldi	r18, 0x03	; 3
    1c9a:	f5 95       	asr	r31
    1c9c:	e7 95       	ror	r30
    1c9e:	2a 95       	dec	r18
    1ca0:	e1 f7       	brne	.-8      	; 0x1c9a <conv_brk+0x12e>
    1ca2:	ec 0d       	add	r30, r12
    1ca4:	fd 1d       	adc	r31, r13
    1ca6:	20 81       	ld	r18, Z
    1ca8:	30 e0       	ldi	r19, 0x00	; 0
    1caa:	ac 01       	movw	r20, r24
    1cac:	47 70       	andi	r20, 0x07	; 7
    1cae:	55 27       	eor	r21, r21
    1cb0:	02 c0       	rjmp	.+4      	; 0x1cb6 <conv_brk+0x14a>
    1cb2:	35 95       	asr	r19
    1cb4:	27 95       	ror	r18
    1cb6:	4a 95       	dec	r20
    1cb8:	e2 f7       	brpl	.-8      	; 0x1cb2 <conv_brk+0x146>
    1cba:	20 fd       	sbrc	r18, 0
    1cbc:	db cf       	rjmp	.-74     	; 0x1c74 <conv_brk+0x108>
    1cbe:	b5 01       	movw	r22, r10
    1cc0:	ee d1       	rcall	.+988    	; 0x209e <ungetc>
    1cc2:	81 10       	cpse	r8, r1
    1cc4:	89 cf       	rjmp	.-238    	; 0x1bd8 <conv_brk+0x6c>
    1cc6:	e1 14       	cp	r14, r1
    1cc8:	f1 04       	cpc	r15, r1
    1cca:	11 f0       	breq	.+4      	; 0x1cd0 <conv_brk+0x164>
    1ccc:	d7 01       	movw	r26, r14
    1cce:	1c 92       	st	X, r1
    1cd0:	c8 01       	movw	r24, r16
    1cd2:	15 c0       	rjmp	.+42     	; 0x1cfe <conv_brk+0x192>
    1cd4:	42 2f       	mov	r20, r18
    1cd6:	46 95       	lsr	r20
    1cd8:	46 95       	lsr	r20
    1cda:	46 95       	lsr	r20
    1cdc:	d6 01       	movw	r26, r12
    1cde:	a4 0f       	add	r26, r20
    1ce0:	b1 1d       	adc	r27, r1
    1ce2:	42 2f       	mov	r20, r18
    1ce4:	47 70       	andi	r20, 0x07	; 7
    1ce6:	8b 01       	movw	r16, r22
    1ce8:	02 c0       	rjmp	.+4      	; 0x1cee <conv_brk+0x182>
    1cea:	00 0f       	add	r16, r16
    1cec:	11 1f       	adc	r17, r17
    1cee:	4a 95       	dec	r20
    1cf0:	e2 f7       	brpl	.-8      	; 0x1cea <conv_brk+0x17e>
    1cf2:	a8 01       	movw	r20, r16
    1cf4:	5c 91       	ld	r21, X
    1cf6:	45 2b       	or	r20, r21
    1cf8:	4c 93       	st	X, r20
    1cfa:	62 2e       	mov	r6, r18
    1cfc:	a4 cf       	rjmp	.-184    	; 0x1c46 <conv_brk+0xda>
    1cfe:	a0 96       	adiw	r28, 0x20	; 32
    1d00:	0f b6       	in	r0, 0x3f	; 63
    1d02:	f8 94       	cli
    1d04:	de bf       	out	0x3e, r29	; 62
    1d06:	0f be       	out	0x3f, r0	; 63
    1d08:	cd bf       	out	0x3d, r28	; 61
    1d0a:	df 91       	pop	r29
    1d0c:	cf 91       	pop	r28
    1d0e:	1f 91       	pop	r17
    1d10:	0f 91       	pop	r16
    1d12:	ff 90       	pop	r15
    1d14:	ef 90       	pop	r14
    1d16:	df 90       	pop	r13
    1d18:	cf 90       	pop	r12
    1d1a:	bf 90       	pop	r11
    1d1c:	af 90       	pop	r10
    1d1e:	9f 90       	pop	r9
    1d20:	8f 90       	pop	r8
    1d22:	7f 90       	pop	r7
    1d24:	6f 90       	pop	r6
    1d26:	5f 90       	pop	r5
    1d28:	08 95       	ret

00001d2a <vfscanf>:
    1d2a:	5f 92       	push	r5
    1d2c:	6f 92       	push	r6
    1d2e:	7f 92       	push	r7
    1d30:	8f 92       	push	r8
    1d32:	9f 92       	push	r9
    1d34:	af 92       	push	r10
    1d36:	bf 92       	push	r11
    1d38:	cf 92       	push	r12
    1d3a:	df 92       	push	r13
    1d3c:	ef 92       	push	r14
    1d3e:	ff 92       	push	r15
    1d40:	0f 93       	push	r16
    1d42:	1f 93       	push	r17
    1d44:	cf 93       	push	r28
    1d46:	df 93       	push	r29
    1d48:	6c 01       	movw	r12, r24
    1d4a:	eb 01       	movw	r28, r22
    1d4c:	5a 01       	movw	r10, r20
    1d4e:	fc 01       	movw	r30, r24
    1d50:	17 82       	std	Z+7, r1	; 0x07
    1d52:	16 82       	std	Z+6, r1	; 0x06
    1d54:	51 2c       	mov	r5, r1
    1d56:	f6 01       	movw	r30, r12
    1d58:	e3 80       	ldd	r14, Z+3	; 0x03
    1d5a:	fe 01       	movw	r30, r28
    1d5c:	e3 fc       	sbrc	r14, 3
    1d5e:	85 91       	lpm	r24, Z+
    1d60:	e3 fe       	sbrs	r14, 3
    1d62:	81 91       	ld	r24, Z+
    1d64:	18 2f       	mov	r17, r24
    1d66:	ef 01       	movw	r28, r30
    1d68:	88 23       	and	r24, r24
    1d6a:	09 f4       	brne	.+2      	; 0x1d6e <vfscanf+0x44>
    1d6c:	e0 c0       	rjmp	.+448    	; 0x1f2e <vfscanf+0x204>
    1d6e:	90 e0       	ldi	r25, 0x00	; 0
    1d70:	f3 d0       	rcall	.+486    	; 0x1f58 <isspace>
    1d72:	89 2b       	or	r24, r25
    1d74:	19 f0       	breq	.+6      	; 0x1d7c <vfscanf+0x52>
    1d76:	c6 01       	movw	r24, r12
    1d78:	59 de       	rcall	.-846    	; 0x1a2c <skip_spaces>
    1d7a:	ed cf       	rjmp	.-38     	; 0x1d56 <vfscanf+0x2c>
    1d7c:	15 32       	cpi	r17, 0x25	; 37
    1d7e:	41 f4       	brne	.+16     	; 0x1d90 <vfscanf+0x66>
    1d80:	fe 01       	movw	r30, r28
    1d82:	e3 fc       	sbrc	r14, 3
    1d84:	15 91       	lpm	r17, Z+
    1d86:	e3 fe       	sbrs	r14, 3
    1d88:	11 91       	ld	r17, Z+
    1d8a:	ef 01       	movw	r28, r30
    1d8c:	15 32       	cpi	r17, 0x25	; 37
    1d8e:	71 f4       	brne	.+28     	; 0x1dac <vfscanf+0x82>
    1d90:	c6 01       	movw	r24, r12
    1d92:	0b d1       	rcall	.+534    	; 0x1faa <fgetc>
    1d94:	97 fd       	sbrc	r25, 7
    1d96:	c9 c0       	rjmp	.+402    	; 0x1f2a <vfscanf+0x200>
    1d98:	41 2f       	mov	r20, r17
    1d9a:	50 e0       	ldi	r21, 0x00	; 0
    1d9c:	9c 01       	movw	r18, r24
    1d9e:	33 27       	eor	r19, r19
    1da0:	24 17       	cp	r18, r20
    1da2:	35 07       	cpc	r19, r21
    1da4:	c1 f2       	breq	.-80     	; 0x1d56 <vfscanf+0x2c>
    1da6:	b6 01       	movw	r22, r12
    1da8:	7a d1       	rcall	.+756    	; 0x209e <ungetc>
    1daa:	c1 c0       	rjmp	.+386    	; 0x1f2e <vfscanf+0x204>
    1dac:	1a 32       	cpi	r17, 0x2A	; 42
    1dae:	39 f4       	brne	.+14     	; 0x1dbe <vfscanf+0x94>
    1db0:	e3 fc       	sbrc	r14, 3
    1db2:	15 91       	lpm	r17, Z+
    1db4:	e3 fe       	sbrs	r14, 3
    1db6:	11 91       	ld	r17, Z+
    1db8:	ef 01       	movw	r28, r30
    1dba:	01 e0       	ldi	r16, 0x01	; 1
    1dbc:	01 c0       	rjmp	.+2      	; 0x1dc0 <vfscanf+0x96>
    1dbe:	00 e0       	ldi	r16, 0x00	; 0
    1dc0:	f1 2c       	mov	r15, r1
    1dc2:	20 ed       	ldi	r18, 0xD0	; 208
    1dc4:	21 0f       	add	r18, r17
    1dc6:	2a 30       	cpi	r18, 0x0A	; 10
    1dc8:	78 f4       	brcc	.+30     	; 0x1de8 <vfscanf+0xbe>
    1dca:	02 60       	ori	r16, 0x02	; 2
    1dcc:	6f 2d       	mov	r22, r15
    1dce:	70 e0       	ldi	r23, 0x00	; 0
    1dd0:	80 e0       	ldi	r24, 0x00	; 0
    1dd2:	90 e0       	ldi	r25, 0x00	; 0
    1dd4:	40 e2       	ldi	r20, 0x20	; 32
    1dd6:	03 de       	rcall	.-1018   	; 0x19de <mulacc>
    1dd8:	f6 2e       	mov	r15, r22
    1dda:	fe 01       	movw	r30, r28
    1ddc:	e3 fc       	sbrc	r14, 3
    1dde:	15 91       	lpm	r17, Z+
    1de0:	e3 fe       	sbrs	r14, 3
    1de2:	11 91       	ld	r17, Z+
    1de4:	ef 01       	movw	r28, r30
    1de6:	ed cf       	rjmp	.-38     	; 0x1dc2 <vfscanf+0x98>
    1de8:	01 ff       	sbrs	r16, 1
    1dea:	03 c0       	rjmp	.+6      	; 0x1df2 <vfscanf+0xc8>
    1dec:	f1 10       	cpse	r15, r1
    1dee:	03 c0       	rjmp	.+6      	; 0x1df6 <vfscanf+0xcc>
    1df0:	9e c0       	rjmp	.+316    	; 0x1f2e <vfscanf+0x204>
    1df2:	ff 24       	eor	r15, r15
    1df4:	fa 94       	dec	r15
    1df6:	18 36       	cpi	r17, 0x68	; 104
    1df8:	19 f0       	breq	.+6      	; 0x1e00 <vfscanf+0xd6>
    1dfa:	1c 36       	cpi	r17, 0x6C	; 108
    1dfc:	51 f0       	breq	.+20     	; 0x1e12 <vfscanf+0xe8>
    1dfe:	10 c0       	rjmp	.+32     	; 0x1e20 <vfscanf+0xf6>
    1e00:	fe 01       	movw	r30, r28
    1e02:	e3 fc       	sbrc	r14, 3
    1e04:	15 91       	lpm	r17, Z+
    1e06:	e3 fe       	sbrs	r14, 3
    1e08:	11 91       	ld	r17, Z+
    1e0a:	ef 01       	movw	r28, r30
    1e0c:	18 36       	cpi	r17, 0x68	; 104
    1e0e:	41 f4       	brne	.+16     	; 0x1e20 <vfscanf+0xf6>
    1e10:	08 60       	ori	r16, 0x08	; 8
    1e12:	04 60       	ori	r16, 0x04	; 4
    1e14:	fe 01       	movw	r30, r28
    1e16:	e3 fc       	sbrc	r14, 3
    1e18:	15 91       	lpm	r17, Z+
    1e1a:	e3 fe       	sbrs	r14, 3
    1e1c:	11 91       	ld	r17, Z+
    1e1e:	ef 01       	movw	r28, r30
    1e20:	11 23       	and	r17, r17
    1e22:	09 f4       	brne	.+2      	; 0x1e26 <vfscanf+0xfc>
    1e24:	84 c0       	rjmp	.+264    	; 0x1f2e <vfscanf+0x204>
    1e26:	61 2f       	mov	r22, r17
    1e28:	70 e0       	ldi	r23, 0x00	; 0
    1e2a:	8c e8       	ldi	r24, 0x8C	; 140
    1e2c:	90 e0       	ldi	r25, 0x00	; 0
    1e2e:	9c d0       	rcall	.+312    	; 0x1f68 <strchr_P>
    1e30:	89 2b       	or	r24, r25
    1e32:	09 f4       	brne	.+2      	; 0x1e36 <vfscanf+0x10c>
    1e34:	7c c0       	rjmp	.+248    	; 0x1f2e <vfscanf+0x204>
    1e36:	00 fd       	sbrc	r16, 0
    1e38:	07 c0       	rjmp	.+14     	; 0x1e48 <vfscanf+0x11e>
    1e3a:	f5 01       	movw	r30, r10
    1e3c:	80 80       	ld	r8, Z
    1e3e:	91 80       	ldd	r9, Z+1	; 0x01
    1e40:	c5 01       	movw	r24, r10
    1e42:	02 96       	adiw	r24, 0x02	; 2
    1e44:	5c 01       	movw	r10, r24
    1e46:	02 c0       	rjmp	.+4      	; 0x1e4c <vfscanf+0x122>
    1e48:	81 2c       	mov	r8, r1
    1e4a:	91 2c       	mov	r9, r1
    1e4c:	1e 36       	cpi	r17, 0x6E	; 110
    1e4e:	49 f4       	brne	.+18     	; 0x1e62 <vfscanf+0x138>
    1e50:	f6 01       	movw	r30, r12
    1e52:	46 81       	ldd	r20, Z+6	; 0x06
    1e54:	57 81       	ldd	r21, Z+7	; 0x07
    1e56:	60 e0       	ldi	r22, 0x00	; 0
    1e58:	70 e0       	ldi	r23, 0x00	; 0
    1e5a:	20 2f       	mov	r18, r16
    1e5c:	c4 01       	movw	r24, r8
    1e5e:	b3 dd       	rcall	.-1178   	; 0x19c6 <putval>
    1e60:	7a cf       	rjmp	.-268    	; 0x1d56 <vfscanf+0x2c>
    1e62:	13 36       	cpi	r17, 0x63	; 99
    1e64:	a1 f4       	brne	.+40     	; 0x1e8e <vfscanf+0x164>
    1e66:	01 fd       	sbrc	r16, 1
    1e68:	02 c0       	rjmp	.+4      	; 0x1e6e <vfscanf+0x144>
    1e6a:	ff 24       	eor	r15, r15
    1e6c:	f3 94       	inc	r15
    1e6e:	c6 01       	movw	r24, r12
    1e70:	9c d0       	rcall	.+312    	; 0x1faa <fgetc>
    1e72:	97 fd       	sbrc	r25, 7
    1e74:	5a c0       	rjmp	.+180    	; 0x1f2a <vfscanf+0x200>
    1e76:	81 14       	cp	r8, r1
    1e78:	91 04       	cpc	r9, r1
    1e7a:	29 f0       	breq	.+10     	; 0x1e86 <vfscanf+0x15c>
    1e7c:	f4 01       	movw	r30, r8
    1e7e:	80 83       	st	Z, r24
    1e80:	c4 01       	movw	r24, r8
    1e82:	01 96       	adiw	r24, 0x01	; 1
    1e84:	4c 01       	movw	r8, r24
    1e86:	fa 94       	dec	r15
    1e88:	f1 10       	cpse	r15, r1
    1e8a:	f1 cf       	rjmp	.-30     	; 0x1e6e <vfscanf+0x144>
    1e8c:	4a c0       	rjmp	.+148    	; 0x1f22 <vfscanf+0x1f8>
    1e8e:	1b 35       	cpi	r17, 0x5B	; 91
    1e90:	51 f4       	brne	.+20     	; 0x1ea6 <vfscanf+0x17c>
    1e92:	9e 01       	movw	r18, r28
    1e94:	a4 01       	movw	r20, r8
    1e96:	6f 2d       	mov	r22, r15
    1e98:	c6 01       	movw	r24, r12
    1e9a:	68 de       	rcall	.-816    	; 0x1b6c <conv_brk>
    1e9c:	ec 01       	movw	r28, r24
    1e9e:	89 2b       	or	r24, r25
    1ea0:	09 f0       	breq	.+2      	; 0x1ea4 <vfscanf+0x17a>
    1ea2:	3f c0       	rjmp	.+126    	; 0x1f22 <vfscanf+0x1f8>
    1ea4:	39 c0       	rjmp	.+114    	; 0x1f18 <vfscanf+0x1ee>
    1ea6:	c6 01       	movw	r24, r12
    1ea8:	c1 dd       	rcall	.-1150   	; 0x1a2c <skip_spaces>
    1eaa:	97 fd       	sbrc	r25, 7
    1eac:	3e c0       	rjmp	.+124    	; 0x1f2a <vfscanf+0x200>
    1eae:	1f 36       	cpi	r17, 0x6F	; 111
    1eb0:	49 f1       	breq	.+82     	; 0x1f04 <vfscanf+0x1da>
    1eb2:	28 f4       	brcc	.+10     	; 0x1ebe <vfscanf+0x194>
    1eb4:	14 36       	cpi	r17, 0x64	; 100
    1eb6:	21 f1       	breq	.+72     	; 0x1f00 <vfscanf+0x1d6>
    1eb8:	19 36       	cpi	r17, 0x69	; 105
    1eba:	39 f1       	breq	.+78     	; 0x1f0a <vfscanf+0x1e0>
    1ebc:	25 c0       	rjmp	.+74     	; 0x1f08 <vfscanf+0x1de>
    1ebe:	13 37       	cpi	r17, 0x73	; 115
    1ec0:	71 f0       	breq	.+28     	; 0x1ede <vfscanf+0x1b4>
    1ec2:	15 37       	cpi	r17, 0x75	; 117
    1ec4:	e9 f0       	breq	.+58     	; 0x1f00 <vfscanf+0x1d6>
    1ec6:	20 c0       	rjmp	.+64     	; 0x1f08 <vfscanf+0x1de>
    1ec8:	81 14       	cp	r8, r1
    1eca:	91 04       	cpc	r9, r1
    1ecc:	29 f0       	breq	.+10     	; 0x1ed8 <vfscanf+0x1ae>
    1ece:	f4 01       	movw	r30, r8
    1ed0:	60 82       	st	Z, r6
    1ed2:	c4 01       	movw	r24, r8
    1ed4:	01 96       	adiw	r24, 0x01	; 1
    1ed6:	4c 01       	movw	r8, r24
    1ed8:	fa 94       	dec	r15
    1eda:	ff 20       	and	r15, r15
    1edc:	59 f0       	breq	.+22     	; 0x1ef4 <vfscanf+0x1ca>
    1ede:	c6 01       	movw	r24, r12
    1ee0:	64 d0       	rcall	.+200    	; 0x1faa <fgetc>
    1ee2:	3c 01       	movw	r6, r24
    1ee4:	97 fd       	sbrc	r25, 7
    1ee6:	06 c0       	rjmp	.+12     	; 0x1ef4 <vfscanf+0x1ca>
    1ee8:	37 d0       	rcall	.+110    	; 0x1f58 <isspace>
    1eea:	89 2b       	or	r24, r25
    1eec:	69 f3       	breq	.-38     	; 0x1ec8 <vfscanf+0x19e>
    1eee:	b6 01       	movw	r22, r12
    1ef0:	c3 01       	movw	r24, r6
    1ef2:	d5 d0       	rcall	.+426    	; 0x209e <ungetc>
    1ef4:	81 14       	cp	r8, r1
    1ef6:	91 04       	cpc	r9, r1
    1ef8:	a1 f0       	breq	.+40     	; 0x1f22 <vfscanf+0x1f8>
    1efa:	f4 01       	movw	r30, r8
    1efc:	10 82       	st	Z, r1
    1efe:	11 c0       	rjmp	.+34     	; 0x1f22 <vfscanf+0x1f8>
    1f00:	00 62       	ori	r16, 0x20	; 32
    1f02:	03 c0       	rjmp	.+6      	; 0x1f0a <vfscanf+0x1e0>
    1f04:	00 61       	ori	r16, 0x10	; 16
    1f06:	01 c0       	rjmp	.+2      	; 0x1f0a <vfscanf+0x1e0>
    1f08:	00 64       	ori	r16, 0x40	; 64
    1f0a:	20 2f       	mov	r18, r16
    1f0c:	a4 01       	movw	r20, r8
    1f0e:	6f 2d       	mov	r22, r15
    1f10:	c6 01       	movw	r24, r12
    1f12:	a2 dd       	rcall	.-1212   	; 0x1a58 <conv_int>
    1f14:	81 11       	cpse	r24, r1
    1f16:	05 c0       	rjmp	.+10     	; 0x1f22 <vfscanf+0x1f8>
    1f18:	f6 01       	movw	r30, r12
    1f1a:	83 81       	ldd	r24, Z+3	; 0x03
    1f1c:	80 73       	andi	r24, 0x30	; 48
    1f1e:	29 f4       	brne	.+10     	; 0x1f2a <vfscanf+0x200>
    1f20:	06 c0       	rjmp	.+12     	; 0x1f2e <vfscanf+0x204>
    1f22:	00 fd       	sbrc	r16, 0
    1f24:	18 cf       	rjmp	.-464    	; 0x1d56 <vfscanf+0x2c>
    1f26:	53 94       	inc	r5
    1f28:	16 cf       	rjmp	.-468    	; 0x1d56 <vfscanf+0x2c>
    1f2a:	55 20       	and	r5, r5
    1f2c:	19 f0       	breq	.+6      	; 0x1f34 <vfscanf+0x20a>
    1f2e:	85 2d       	mov	r24, r5
    1f30:	90 e0       	ldi	r25, 0x00	; 0
    1f32:	02 c0       	rjmp	.+4      	; 0x1f38 <vfscanf+0x20e>
    1f34:	8f ef       	ldi	r24, 0xFF	; 255
    1f36:	9f ef       	ldi	r25, 0xFF	; 255
    1f38:	df 91       	pop	r29
    1f3a:	cf 91       	pop	r28
    1f3c:	1f 91       	pop	r17
    1f3e:	0f 91       	pop	r16
    1f40:	ff 90       	pop	r15
    1f42:	ef 90       	pop	r14
    1f44:	df 90       	pop	r13
    1f46:	cf 90       	pop	r12
    1f48:	bf 90       	pop	r11
    1f4a:	af 90       	pop	r10
    1f4c:	9f 90       	pop	r9
    1f4e:	8f 90       	pop	r8
    1f50:	7f 90       	pop	r7
    1f52:	6f 90       	pop	r6
    1f54:	5f 90       	pop	r5
    1f56:	08 95       	ret

00001f58 <isspace>:
    1f58:	91 11       	cpse	r25, r1
    1f5a:	18 c1       	rjmp	.+560    	; 0x218c <__ctype_isfalse>
    1f5c:	80 32       	cpi	r24, 0x20	; 32
    1f5e:	19 f0       	breq	.+6      	; 0x1f66 <isspace+0xe>
    1f60:	89 50       	subi	r24, 0x09	; 9
    1f62:	85 50       	subi	r24, 0x05	; 5
    1f64:	d0 f7       	brcc	.-12     	; 0x1f5a <isspace+0x2>
    1f66:	08 95       	ret

00001f68 <strchr_P>:
    1f68:	fc 01       	movw	r30, r24
    1f6a:	05 90       	lpm	r0, Z+
    1f6c:	06 16       	cp	r0, r22
    1f6e:	21 f0       	breq	.+8      	; 0x1f78 <strchr_P+0x10>
    1f70:	00 20       	and	r0, r0
    1f72:	d9 f7       	brne	.-10     	; 0x1f6a <strchr_P+0x2>
    1f74:	c0 01       	movw	r24, r0
    1f76:	08 95       	ret
    1f78:	31 97       	sbiw	r30, 0x01	; 1
    1f7a:	cf 01       	movw	r24, r30
    1f7c:	08 95       	ret

00001f7e <strnlen_P>:
    1f7e:	fc 01       	movw	r30, r24
    1f80:	05 90       	lpm	r0, Z+
    1f82:	61 50       	subi	r22, 0x01	; 1
    1f84:	70 40       	sbci	r23, 0x00	; 0
    1f86:	01 10       	cpse	r0, r1
    1f88:	d8 f7       	brcc	.-10     	; 0x1f80 <strnlen_P+0x2>
    1f8a:	80 95       	com	r24
    1f8c:	90 95       	com	r25
    1f8e:	8e 0f       	add	r24, r30
    1f90:	9f 1f       	adc	r25, r31
    1f92:	08 95       	ret

00001f94 <strnlen>:
    1f94:	fc 01       	movw	r30, r24
    1f96:	61 50       	subi	r22, 0x01	; 1
    1f98:	70 40       	sbci	r23, 0x00	; 0
    1f9a:	01 90       	ld	r0, Z+
    1f9c:	01 10       	cpse	r0, r1
    1f9e:	d8 f7       	brcc	.-10     	; 0x1f96 <strnlen+0x2>
    1fa0:	80 95       	com	r24
    1fa2:	90 95       	com	r25
    1fa4:	8e 0f       	add	r24, r30
    1fa6:	9f 1f       	adc	r25, r31
    1fa8:	08 95       	ret

00001faa <fgetc>:
    1faa:	cf 93       	push	r28
    1fac:	df 93       	push	r29
    1fae:	ec 01       	movw	r28, r24
    1fb0:	2b 81       	ldd	r18, Y+3	; 0x03
    1fb2:	20 ff       	sbrs	r18, 0
    1fb4:	33 c0       	rjmp	.+102    	; 0x201c <fgetc+0x72>
    1fb6:	26 ff       	sbrs	r18, 6
    1fb8:	0a c0       	rjmp	.+20     	; 0x1fce <fgetc+0x24>
    1fba:	2f 7b       	andi	r18, 0xBF	; 191
    1fbc:	2b 83       	std	Y+3, r18	; 0x03
    1fbe:	8e 81       	ldd	r24, Y+6	; 0x06
    1fc0:	9f 81       	ldd	r25, Y+7	; 0x07
    1fc2:	01 96       	adiw	r24, 0x01	; 1
    1fc4:	9f 83       	std	Y+7, r25	; 0x07
    1fc6:	8e 83       	std	Y+6, r24	; 0x06
    1fc8:	8a 81       	ldd	r24, Y+2	; 0x02
    1fca:	90 e0       	ldi	r25, 0x00	; 0
    1fcc:	29 c0       	rjmp	.+82     	; 0x2020 <fgetc+0x76>
    1fce:	22 ff       	sbrs	r18, 2
    1fd0:	0f c0       	rjmp	.+30     	; 0x1ff0 <fgetc+0x46>
    1fd2:	e8 81       	ld	r30, Y
    1fd4:	f9 81       	ldd	r31, Y+1	; 0x01
    1fd6:	80 81       	ld	r24, Z
    1fd8:	08 2e       	mov	r0, r24
    1fda:	00 0c       	add	r0, r0
    1fdc:	99 0b       	sbc	r25, r25
    1fde:	00 97       	sbiw	r24, 0x00	; 0
    1fe0:	19 f4       	brne	.+6      	; 0x1fe8 <fgetc+0x3e>
    1fe2:	20 62       	ori	r18, 0x20	; 32
    1fe4:	2b 83       	std	Y+3, r18	; 0x03
    1fe6:	1a c0       	rjmp	.+52     	; 0x201c <fgetc+0x72>
    1fe8:	31 96       	adiw	r30, 0x01	; 1
    1fea:	f9 83       	std	Y+1, r31	; 0x01
    1fec:	e8 83       	st	Y, r30
    1fee:	0e c0       	rjmp	.+28     	; 0x200c <fgetc+0x62>
    1ff0:	ea 85       	ldd	r30, Y+10	; 0x0a
    1ff2:	fb 85       	ldd	r31, Y+11	; 0x0b
    1ff4:	09 95       	icall
    1ff6:	97 ff       	sbrs	r25, 7
    1ff8:	09 c0       	rjmp	.+18     	; 0x200c <fgetc+0x62>
    1ffa:	2b 81       	ldd	r18, Y+3	; 0x03
    1ffc:	01 96       	adiw	r24, 0x01	; 1
    1ffe:	11 f0       	breq	.+4      	; 0x2004 <fgetc+0x5a>
    2000:	80 e2       	ldi	r24, 0x20	; 32
    2002:	01 c0       	rjmp	.+2      	; 0x2006 <fgetc+0x5c>
    2004:	80 e1       	ldi	r24, 0x10	; 16
    2006:	82 2b       	or	r24, r18
    2008:	8b 83       	std	Y+3, r24	; 0x03
    200a:	08 c0       	rjmp	.+16     	; 0x201c <fgetc+0x72>
    200c:	2e 81       	ldd	r18, Y+6	; 0x06
    200e:	3f 81       	ldd	r19, Y+7	; 0x07
    2010:	2f 5f       	subi	r18, 0xFF	; 255
    2012:	3f 4f       	sbci	r19, 0xFF	; 255
    2014:	3f 83       	std	Y+7, r19	; 0x07
    2016:	2e 83       	std	Y+6, r18	; 0x06
    2018:	99 27       	eor	r25, r25
    201a:	02 c0       	rjmp	.+4      	; 0x2020 <fgetc+0x76>
    201c:	8f ef       	ldi	r24, 0xFF	; 255
    201e:	9f ef       	ldi	r25, 0xFF	; 255
    2020:	df 91       	pop	r29
    2022:	cf 91       	pop	r28
    2024:	08 95       	ret

00002026 <fputc>:
    2026:	0f 93       	push	r16
    2028:	1f 93       	push	r17
    202a:	cf 93       	push	r28
    202c:	df 93       	push	r29
    202e:	fb 01       	movw	r30, r22
    2030:	23 81       	ldd	r18, Z+3	; 0x03
    2032:	21 fd       	sbrc	r18, 1
    2034:	03 c0       	rjmp	.+6      	; 0x203c <fputc+0x16>
    2036:	8f ef       	ldi	r24, 0xFF	; 255
    2038:	9f ef       	ldi	r25, 0xFF	; 255
    203a:	2c c0       	rjmp	.+88     	; 0x2094 <fputc+0x6e>
    203c:	22 ff       	sbrs	r18, 2
    203e:	16 c0       	rjmp	.+44     	; 0x206c <fputc+0x46>
    2040:	46 81       	ldd	r20, Z+6	; 0x06
    2042:	57 81       	ldd	r21, Z+7	; 0x07
    2044:	24 81       	ldd	r18, Z+4	; 0x04
    2046:	35 81       	ldd	r19, Z+5	; 0x05
    2048:	42 17       	cp	r20, r18
    204a:	53 07       	cpc	r21, r19
    204c:	44 f4       	brge	.+16     	; 0x205e <fputc+0x38>
    204e:	a0 81       	ld	r26, Z
    2050:	b1 81       	ldd	r27, Z+1	; 0x01
    2052:	9d 01       	movw	r18, r26
    2054:	2f 5f       	subi	r18, 0xFF	; 255
    2056:	3f 4f       	sbci	r19, 0xFF	; 255
    2058:	31 83       	std	Z+1, r19	; 0x01
    205a:	20 83       	st	Z, r18
    205c:	8c 93       	st	X, r24
    205e:	26 81       	ldd	r18, Z+6	; 0x06
    2060:	37 81       	ldd	r19, Z+7	; 0x07
    2062:	2f 5f       	subi	r18, 0xFF	; 255
    2064:	3f 4f       	sbci	r19, 0xFF	; 255
    2066:	37 83       	std	Z+7, r19	; 0x07
    2068:	26 83       	std	Z+6, r18	; 0x06
    206a:	14 c0       	rjmp	.+40     	; 0x2094 <fputc+0x6e>
    206c:	8b 01       	movw	r16, r22
    206e:	ec 01       	movw	r28, r24
    2070:	fb 01       	movw	r30, r22
    2072:	00 84       	ldd	r0, Z+8	; 0x08
    2074:	f1 85       	ldd	r31, Z+9	; 0x09
    2076:	e0 2d       	mov	r30, r0
    2078:	09 95       	icall
    207a:	89 2b       	or	r24, r25
    207c:	e1 f6       	brne	.-72     	; 0x2036 <fputc+0x10>
    207e:	d8 01       	movw	r26, r16
    2080:	16 96       	adiw	r26, 0x06	; 6
    2082:	8d 91       	ld	r24, X+
    2084:	9c 91       	ld	r25, X
    2086:	17 97       	sbiw	r26, 0x07	; 7
    2088:	01 96       	adiw	r24, 0x01	; 1
    208a:	17 96       	adiw	r26, 0x07	; 7
    208c:	9c 93       	st	X, r25
    208e:	8e 93       	st	-X, r24
    2090:	16 97       	sbiw	r26, 0x06	; 6
    2092:	ce 01       	movw	r24, r28
    2094:	df 91       	pop	r29
    2096:	cf 91       	pop	r28
    2098:	1f 91       	pop	r17
    209a:	0f 91       	pop	r16
    209c:	08 95       	ret

0000209e <ungetc>:
    209e:	fb 01       	movw	r30, r22
    20a0:	23 81       	ldd	r18, Z+3	; 0x03
    20a2:	20 ff       	sbrs	r18, 0
    20a4:	12 c0       	rjmp	.+36     	; 0x20ca <ungetc+0x2c>
    20a6:	26 fd       	sbrc	r18, 6
    20a8:	10 c0       	rjmp	.+32     	; 0x20ca <ungetc+0x2c>
    20aa:	8f 3f       	cpi	r24, 0xFF	; 255
    20ac:	3f ef       	ldi	r19, 0xFF	; 255
    20ae:	93 07       	cpc	r25, r19
    20b0:	61 f0       	breq	.+24     	; 0x20ca <ungetc+0x2c>
    20b2:	82 83       	std	Z+2, r24	; 0x02
    20b4:	2f 7d       	andi	r18, 0xDF	; 223
    20b6:	20 64       	ori	r18, 0x40	; 64
    20b8:	23 83       	std	Z+3, r18	; 0x03
    20ba:	26 81       	ldd	r18, Z+6	; 0x06
    20bc:	37 81       	ldd	r19, Z+7	; 0x07
    20be:	21 50       	subi	r18, 0x01	; 1
    20c0:	31 09       	sbc	r19, r1
    20c2:	37 83       	std	Z+7, r19	; 0x07
    20c4:	26 83       	std	Z+6, r18	; 0x06
    20c6:	99 27       	eor	r25, r25
    20c8:	08 95       	ret
    20ca:	8f ef       	ldi	r24, 0xFF	; 255
    20cc:	9f ef       	ldi	r25, 0xFF	; 255
    20ce:	08 95       	ret

000020d0 <__ultoa_invert>:
    20d0:	fa 01       	movw	r30, r20
    20d2:	aa 27       	eor	r26, r26
    20d4:	28 30       	cpi	r18, 0x08	; 8
    20d6:	51 f1       	breq	.+84     	; 0x212c <__ultoa_invert+0x5c>
    20d8:	20 31       	cpi	r18, 0x10	; 16
    20da:	81 f1       	breq	.+96     	; 0x213c <__ultoa_invert+0x6c>
    20dc:	e8 94       	clt
    20de:	6f 93       	push	r22
    20e0:	6e 7f       	andi	r22, 0xFE	; 254
    20e2:	6e 5f       	subi	r22, 0xFE	; 254
    20e4:	7f 4f       	sbci	r23, 0xFF	; 255
    20e6:	8f 4f       	sbci	r24, 0xFF	; 255
    20e8:	9f 4f       	sbci	r25, 0xFF	; 255
    20ea:	af 4f       	sbci	r26, 0xFF	; 255
    20ec:	b1 e0       	ldi	r27, 0x01	; 1
    20ee:	3e d0       	rcall	.+124    	; 0x216c <__ultoa_invert+0x9c>
    20f0:	b4 e0       	ldi	r27, 0x04	; 4
    20f2:	3c d0       	rcall	.+120    	; 0x216c <__ultoa_invert+0x9c>
    20f4:	67 0f       	add	r22, r23
    20f6:	78 1f       	adc	r23, r24
    20f8:	89 1f       	adc	r24, r25
    20fa:	9a 1f       	adc	r25, r26
    20fc:	a1 1d       	adc	r26, r1
    20fe:	68 0f       	add	r22, r24
    2100:	79 1f       	adc	r23, r25
    2102:	8a 1f       	adc	r24, r26
    2104:	91 1d       	adc	r25, r1
    2106:	a1 1d       	adc	r26, r1
    2108:	6a 0f       	add	r22, r26
    210a:	71 1d       	adc	r23, r1
    210c:	81 1d       	adc	r24, r1
    210e:	91 1d       	adc	r25, r1
    2110:	a1 1d       	adc	r26, r1
    2112:	20 d0       	rcall	.+64     	; 0x2154 <__ultoa_invert+0x84>
    2114:	09 f4       	brne	.+2      	; 0x2118 <__ultoa_invert+0x48>
    2116:	68 94       	set
    2118:	3f 91       	pop	r19
    211a:	2a e0       	ldi	r18, 0x0A	; 10
    211c:	26 9f       	mul	r18, r22
    211e:	11 24       	eor	r1, r1
    2120:	30 19       	sub	r19, r0
    2122:	30 5d       	subi	r19, 0xD0	; 208
    2124:	31 93       	st	Z+, r19
    2126:	de f6       	brtc	.-74     	; 0x20de <__ultoa_invert+0xe>
    2128:	cf 01       	movw	r24, r30
    212a:	08 95       	ret
    212c:	46 2f       	mov	r20, r22
    212e:	47 70       	andi	r20, 0x07	; 7
    2130:	40 5d       	subi	r20, 0xD0	; 208
    2132:	41 93       	st	Z+, r20
    2134:	b3 e0       	ldi	r27, 0x03	; 3
    2136:	0f d0       	rcall	.+30     	; 0x2156 <__ultoa_invert+0x86>
    2138:	c9 f7       	brne	.-14     	; 0x212c <__ultoa_invert+0x5c>
    213a:	f6 cf       	rjmp	.-20     	; 0x2128 <__ultoa_invert+0x58>
    213c:	46 2f       	mov	r20, r22
    213e:	4f 70       	andi	r20, 0x0F	; 15
    2140:	40 5d       	subi	r20, 0xD0	; 208
    2142:	4a 33       	cpi	r20, 0x3A	; 58
    2144:	18 f0       	brcs	.+6      	; 0x214c <__ultoa_invert+0x7c>
    2146:	49 5d       	subi	r20, 0xD9	; 217
    2148:	31 fd       	sbrc	r19, 1
    214a:	40 52       	subi	r20, 0x20	; 32
    214c:	41 93       	st	Z+, r20
    214e:	02 d0       	rcall	.+4      	; 0x2154 <__ultoa_invert+0x84>
    2150:	a9 f7       	brne	.-22     	; 0x213c <__ultoa_invert+0x6c>
    2152:	ea cf       	rjmp	.-44     	; 0x2128 <__ultoa_invert+0x58>
    2154:	b4 e0       	ldi	r27, 0x04	; 4
    2156:	a6 95       	lsr	r26
    2158:	97 95       	ror	r25
    215a:	87 95       	ror	r24
    215c:	77 95       	ror	r23
    215e:	67 95       	ror	r22
    2160:	ba 95       	dec	r27
    2162:	c9 f7       	brne	.-14     	; 0x2156 <__ultoa_invert+0x86>
    2164:	00 97       	sbiw	r24, 0x00	; 0
    2166:	61 05       	cpc	r22, r1
    2168:	71 05       	cpc	r23, r1
    216a:	08 95       	ret
    216c:	9b 01       	movw	r18, r22
    216e:	ac 01       	movw	r20, r24
    2170:	0a 2e       	mov	r0, r26
    2172:	06 94       	lsr	r0
    2174:	57 95       	ror	r21
    2176:	47 95       	ror	r20
    2178:	37 95       	ror	r19
    217a:	27 95       	ror	r18
    217c:	ba 95       	dec	r27
    217e:	c9 f7       	brne	.-14     	; 0x2172 <__ultoa_invert+0xa2>
    2180:	62 0f       	add	r22, r18
    2182:	73 1f       	adc	r23, r19
    2184:	84 1f       	adc	r24, r20
    2186:	95 1f       	adc	r25, r21
    2188:	a0 1d       	adc	r26, r0
    218a:	08 95       	ret

0000218c <__ctype_isfalse>:
    218c:	99 27       	eor	r25, r25
    218e:	88 27       	eor	r24, r24

00002190 <__ctype_istrue>:
    2190:	08 95       	ret

00002192 <eeprom_read_block>:
    2192:	dc 01       	movw	r26, r24
    2194:	cb 01       	movw	r24, r22

00002196 <eeprom_read_blraw>:
    2196:	fc 01       	movw	r30, r24
    2198:	e1 99       	sbic	0x1c, 1	; 28
    219a:	fe cf       	rjmp	.-4      	; 0x2198 <eeprom_read_blraw+0x2>
    219c:	06 c0       	rjmp	.+12     	; 0x21aa <eeprom_read_blraw+0x14>
    219e:	ff bb       	out	0x1f, r31	; 31
    21a0:	ee bb       	out	0x1e, r30	; 30
    21a2:	e0 9a       	sbi	0x1c, 0	; 28
    21a4:	31 96       	adiw	r30, 0x01	; 1
    21a6:	0d b2       	in	r0, 0x1d	; 29
    21a8:	0d 92       	st	X+, r0
    21aa:	41 50       	subi	r20, 0x01	; 1
    21ac:	50 40       	sbci	r21, 0x00	; 0
    21ae:	b8 f7       	brcc	.-18     	; 0x219e <eeprom_read_blraw+0x8>
    21b0:	08 95       	ret

000021b2 <eeprom_read_byte>:
    21b2:	e1 99       	sbic	0x1c, 1	; 28
    21b4:	fe cf       	rjmp	.-4      	; 0x21b2 <eeprom_read_byte>
    21b6:	9f bb       	out	0x1f, r25	; 31
    21b8:	8e bb       	out	0x1e, r24	; 30
    21ba:	e0 9a       	sbi	0x1c, 0	; 28
    21bc:	99 27       	eor	r25, r25
    21be:	8d b3       	in	r24, 0x1d	; 29
    21c0:	08 95       	ret

000021c2 <eeprom_update_block>:
    21c2:	dc 01       	movw	r26, r24
    21c4:	a4 0f       	add	r26, r20
    21c6:	b5 1f       	adc	r27, r21
    21c8:	41 50       	subi	r20, 0x01	; 1
    21ca:	50 40       	sbci	r21, 0x00	; 0
    21cc:	40 f0       	brcs	.+16     	; 0x21de <eeprom_update_block+0x1c>
    21ce:	cb 01       	movw	r24, r22
    21d0:	84 0f       	add	r24, r20
    21d2:	95 1f       	adc	r25, r21
    21d4:	2e 91       	ld	r18, -X
    21d6:	05 d0       	rcall	.+10     	; 0x21e2 <eeprom_update_r18>
    21d8:	41 50       	subi	r20, 0x01	; 1
    21da:	50 40       	sbci	r21, 0x00	; 0
    21dc:	d8 f7       	brcc	.-10     	; 0x21d4 <eeprom_update_block+0x12>
    21de:	08 95       	ret

000021e0 <eeprom_update_byte>:
    21e0:	26 2f       	mov	r18, r22

000021e2 <eeprom_update_r18>:
    21e2:	e1 99       	sbic	0x1c, 1	; 28
    21e4:	fe cf       	rjmp	.-4      	; 0x21e2 <eeprom_update_r18>
    21e6:	9f bb       	out	0x1f, r25	; 31
    21e8:	8e bb       	out	0x1e, r24	; 30
    21ea:	e0 9a       	sbi	0x1c, 0	; 28
    21ec:	01 97       	sbiw	r24, 0x01	; 1
    21ee:	0d b2       	in	r0, 0x1d	; 29
    21f0:	02 16       	cp	r0, r18
    21f2:	31 f0       	breq	.+12     	; 0x2200 <eeprom_update_r18+0x1e>
    21f4:	2d bb       	out	0x1d, r18	; 29
    21f6:	0f b6       	in	r0, 0x3f	; 63
    21f8:	f8 94       	cli
    21fa:	e2 9a       	sbi	0x1c, 2	; 28
    21fc:	e1 9a       	sbi	0x1c, 1	; 28
    21fe:	0f be       	out	0x3f, r0	; 63
    2200:	08 95       	ret

00002202 <_exit>:
    2202:	f8 94       	cli

00002204 <__stop_program>:
    2204:	ff cf       	rjmp	.-2      	; 0x2204 <__stop_program>
