Verilog code for NAND gate (data flow & testbench)

![Screenshot (238)](https://github.com/user-attachments/assets/38ac4bb8-df62-4163-b7d5-21b7b9fac752)

Simulation & result

![Screenshot (237)](https://github.com/user-attachments/assets/014a6459-073d-4237-8084-3ceca3f0efcf)
