

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed May 26 18:13:49 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.73|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  647|  647|  134|  134| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |                         |                      |  Latency  |  Interval | Pipeline|
        |         Instance        |        Module        | min | max | min | max |   Type  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |read_data_U0             |read_data             |  133|  133|  133|  133|   none  |
        |Loop_Xpose_Row_Outer_U0  |Loop_Xpose_Row_Outer  |  133|  133|  133|  133|   none  |
        |Loop_Row_DCT_Loop_pr_U0  |Loop_Row_DCT_Loop_pr  |  121|  121|  121|  121|   none  |
        |Loop_Col_DCT_Loop_pr_U0  |Loop_Col_DCT_Loop_pr  |  121|  121|  121|  121|   none  |
        |write_data_U0            |write_data            |   67|   67|   67|   67|   none  |
        |Loop_Xpose_Col_Outer_U0  |Loop_Xpose_Col_Outer  |   67|   67|   67|   67|   none  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     16|    4342|   5585|
|Memory           |       22|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       22|     16|    4342|   5587|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        7|      7|       4|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |Loop_Col_DCT_Loop_pr_U0  |Loop_Col_DCT_Loop_pr  |        0|      8|   864|   297|
    |Loop_Row_DCT_Loop_pr_U0  |Loop_Row_DCT_Loop_pr  |        0|      8|   864|   297|
    |Loop_Xpose_Col_Outer_U0  |Loop_Xpose_Col_Outer  |        0|      0|    40|   184|
    |Loop_Xpose_Row_Outer_U0  |Loop_Xpose_Row_Outer  |        0|      0|  1265|  2319|
    |read_data_U0             |read_data             |        0|      0|  1268|  2304|
    |write_data_U0            |write_data            |        0|      0|    41|   184|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|     16|  4342|  5585|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |      Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------+---------+---+----+------+-----+------+-------------+
    |col_inbuf_U     |dct_col_inbuf     |        8|  0|   0|     8|  128|     2|         2048|
    |buf_2d_in_U     |dct_col_inbuf     |        8|  0|   0|     8|  128|     2|         2048|
    |row_outbuf_i_U  |dct_row_outbuf_i  |        2|  0|   0|    64|   16|     2|         2048|
    |col_outbuf_i_U  |dct_row_outbuf_i  |        2|  0|   0|    64|   16|     2|         2048|
    |buf_2d_out_U    |dct_row_outbuf_i  |        2|  0|   0|    64|   16|     2|         2048|
    +----------------+------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                  |       22|  0|   0|   208|  304|    10|        10240|
    +----------------+------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d1         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we1        | out |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_address1  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d1        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q1        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: row_outbuf_i (7)  [1/1] 3.25ns
codeRepl:3  %row_outbuf_i = alloca [64 x i16], align 2

ST_1: col_outbuf_i (8)  [1/1] 3.25ns
codeRepl:4  %col_outbuf_i = alloca [64 x i16], align 2

ST_1: col_inbuf (9)  [1/1] 3.25ns  loc: dct.c:27->dct.c:87
codeRepl:5  %col_inbuf = alloca [8 x i128], align 8

ST_1: buf_2d_in (11)  [1/1] 3.25ns  loc: dct.c:81
codeRepl:7  %buf_2d_in = alloca [8 x i128], align 8

ST_1: buf_2d_out (12)  [1/1] 3.25ns  loc: dct.c:82
codeRepl:8  %buf_2d_out = alloca [64 x i16], align 2

ST_1: StgValue_18 (13)  [2/2] 0.00ns
codeRepl:9  call fastcc void @read_data([64 x i16]* %input_r, [8 x i128]* %buf_2d_in) nounwind


 <State 2>: 0.00ns
ST_2: StgValue_19 (13)  [1/2] 0.00ns
codeRepl:9  call fastcc void @read_data([64 x i16]* %input_r, [8 x i128]* %buf_2d_in) nounwind


 <State 3>: 0.00ns
ST_3: StgValue_20 (14)  [2/2] 0.00ns
codeRepl:10  call fastcc void @Loop_Row_DCT_Loop_pr([8 x i128]* %buf_2d_in, [64 x i16]* %row_outbuf_i)


 <State 4>: 0.00ns
ST_4: StgValue_21 (14)  [1/2] 0.00ns
codeRepl:10  call fastcc void @Loop_Row_DCT_Loop_pr([8 x i128]* %buf_2d_in, [64 x i16]* %row_outbuf_i)


 <State 5>: 0.00ns
ST_5: StgValue_22 (15)  [2/2] 0.00ns
codeRepl:11  call fastcc void @Loop_Xpose_Row_Outer([64 x i16]* %row_outbuf_i, [8 x i128]* %col_inbuf)


 <State 6>: 0.00ns
ST_6: StgValue_23 (15)  [1/2] 0.00ns
codeRepl:11  call fastcc void @Loop_Xpose_Row_Outer([64 x i16]* %row_outbuf_i, [8 x i128]* %col_inbuf)


 <State 7>: 0.00ns
ST_7: StgValue_24 (16)  [2/2] 0.00ns
codeRepl:12  call fastcc void @Loop_Col_DCT_Loop_pr([8 x i128]* %col_inbuf, [64 x i16]* %col_outbuf_i)


 <State 8>: 0.00ns
ST_8: StgValue_25 (16)  [1/2] 0.00ns
codeRepl:12  call fastcc void @Loop_Col_DCT_Loop_pr([8 x i128]* %col_inbuf, [64 x i16]* %col_outbuf_i)


 <State 9>: 0.00ns
ST_9: StgValue_26 (17)  [2/2] 0.00ns
codeRepl:13  call fastcc void @Loop_Xpose_Col_Outer([64 x i16]* %col_outbuf_i, [64 x i16]* %buf_2d_out)


 <State 10>: 0.00ns
ST_10: StgValue_27 (17)  [1/2] 0.00ns
codeRepl:13  call fastcc void @Loop_Xpose_Col_Outer([64 x i16]* %col_outbuf_i, [64 x i16]* %buf_2d_out)


 <State 11>: 0.00ns
ST_11: StgValue_28 (18)  [2/2] 0.00ns  loc: dct.c:90
codeRepl:14  call fastcc void @write_data([64 x i16]* %buf_2d_out, [64 x i16]* %output_r) nounwind


 <State 12>: 0.00ns
ST_12: StgValue_29 (4)  [1/1] 0.00ns  loc: dct.c:80
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_12: StgValue_30 (5)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19

ST_12: StgValue_31 (6)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25

ST_12: StgValue_32 (10)  [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_12: StgValue_33 (18)  [1/2] 0.00ns  loc: dct.c:90
codeRepl:14  call fastcc void @write_data([64 x i16]* %buf_2d_out, [64 x i16]* %output_r) nounwind

ST_12: StgValue_34 (19)  [1/1] 0.00ns  loc: dct.c:91
codeRepl:15  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf_i (alloca              ) [ 0011111000000]
col_outbuf_i (alloca              ) [ 0011111111100]
col_inbuf    (alloca              ) [ 0011111110000]
buf_2d_in    (alloca              ) [ 0011100000000]
buf_2d_out   (alloca              ) [ 0011111111111]
StgValue_19  (call                ) [ 0000000000000]
StgValue_21  (call                ) [ 0000000000000]
StgValue_23  (call                ) [ 0000000000000]
StgValue_25  (call                ) [ 0000000000000]
StgValue_27  (call                ) [ 0000000000000]
StgValue_29  (specdataflowpipeline) [ 0000000000000]
StgValue_30  (specbitsmap         ) [ 0000000000000]
StgValue_31  (specbitsmap         ) [ 0000000000000]
StgValue_32  (spectopmodule       ) [ 0000000000000]
StgValue_33  (call                ) [ 0000000000000]
StgValue_34  (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Row_DCT_Loop_pr"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Xpose_Row_Outer"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Col_DCT_Loop_pr"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Xpose_Col_Outer"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_data"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="row_outbuf_i_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf_i/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="col_outbuf_i_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf_i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="col_inbuf_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="buf_2d_in_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="buf_2d_out_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_read_data_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="0" index="2" bw="128" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_18/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_Loop_Xpose_Row_Outer_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="128" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_22/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_Loop_Row_DCT_Loop_pr_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="70" dir="0" index="3" bw="127" slack="0"/>
<pin id="71" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_20/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_Loop_Col_DCT_Loop_pr_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="78" dir="0" index="3" bw="127" slack="0"/>
<pin id="79" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_24/7 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_data_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="16" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_28/11 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_Loop_Xpose_Col_Outer_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_26/9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="44" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="89" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 12 }
 - Input state : 
	Port: dct : input_r | {1 2 }
	Port: dct : dct_coeff_table | {3 4 7 8 }
  - Chain level:
	State 1
		StgValue_18 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       grp_read_data_fu_52      |    0    |  5.307  |   433   |   980   |
|          | grp_Loop_Xpose_Row_Outer_fu_60 |    0    |  5.307  |   430   |   980   |
|   call   | grp_Loop_Row_DCT_Loop_pr_fu_66 |    8    |  8.845  |   514   |   184   |
|          | grp_Loop_Col_DCT_Loop_pr_fu_74 |    8    |  8.845  |   514   |   184   |
|          |      grp_write_data_fu_82      |    0    |  1.769  |    50   |    94   |
|          | grp_Loop_Xpose_Col_Outer_fu_89 |    0    |  1.769  |    41   |    94   |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    16   |  31.842 |   1982  |   2516  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|   buf_2d_in   |    8   |    0   |    0   |
|   buf_2d_out  |    2   |    0   |    0   |
|   col_inbuf   |    8   |    0   |    0   |
|  col_outbuf_i |    2   |    0   |    0   |
|dct_coeff_table|    0   |   254  |   32   |
|  row_outbuf_i |    2   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |   22   |   254  |   32   |
+---------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |   31   |  1982  |  2516  |
|   Memory  |   22   |    -   |    -   |   254  |   32   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   22   |   16   |   31   |  2236  |  2548  |
+-----------+--------+--------+--------+--------+--------+
