# FPGA VHDL
-------

Lattice LCMXO2-1200HC-6SG32C
![IMG_0659](https://github.com/UWBV2Xsystem/2023ESWContest_free_1136/assets/109073690/d5c642b1-a77b-4f82-8bc2-e809df4e379e)


## 데이터 처리를 위한 FPGA


### TOP Level

* system CLK : 24Mhz
* INPUT UART Baud rate : 9600bps
* OUTPUT UART Baud rate : 230400bps


<img width="1355" alt="스크린샷 2023-11-06 오전 2 59 15" src="https://github.com/UWBV2Xsystem/2023ESWContest_free_1136/assets/109073690/fbad0089-43a0-4000-b3d7-5d208b5a4275">
### Process
1. UART RX
2. Data parsing
3. Data parsing
4. UART TX




