// Seed: 3151286473
module module_0;
  wire id_1;
endmodule
module module_1 (
    input  wand  id_0,
    input  wand  id_1,
    input  wire  id_2,
    output uwire id_3
);
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
  wire id_7;
endmodule
module module_2;
  assign id_1 = id_1;
  assign id_1 = id_1 !== {1, 1, 1, id_1};
  module_0 modCall_1 ();
endmodule
module module_3 (
    input  tri   id_0,
    output wire  id_1,
    output uwire id_2,
    input  uwire id_3
);
  wire id_5;
  or primCall (id_1, id_3, id_5);
  module_0 modCall_1 ();
endmodule
