
.//main.elf:     file format elf32-sparc


Disassembly of section .text:

40000000 <_start>:
40000000:	40 00 00 9f 	call  4000027c <clear_stack_pointers>
40000004:	01 00 00 00 	nop 

40000008 <CORTOS_SET_PSR>:
40000008:	21 00 00 04 	sethi  %hi(0x1000), %l0
4000000c:	a0 14 20 e0 	or  %l0, 0xe0, %l0	! 10e0 <__DYNAMIC+0x10e0>
40000010:	81 88 00 10 	mov  %l0, %psr

40000014 <COROTS_WIMSET>:
40000014:	a0 10 20 01 	mov  1, %l0
40000018:	81 94 20 00 	mov  %l0, %wim
4000001c:	21 10 00 24 	sethi  %hi(0x40009000), %l0
40000020:	a0 14 20 00 	mov  %l0, %l0	! 40009000 <trap_table_base>
40000024:	81 9c 20 00 	mov  %l0, %tbr

40000028 <CORTOS_READ_CORE_THREAD_ID>:
40000028:	a3 47 40 00 	rd  %asr29, %l1

4000002c <CORTOS_SETUP_THREADS>:
4000002c:	25 14 14 80 	sethi  %hi(0x50520000), %l2
40000030:	80 a4 40 12 	cmp  %l1, %l2
40000034:	12 80 00 8e 	bne  4000026c <CORTOS_HALT_ERROR>
40000038:	01 00 00 00 	nop 
4000003c:	1d 10 00 5f 	sethi  %hi(0x40017c00), %sp
40000040:	9c 13 a3 a0 	or  %sp, 0x3a0, %sp	! 40017fa0 <ajit_global_sw_trap_handlers+0x6d48>
40000044:	bc 10 00 00 	mov  %g0, %fp
40000048:	05 10 00 41 	sethi  %hi(0x40010400), %g2
4000004c:	84 10 a3 68 	or  %g2, 0x368, %g2	! 40010768 <INIT_BY_00_DONE>
40000050:	c4 00 80 00 	ld  [ %g2 ], %g2
40000054:	86 10 20 00 	clr  %g3
40000058:	c6 20 80 00 	st  %g3, [ %g2 ]
4000005c:	05 10 00 41 	sethi  %hi(0x40010400), %g2
40000060:	84 10 a3 64 	or  %g2, 0x364, %g2	! 40010764 <PT_FLAG>
40000064:	c4 00 80 00 	ld  [ %g2 ], %g2
40000068:	86 10 20 00 	clr  %g3
4000006c:	c6 20 80 00 	st  %g3, [ %g2 ]
40000070:	40 00 00 58 	call  400001d0 <__cortos_init_region_to_zero>
40000074:	01 00 00 00 	nop 
40000078:	40 00 1e e2 	call  40007c00 <page_table_setup>
4000007c:	01 00 00 00 	nop 
40000080:	2d 10 00 41 	sethi  %hi(0x40010400), %l6
40000084:	ac 15 a3 64 	or  %l6, 0x364, %l6	! 40010764 <PT_FLAG>
40000088:	ec 05 80 00 	ld  [ %l6 ], %l6
4000008c:	ae 10 20 01 	mov  1, %l7
40000090:	ee 25 80 00 	st  %l7, [ %l6 ]
40000094:	40 00 1f cf 	call  40007fd0 <set_context_table_pointer>
40000098:	01 00 00 00 	nop 
4000009c:	90 10 20 01 	mov  1, %o0	! 1 <__DYNAMIC+0x1>
400000a0:	d0 a0 00 80 	sta  %o0, [ %g0 ] #ASI_N
400000a4:	40 00 00 a9 	call  40000348 <cortos_init_locks>
400000a8:	01 00 00 00 	nop 
400000ac:	40 00 02 c2 	call  40000bb4 <__cortos_bpool>
400000b0:	01 00 00 00 	nop 
400000b4:	40 00 11 2c 	call  40004564 <cortos_init_hw_traps>
400000b8:	01 00 00 00 	nop 
400000bc:	40 00 11 2d 	call  40004570 <cortos_init_sw_traps>
400000c0:	01 00 00 00 	nop 
400000c4:	40 00 10 e2 	call  4000444c <cortos_init_printing>
400000c8:	01 00 00 00 	nop 
400000cc:	40 00 00 ec 	call  4000047c <cortos_init_logging>
400000d0:	01 00 00 00 	nop 
400000d4:	40 00 01 28 	call  40000574 <setup>
400000d8:	01 00 00 00 	nop 
400000dc:	05 10 00 41 	sethi  %hi(0x40010400), %g2
400000e0:	84 10 a3 68 	or  %g2, 0x368, %g2	! 40010768 <INIT_BY_00_DONE>
400000e4:	c4 00 80 00 	ld  [ %g2 ], %g2
400000e8:	86 10 20 01 	mov  1, %g3
400000ec:	c6 20 80 00 	st  %g3, [ %g2 ]
400000f0:	a3 47 40 00 	rd  %asr29, %l1
400000f4:	10 80 00 1c 	b  40000164 <CORTOS_START_THREADS>
400000f8:	01 00 00 00 	nop 

400000fc <AFTER_PTABLE_SETUP>:
400000fc:	2d 10 00 41 	sethi  %hi(0x40010400), %l6
40000100:	ac 15 a3 64 	or  %l6, 0x364, %l6	! 40010764 <PT_FLAG>
40000104:	ec 05 80 00 	ld  [ %l6 ], %l6
40000108:	ee 05 80 00 	ld  [ %l6 ], %l7
4000010c:	b0 10 20 01 	mov  1, %i0
40000110:	80 a6 00 17 	cmp  %i0, %l7
40000114:	12 bf ff fa 	bne  400000fc <AFTER_PTABLE_SETUP>
40000118:	01 00 00 00 	nop 
4000011c:	40 00 1f ad 	call  40007fd0 <set_context_table_pointer>
40000120:	01 00 00 00 	nop 
40000124:	90 10 20 01 	mov  1, %o0	! 1 <__DYNAMIC+0x1>
40000128:	d0 a0 00 80 	sta  %o0, [ %g0 ] #ASI_N
4000012c:	10 80 00 0e 	b  40000164 <CORTOS_START_THREADS>
40000130:	01 00 00 00 	nop 

40000134 <ODD_THREAD_WAIT_ON_PTABLE_SETUP>:
40000134:	2d 10 00 41 	sethi  %hi(0x40010400), %l6
40000138:	ac 15 a3 64 	or  %l6, 0x364, %l6	! 40010764 <PT_FLAG>
4000013c:	ec 05 80 00 	ld  [ %l6 ], %l6
40000140:	ee 05 80 00 	ld  [ %l6 ], %l7
40000144:	b0 10 20 01 	mov  1, %i0
40000148:	80 a6 00 17 	cmp  %i0, %l7
4000014c:	12 bf ff fa 	bne  40000134 <ODD_THREAD_WAIT_ON_PTABLE_SETUP>
40000150:	01 00 00 00 	nop 
40000154:	40 00 1f 9f 	call  40007fd0 <set_context_table_pointer>
40000158:	01 00 00 00 	nop 
4000015c:	90 10 20 01 	mov  1, %o0	! 1 <__DYNAMIC+0x1>
40000160:	d0 a0 00 80 	sta  %o0, [ %g0 ] #ASI_N

40000164 <CORTOS_START_THREADS>:
40000164:	25 14 14 80 	sethi  %hi(0x50520000), %l2
40000168:	80 a4 40 12 	cmp  %l1, %l2
4000016c:	12 80 00 40 	bne  4000026c <CORTOS_HALT_ERROR>
40000170:	01 00 00 00 	nop 
40000174:	40 00 27 a3 	call  4000a000 <main>
40000178:	01 00 00 00 	nop 

4000017c <START_THREAD_0_0_LOOP>:
4000017c:	10 80 00 3e 	b  40000274 <CORTOS_HALT_OKAY>
40000180:	01 00 00 00 	nop 

40000184 <__cortos_clear_stack_pointers>:
40000184:	81 90 00 00 	mov  %g0, %wim
40000188:	9c 10 00 00 	mov  %g0, %sp
4000018c:	81 e0 00 00 	save 
40000190:	9c 10 00 00 	mov  %g0, %sp
40000194:	81 e0 00 00 	save 
40000198:	9c 10 00 00 	mov  %g0, %sp
4000019c:	81 e0 00 00 	save 
400001a0:	9c 10 00 00 	mov  %g0, %sp
400001a4:	81 e0 00 00 	save 
400001a8:	9c 10 00 00 	mov  %g0, %sp
400001ac:	81 e0 00 00 	save 
400001b0:	9c 10 00 00 	mov  %g0, %sp
400001b4:	81 e0 00 00 	save 
400001b8:	9c 10 00 00 	mov  %g0, %sp
400001bc:	81 e0 00 00 	save 
400001c0:	9c 10 00 00 	mov  %g0, %sp
400001c4:	81 e0 00 00 	save 
400001c8:	81 c3 e0 08 	retl 
400001cc:	01 00 00 00 	nop 

400001d0 <__cortos_init_region_to_zero>:
400001d0:	21 10 00 44 	sethi  %hi(0x40011000), %l0
400001d4:	a0 14 20 00 	mov  %l0, %l0	! 40011000 <loggingLockAddr>
400001d8:	25 10 00 48 	sethi  %hi(0x40012000), %l2
400001dc:	a4 14 a0 00 	mov  %l2, %l2	! 40012000 <ajit_global_sw_trap_handlers+0xda8>
400001e0:	a4 24 a0 04 	sub  %l2, 4, %l2

400001e4 <_cortos_zero_init_area_BssSection>:
400001e4:	c0 2c 00 00 	clrb  [ %l0 ]
400001e8:	80 a4 00 12 	cmp  %l0, %l2
400001ec:	12 bf ff fe 	bne  400001e4 <_cortos_zero_init_area_BssSection>
400001f0:	a0 04 20 01 	inc  %l0
400001f4:	21 10 00 48 	sethi  %hi(0x40012000), %l0
400001f8:	a0 14 20 00 	mov  %l0, %l0	! 40012000 <ajit_global_sw_trap_handlers+0xda8>
400001fc:	25 10 00 4c 	sethi  %hi(0x40013000), %l2
40000200:	a4 14 a0 00 	mov  %l2, %l2	! 40013000 <ajit_global_sw_trap_handlers+0x1da8>
40000204:	a4 24 a0 04 	sub  %l2, 4, %l2

40000208 <_cortos_zero_init_area_CacheableLocks>:
40000208:	c0 2c 00 00 	clrb  [ %l0 ]
4000020c:	80 a4 00 12 	cmp  %l0, %l2
40000210:	12 bf ff fe 	bne  40000208 <_cortos_zero_init_area_CacheableLocks>
40000214:	a0 04 20 01 	inc  %l0
40000218:	21 10 00 4c 	sethi  %hi(0x40013000), %l0
4000021c:	a0 14 20 00 	mov  %l0, %l0	! 40013000 <ajit_global_sw_trap_handlers+0x1da8>
40000220:	25 10 00 50 	sethi  %hi(0x40014000), %l2
40000224:	a4 14 a0 00 	mov  %l2, %l2	! 40014000 <ajit_global_sw_trap_handlers+0x2da8>
40000228:	a4 24 a0 04 	sub  %l2, 4, %l2

4000022c <_cortos_zero_init_area_NonCacheableLocks>:
4000022c:	c0 2c 00 00 	clrb  [ %l0 ]
40000230:	80 a4 00 12 	cmp  %l0, %l2
40000234:	12 bf ff fe 	bne  4000022c <_cortos_zero_init_area_NonCacheableLocks>
40000238:	a0 04 20 01 	inc  %l0
4000023c:	81 c3 e0 08 	retl 
40000240:	01 00 00 00 	nop 

40000244 <__cortos_wait_for_init_by_00>:
40000244:	2d 10 00 41 	sethi  %hi(0x40010400), %l6
40000248:	ac 15 a3 68 	or  %l6, 0x368, %l6	! 40010768 <INIT_BY_00_DONE>
4000024c:	ec 05 80 00 	ld  [ %l6 ], %l6

40000250 <_CORTOS_WAIT_FOR_INIT_BY_00>:
40000250:	ee 05 80 00 	ld  [ %l6 ], %l7
40000254:	b0 10 20 01 	mov  1, %i0
40000258:	80 a6 00 17 	cmp  %i0, %l7
4000025c:	12 bf ff fd 	bne  40000250 <_CORTOS_WAIT_FOR_INIT_BY_00>
40000260:	01 00 00 00 	nop 
40000264:	81 c3 e0 08 	retl 
40000268:	01 00 00 00 	nop 

4000026c <CORTOS_HALT_ERROR>:
4000026c:	a1 80 20 01 	mov  1, %asr16
40000270:	91 d0 20 00 	ta  0

40000274 <CORTOS_HALT_OKAY>:
40000274:	a1 80 20 00 	mov  %g0, %asr16
40000278:	91 d0 20 00 	ta  0

4000027c <clear_stack_pointers>:
4000027c:	81 90 00 00 	mov  %g0, %wim
40000280:	9c 10 00 00 	mov  %g0, %sp
40000284:	81 e0 00 00 	save 
40000288:	9c 10 00 00 	mov  %g0, %sp
4000028c:	81 e0 00 00 	save 
40000290:	9c 10 00 00 	mov  %g0, %sp
40000294:	81 e0 00 00 	save 
40000298:	9c 10 00 00 	mov  %g0, %sp
4000029c:	81 e0 00 00 	save 
400002a0:	9c 10 00 00 	mov  %g0, %sp
400002a4:	81 e0 00 00 	save 
400002a8:	9c 10 00 00 	mov  %g0, %sp
400002ac:	81 e0 00 00 	save 
400002b0:	9c 10 00 00 	mov  %g0, %sp
400002b4:	81 e0 00 00 	save 
400002b8:	9c 10 00 00 	mov  %g0, %sp
400002bc:	81 e0 00 00 	save 
400002c0:	81 c3 e0 08 	retl 
400002c4:	01 00 00 00 	nop 

400002c8 <cortos_lock_acquire_buzy>:
400002c8:	9d e3 bf a0 	save  %sp, -96, %sp

400002cc <wait_for_lock>:
400002cc:	e2 0e 00 00 	ldub  [ %i0 ], %l1
400002d0:	80 94 40 00 	tst  %l1
400002d4:	12 bf ff fe 	bne  400002cc <wait_for_lock>
400002d8:	01 00 00 00 	nop 

400002dc <try_to_lock>:
400002dc:	e2 6e 00 00 	ldstub  [ %i0 ], %l1
400002e0:	80 94 40 00 	tst  %l1
400002e4:	02 80 00 03 	be  400002f0 <out>
400002e8:	01 00 00 00 	nop 
400002ec:	30 bf ff f8 	b,a   400002cc <wait_for_lock>

400002f0 <out>:
400002f0:	b0 10 20 01 	mov  1, %i0	! 1 <__DYNAMIC+0x1>
400002f4:	81 e8 00 00 	restore 
400002f8:	81 c3 e0 08 	retl 
400002fc:	01 00 00 00 	nop 

40000300 <cortos_lock_acquire>:
40000300:	9d e3 bf a0 	save  %sp, -96, %sp

40000304 <try_to_lock_once>:
40000304:	e2 6e 00 00 	ldstub  [ %i0 ], %l1
40000308:	80 94 40 00 	tst  %l1
4000030c:	02 80 00 03 	be  40000318 <lock_acquired>
40000310:	01 00 00 00 	nop 
40000314:	30 80 00 03 	b,a   40000320 <lock_not_acquired>

40000318 <lock_acquired>:
40000318:	10 80 00 03 	b  40000324 <exit_cortos_lock_acquire>
4000031c:	b0 10 20 01 	mov  1, %i0

40000320 <lock_not_acquired>:
40000320:	b0 10 00 00 	mov  %g0, %i0

40000324 <exit_cortos_lock_acquire>:
40000324:	81 e8 00 00 	restore 
40000328:	81 c3 e0 08 	retl 
4000032c:	01 00 00 00 	nop 

40000330 <cortos_lock_release>:
40000330:	9d e3 bf a0 	save  %sp, -96, %sp
40000334:	81 43 c0 00 	stbar 
40000338:	c0 2e 00 00 	clrb  [ %i0 ]
4000033c:	81 e8 00 00 	restore 
40000340:	81 c3 e0 08 	retl 
40000344:	01 00 00 00 	nop 

40000348 <cortos_init_locks>:
40000348:	84 10 20 01 	mov  1, %g2	! 1 <__DYNAMIC+0x1>
4000034c:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40000350:	c4 28 60 18 	stb  %g2, [ %g1 + 0x18 ]	! 40011018 <allocatedLocksNc>
40000354:	05 10 00 4c 	sethi  %hi(0x40013000), %g2
40000358:	03 10 00 44 	sethi  %hi(0x40011000), %g1
4000035c:	81 c3 e0 08 	retl 
40000360:	c4 20 60 10 	st  %g2, [ %g1 + 0x10 ]	! 40011010 <cortos_reservedLockAddr>

40000364 <cortos_reserveLock>:
40000364:	9d e3 bf a0 	save  %sp, -96, %sp
40000368:	80 a6 20 00 	cmp  %i0, 0
4000036c:	22 80 00 1b 	be,a   400003d8 <cortos_reserveLock+0x74>
40000370:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40000374:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40000378:	39 10 00 44 	sethi  %hi(0x40011000), %i4
4000037c:	f0 00 63 70 	ld  [ %g1 + 0x370 ], %i0
40000380:	b8 17 20 18 	or  %i4, 0x18, %i4
40000384:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
40000388:	7f ff ff d0 	call  400002c8 <cortos_lock_acquire_buzy>
4000038c:	d0 07 60 10 	ld  [ %i5 + 0x10 ], %o0	! 40011010 <cortos_reservedLockAddr>
40000390:	82 10 00 1c 	mov  %i4, %g1
40000394:	10 80 00 06 	b  400003ac <cortos_reserveLock+0x48>
40000398:	84 10 20 00 	clr  %g2
4000039c:	84 00 a0 01 	inc  %g2
400003a0:	80 a0 a1 00 	cmp  %g2, 0x100
400003a4:	02 80 00 11 	be  400003e8 <cortos_reserveLock+0x84>
400003a8:	82 00 60 01 	inc  %g1
400003ac:	c6 48 40 00 	ldsb  [ %g1 ], %g3
400003b0:	80 a0 e0 00 	cmp  %g3, 0
400003b4:	12 bf ff fa 	bne  4000039c <cortos_reserveLock+0x38>
400003b8:	b8 10 00 02 	mov  %g2, %i4
400003bc:	86 10 20 01 	mov  1, %g3
400003c0:	d0 07 60 10 	ld  [ %i5 + 0x10 ], %o0
400003c4:	c6 28 40 00 	stb  %g3, [ %g1 ]
400003c8:	7f ff ff da 	call  40000330 <cortos_lock_release>
400003cc:	b0 06 00 1c 	add  %i0, %i4, %i0
400003d0:	81 c7 e0 08 	ret 
400003d4:	81 e8 00 00 	restore 
400003d8:	39 10 00 44 	sethi  %hi(0x40011000), %i4
400003dc:	f0 00 63 74 	ld  [ %g1 + 0x374 ], %i0
400003e0:	10 bf ff e9 	b  40000384 <cortos_reserveLock+0x20>
400003e4:	b8 17 21 18 	or  %i4, 0x118, %i4
400003e8:	b8 10 21 00 	mov  0x100, %i4
400003ec:	d0 07 60 10 	ld  [ %i5 + 0x10 ], %o0
400003f0:	7f ff ff d0 	call  40000330 <cortos_lock_release>
400003f4:	b0 06 00 1c 	add  %i0, %i4, %i0
400003f8:	81 c7 e0 08 	ret 
400003fc:	81 e8 00 00 	restore 

40000400 <cortos_freeLock>:
40000400:	9d e3 bf a0 	save  %sp, -96, %sp
40000404:	3b 10 00 41 	sethi  %hi(0x40010400), %i5
40000408:	c2 07 63 74 	ld  [ %i5 + 0x374 ], %g1	! 40010774 <lockStartAddr>
4000040c:	80 a0 40 18 	cmp  %g1, %i0
40000410:	18 80 00 05 	bgu  40000424 <cortos_freeLock+0x24>
40000414:	82 00 61 00 	add  %g1, 0x100, %g1
40000418:	80 a6 00 01 	cmp  %i0, %g1
4000041c:	0a 80 00 0e 	bcs  40000454 <cortos_freeLock+0x54>
40000420:	39 10 00 44 	sethi  %hi(0x40011000), %i4
40000424:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
40000428:	7f ff ff a8 	call  400002c8 <cortos_lock_acquire_buzy>
4000042c:	d0 07 60 10 	ld  [ %i5 + 0x10 ], %o0	! 40011010 <cortos_reservedLockAddr>
40000430:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40000434:	05 10 00 44 	sethi  %hi(0x40011000), %g2
40000438:	c2 00 63 70 	ld  [ %g1 + 0x370 ], %g1
4000043c:	84 10 a0 18 	or  %g2, 0x18, %g2
40000440:	82 26 00 01 	sub  %i0, %g1, %g1
40000444:	f0 07 60 10 	ld  [ %i5 + 0x10 ], %i0
40000448:	c0 28 80 01 	clrb  [ %g2 + %g1 ]
4000044c:	7f ff ff b9 	call  40000330 <cortos_lock_release>
40000450:	81 e8 00 00 	restore 
40000454:	7f ff ff 9d 	call  400002c8 <cortos_lock_acquire_buzy>
40000458:	d0 07 20 10 	ld  [ %i4 + 0x10 ], %o0
4000045c:	c2 07 63 74 	ld  [ %i5 + 0x374 ], %g1
40000460:	05 10 00 44 	sethi  %hi(0x40011000), %g2
40000464:	82 26 00 01 	sub  %i0, %g1, %g1
40000468:	84 10 a1 18 	or  %g2, 0x118, %g2
4000046c:	f0 07 20 10 	ld  [ %i4 + 0x10 ], %i0
40000470:	c0 28 80 01 	clrb  [ %g2 + %g1 ]
40000474:	7f ff ff af 	call  40000330 <cortos_lock_release>
40000478:	81 e8 00 00 	restore 

4000047c <cortos_init_logging>:
4000047c:	84 10 20 01 	mov  1, %g2
40000480:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40000484:	82 10 60 18 	or  %g1, 0x18, %g1	! 40011018 <allocatedLocksNc>
40000488:	c4 28 60 04 	stb  %g2, [ %g1 + 4 ]
4000048c:	05 10 00 4c 	sethi  %hi(0x40013000), %g2
40000490:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40000494:	84 10 a0 04 	or  %g2, 4, %g2
40000498:	81 c3 e0 08 	retl 
4000049c:	c4 20 60 00 	st  %g2, [ %g1 ]

400004a0 <__cortos_log_printf>:
400004a0:	9d e3 bb 80 	save  %sp, -1152, %sp
400004a4:	21 10 00 44 	sethi  %hi(0x40011000), %l0
400004a8:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
400004ac:	7f ff ff 87 	call  400002c8 <cortos_lock_acquire_buzy>
400004b0:	d0 04 20 00 	ld  [ %l0 ], %o0
400004b4:	40 00 0f ef 	call  40004470 <cortos_get_clock_time>
400004b8:	01 00 00 00 	nop 
400004bc:	a3 47 40 00 	rd  %asr29, %l1
400004c0:	82 10 00 11 	mov  %l1, %g1
400004c4:	d0 3f bb f0 	std  %o0, [ %fp + -1040 ]
400004c8:	96 08 60 ff 	and  %g1, 0xff, %o3
400004cc:	95 30 60 08 	srl  %g1, 8, %o2
400004d0:	c2 07 bb f0 	ld  [ %fp + -1040 ], %g1
400004d4:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
400004d8:	c2 07 bb f4 	ld  [ %fp + -1036 ], %g1
400004dc:	92 10 00 18 	mov  %i0, %o1
400004e0:	c2 23 a0 64 	st  %g1, [ %sp + 0x64 ]
400004e4:	98 10 00 19 	mov  %i1, %o4
400004e8:	9a 10 00 1b 	mov  %i3, %o5
400004ec:	94 0a a0 ff 	and  %o2, 0xff, %o2
400004f0:	f4 23 a0 5c 	st  %i2, [ %sp + 0x5c ]
400004f4:	11 10 00 41 	sethi  %hi(0x40010400), %o0
400004f8:	40 00 0a ad 	call  40002fac <printf_>
400004fc:	90 12 21 90 	or  %o0, 0x190, %o0	! 40010590 <__clz_tab+0x100>
40000500:	94 07 a0 58 	add  %fp, 0x58, %o2
40000504:	b0 10 00 08 	mov  %o0, %i0
40000508:	d4 27 bb fc 	st  %o2, [ %fp + -1028 ]
4000050c:	ba 07 bc 00 	add  %fp, -1024, %i5
40000510:	92 10 00 1c 	mov  %i4, %o1
40000514:	40 00 0a 91 	call  40002f58 <vsprintf_>
40000518:	90 10 00 1d 	mov  %i5, %o0
4000051c:	c2 0f bc 00 	ldub  [ %fp + -1024 ], %g1
40000520:	91 28 60 18 	sll  %g1, 0x18, %o0
40000524:	80 a2 20 00 	cmp  %o0, 0
40000528:	22 80 00 0c 	be,a   40000558 <__cortos_log_printf+0xb8>
4000052c:	11 10 00 41 	sethi  %hi(0x40010400), %o0
40000530:	ba 27 40 18 	sub  %i5, %i0, %i5
40000534:	40 00 0a 4b 	call  40002e60 <uart_send_char>
40000538:	91 3a 20 18 	sra  %o0, 0x18, %o0
4000053c:	b0 06 20 01 	inc  %i0
40000540:	c2 0f 40 18 	ldub  [ %i5 + %i0 ], %g1
40000544:	91 28 60 18 	sll  %g1, 0x18, %o0
40000548:	80 a2 20 00 	cmp  %o0, 0
4000054c:	12 bf ff fa 	bne  40000534 <__cortos_log_printf+0x94>
40000550:	01 00 00 00 	nop 
40000554:	11 10 00 41 	sethi  %hi(0x40010400), %o0
40000558:	40 00 0a 95 	call  40002fac <printf_>
4000055c:	90 12 21 c0 	or  %o0, 0x1c0, %o0	! 400105c0 <__clz_tab+0x130>
40000560:	b0 02 00 18 	add  %o0, %i0, %i0
40000564:	7f ff ff 73 	call  40000330 <cortos_lock_release>
40000568:	d0 04 20 00 	ld  [ %l0 ], %o0
4000056c:	81 c7 e0 08 	ret 
40000570:	81 e8 00 00 	restore 

40000574 <setup>:
40000574:	9d e3 bf a0 	save  %sp, -96, %sp
40000578:	90 10 20 01 	mov  1, %o0
4000057c:	92 10 20 00 	clr  %o1
40000580:	40 00 0d 54 	call  40003ad0 <__ajit_serial_configure_via_vmap__>
40000584:	94 10 20 00 	clr  %o2
40000588:	13 01 31 2d 	sethi  %hi(0x4c4b400), %o1
4000058c:	b0 10 20 00 	clr  %i0
40000590:	11 00 00 70 	sethi  %hi(0x1c000), %o0
40000594:	40 00 0c d0 	call  400038d4 <__ajit_serial_set_baudrate_via_vmap__>
40000598:	90 12 22 00 	or  %o0, 0x200, %o0	! 1c200 <__DYNAMIC+0x1c200>
4000059c:	40 00 0e 63 	call  40003f28 <__ajit_serial_set_uart_reset_via_vmap__>
400005a0:	81 e8 00 00 	restore 

400005a4 <bget_ncram>:
400005a4:	83 3a 20 1f 	sra  %o0, 0x1f, %g1
400005a8:	83 30 60 1c 	srl  %g1, 0x1c, %g1
400005ac:	84 02 00 01 	add  %o0, %g1, %g2
400005b0:	84 08 a0 0f 	and  %g2, 0xf, %g2
400005b4:	82 20 80 01 	sub  %g2, %g1, %g1
400005b8:	90 00 40 08 	add  %g1, %o0, %o0
400005bc:	80 a2 20 0f 	cmp  %o0, 0xf
400005c0:	08 80 00 23 	bleu  4000064c <bget_ncram+0xa8>
400005c4:	86 10 20 18 	mov  0x18, %g3
400005c8:	88 02 20 0f 	add  %o0, 0xf, %g4
400005cc:	88 09 3f f0 	and  %g4, -16, %g4
400005d0:	88 01 20 08 	add  %g4, 8, %g4
400005d4:	86 10 00 04 	mov  %g4, %g3
400005d8:	05 10 00 41 	sethi  %hi(0x40010400), %g2
400005dc:	84 10 a3 78 	or  %g2, 0x378, %g2	! 40010778 <freelist_ncram>
400005e0:	d0 00 a0 08 	ld  [ %g2 + 8 ], %o0
400005e4:	80 a2 00 02 	cmp  %o0, %g2
400005e8:	32 80 00 08 	bne,a   40000608 <bget_ncram+0x64>
400005ec:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
400005f0:	81 c3 e0 08 	retl 
400005f4:	90 10 20 00 	clr  %o0
400005f8:	80 a2 00 02 	cmp  %o0, %g2
400005fc:	02 80 00 12 	be  40000644 <bget_ncram+0xa0>
40000600:	01 00 00 00 	nop 
40000604:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
40000608:	80 a0 40 03 	cmp  %g1, %g3
4000060c:	26 bf ff fb 	bl,a   400005f8 <bget_ncram+0x54>
40000610:	d0 02 20 08 	ld  [ %o0 + 8 ], %o0
40000614:	84 20 40 03 	sub  %g1, %g3, %g2
40000618:	80 a0 a0 18 	cmp  %g2, 0x18
4000061c:	28 80 00 0e 	bleu,a   40000654 <bget_ncram+0xb0>
40000620:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
40000624:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40000628:	c4 22 00 02 	st  %g2, [ %o0 + %g2 ]
4000062c:	86 20 00 03 	neg  %g3
40000630:	90 02 00 02 	add  %o0, %g2, %o0
40000634:	c0 22 00 04 	clr  [ %o0 + %g4 ]
40000638:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
4000063c:	81 c3 e0 08 	retl 
40000640:	90 02 20 08 	add  %o0, 8, %o0
40000644:	81 c3 e0 08 	retl 
40000648:	90 10 20 00 	clr  %o0
4000064c:	10 bf ff e3 	b  400005d8 <bget_ncram+0x34>
40000650:	88 10 20 18 	mov  0x18, %g4
40000654:	c4 02 20 0c 	ld  [ %o0 + 0xc ], %g2
40000658:	c6 20 a0 08 	st  %g3, [ %g2 + 8 ]
4000065c:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
40000660:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
40000664:	c0 22 00 01 	clr  [ %o0 + %g1 ]
40000668:	84 20 00 01 	neg  %g1, %g2
4000066c:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40000670:	90 02 20 08 	add  %o0, 8, %o0
40000674:	81 c3 e0 08 	retl 
40000678:	01 00 00 00 	nop 

4000067c <bpool_ncram>:
4000067c:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40000680:	82 10 63 78 	or  %g1, 0x378, %g1	! 40010778 <freelist_ncram>
40000684:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
40000688:	c2 22 20 08 	st  %g1, [ %o0 + 8 ]
4000068c:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
40000690:	d0 20 60 0c 	st  %o0, [ %g1 + 0xc ]
40000694:	c0 22 00 00 	clr  [ %o0 ]
40000698:	c2 02 20 0c 	ld  [ %o0 + 0xc ], %g1
4000069c:	92 0a 7f f0 	and  %o1, -16, %o1
400006a0:	d0 20 60 08 	st  %o0, [ %g1 + 8 ]
400006a4:	92 02 7f f8 	add  %o1, -8, %o1
400006a8:	d2 22 20 04 	st  %o1, [ %o0 + 4 ]
400006ac:	82 02 00 09 	add  %o0, %o1, %g1
400006b0:	05 20 00 00 	sethi  %hi(0x80000000), %g2
400006b4:	d2 22 00 09 	st  %o1, [ %o0 + %o1 ]
400006b8:	81 c3 e0 08 	retl 
400006bc:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]

400006c0 <brel_ncram>:
400006c0:	c2 02 3f f8 	ld  [ %o0 + -8 ], %g1
400006c4:	80 a0 60 00 	cmp  %g1, 0
400006c8:	02 80 00 16 	be  40000720 <brel_ncram+0x60>
400006cc:	84 02 3f f8 	add  %o0, -8, %g2
400006d0:	84 20 80 01 	sub  %g2, %g1, %g2
400006d4:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
400006d8:	c6 00 a0 04 	ld  [ %g2 + 4 ], %g3
400006dc:	82 20 c0 01 	sub  %g3, %g1, %g1
400006e0:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
400006e4:	86 00 80 01 	add  %g2, %g1, %g3
400006e8:	c8 00 e0 04 	ld  [ %g3 + 4 ], %g4
400006ec:	80 a1 20 00 	cmp  %g4, 0
400006f0:	04 80 00 0a 	ble  40000718 <brel_ncram+0x58>
400006f4:	01 00 00 00 	nop 
400006f8:	da 00 e0 0c 	ld  [ %g3 + 0xc ], %o5
400006fc:	82 00 40 04 	add  %g1, %g4, %g1
40000700:	d8 00 e0 08 	ld  [ %g3 + 8 ], %o4
40000704:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
40000708:	d8 23 60 08 	st  %o4, [ %o5 + 8 ]
4000070c:	c8 00 e0 08 	ld  [ %g3 + 8 ], %g4
40000710:	86 00 80 01 	add  %g2, %g1, %g3
40000714:	da 21 20 0c 	st  %o5, [ %g4 + 0xc ]
40000718:	81 c3 e0 08 	retl 
4000071c:	c2 20 c0 00 	st  %g1, [ %g3 ]
40000720:	07 10 00 41 	sethi  %hi(0x40010400), %g3
40000724:	86 10 e3 78 	or  %g3, 0x378, %g3	! 40010778 <freelist_ncram>
40000728:	c2 00 e0 0c 	ld  [ %g3 + 0xc ], %g1
4000072c:	c6 22 00 00 	st  %g3, [ %o0 ]
40000730:	c2 22 20 04 	st  %g1, [ %o0 + 4 ]
40000734:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
40000738:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
4000073c:	c6 02 20 04 	ld  [ %o0 + 4 ], %g3
40000740:	82 20 00 01 	neg  %g1
40000744:	c4 20 e0 08 	st  %g2, [ %g3 + 8 ]
40000748:	10 bf ff e7 	b  400006e4 <brel_ncram+0x24>
4000074c:	c2 22 3f fc 	st  %g1, [ %o0 + -4 ]

40000750 <bget>:
40000750:	80 a2 20 07 	cmp  %o0, 7
40000754:	08 80 00 23 	bleu  400007e0 <bget+0x90>
40000758:	86 10 20 10 	mov  0x10, %g3
4000075c:	88 02 20 07 	add  %o0, 7, %g4
40000760:	88 09 3f f8 	and  %g4, -8, %g4
40000764:	88 01 20 08 	add  %g4, 8, %g4
40000768:	86 10 00 04 	mov  %g4, %g3
4000076c:	05 10 00 41 	sethi  %hi(0x40010400), %g2
40000770:	84 10 a3 88 	or  %g2, 0x388, %g2	! 40010788 <freelist>
40000774:	d0 00 a0 08 	ld  [ %g2 + 8 ], %o0
40000778:	80 a2 00 02 	cmp  %o0, %g2
4000077c:	32 80 00 08 	bne,a   4000079c <bget+0x4c>
40000780:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
40000784:	81 c3 e0 08 	retl 
40000788:	90 10 20 00 	clr  %o0
4000078c:	80 a2 00 02 	cmp  %o0, %g2
40000790:	02 80 00 12 	be  400007d8 <bget+0x88>
40000794:	01 00 00 00 	nop 
40000798:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
4000079c:	80 a0 40 03 	cmp  %g1, %g3
400007a0:	26 bf ff fb 	bl,a   4000078c <bget+0x3c>
400007a4:	d0 02 20 08 	ld  [ %o0 + 8 ], %o0
400007a8:	84 20 40 03 	sub  %g1, %g3, %g2
400007ac:	80 a0 a0 10 	cmp  %g2, 0x10
400007b0:	28 80 00 0e 	bleu,a   400007e8 <bget+0x98>
400007b4:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
400007b8:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
400007bc:	c4 22 00 02 	st  %g2, [ %o0 + %g2 ]
400007c0:	86 20 00 03 	neg  %g3
400007c4:	90 02 00 02 	add  %o0, %g2, %o0
400007c8:	c0 22 00 04 	clr  [ %o0 + %g4 ]
400007cc:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
400007d0:	81 c3 e0 08 	retl 
400007d4:	90 02 20 08 	add  %o0, 8, %o0
400007d8:	81 c3 e0 08 	retl 
400007dc:	90 10 20 00 	clr  %o0
400007e0:	10 bf ff e3 	b  4000076c <bget+0x1c>
400007e4:	88 10 20 10 	mov  0x10, %g4
400007e8:	c4 02 20 0c 	ld  [ %o0 + 0xc ], %g2
400007ec:	c6 20 a0 08 	st  %g3, [ %g2 + 8 ]
400007f0:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
400007f4:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
400007f8:	c0 22 00 01 	clr  [ %o0 + %g1 ]
400007fc:	84 20 00 01 	neg  %g1, %g2
40000800:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40000804:	90 02 20 08 	add  %o0, 8, %o0
40000808:	81 c3 e0 08 	retl 
4000080c:	01 00 00 00 	nop 

40000810 <bpool>:
40000810:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40000814:	82 10 63 88 	or  %g1, 0x388, %g1	! 40010788 <freelist>
40000818:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
4000081c:	c2 22 20 08 	st  %g1, [ %o0 + 8 ]
40000820:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
40000824:	d0 20 60 0c 	st  %o0, [ %g1 + 0xc ]
40000828:	c0 22 00 00 	clr  [ %o0 ]
4000082c:	c2 02 20 0c 	ld  [ %o0 + 0xc ], %g1
40000830:	92 0a 7f f8 	and  %o1, -8, %o1
40000834:	d0 20 60 08 	st  %o0, [ %g1 + 8 ]
40000838:	92 02 7f f8 	add  %o1, -8, %o1
4000083c:	d2 22 20 04 	st  %o1, [ %o0 + 4 ]
40000840:	82 02 00 09 	add  %o0, %o1, %g1
40000844:	05 20 00 00 	sethi  %hi(0x80000000), %g2
40000848:	d2 22 00 09 	st  %o1, [ %o0 + %o1 ]
4000084c:	81 c3 e0 08 	retl 
40000850:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]

40000854 <brel>:
40000854:	c2 02 3f f8 	ld  [ %o0 + -8 ], %g1
40000858:	80 a0 60 00 	cmp  %g1, 0
4000085c:	02 80 00 16 	be  400008b4 <brel+0x60>
40000860:	84 02 3f f8 	add  %o0, -8, %g2
40000864:	84 20 80 01 	sub  %g2, %g1, %g2
40000868:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
4000086c:	c6 00 a0 04 	ld  [ %g2 + 4 ], %g3
40000870:	82 20 c0 01 	sub  %g3, %g1, %g1
40000874:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
40000878:	86 00 80 01 	add  %g2, %g1, %g3
4000087c:	c8 00 e0 04 	ld  [ %g3 + 4 ], %g4
40000880:	80 a1 20 00 	cmp  %g4, 0
40000884:	04 80 00 0a 	ble  400008ac <brel+0x58>
40000888:	01 00 00 00 	nop 
4000088c:	da 00 e0 0c 	ld  [ %g3 + 0xc ], %o5
40000890:	82 00 40 04 	add  %g1, %g4, %g1
40000894:	d8 00 e0 08 	ld  [ %g3 + 8 ], %o4
40000898:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
4000089c:	d8 23 60 08 	st  %o4, [ %o5 + 8 ]
400008a0:	c8 00 e0 08 	ld  [ %g3 + 8 ], %g4
400008a4:	86 00 80 01 	add  %g2, %g1, %g3
400008a8:	da 21 20 0c 	st  %o5, [ %g4 + 0xc ]
400008ac:	81 c3 e0 08 	retl 
400008b0:	c2 20 c0 00 	st  %g1, [ %g3 ]
400008b4:	07 10 00 41 	sethi  %hi(0x40010400), %g3
400008b8:	86 10 e3 88 	or  %g3, 0x388, %g3	! 40010788 <freelist>
400008bc:	c2 00 e0 0c 	ld  [ %g3 + 0xc ], %g1
400008c0:	c6 22 00 00 	st  %g3, [ %o0 ]
400008c4:	c2 22 20 04 	st  %g1, [ %o0 + 4 ]
400008c8:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
400008cc:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
400008d0:	c6 02 20 04 	ld  [ %o0 + 4 ], %g3
400008d4:	82 20 00 01 	neg  %g1
400008d8:	c4 20 e0 08 	st  %g2, [ %g3 + 8 ]
400008dc:	10 bf ff e7 	b  40000878 <brel+0x24>
400008e0:	c2 22 3f fc 	st  %g1, [ %o0 + -4 ]

400008e4 <ajit_initialize_interrupt_handlers_to_null>:
400008e4:	03 10 00 44 	sethi  %hi(0x40011000), %g1
400008e8:	82 10 62 18 	or  %g1, 0x218, %g1	! 40011218 <ajit_global_interrupt_handlers>
400008ec:	84 00 60 40 	add  %g1, 0x40, %g2
400008f0:	c0 20 40 00 	clr  [ %g1 ]
400008f4:	82 00 60 04 	add  %g1, 4, %g1
400008f8:	80 a0 40 02 	cmp  %g1, %g2
400008fc:	32 bf ff fe 	bne,a   400008f4 <ajit_initialize_interrupt_handlers_to_null+0x10>
40000900:	c0 20 40 00 	clr  [ %g1 ]
40000904:	81 c3 e0 08 	retl 
40000908:	01 00 00 00 	nop 

4000090c <ajit_set_interrupt_handler>:
4000090c:	80 a2 20 0f 	cmp  %o0, 0xf
40000910:	18 80 00 05 	bgu  40000924 <ajit_set_interrupt_handler+0x18>
40000914:	91 2a 20 02 	sll  %o0, 2, %o0
40000918:	03 10 00 44 	sethi  %hi(0x40011000), %g1
4000091c:	82 10 62 18 	or  %g1, 0x218, %g1	! 40011218 <ajit_global_interrupt_handlers>
40000920:	d2 20 40 08 	st  %o1, [ %g1 + %o0 ]
40000924:	81 c3 e0 08 	retl 
40000928:	01 00 00 00 	nop 

4000092c <ajit_generic_interrupt_handler>:
4000092c:	9d e3 bf 98 	save  %sp, -104, %sp
40000930:	90 07 bf fe 	add  %fp, -2, %o0
40000934:	40 00 0a aa 	call  400033dc <ajit_get_core_and_thread_id>
40000938:	92 07 bf ff 	add  %fp, -1, %o1
4000093c:	c4 0f bf fe 	ldub  [ %fp + -2 ], %g2
40000940:	84 00 80 02 	add  %g2, %g2, %g2
40000944:	3b 3f ff cc 	sethi  %hi(0xffff3000), %i5
40000948:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
4000094c:	82 00 40 02 	add  %g1, %g2, %g1
40000950:	83 28 60 02 	sll  %g1, 2, %g1
40000954:	c4 00 40 1d 	ld  [ %g1 + %i5 ], %g2
40000958:	84 08 bf fe 	and  %g2, -2, %g2
4000095c:	b1 36 20 04 	srl  %i0, 4, %i0
40000960:	b0 0e 20 ff 	and  %i0, 0xff, %i0
40000964:	86 06 3f ef 	add  %i0, -17, %g3
40000968:	80 a0 e0 0e 	cmp  %g3, 0xe
4000096c:	18 80 00 16 	bgu  400009c4 <ajit_generic_interrupt_handler+0x98>
40000970:	c4 20 40 1d 	st  %g2, [ %g1 + %i5 ]
40000974:	b0 06 3f f0 	add  %i0, -16, %i0
40000978:	07 10 00 44 	sethi  %hi(0x40011000), %g3
4000097c:	b1 2e 20 02 	sll  %i0, 2, %i0
40000980:	86 10 e2 18 	or  %g3, 0x218, %g3
40000984:	c6 00 c0 18 	ld  [ %g3 + %i0 ], %g3
40000988:	80 a0 e0 00 	cmp  %g3, 0
4000098c:	02 80 00 0f 	be  400009c8 <ajit_generic_interrupt_handler+0x9c>
40000990:	84 10 a0 01 	or  %g2, 1, %g2
40000994:	9f c0 c0 00 	call  %g3
40000998:	01 00 00 00 	nop 
4000099c:	c4 0f bf fe 	ldub  [ %fp + -2 ], %g2
400009a0:	84 00 80 02 	add  %g2, %g2, %g2
400009a4:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
400009a8:	82 00 40 02 	add  %g1, %g2, %g1
400009ac:	83 28 60 02 	sll  %g1, 2, %g1
400009b0:	c4 00 40 1d 	ld  [ %g1 + %i5 ], %g2
400009b4:	84 10 a0 01 	or  %g2, 1, %g2
400009b8:	c4 20 40 1d 	st  %g2, [ %g1 + %i5 ]
400009bc:	81 c7 e0 08 	ret 
400009c0:	81 e8 00 00 	restore 
400009c4:	84 10 a0 01 	or  %g2, 1, %g2
400009c8:	c4 20 40 1d 	st  %g2, [ %g1 + %i5 ]
400009cc:	91 d0 20 00 	ta  0
400009d0:	81 c7 e0 08 	ret 
400009d4:	81 e8 00 00 	restore 

400009d8 <readInterruptControlRegister>:
400009d8:	90 02 00 08 	add  %o0, %o0, %o0
400009dc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400009e0:	92 02 00 09 	add  %o0, %o1, %o1
400009e4:	91 2a 60 02 	sll  %o1, 2, %o0
400009e8:	81 c3 e0 08 	retl 
400009ec:	d0 02 00 01 	ld  [ %o0 + %g1 ], %o0

400009f0 <writeInterruptControlRegister>:
400009f0:	90 02 00 08 	add  %o0, %o0, %o0
400009f4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400009f8:	92 02 00 09 	add  %o0, %o1, %o1
400009fc:	91 2a 60 02 	sll  %o1, 2, %o0
40000a00:	81 c3 e0 08 	retl 
40000a04:	d4 22 00 01 	st  %o2, [ %o0 + %g1 ]

40000a08 <enableInterruptController>:
40000a08:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000a0c:	90 02 00 08 	add  %o0, %o0, %o0
40000a10:	92 02 40 08 	add  %o1, %o0, %o1
40000a14:	93 2a 60 02 	sll  %o1, 2, %o1
40000a18:	c4 02 40 01 	ld  [ %o1 + %g1 ], %g2
40000a1c:	84 10 a0 01 	or  %g2, 1, %g2
40000a20:	81 c3 e0 08 	retl 
40000a24:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000a28 <disableInterruptController>:
40000a28:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000a2c:	90 02 00 08 	add  %o0, %o0, %o0
40000a30:	92 02 40 08 	add  %o1, %o0, %o1
40000a34:	93 2a 60 02 	sll  %o1, 2, %o1
40000a38:	c4 02 40 01 	ld  [ %o1 + %g1 ], %g2
40000a3c:	84 08 bf fe 	and  %g2, -2, %g2
40000a40:	81 c3 e0 08 	retl 
40000a44:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000a48 <enableInterrupt>:
40000a48:	84 10 20 01 	mov  1, %g2
40000a4c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000a50:	90 02 00 08 	add  %o0, %o0, %o0
40000a54:	95 28 80 0a 	sll  %g2, %o2, %o2
40000a58:	92 02 40 08 	add  %o1, %o0, %o1
40000a5c:	93 2a 60 02 	sll  %o1, 2, %o1
40000a60:	c6 02 40 01 	ld  [ %o1 + %g1 ], %g3
40000a64:	84 10 c0 0a 	or  %g3, %o2, %g2
40000a68:	81 c3 e0 08 	retl 
40000a6c:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000a70 <enableAllInterrupts>:
40000a70:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000a74:	90 02 00 08 	add  %o0, %o0, %o0
40000a78:	05 00 00 3f 	sethi  %hi(0xfc00), %g2
40000a7c:	92 02 40 08 	add  %o1, %o0, %o1
40000a80:	84 10 a3 fe 	or  %g2, 0x3fe, %g2
40000a84:	93 2a 60 02 	sll  %o1, 2, %o1
40000a88:	c6 02 40 01 	ld  [ %o1 + %g1 ], %g3
40000a8c:	84 10 c0 02 	or  %g3, %g2, %g2
40000a90:	81 c3 e0 08 	retl 
40000a94:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000a98 <enableInterruptControllerAndAllInterrupts>:
40000a98:	90 02 00 08 	add  %o0, %o0, %o0
40000a9c:	05 00 00 3f 	sethi  %hi(0xfc00), %g2
40000aa0:	92 02 00 09 	add  %o0, %o1, %o1
40000aa4:	84 10 a3 ff 	or  %g2, 0x3ff, %g2
40000aa8:	91 2a 60 02 	sll  %o1, 2, %o0
40000aac:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000ab0:	81 c3 e0 08 	retl 
40000ab4:	c4 22 00 01 	st  %g2, [ %o0 + %g1 ]

40000ab8 <setInterruptMask>:
40000ab8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000abc:	90 02 00 08 	add  %o0, %o0, %o0
40000ac0:	92 02 40 08 	add  %o1, %o0, %o1
40000ac4:	93 2a 60 02 	sll  %o1, 2, %o1
40000ac8:	c6 02 40 01 	ld  [ %o1 + %g1 ], %g3
40000acc:	05 3f ff c0 	sethi  %hi(0xffff0000), %g2
40000ad0:	84 10 a0 01 	or  %g2, 1, %g2	! ffff0001 <ajit_global_sw_trap_handlers+0xbffdeda9>
40000ad4:	84 08 c0 02 	and  %g3, %g2, %g2
40000ad8:	07 00 00 3f 	sethi  %hi(0xfc00), %g3
40000adc:	86 10 e3 fe 	or  %g3, 0x3fe, %g3	! fffe <__DYNAMIC+0xfffe>
40000ae0:	94 0a 80 03 	and  %o2, %g3, %o2
40000ae4:	84 10 80 0a 	or  %g2, %o2, %g2
40000ae8:	81 c3 e0 08 	retl 
40000aec:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000af0 <disableInterrupt>:
40000af0:	84 10 20 01 	mov  1, %g2
40000af4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000af8:	90 02 00 08 	add  %o0, %o0, %o0
40000afc:	95 28 80 0a 	sll  %g2, %o2, %o2
40000b00:	92 02 40 08 	add  %o1, %o0, %o1
40000b04:	93 2a 60 02 	sll  %o1, 2, %o1
40000b08:	c6 02 40 01 	ld  [ %o1 + %g1 ], %g3
40000b0c:	84 28 c0 0a 	andn  %g3, %o2, %g2
40000b10:	81 c3 e0 08 	retl 
40000b14:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000b18 <ajit_initialize_sw_trap_handlers_to_null>:
40000b18:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40000b1c:	82 10 62 58 	or  %g1, 0x258, %g1	! 40011258 <ajit_global_sw_trap_handlers>
40000b20:	84 00 60 44 	add  %g1, 0x44, %g2
40000b24:	c0 20 40 00 	clr  [ %g1 ]
40000b28:	82 00 60 04 	add  %g1, 4, %g1
40000b2c:	80 a0 40 02 	cmp  %g1, %g2
40000b30:	32 bf ff fe 	bne,a   40000b28 <ajit_initialize_sw_trap_handlers_to_null+0x10>
40000b34:	c0 20 40 00 	clr  [ %g1 ]
40000b38:	81 c3 e0 08 	retl 
40000b3c:	01 00 00 00 	nop 

40000b40 <ajit_set_sw_trap_handler>:
40000b40:	80 a2 20 10 	cmp  %o0, 0x10
40000b44:	18 80 00 05 	bgu  40000b58 <ajit_set_sw_trap_handler+0x18>
40000b48:	91 2a 20 02 	sll  %o0, 2, %o0
40000b4c:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40000b50:	82 10 62 58 	or  %g1, 0x258, %g1	! 40011258 <ajit_global_sw_trap_handlers>
40000b54:	d2 20 40 08 	st  %o1, [ %g1 + %o0 ]
40000b58:	81 c3 e0 08 	retl 
40000b5c:	01 00 00 00 	nop 

40000b60 <ajit_generic_sw_trap_handler>:
40000b60:	9d e3 bf a0 	save  %sp, -96, %sp
40000b64:	b1 36 20 04 	srl  %i0, 4, %i0
40000b68:	82 0e 20 ff 	and  %i0, 0xff, %g1
40000b6c:	82 00 7f 80 	add  %g1, -128, %g1
40000b70:	80 a0 60 10 	cmp  %g1, 0x10
40000b74:	18 80 00 0d 	bgu  40000ba8 <ajit_generic_sw_trap_handler+0x48>
40000b78:	83 28 60 02 	sll  %g1, 2, %g1
40000b7c:	05 10 00 44 	sethi  %hi(0x40011000), %g2
40000b80:	84 10 a2 58 	or  %g2, 0x258, %g2	! 40011258 <ajit_global_sw_trap_handlers>
40000b84:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
40000b88:	80 a0 60 00 	cmp  %g1, 0
40000b8c:	02 80 00 07 	be  40000ba8 <ajit_generic_sw_trap_handler+0x48>
40000b90:	90 10 00 19 	mov  %i1, %o0
40000b94:	92 10 00 1a 	mov  %i2, %o1
40000b98:	9f c0 40 00 	call  %g1
40000b9c:	94 10 00 1b 	mov  %i3, %o2
40000ba0:	81 c7 e0 08 	ret 
40000ba4:	81 e8 00 00 	restore 
40000ba8:	91 d0 20 00 	ta  0
40000bac:	81 c7 e0 08 	ret 
40000bb0:	81 e8 00 00 	restore 

40000bb4 <__cortos_bpool>:
40000bb4:	9d e3 bf a0 	save  %sp, -96, %sp
40000bb8:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
40000bbc:	c2 07 60 08 	ld  [ %i5 + 8 ], %g1	! 40011008 <bgetLockAddr>
40000bc0:	80 a0 60 00 	cmp  %g1, 0
40000bc4:	12 80 00 0b 	bne  40000bf0 <__cortos_bpool+0x3c>
40000bc8:	11 10 00 50 	sethi  %hi(0x40014000), %o0
40000bcc:	7f ff ff 11 	call  40000810 <bpool>
40000bd0:	13 00 00 04 	sethi  %hi(0x1000), %o1
40000bd4:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40000bd8:	82 10 60 18 	or  %g1, 0x18, %g1	! 40011018 <allocatedLocksNc>
40000bdc:	84 10 20 01 	mov  1, %g2
40000be0:	c4 28 60 02 	stb  %g2, [ %g1 + 2 ]
40000be4:	03 10 00 4c 	sethi  %hi(0x40013000), %g1
40000be8:	82 10 60 02 	or  %g1, 2, %g1	! 40013002 <ajit_global_sw_trap_handlers+0x1daa>
40000bec:	c2 27 60 08 	st  %g1, [ %i5 + 8 ]
40000bf0:	81 c7 e0 08 	ret 
40000bf4:	81 e8 00 00 	restore 

40000bf8 <cortos_bget>:
40000bf8:	9d e3 bf a0 	save  %sp, -96, %sp
40000bfc:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
40000c00:	7f ff fd b2 	call  400002c8 <cortos_lock_acquire_buzy>
40000c04:	d0 07 60 08 	ld  [ %i5 + 8 ], %o0	! 40011008 <bgetLockAddr>
40000c08:	7f ff fe d2 	call  40000750 <bget>
40000c0c:	90 10 00 18 	mov  %i0, %o0
40000c10:	b0 10 00 08 	mov  %o0, %i0
40000c14:	7f ff fd c7 	call  40000330 <cortos_lock_release>
40000c18:	d0 07 60 08 	ld  [ %i5 + 8 ], %o0
40000c1c:	81 c7 e0 08 	ret 
40000c20:	81 e8 00 00 	restore 

40000c24 <cortos_brel>:
40000c24:	9d e3 bf a0 	save  %sp, -96, %sp
40000c28:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
40000c2c:	7f ff fd a7 	call  400002c8 <cortos_lock_acquire_buzy>
40000c30:	d0 07 60 08 	ld  [ %i5 + 8 ], %o0	! 40011008 <bgetLockAddr>
40000c34:	7f ff ff 08 	call  40000854 <brel>
40000c38:	90 10 00 18 	mov  %i0, %o0
40000c3c:	f0 07 60 08 	ld  [ %i5 + 8 ], %i0
40000c40:	7f ff fd bc 	call  40000330 <cortos_lock_release>
40000c44:	81 e8 00 00 	restore 

40000c48 <__cortos_bpool_ncram>:
40000c48:	9d e3 bf a0 	save  %sp, -96, %sp
40000c4c:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
40000c50:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1	! 40011004 <bgetNcramLockAddr>
40000c54:	80 a0 60 00 	cmp  %g1, 0
40000c58:	12 80 00 0b 	bne  40000c84 <__cortos_bpool_ncram+0x3c>
40000c5c:	90 10 20 00 	clr  %o0
40000c60:	7f ff fe 87 	call  4000067c <bpool_ncram>
40000c64:	92 10 3f ff 	mov  -1, %o1
40000c68:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40000c6c:	82 10 60 18 	or  %g1, 0x18, %g1	! 40011018 <allocatedLocksNc>
40000c70:	84 10 20 01 	mov  1, %g2
40000c74:	c4 28 60 03 	stb  %g2, [ %g1 + 3 ]
40000c78:	03 10 00 4c 	sethi  %hi(0x40013000), %g1
40000c7c:	82 10 60 03 	or  %g1, 3, %g1	! 40013003 <ajit_global_sw_trap_handlers+0x1dab>
40000c80:	c2 27 60 04 	st  %g1, [ %i5 + 4 ]
40000c84:	81 c7 e0 08 	ret 
40000c88:	81 e8 00 00 	restore 

40000c8c <cortos_bget_ncram>:
40000c8c:	9d e3 bf a0 	save  %sp, -96, %sp
40000c90:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
40000c94:	7f ff fd 8d 	call  400002c8 <cortos_lock_acquire_buzy>
40000c98:	d0 07 60 04 	ld  [ %i5 + 4 ], %o0	! 40011004 <bgetNcramLockAddr>
40000c9c:	7f ff fe 42 	call  400005a4 <bget_ncram>
40000ca0:	90 10 00 18 	mov  %i0, %o0
40000ca4:	b0 10 00 08 	mov  %o0, %i0
40000ca8:	7f ff fd a2 	call  40000330 <cortos_lock_release>
40000cac:	d0 07 60 04 	ld  [ %i5 + 4 ], %o0
40000cb0:	81 c7 e0 08 	ret 
40000cb4:	81 e8 00 00 	restore 

40000cb8 <cortos_brel_ncram>:
40000cb8:	9d e3 bf a0 	save  %sp, -96, %sp
40000cbc:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
40000cc0:	7f ff fd 82 	call  400002c8 <cortos_lock_acquire_buzy>
40000cc4:	d0 07 60 04 	ld  [ %i5 + 4 ], %o0	! 40011004 <bgetNcramLockAddr>
40000cc8:	7f ff fe 7e 	call  400006c0 <brel_ncram>
40000ccc:	90 10 00 18 	mov  %i0, %o0
40000cd0:	f0 07 60 04 	ld  [ %i5 + 4 ], %i0
40000cd4:	7f ff fd 97 	call  40000330 <cortos_lock_release>
40000cd8:	81 e8 00 00 	restore 
40000cdc:	40 00 26 60 	call  4000a65c <__sparc_get_pc_thunk.l7+0x538>
40000ce0:	40 00 24 a8 	call  40009f80 <SW_trap_0xf8>
40000ce4:	40 00 24 a8 	call  40009f84 <SW_trap_0xf8+0x4>
40000ce8:	40 00 24 a8 	call  40009f88 <SW_trap_0xf8+0x8>
40000cec:	40 00 24 a8 	call  40009f8c <SW_trap_0xf8+0xc>
40000cf0:	40 00 24 a8 	call  40009f90 <SW_trap_0xf9>
40000cf4:	40 00 24 a8 	call  40009f94 <SW_trap_0xf9+0x4>
40000cf8:	40 00 24 a8 	call  40009f98 <SW_trap_0xf9+0x8>
40000cfc:	40 00 24 a8 	call  40009f9c <SW_trap_0xf9+0xc>
40000d00:	40 00 24 a8 	call  40009fa0 <SW_trap_0xfa>
40000d04:	40 00 24 a8 	call  40009fa4 <SW_trap_0xfa+0x4>
40000d08:	40 00 24 a8 	call  40009fa8 <SW_trap_0xfa+0x8>
40000d0c:	40 00 24 a8 	call  40009fac <SW_trap_0xfa+0xc>
40000d10:	40 00 24 a8 	call  40009fb0 <SW_trap_0xfb>
40000d14:	40 00 24 a8 	call  40009fb4 <SW_trap_0xfb+0x4>
40000d18:	40 00 24 a8 	call  40009fb8 <SW_trap_0xfb+0x8>
40000d1c:	40 00 24 a8 	call  40009fbc <SW_trap_0xfb+0xc>
40000d20:	40 00 24 a8 	call  40009fc0 <SW_trap_0xfc>
40000d24:	40 00 24 a8 	call  40009fc4 <SW_trap_0xfc+0x4>
40000d28:	40 00 24 a8 	call  40009fc8 <SW_trap_0xfc+0x8>
40000d2c:	40 00 24 a8 	call  40009fcc <SW_trap_0xfc+0xc>
40000d30:	40 00 24 a8 	call  40009fd0 <SW_trap_0xfd>
40000d34:	40 00 24 a8 	call  40009fd4 <SW_trap_0xfd+0x4>
40000d38:	40 00 24 a8 	call  40009fd8 <SW_trap_0xfd+0x8>
40000d3c:	40 00 24 a8 	call  40009fdc <SW_trap_0xfd+0xc>
40000d40:	40 00 24 a8 	call  40009fe0 <SW_trap_0xfe>
40000d44:	40 00 24 a8 	call  40009fe4 <SW_trap_0xfe+0x4>
40000d48:	40 00 24 a8 	call  40009fe8 <SW_trap_0xfe+0x8>
40000d4c:	40 00 24 a8 	call  40009fec <SW_trap_0xfe+0xc>
40000d50:	40 00 24 a8 	call  40009ff0 <SW_trap_0xfe+0x10>
40000d54:	40 00 24 a8 	call  40009ff4 <SW_trap_0xfe+0x14>
40000d58:	40 00 24 a8 	call  40009ff8 <SW_trap_0xfe+0x18>
40000d5c:	40 00 2a 14 	call  4000b5ac <__sparc_get_pc_thunk.l7+0x1488>
40000d60:	40 00 29 c4 	call  4000b470 <__sparc_get_pc_thunk.l7+0x134c>
40000d64:	40 00 2a 14 	call  4000b5b4 <__sparc_get_pc_thunk.l7+0x1490>
40000d68:	40 00 24 a8 	call  4000a008 <main+0x8>
40000d6c:	40 00 24 a8 	call  4000a00c <main+0xc>
40000d70:	40 00 24 a8 	call  4000a010 <main+0x10>
40000d74:	40 00 24 a8 	call  4000a014 <main+0x14>
40000d78:	40 00 24 a8 	call  4000a018 <main+0x18>
40000d7c:	40 00 24 a8 	call  4000a01c <main+0x1c>
40000d80:	40 00 24 a8 	call  4000a020 <main+0x20>
40000d84:	40 00 24 a8 	call  4000a024 <main+0x24>
40000d88:	40 00 24 a8 	call  4000a028 <main+0x28>
40000d8c:	40 00 24 a8 	call  4000a02c <main+0x2c>
40000d90:	40 00 24 a8 	call  4000a030 <main+0x30>
40000d94:	40 00 24 a8 	call  4000a034 <main+0x34>
40000d98:	40 00 24 a8 	call  4000a038 <main+0x38>
40000d9c:	40 00 24 a8 	call  4000a03c <main+0x3c>
40000da0:	40 00 24 a8 	call  4000a040 <main+0x40>
40000da4:	40 00 24 a8 	call  4000a044 <main+0x44>
40000da8:	40 00 27 a4 	call  4000ac38 <__sparc_get_pc_thunk.l7+0xb14>
40000dac:	40 00 24 a8 	call  4000a04c <main+0x4c>
40000db0:	40 00 24 a8 	call  4000a050 <main+0x50>
40000db4:	40 00 24 a8 	call  4000a054 <main+0x54>
40000db8:	40 00 24 a8 	call  4000a058 <main+0x58>
40000dbc:	40 00 24 a8 	call  4000a05c <main+0x5c>
40000dc0:	40 00 24 a8 	call  4000a060 <main+0x60>
40000dc4:	40 00 24 a8 	call  4000a064 <main+0x64>
40000dc8:	40 00 24 a8 	call  4000a068 <main+0x68>
40000dcc:	40 00 24 a8 	call  4000a06c <main+0x6c>
40000dd0:	40 00 27 a4 	call  4000ac60 <__sparc_get_pc_thunk.l7+0xb3c>
40000dd4:	40 00 26 fc 	call  4000a9c4 <__sparc_get_pc_thunk.l7+0x8a0>
40000dd8:	40 00 27 a4 	call  4000ac68 <__sparc_get_pc_thunk.l7+0xb44>
40000ddc:	40 00 2a 14 	call  4000b62c <__sparc_get_pc_thunk.l7+0x1508>
40000de0:	40 00 29 c4 	call  4000b4f0 <__sparc_get_pc_thunk.l7+0x13cc>
40000de4:	40 00 2a 14 	call  4000b634 <__sparc_get_pc_thunk.l7+0x1510>
40000de8:	40 00 24 a8 	call  4000a088 <main+0x88>
40000dec:	40 00 27 a4 	call  4000ac7c <__sparc_get_pc_thunk.l7+0xb58>
40000df0:	40 00 24 a8 	call  4000a090 <main+0x90>
40000df4:	40 00 24 a8 	call  4000a094 <main+0x94>
40000df8:	40 00 24 a8 	call  4000a098 <main+0x98>
40000dfc:	40 00 24 a8 	call  4000a09c <main+0x9c>
40000e00:	40 00 26 d0 	call  4000a940 <__sparc_get_pc_thunk.l7+0x81c>
40000e04:	40 00 27 a4 	call  4000ac94 <__sparc_get_pc_thunk.l7+0xb70>
40000e08:	40 00 26 9c 	call  4000a878 <__sparc_get_pc_thunk.l7+0x754>
40000e0c:	40 00 24 a8 	call  4000a0ac <main+0xac>
40000e10:	40 00 24 a8 	call  4000a0b0 <main+0xb0>
40000e14:	40 00 28 84 	call  4000b024 <__sparc_get_pc_thunk.l7+0xf00>
40000e18:	40 00 24 a8 	call  4000a0b8 <main+0xb8>
40000e1c:	40 00 27 a4 	call  4000acac <__sparc_get_pc_thunk.l7+0xb88>
40000e20:	40 00 24 a8 	call  4000a0c0 <main+0xc0>
40000e24:	40 00 24 a8 	call  4000a0c4 <main+0xc4>
40000e28:	40 00 27 a4 	call  4000acb8 <__sparc_get_pc_thunk.l7+0xb94>
40000e2c:	40 00 25 2c 	call  4000a2dc <__sparc_get_pc_thunk.l7+0x1b8>
40000e30:	40 00 23 fc 	call  40009e20 <SW_trap_0xe2>
40000e34:	40 00 23 fc 	call  40009e24 <SW_trap_0xe2+0x4>
40000e38:	40 00 25 20 	call  4000a2b8 <__sparc_get_pc_thunk.l7+0x194>
40000e3c:	40 00 23 fc 	call  40009e2c <SW_trap_0xe2+0xc>
40000e40:	40 00 23 fc 	call  40009e30 <SW_trap_0xe3>
40000e44:	40 00 23 fc 	call  40009e34 <SW_trap_0xe3+0x4>
40000e48:	40 00 23 fc 	call  40009e38 <SW_trap_0xe3+0x8>
40000e4c:	40 00 23 fc 	call  40009e3c <SW_trap_0xe3+0xc>
40000e50:	40 00 23 fc 	call  40009e40 <SW_trap_0xe4>
40000e54:	40 00 23 fc 	call  40009e44 <SW_trap_0xe4+0x4>
40000e58:	40 00 25 14 	call  4000a2a8 <__sparc_get_pc_thunk.l7+0x184>
40000e5c:	40 00 23 fc 	call  40009e4c <SW_trap_0xe4+0xc>
40000e60:	40 00 25 08 	call  4000a280 <__sparc_get_pc_thunk.l7+0x15c>
40000e64:	40 00 23 fc 	call  40009e54 <SW_trap_0xe5+0x4>
40000e68:	40 00 23 fc 	call  40009e58 <SW_trap_0xe5+0x8>
40000e6c:	40 00 24 fc 	call  4000a25c <__sparc_get_pc_thunk.l7+0x138>
40000e70:	40 00 26 44 	call  4000a780 <__sparc_get_pc_thunk.l7+0x65c>
40000e74:	40 00 24 94 	call  4000a0c4 <main+0xc4>
40000e78:	40 00 26 34 	call  4000a748 <__sparc_get_pc_thunk.l7+0x624>
40000e7c:	40 00 24 94 	call  4000a0cc <main+0xcc>
40000e80:	40 00 26 14 	call  4000a6d0 <__sparc_get_pc_thunk.l7+0x5ac>
40000e84:	40 00 24 94 	call  4000a0d4 <main+0xd4>
40000e88:	40 00 24 94 	call  4000a0d8 <main+0xd8>
40000e8c:	40 00 24 94 	call  4000a0dc <main+0xdc>
40000e90:	40 00 24 94 	call  4000a0e0 <main+0xe0>
40000e94:	40 00 24 94 	call  4000a0e4 <main+0xe4>
40000e98:	40 00 24 94 	call  4000a0e8 <main+0xe8>
40000e9c:	40 00 24 94 	call  4000a0ec <main+0xec>
40000ea0:	40 00 24 88 	call  4000a0c0 <main+0xc0>
40000ea4:	40 00 24 94 	call  4000a0f4 <main+0xf4>
40000ea8:	40 00 24 94 	call  4000a0f8 <main+0xf8>
40000eac:	40 00 24 94 	call  4000a0fc <main+0xfc>
40000eb0:	40 00 24 94 	call  4000a100 <main+0x100>
40000eb4:	40 00 24 94 	call  4000a104 <main+0x104>
40000eb8:	40 00 24 88 	call  4000a0d8 <main+0xd8>

40000ebc <get_components>:
40000ebc:	9d e3 bf 80 	save  %sp, -128, %sp
40000ec0:	84 10 00 18 	mov  %i0, %g2
40000ec4:	86 10 00 19 	mov  %i1, %g3
40000ec8:	c4 3f bf f8 	std  %g2, [ %fp + -8 ]
40000ecc:	a5 36 20 1f 	srl  %i0, 0x1f, %l2
40000ed0:	80 8c a0 ff 	btst  0xff, %l2
40000ed4:	02 80 00 05 	be  40000ee8 <get_components+0x2c>
40000ed8:	f6 07 a0 40 	ld  [ %fp + 0x40 ], %i3
40000edc:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
40000ee0:	91 a0 00 a8 	fnegs  %f8, %f8
40000ee4:	d1 3f bf f8 	std  %f8, [ %fp + -8 ]
40000ee8:	40 00 14 f6 	call  400062c0 <__fixdfdi>
40000eec:	d0 1f bf f8 	ldd  [ %fp + -8 ], %o0
40000ef0:	83 2e a0 03 	sll  %i2, 3, %g1
40000ef4:	05 10 00 41 	sethi  %hi(0x40010400), %g2
40000ef8:	84 10 a0 00 	mov  %g2, %g2	! 40010400 <powers_of_10>
40000efc:	d5 18 80 01 	ldd  [ %g2 + %g1 ], %f10
40000f00:	a0 10 00 08 	mov  %o0, %l0
40000f04:	a2 10 00 09 	mov  %o1, %l1
40000f08:	40 00 15 4c 	call  40006438 <__floatdidf>
40000f0c:	d5 3f bf f0 	std  %f10, [ %fp + -16 ]
40000f10:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
40000f14:	d5 1f bf f0 	ldd  [ %fp + -16 ], %f10
40000f18:	81 a2 08 c0 	fsubd  %f8, %f0, %f0
40000f1c:	91 a0 09 4a 	fmuld  %f0, %f10, %f8
40000f20:	d1 3f bf e0 	std  %f8, [ %fp + -32 ]
40000f24:	d1 3f bf e8 	std  %f8, [ %fp + -24 ]
40000f28:	40 00 14 e6 	call  400062c0 <__fixdfdi>
40000f2c:	d0 1f bf e0 	ldd  [ %fp + -32 ], %o0
40000f30:	b8 10 00 08 	mov  %o0, %i4
40000f34:	40 00 15 41 	call  40006438 <__floatdidf>
40000f38:	ba 10 00 09 	mov  %o1, %i5
40000f3c:	33 10 00 41 	sethi  %hi(0x40010400), %i1
40000f40:	d1 1f bf e8 	ldd  [ %fp + -24 ], %f8
40000f44:	d5 1e 62 18 	ldd  [ %i1 + 0x218 ], %f10
40000f48:	81 a2 08 c0 	fsubd  %f8, %f0, %f0
40000f4c:	81 a8 0a ca 	fcmped  %f0, %f10
40000f50:	01 00 00 00 	nop 
40000f54:	1d 80 00 29 	fbule  40000ff8 <get_components+0x13c>
40000f58:	01 00 00 00 	nop 
40000f5c:	86 87 60 01 	addcc  %i5, 1, %g3
40000f60:	84 47 20 00 	addx  %i4, 0, %g2
40000f64:	ba 10 00 03 	mov  %g3, %i5
40000f68:	b8 10 00 02 	mov  %g2, %i4
40000f6c:	90 10 00 02 	mov  %g2, %o0
40000f70:	40 00 15 32 	call  40006438 <__floatdidf>
40000f74:	92 10 00 03 	mov  %g3, %o1
40000f78:	d1 1f bf f0 	ldd  [ %fp + -16 ], %f8
40000f7c:	81 aa 0a c0 	fcmped  %f8, %f0
40000f80:	01 00 00 00 	nop 
40000f84:	1b 80 00 29 	fble  40001028 <get_components+0x16c>
40000f88:	86 84 60 01 	addcc  %l1, 1, %g3
40000f8c:	80 a6 a0 00 	cmp  %i2, 0
40000f90:	12 80 00 15 	bne  40000fe4 <get_components+0x128>
40000f94:	90 10 00 10 	mov  %l0, %o0
40000f98:	40 00 15 28 	call  40006438 <__floatdidf>
40000f9c:	92 10 00 11 	mov  %l1, %o1
40000fa0:	d1 1e 62 18 	ldd  [ %i1 + 0x218 ], %f8
40000fa4:	d5 1f bf f8 	ldd  [ %fp + -8 ], %f10
40000fa8:	81 a2 88 c0 	fsubd  %f10, %f0, %f0
40000fac:	81 a8 0a c8 	fcmped  %f0, %f8
40000fb0:	01 00 00 00 	nop 
40000fb4:	19 80 00 05 	fbuge  40000fc8 <get_components+0x10c>
40000fb8:	01 00 00 00 	nop 
40000fbc:	01 00 00 00 	nop 
40000fc0:	1d 80 00 09 	fbule  40000fe4 <get_components+0x128>
40000fc4:	01 00 00 00 	nop 
40000fc8:	84 0c 20 00 	and  %l0, 0, %g2
40000fcc:	86 0c 60 01 	and  %l1, 1, %g3
40000fd0:	84 10 80 03 	or  %g2, %g3, %g2
40000fd4:	80 a0 00 02 	cmp  %g0, %g2
40000fd8:	82 40 20 00 	addx  %g0, 0, %g1
40000fdc:	a2 84 40 01 	addcc  %l1, %g1, %l1
40000fe0:	a0 44 20 00 	addx  %l0, 0, %l0
40000fe4:	e0 3e c0 00 	std  %l0, [ %i3 ]
40000fe8:	f8 3e e0 08 	std  %i4, [ %i3 + 8 ]
40000fec:	e4 2e e0 10 	stb  %l2, [ %i3 + 0x10 ]
40000ff0:	81 c7 e0 0c 	jmp  %i7 + 0xc
40000ff4:	91 e8 00 1b 	restore  %g0, %i3, %o0
40000ff8:	81 a8 0a 4a 	fcmpd  %f0, %f10
40000ffc:	01 00 00 00 	nop 
40001000:	03 bf ff e4 	fbne  40000f90 <get_components+0xd4>
40001004:	80 a6 a0 00 	cmp  %i2, 0
40001008:	80 97 00 1d 	orcc  %i4, %i5, %g0
4000100c:	12 80 00 0d 	bne  40001040 <get_components+0x184>
40001010:	84 0f 20 00 	and  %i4, 0, %g2
40001014:	86 87 60 01 	addcc  %i5, 1, %g3
40001018:	84 47 20 00 	addx  %i4, 0, %g2
4000101c:	ba 10 00 03 	mov  %g3, %i5
40001020:	10 bf ff db 	b  40000f8c <get_components+0xd0>
40001024:	b8 10 00 02 	mov  %g2, %i4
40001028:	b8 10 20 00 	clr  %i4
4000102c:	84 44 20 00 	addx  %l0, 0, %g2
40001030:	a2 10 00 03 	mov  %g3, %l1
40001034:	a0 10 00 02 	mov  %g2, %l0
40001038:	10 bf ff d5 	b  40000f8c <get_components+0xd0>
4000103c:	ba 10 20 00 	clr  %i5
40001040:	86 0f 60 01 	and  %i5, 1, %g3
40001044:	80 90 80 03 	orcc  %g2, %g3, %g0
40001048:	22 bf ff d2 	be,a   40000f90 <get_components+0xd4>
4000104c:	80 a6 a0 00 	cmp  %i2, 0
40001050:	10 bf ff f2 	b  40001018 <get_components+0x15c>
40001054:	86 87 60 01 	addcc  %i5, 1, %g3

40001058 <putchar_wrapper>:
40001058:	9d e3 bf a0 	save  %sp, -96, %sp
4000105c:	40 00 0b 03 	call  40003c68 <__ajit_serial_putchar_via_vmap__>
40001060:	90 10 00 18 	mov  %i0, %o0
40001064:	80 a2 20 00 	cmp  %o0, 0
40001068:	02 bf ff fd 	be  4000105c <putchar_wrapper+0x4>
4000106c:	01 00 00 00 	nop 
40001070:	40 00 0a 09 	call  40003894 <__ajit_read_serial_control_register_via_vmap__>
40001074:	01 00 00 00 	nop 
40001078:	90 0a 20 09 	and  %o0, 9, %o0
4000107c:	80 a2 20 09 	cmp  %o0, 9
40001080:	02 bf ff fc 	be  40001070 <putchar_wrapper+0x18>
40001084:	01 00 00 00 	nop 
40001088:	81 c7 e0 08 	ret 
4000108c:	81 e8 00 00 	restore 

40001090 <out_rev_>:
40001090:	9d e3 bf a0 	save  %sp, -96, %sp
40001094:	80 8f 20 03 	btst  3, %i4
40001098:	12 80 00 1e 	bne  40001110 <out_rev_+0x80>
4000109c:	e0 06 20 0c 	ld  [ %i0 + 0xc ], %l0
400010a0:	80 a6 80 1b 	cmp  %i2, %i3
400010a4:	1a 80 00 1c 	bcc  40001114 <out_rev_+0x84>
400010a8:	80 a6 a0 00 	cmp  %i2, 0
400010ac:	ba 06 a0 01 	add  %i2, 1, %i5
400010b0:	82 10 00 10 	mov  %l0, %g1
400010b4:	10 80 00 09 	b  400010d8 <out_rev_+0x48>
400010b8:	a2 10 20 20 	mov  0x20, %l1
400010bc:	9f c0 80 00 	call  %g2
400010c0:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
400010c4:	80 a7 40 1b 	cmp  %i5, %i3
400010c8:	02 80 00 13 	be  40001114 <out_rev_+0x84>
400010cc:	80 a6 a0 00 	cmp  %i2, 0
400010d0:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
400010d4:	ba 07 60 01 	inc  %i5
400010d8:	84 00 60 01 	add  %g1, 1, %g2
400010dc:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
400010e0:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
400010e4:	80 a0 80 01 	cmp  %g2, %g1
400010e8:	08 bf ff f8 	bleu  400010c8 <out_rev_+0x38>
400010ec:	80 a7 40 1b 	cmp  %i5, %i3
400010f0:	c4 06 00 00 	ld  [ %i0 ], %g2
400010f4:	80 a0 a0 00 	cmp  %g2, 0
400010f8:	12 bf ff f1 	bne  400010bc <out_rev_+0x2c>
400010fc:	90 10 20 20 	mov  0x20, %o0
40001100:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40001104:	80 a7 40 1b 	cmp  %i5, %i3
40001108:	12 bf ff f2 	bne  400010d0 <out_rev_+0x40>
4000110c:	e2 28 80 01 	stb  %l1, [ %g2 + %g1 ]
40001110:	80 a6 a0 00 	cmp  %i2, 0
40001114:	02 80 00 17 	be  40001170 <out_rev_+0xe0>
40001118:	80 8f 20 02 	btst  2, %i4
4000111c:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40001120:	b4 06 bf ff 	add  %i2, -1, %i2
40001124:	84 00 60 01 	add  %g1, 1, %g2
40001128:	d0 0e 40 1a 	ldub  [ %i1 + %i2 ], %o0
4000112c:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40001130:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40001134:	80 a0 40 02 	cmp  %g1, %g2
40001138:	1a bf ff f7 	bcc  40001114 <out_rev_+0x84>
4000113c:	80 a6 a0 00 	cmp  %i2, 0
40001140:	c4 06 00 00 	ld  [ %i0 ], %g2
40001144:	80 a0 a0 00 	cmp  %g2, 0
40001148:	22 80 00 1f 	be,a   400011c4 <out_rev_+0x134>
4000114c:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40001150:	91 2a 20 18 	sll  %o0, 0x18, %o0
40001154:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40001158:	9f c0 80 00 	call  %g2
4000115c:	91 3a 20 18 	sra  %o0, 0x18, %o0
40001160:	80 a6 a0 00 	cmp  %i2, 0
40001164:	32 bf ff ef 	bne,a   40001120 <out_rev_+0x90>
40001168:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
4000116c:	80 8f 20 02 	btst  2, %i4
40001170:	02 80 00 1b 	be  400011dc <out_rev_+0x14c>
40001174:	ba 10 20 20 	mov  0x20, %i5
40001178:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
4000117c:	86 20 40 10 	sub  %g1, %l0, %g3
40001180:	80 a6 c0 03 	cmp  %i3, %g3
40001184:	08 80 00 16 	bleu  400011dc <out_rev_+0x14c>
40001188:	84 00 60 01 	add  %g1, 1, %g2
4000118c:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40001190:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
40001194:	80 a0 c0 01 	cmp  %g3, %g1
40001198:	28 80 00 0d 	bleu,a   400011cc <out_rev_+0x13c>
4000119c:	82 10 00 02 	mov  %g2, %g1
400011a0:	c4 06 00 00 	ld  [ %i0 ], %g2
400011a4:	80 a0 a0 00 	cmp  %g2, 0
400011a8:	22 80 00 0f 	be,a   400011e4 <out_rev_+0x154>
400011ac:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
400011b0:	90 10 20 20 	mov  0x20, %o0
400011b4:	9f c0 80 00 	call  %g2
400011b8:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
400011bc:	10 bf ff f0 	b  4000117c <out_rev_+0xec>
400011c0:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
400011c4:	10 bf ff d3 	b  40001110 <out_rev_+0x80>
400011c8:	d0 28 80 01 	stb  %o0, [ %g2 + %g1 ]
400011cc:	86 20 40 10 	sub  %g1, %l0, %g3
400011d0:	80 a6 c0 03 	cmp  %i3, %g3
400011d4:	18 bf ff ee 	bgu  4000118c <out_rev_+0xfc>
400011d8:	84 00 60 01 	add  %g1, 1, %g2
400011dc:	81 c7 e0 08 	ret 
400011e0:	81 e8 00 00 	restore 
400011e4:	10 bf ff e5 	b  40001178 <out_rev_+0xe8>
400011e8:	fa 28 80 01 	stb  %i5, [ %g2 + %g1 ]

400011ec <print_integer>:
400011ec:	9d e3 bf 80 	save  %sp, -128, %sp
400011f0:	e6 07 a0 5c 	ld  [ %fp + 0x5c ], %l3
400011f4:	80 96 40 1a 	orcc  %i1, %i2, %g0
400011f8:	12 80 00 4f 	bne  40001334 <print_integer+0x148>
400011fc:	e4 07 a0 60 	ld  [ %fp + 0x60 ], %l2
40001200:	80 8c a8 00 	btst  0x800, %l2
40001204:	02 80 00 a8 	be  400014a4 <print_integer+0x2b8>
40001208:	80 a7 20 10 	cmp  %i4, 0x10
4000120c:	22 80 00 c2 	be,a   40001514 <print_integer+0x328>
40001210:	a4 0c bf ef 	and  %l2, -17, %l2
40001214:	82 10 20 01 	mov  1, %g1
40001218:	a0 10 20 00 	clr  %l0
4000121c:	a2 07 bf e0 	add  %fp, -32, %l1
40001220:	80 8c a0 02 	btst  2, %l2
40001224:	12 80 00 05 	bne  40001238 <print_integer+0x4c>
40001228:	94 10 00 10 	mov  %l0, %o2
4000122c:	80 a4 e0 00 	cmp  %l3, 0
40001230:	12 80 00 76 	bne  40001408 <print_integer+0x21c>
40001234:	80 8c a0 01 	btst  1, %l2
40001238:	80 a2 80 1d 	cmp  %o2, %i5
4000123c:	1a 80 00 0d 	bcc  40001270 <print_integer+0x84>
40001240:	80 88 60 ff 	btst  0xff, %g1
40001244:	12 80 00 06 	bne  4000125c <print_integer+0x70>
40001248:	84 10 20 30 	mov  0x30, %g2
4000124c:	10 80 00 0a 	b  40001274 <print_integer+0x88>
40001250:	80 a4 00 0a 	cmp  %l0, %o2
40001254:	1a 80 00 08 	bcc  40001274 <print_integer+0x88>
40001258:	80 a4 00 0a 	cmp  %l0, %o2
4000125c:	c4 2c 40 0a 	stb  %g2, [ %l1 + %o2 ]
40001260:	94 02 a0 01 	inc  %o2
40001264:	80 a2 a0 1f 	cmp  %o2, 0x1f
40001268:	08 bf ff fb 	bleu  40001254 <print_integer+0x68>
4000126c:	80 a2 80 1d 	cmp  %o2, %i5
40001270:	80 a4 00 0a 	cmp  %l0, %o2
40001274:	1a 80 00 05 	bcc  40001288 <print_integer+0x9c>
40001278:	84 40 20 00 	addx  %g0, 0, %g2
4000127c:	80 a7 20 08 	cmp  %i4, 8
40001280:	22 80 00 02 	be,a   40001288 <print_integer+0x9c>
40001284:	a4 0c bf ef 	and  %l2, -17, %l2
40001288:	03 00 00 08 	sethi  %hi(0x2000), %g1
4000128c:	82 10 60 10 	or  %g1, 0x10, %g1	! 2010 <__DYNAMIC+0x2010>
40001290:	80 8c 80 01 	btst  %l2, %g1
40001294:	02 80 00 16 	be  400012ec <print_integer+0x100>
40001298:	80 a2 a0 1f 	cmp  %o2, 0x1f
4000129c:	80 8c a8 00 	btst  0x800, %l2
400012a0:	02 80 00 4a 	be  400013c8 <print_integer+0x1dc>
400012a4:	80 a2 a0 00 	cmp  %o2, 0
400012a8:	80 a7 20 10 	cmp  %i4, 0x10
400012ac:	02 80 00 90 	be  400014ec <print_integer+0x300>
400012b0:	80 a2 a0 1f 	cmp  %o2, 0x1f
400012b4:	18 80 00 07 	bgu  400012d0 <print_integer+0xe4>
400012b8:	80 a7 20 02 	cmp  %i4, 2
400012bc:	12 80 00 05 	bne  400012d0 <print_integer+0xe4>
400012c0:	82 07 80 0a 	add  %fp, %o2, %g1
400012c4:	84 10 20 62 	mov  0x62, %g2
400012c8:	94 02 a0 01 	inc  %o2
400012cc:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
400012d0:	80 a2 a0 1f 	cmp  %o2, 0x1f
400012d4:	18 80 00 11 	bgu  40001318 <print_integer+0x12c>
400012d8:	82 07 80 0a 	add  %fp, %o2, %g1
400012dc:	84 10 20 30 	mov  0x30, %g2
400012e0:	94 02 a0 01 	inc  %o2
400012e4:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
400012e8:	80 a2 a0 1f 	cmp  %o2, 0x1f
400012ec:	18 80 00 0b 	bgu  40001318 <print_integer+0x12c>
400012f0:	80 a6 e0 00 	cmp  %i3, 0
400012f4:	12 80 00 61 	bne  40001478 <print_integer+0x28c>
400012f8:	80 8c a0 04 	btst  4, %l2
400012fc:	12 80 00 71 	bne  400014c0 <print_integer+0x2d4>
40001300:	80 8c a0 08 	btst  8, %l2
40001304:	02 80 00 05 	be  40001318 <print_integer+0x12c>
40001308:	82 07 80 0a 	add  %fp, %o2, %g1
4000130c:	84 10 20 20 	mov  0x20, %g2
40001310:	94 02 a0 01 	inc  %o2
40001314:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40001318:	90 10 00 18 	mov  %i0, %o0
4000131c:	92 10 00 11 	mov  %l1, %o1
40001320:	96 10 00 13 	mov  %l3, %o3
40001324:	7f ff ff 5b 	call  40001090 <out_rev_>
40001328:	98 10 00 12 	mov  %l2, %o4
4000132c:	81 c7 e0 08 	ret 
40001330:	81 e8 00 00 	restore 
40001334:	82 0c a0 20 	and  %l2, 0x20, %g1
40001338:	a0 10 20 00 	clr  %l0
4000133c:	80 a0 00 01 	cmp  %g0, %g1
40001340:	a2 07 bf e0 	add  %fp, -32, %l1
40001344:	a8 40 3f ff 	addx  %g0, -1, %l4
40001348:	a8 0d 20 20 	and  %l4, 0x20, %l4
4000134c:	10 80 00 12 	b  40001394 <print_integer+0x1a8>
40001350:	a8 05 20 41 	add  %l4, 0x41, %l4
40001354:	d2 2c 40 10 	stb  %o1, [ %l1 + %l0 ]
40001358:	90 10 00 19 	mov  %i1, %o0
4000135c:	92 10 00 1a 	mov  %i2, %o1
40001360:	94 10 20 00 	clr  %o2
40001364:	40 00 16 3f 	call  40006c60 <__udivdi3>
40001368:	96 10 00 1c 	mov  %i4, %o3
4000136c:	a0 04 20 01 	inc  %l0
40001370:	80 a4 20 20 	cmp  %l0, 0x20
40001374:	b2 10 00 08 	mov  %o0, %i1
40001378:	82 40 20 00 	addx  %g0, 0, %g1
4000137c:	80 88 60 ff 	btst  0xff, %g1
40001380:	02 bf ff a8 	be  40001220 <print_integer+0x34>
40001384:	b4 10 00 09 	mov  %o1, %i2
40001388:	80 96 40 09 	orcc  %i1, %o1, %g0
4000138c:	02 bf ff a6 	be  40001224 <print_integer+0x38>
40001390:	80 8c a0 02 	btst  2, %l2
40001394:	90 10 00 19 	mov  %i1, %o0
40001398:	92 10 00 1a 	mov  %i2, %o1
4000139c:	94 10 20 00 	clr  %o2
400013a0:	40 00 16 fd 	call  40006f94 <__umoddi3>
400013a4:	96 10 00 1c 	mov  %i4, %o3
400013a8:	83 2a 60 18 	sll  %o1, 0x18, %g1
400013ac:	83 38 60 18 	sra  %g1, 0x18, %g1
400013b0:	80 a0 60 09 	cmp  %g1, 9
400013b4:	24 bf ff e8 	ble,a   40001354 <print_integer+0x168>
400013b8:	92 02 60 30 	add  %o1, 0x30, %o1
400013bc:	92 02 7f f6 	add  %o1, -10, %o1
400013c0:	10 bf ff e5 	b  40001354 <print_integer+0x168>
400013c4:	92 02 40 14 	add  %o1, %l4, %o1
400013c8:	02 bf ff b9 	be  400012ac <print_integer+0xc0>
400013cc:	80 a7 20 10 	cmp  %i4, 0x10
400013d0:	80 a2 80 13 	cmp  %o2, %l3
400013d4:	02 80 00 06 	be  400013ec <print_integer+0x200>
400013d8:	80 a0 a0 00 	cmp  %g2, 0
400013dc:	80 a7 40 0a 	cmp  %i5, %o2
400013e0:	12 bf ff b3 	bne  400012ac <print_integer+0xc0>
400013e4:	80 a7 20 10 	cmp  %i4, 0x10
400013e8:	80 a0 a0 00 	cmp  %g2, 0
400013ec:	02 80 00 55 	be  40001540 <print_integer+0x354>
400013f0:	80 a7 20 02 	cmp  %i4, 2
400013f4:	82 82 bf ff 	addcc  %o2, -1, %g1
400013f8:	12 80 00 58 	bne  40001558 <print_integer+0x36c>
400013fc:	80 a7 20 02 	cmp  %i4, 2
40001400:	10 bf ff aa 	b  400012a8 <print_integer+0xbc>
40001404:	94 10 20 00 	clr  %o2
40001408:	02 bf ff 8d 	be  4000123c <print_integer+0x50>
4000140c:	80 a2 80 1d 	cmp  %o2, %i5
40001410:	80 a6 e0 00 	cmp  %i3, 0
40001414:	32 80 00 05 	bne,a   40001428 <print_integer+0x23c>
40001418:	a6 04 ff ff 	add  %l3, -1, %l3
4000141c:	80 8c a0 0c 	btst  0xc, %l2
40001420:	32 80 00 02 	bne,a   40001428 <print_integer+0x23c>
40001424:	a6 04 ff ff 	add  %l3, -1, %l3
40001428:	80 a4 00 13 	cmp  %l0, %l3
4000142c:	1a 80 00 55 	bcc  40001580 <print_integer+0x394>
40001430:	80 88 60 ff 	btst  0xff, %g1
40001434:	02 80 00 53 	be  40001580 <print_integer+0x394>
40001438:	84 10 20 30 	mov  0x30, %g2
4000143c:	82 07 80 10 	add  %fp, %l0, %g1
40001440:	94 04 20 01 	add  %l0, 1, %o2
40001444:	10 80 00 06 	b  4000145c <print_integer+0x270>
40001448:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
4000144c:	1a bf ff 7c 	bcc  4000123c <print_integer+0x50>
40001450:	80 a2 80 1d 	cmp  %o2, %i5
40001454:	c4 2c 40 0a 	stb  %g2, [ %l1 + %o2 ]
40001458:	94 02 a0 01 	inc  %o2
4000145c:	80 a2 a0 20 	cmp  %o2, 0x20
40001460:	82 40 20 00 	addx  %g0, 0, %g1
40001464:	80 88 60 ff 	btst  0xff, %g1
40001468:	32 bf ff f9 	bne,a   4000144c <print_integer+0x260>
4000146c:	80 a2 80 13 	cmp  %o2, %l3
40001470:	10 bf ff 73 	b  4000123c <print_integer+0x50>
40001474:	80 a2 80 1d 	cmp  %o2, %i5
40001478:	82 07 80 0a 	add  %fp, %o2, %g1
4000147c:	84 10 20 2d 	mov  0x2d, %g2
40001480:	94 02 a0 01 	inc  %o2
40001484:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40001488:	90 10 00 18 	mov  %i0, %o0
4000148c:	92 10 00 11 	mov  %l1, %o1
40001490:	96 10 00 13 	mov  %l3, %o3
40001494:	7f ff fe ff 	call  40001090 <out_rev_>
40001498:	98 10 00 12 	mov  %l2, %o4
4000149c:	81 c7 e0 08 	ret 
400014a0:	81 e8 00 00 	restore 
400014a4:	82 10 20 30 	mov  0x30, %g1
400014a8:	a4 0c bf ef 	and  %l2, -17, %l2
400014ac:	c2 2f bf e0 	stb  %g1, [ %fp + -32 ]
400014b0:	a0 10 20 01 	mov  1, %l0
400014b4:	82 10 20 01 	mov  1, %g1
400014b8:	10 bf ff 5a 	b  40001220 <print_integer+0x34>
400014bc:	a2 07 bf e0 	add  %fp, -32, %l1
400014c0:	82 07 80 0a 	add  %fp, %o2, %g1
400014c4:	84 10 20 2b 	mov  0x2b, %g2
400014c8:	94 02 a0 01 	inc  %o2
400014cc:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
400014d0:	90 10 00 18 	mov  %i0, %o0
400014d4:	92 10 00 11 	mov  %l1, %o1
400014d8:	96 10 00 13 	mov  %l3, %o3
400014dc:	7f ff fe ed 	call  40001090 <out_rev_>
400014e0:	98 10 00 12 	mov  %l2, %o4
400014e4:	81 c7 e0 08 	ret 
400014e8:	81 e8 00 00 	restore 
400014ec:	80 8c a0 20 	btst  0x20, %l2
400014f0:	12 80 00 0d 	bne  40001524 <print_integer+0x338>
400014f4:	80 a2 a0 1f 	cmp  %o2, 0x1f
400014f8:	18 bf ff 89 	bgu  4000131c <print_integer+0x130>
400014fc:	90 10 00 18 	mov  %i0, %o0
40001500:	82 07 80 0a 	add  %fp, %o2, %g1
40001504:	84 10 20 78 	mov  0x78, %g2
40001508:	94 02 a0 01 	inc  %o2
4000150c:	10 bf ff 71 	b  400012d0 <print_integer+0xe4>
40001510:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40001514:	82 10 20 01 	mov  1, %g1
40001518:	a0 10 20 00 	clr  %l0
4000151c:	10 bf ff 41 	b  40001220 <print_integer+0x34>
40001520:	a2 07 bf e0 	add  %fp, -32, %l1
40001524:	18 bf ff 7e 	bgu  4000131c <print_integer+0x130>
40001528:	90 10 00 18 	mov  %i0, %o0
4000152c:	82 07 80 0a 	add  %fp, %o2, %g1
40001530:	84 10 20 58 	mov  0x58, %g2
40001534:	94 02 a0 01 	inc  %o2
40001538:	10 bf ff 66 	b  400012d0 <print_integer+0xe4>
4000153c:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40001540:	02 bf ff 5b 	be  400012ac <print_integer+0xc0>
40001544:	80 a7 20 10 	cmp  %i4, 0x10
40001548:	02 bf ff 59 	be  400012ac <print_integer+0xc0>
4000154c:	82 10 00 0a 	mov  %o2, %g1
40001550:	10 bf ff 60 	b  400012d0 <print_integer+0xe4>
40001554:	94 10 00 01 	mov  %g1, %o2
40001558:	02 80 00 06 	be  40001570 <print_integer+0x384>
4000155c:	80 a4 00 01 	cmp  %l0, %g1
40001560:	80 a7 20 10 	cmp  %i4, 0x10
40001564:	32 bf ff 5b 	bne,a   400012d0 <print_integer+0xe4>
40001568:	94 10 00 01 	mov  %g1, %o2
4000156c:	80 a4 00 01 	cmp  %l0, %g1
40001570:	0a bf ff 4e 	bcs  400012a8 <print_integer+0xbc>
40001574:	94 02 bf fe 	add  %o2, -2, %o2
40001578:	10 bf ff 4c 	b  400012a8 <print_integer+0xbc>
4000157c:	94 10 00 01 	mov  %g1, %o2
40001580:	10 bf ff 2e 	b  40001238 <print_integer+0x4c>
40001584:	94 10 00 10 	mov  %l0, %o2

40001588 <print_broken_up_decimal.isra.4>:
40001588:	9d e3 bf a0 	save  %sp, -96, %sp
4000158c:	e0 07 a0 5c 	ld  [ %fp + 0x5c ], %l0
40001590:	a2 10 00 1a 	mov  %i2, %l1
40001594:	a6 10 00 1b 	mov  %i3, %l3
40001598:	a8 10 00 1c 	mov  %i4, %l4
4000159c:	f6 07 a0 60 	ld  [ %fp + 0x60 ], %i3
400015a0:	f8 07 a0 64 	ld  [ %fp + 0x64 ], %i4
400015a4:	e4 07 a0 68 	ld  [ %fp + 0x68 ], %l2
400015a8:	80 a4 20 00 	cmp  %l0, 0
400015ac:	02 80 00 73 	be  40001778 <print_broken_up_decimal.isra.4+0x1f0>
400015b0:	f4 07 a0 6c 	ld  [ %fp + 0x6c ], %i2
400015b4:	03 00 00 04 	sethi  %hi(0x1000), %g1
400015b8:	84 10 60 10 	or  %g1, 0x10, %g2	! 1010 <__DYNAMIC+0x1010>
400015bc:	84 0f 00 02 	and  %i4, %g2, %g2
400015c0:	80 a0 80 01 	cmp  %g2, %g1
400015c4:	02 80 00 90 	be  40001804 <print_broken_up_decimal.isra.4+0x27c>
400015c8:	80 a4 60 00 	cmp  %l1, 0
400015cc:	80 a6 a0 1f 	cmp  %i2, 0x1f
400015d0:	18 80 00 57 	bgu  4000172c <print_broken_up_decimal.isra.4+0x1a4>
400015d4:	94 10 20 00 	clr  %o2
400015d8:	96 10 20 0a 	mov  0xa, %o3
400015dc:	90 10 00 11 	mov  %l1, %o0
400015e0:	40 00 14 b0 	call  400068a0 <__moddi3>
400015e4:	92 10 00 13 	mov  %l3, %o1
400015e8:	92 02 60 30 	add  %o1, 0x30, %o1
400015ec:	90 10 00 11 	mov  %l1, %o0
400015f0:	d2 2c 80 1a 	stb  %o1, [ %l2 + %i2 ]
400015f4:	94 10 20 00 	clr  %o2
400015f8:	96 10 20 0a 	mov  0xa, %o3
400015fc:	10 80 00 0f 	b  40001638 <print_broken_up_decimal.isra.4+0xb0>
40001600:	92 10 00 13 	mov  %l3, %o1
40001604:	90 10 00 13 	mov  %l3, %o0
40001608:	94 10 20 00 	clr  %o2
4000160c:	80 a6 a0 20 	cmp  %i2, 0x20
40001610:	02 80 00 47 	be  4000172c <print_broken_up_decimal.isra.4+0x1a4>
40001614:	96 10 20 0a 	mov  0xa, %o3
40001618:	40 00 14 a2 	call  400068a0 <__moddi3>
4000161c:	01 00 00 00 	nop 
40001620:	92 02 60 30 	add  %o1, 0x30, %o1
40001624:	90 10 00 13 	mov  %l3, %o0
40001628:	d2 2c 80 1a 	stb  %o1, [ %l2 + %i2 ]
4000162c:	94 10 20 00 	clr  %o2
40001630:	96 10 20 0a 	mov  0xa, %o3
40001634:	92 10 00 11 	mov  %l1, %o1
40001638:	40 00 13 b1 	call  400064fc <__divdi3>
4000163c:	a0 04 3f ff 	add  %l0, -1, %l0
40001640:	a6 10 00 08 	mov  %o0, %l3
40001644:	a2 10 00 09 	mov  %o1, %l1
40001648:	80 94 c0 09 	orcc  %l3, %o1, %g0
4000164c:	12 bf ff ee 	bne  40001604 <print_broken_up_decimal.isra.4+0x7c>
40001650:	b4 06 a0 01 	inc  %i2
40001654:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001658:	18 80 00 0e 	bgu  40001690 <print_broken_up_decimal.isra.4+0x108>
4000165c:	80 a4 20 00 	cmp  %l0, 0
40001660:	02 80 00 0c 	be  40001690 <print_broken_up_decimal.isra.4+0x108>
40001664:	82 10 20 30 	mov  0x30, %g1
40001668:	10 80 00 06 	b  40001680 <print_broken_up_decimal.isra.4+0xf8>
4000166c:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001670:	80 a4 20 00 	cmp  %l0, 0
40001674:	02 80 00 08 	be  40001694 <print_broken_up_decimal.isra.4+0x10c>
40001678:	80 a6 a0 1f 	cmp  %i2, 0x1f
4000167c:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001680:	b4 06 a0 01 	inc  %i2
40001684:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001688:	08 bf ff fa 	bleu  40001670 <print_broken_up_decimal.isra.4+0xe8>
4000168c:	a0 04 3f ff 	add  %l0, -1, %l0
40001690:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001694:	18 80 00 27 	bgu  40001730 <print_broken_up_decimal.isra.4+0x1a8>
40001698:	82 0f 20 03 	and  %i4, 3, %g1
4000169c:	82 10 20 2e 	mov  0x2e, %g1
400016a0:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
400016a4:	b4 06 a0 01 	inc  %i2
400016a8:	80 a6 a0 1f 	cmp  %i2, 0x1f
400016ac:	18 80 00 20 	bgu  4000172c <print_broken_up_decimal.isra.4+0x1a4>
400016b0:	94 10 20 00 	clr  %o2
400016b4:	96 10 20 0a 	mov  0xa, %o3
400016b8:	90 10 00 18 	mov  %i0, %o0
400016bc:	40 00 14 79 	call  400068a0 <__moddi3>
400016c0:	92 10 00 19 	mov  %i1, %o1
400016c4:	94 10 20 00 	clr  %o2
400016c8:	82 02 60 30 	add  %o1, 0x30, %g1
400016cc:	96 10 20 0a 	mov  0xa, %o3
400016d0:	90 10 00 18 	mov  %i0, %o0
400016d4:	92 10 00 19 	mov  %i1, %o1
400016d8:	10 80 00 0f 	b  40001714 <print_broken_up_decimal.isra.4+0x18c>
400016dc:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
400016e0:	90 10 00 11 	mov  %l1, %o0
400016e4:	94 10 20 00 	clr  %o2
400016e8:	80 a6 a0 20 	cmp  %i2, 0x20
400016ec:	02 80 00 10 	be  4000172c <print_broken_up_decimal.isra.4+0x1a4>
400016f0:	96 10 20 0a 	mov  0xa, %o3
400016f4:	40 00 14 6b 	call  400068a0 <__moddi3>
400016f8:	01 00 00 00 	nop 
400016fc:	92 02 60 30 	add  %o1, 0x30, %o1
40001700:	90 10 00 11 	mov  %l1, %o0
40001704:	d2 2c 80 1a 	stb  %o1, [ %l2 + %i2 ]
40001708:	94 10 20 00 	clr  %o2
4000170c:	96 10 20 0a 	mov  0xa, %o3
40001710:	92 10 00 10 	mov  %l0, %o1
40001714:	40 00 13 7a 	call  400064fc <__divdi3>
40001718:	b4 06 a0 01 	inc  %i2
4000171c:	a2 10 00 08 	mov  %o0, %l1
40001720:	80 94 40 09 	orcc  %l1, %o1, %g0
40001724:	12 bf ff ef 	bne  400016e0 <print_broken_up_decimal.isra.4+0x158>
40001728:	a0 10 00 09 	mov  %o1, %l0
4000172c:	82 0f 20 03 	and  %i4, 3, %g1
40001730:	80 a0 60 01 	cmp  %g1, 1
40001734:	02 80 00 1d 	be  400017a8 <print_broken_up_decimal.isra.4+0x220>
40001738:	80 a6 e0 00 	cmp  %i3, 0
4000173c:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001740:	18 80 00 0b 	bgu  4000176c <print_broken_up_decimal.isra.4+0x1e4>
40001744:	80 a5 20 00 	cmp  %l4, 0
40001748:	12 80 00 13 	bne  40001794 <print_broken_up_decimal.isra.4+0x20c>
4000174c:	82 10 20 2d 	mov  0x2d, %g1
40001750:	80 8f 20 04 	btst  4, %i4
40001754:	12 80 00 4d 	bne  40001888 <print_broken_up_decimal.isra.4+0x300>
40001758:	80 8f 20 08 	btst  8, %i4
4000175c:	02 80 00 04 	be  4000176c <print_broken_up_decimal.isra.4+0x1e4>
40001760:	82 10 20 20 	mov  0x20, %g1
40001764:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001768:	b4 06 a0 01 	inc  %i2
4000176c:	b0 10 00 1d 	mov  %i5, %i0
40001770:	7f ff fe 48 	call  40001090 <out_rev_>
40001774:	93 e8 00 12 	restore  %g0, %l2, %o1
40001778:	80 8f 20 10 	btst  0x10, %i4
4000177c:	02 bf ff cc 	be  400016ac <print_broken_up_decimal.isra.4+0x124>
40001780:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001784:	28 bf ff c7 	bleu,a   400016a0 <print_broken_up_decimal.isra.4+0x118>
40001788:	82 10 20 2e 	mov  0x2e, %g1
4000178c:	10 bf ff e9 	b  40001730 <print_broken_up_decimal.isra.4+0x1a8>
40001790:	82 0f 20 03 	and  %i4, 3, %g1
40001794:	b0 10 00 1d 	mov  %i5, %i0
40001798:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
4000179c:	b2 10 00 12 	mov  %l2, %i1
400017a0:	7f ff fe 3c 	call  40001090 <out_rev_>
400017a4:	95 ee a0 01 	restore  %i2, 1, %o2
400017a8:	02 bf ff e6 	be  40001740 <print_broken_up_decimal.isra.4+0x1b8>
400017ac:	80 a6 a0 1f 	cmp  %i2, 0x1f
400017b0:	80 a5 20 00 	cmp  %l4, 0
400017b4:	32 80 00 05 	bne,a   400017c8 <print_broken_up_decimal.isra.4+0x240>
400017b8:	b6 06 ff ff 	add  %i3, -1, %i3
400017bc:	80 8f 20 0c 	btst  0xc, %i4
400017c0:	32 80 00 02 	bne,a   400017c8 <print_broken_up_decimal.isra.4+0x240>
400017c4:	b6 06 ff ff 	add  %i3, -1, %i3
400017c8:	80 a6 80 1b 	cmp  %i2, %i3
400017cc:	1a bf ff dc 	bcc  4000173c <print_broken_up_decimal.isra.4+0x1b4>
400017d0:	80 a6 a0 1f 	cmp  %i2, 0x1f
400017d4:	18 bf ff db 	bgu  40001740 <print_broken_up_decimal.isra.4+0x1b8>
400017d8:	82 10 20 30 	mov  0x30, %g1
400017dc:	10 80 00 05 	b  400017f0 <print_broken_up_decimal.isra.4+0x268>
400017e0:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
400017e4:	1a bf ff d7 	bcc  40001740 <print_broken_up_decimal.isra.4+0x1b8>
400017e8:	80 a6 a0 1f 	cmp  %i2, 0x1f
400017ec:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
400017f0:	b4 06 a0 01 	inc  %i2
400017f4:	80 a6 a0 1f 	cmp  %i2, 0x1f
400017f8:	28 bf ff fb 	bleu,a   400017e4 <print_broken_up_decimal.isra.4+0x25c>
400017fc:	80 a6 80 1b 	cmp  %i2, %i3
40001800:	30 bf ff d0 	b,a   40001740 <print_broken_up_decimal.isra.4+0x1b8>
40001804:	04 80 00 27 	ble  400018a0 <print_broken_up_decimal.isra.4+0x318>
40001808:	80 a4 60 00 	cmp  %l1, 0
4000180c:	90 10 00 11 	mov  %l1, %o0
40001810:	92 10 00 13 	mov  %l3, %o1
40001814:	94 10 20 00 	clr  %o2
40001818:	40 00 14 22 	call  400068a0 <__moddi3>
4000181c:	96 10 20 0a 	mov  0xa, %o3
40001820:	80 92 00 09 	orcc  %o0, %o1, %g0
40001824:	12 bf ff 6b 	bne  400015d0 <print_broken_up_decimal.isra.4+0x48>
40001828:	80 a6 a0 1f 	cmp  %i2, 0x1f
4000182c:	94 10 20 00 	clr  %o2
40001830:	96 10 20 0a 	mov  0xa, %o3
40001834:	90 10 00 11 	mov  %l1, %o0
40001838:	40 00 13 31 	call  400064fc <__divdi3>
4000183c:	92 10 00 13 	mov  %l3, %o1
40001840:	94 10 20 00 	clr  %o2
40001844:	a2 10 00 08 	mov  %o0, %l1
40001848:	a6 10 00 09 	mov  %o1, %l3
4000184c:	96 10 20 0a 	mov  0xa, %o3
40001850:	40 00 14 14 	call  400068a0 <__moddi3>
40001854:	a0 04 3f ff 	add  %l0, -1, %l0
40001858:	80 92 00 09 	orcc  %o0, %o1, %g0
4000185c:	02 bf ff f5 	be  40001830 <print_broken_up_decimal.isra.4+0x2a8>
40001860:	94 10 20 00 	clr  %o2
40001864:	80 a4 60 00 	cmp  %l1, 0
40001868:	14 bf ff 5a 	bg  400015d0 <print_broken_up_decimal.isra.4+0x48>
4000186c:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001870:	80 a4 60 00 	cmp  %l1, 0
40001874:	12 bf ff 8d 	bne  400016a8 <print_broken_up_decimal.isra.4+0x120>
40001878:	80 a4 e0 00 	cmp  %l3, 0
4000187c:	12 bf ff 55 	bne  400015d0 <print_broken_up_decimal.isra.4+0x48>
40001880:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001884:	30 bf ff 8a 	b,a   400016ac <print_broken_up_decimal.isra.4+0x124>
40001888:	82 10 20 2b 	mov  0x2b, %g1
4000188c:	b0 10 00 1d 	mov  %i5, %i0
40001890:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001894:	b2 10 00 12 	mov  %l2, %i1
40001898:	7f ff fd fe 	call  40001090 <out_rev_>
4000189c:	95 ee a0 01 	restore  %i2, 1, %o2
400018a0:	12 bf ff 82 	bne  400016a8 <print_broken_up_decimal.isra.4+0x120>
400018a4:	80 a4 e0 00 	cmp  %l3, 0
400018a8:	12 bf ff da 	bne  40001810 <print_broken_up_decimal.isra.4+0x288>
400018ac:	90 10 00 11 	mov  %l1, %o0
400018b0:	10 bf ff 7f 	b  400016ac <print_broken_up_decimal.isra.4+0x124>
400018b4:	80 a6 a0 1f 	cmp  %i2, 0x1f

400018b8 <print_exponential_number>:
400018b8:	9d e3 bf 40 	save  %sp, -192, %sp
400018bc:	84 10 00 19 	mov  %i1, %g2
400018c0:	86 10 00 1a 	mov  %i2, %g3
400018c4:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
400018c8:	ad 36 60 1f 	srl  %i1, 0x1f, %l6
400018cc:	a8 10 00 1b 	mov  %i3, %l4
400018d0:	82 8d a0 ff 	andcc  %l6, 0xff, %g1
400018d4:	02 80 00 03 	be  400018e0 <print_exponential_number+0x28>
400018d8:	d1 1f bf c8 	ldd  [ %fp + -56 ], %f8
400018dc:	91 a0 00 a8 	fnegs  %f8, %f8
400018e0:	09 10 00 41 	sethi  %hi(0x40010400), %g4
400018e4:	d5 19 22 28 	ldd  [ %g4 + 0x228 ], %f10	! 40010628 <__clz_tab+0x198>
400018e8:	81 aa 0a 4a 	fcmpd  %f8, %f10
400018ec:	01 00 00 00 	nop 
400018f0:	33 80 00 e8 	fbe,a   40001c90 <print_exponential_number+0x3d8>
400018f4:	88 10 20 01 	mov  1, %g4	! 1 <__DYNAMIC+0x1>
400018f8:	d1 3f bf c0 	std  %f8, [ %fp + -64 ]
400018fc:	19 00 03 ff 	sethi  %hi(0xffc00), %o4
40001900:	f4 1f bf c0 	ldd  [ %fp + -64 ], %i2
40001904:	98 13 23 ff 	or  %o4, 0x3ff, %o4
40001908:	05 0f fc 00 	sethi  %hi(0x3ff00000), %g2
4000190c:	98 0e 80 0c 	and  %i2, %o4, %o4
40001910:	84 13 00 02 	or  %o4, %g2, %g2
40001914:	1b 3f ff ff 	sethi  %hi(0xfffffc00), %o5
40001918:	86 10 20 00 	clr  %g3
4000191c:	9a 13 63 ff 	or  %o5, 0x3ff, %o5
40001920:	9a 0e c0 0d 	and  %i3, %o5, %o5
40001924:	86 13 40 03 	or  %o5, %g3, %g3
40001928:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
4000192c:	05 10 00 41 	sethi  %hi(0x40010400), %g2
40001930:	e1 1f bf c8 	ldd  [ %fp + -56 ], %f16
40001934:	37 10 00 41 	sethi  %hi(0x40010400), %i3
40001938:	dd 1e e2 30 	ldd  [ %i3 + 0x230 ], %f14	! 40010630 <__clz_tab+0x1a0>
4000193c:	99 a4 08 ce 	fsubd  %f16, %f14, %f12
40001940:	e1 18 a2 38 	ldd  [ %g2 + 0x238 ], %f16
40001944:	05 10 00 41 	sethi  %hi(0x40010400), %g2
40001948:	e5 18 a2 40 	ldd  [ %g2 + 0x240 ], %f18	! 40010640 <__clz_tab+0x1b0>
4000194c:	9d a3 09 4c 	fmuld  %f12, %f12, %f14
40001950:	a1 a3 09 50 	fmuld  %f12, %f16, %f16
40001954:	05 10 00 41 	sethi  %hi(0x40010400), %g2
40001958:	a1 a4 08 52 	faddd  %f16, %f18, %f16
4000195c:	37 10 00 41 	sethi  %hi(0x40010400), %i3
40001960:	e5 18 a2 48 	ldd  [ %g2 + 0x248 ], %f18
40001964:	a5 a3 89 52 	fmuld  %f14, %f18, %f18
40001968:	87 36 a0 14 	srl  %i2, 0x14, %g3
4000196c:	a1 a4 08 d2 	fsubd  %f16, %f18, %f16
40001970:	86 08 e7 ff 	and  %g3, 0x7ff, %g3
40001974:	e5 1e e2 50 	ldd  [ %i3 + 0x250 ], %f18
40001978:	b6 00 fc 01 	add  %g3, -1023, %i3
4000197c:	f6 27 bf bc 	st  %i3, [ %fp + -68 ]
40001980:	99 a3 09 4e 	fmuld  %f12, %f14, %f12
40001984:	05 10 00 41 	sethi  %hi(0x40010400), %g2
40001988:	99 a3 09 52 	fmuld  %f12, %f18, %f12
4000198c:	dd 18 a2 58 	ldd  [ %g2 + 0x258 ], %f14
40001990:	99 a4 08 4c 	faddd  %f16, %f12, %f12
40001994:	e1 07 bf bc 	ld  [ %fp + -68 ], %f16
40001998:	a1 a0 19 10 	fitod  %f16, %f16
4000199c:	a1 a4 09 4e 	fmuld  %f16, %f14, %f16
400019a0:	99 a3 08 50 	faddd  %f12, %f16, %f12
400019a4:	81 ab 0a ca 	fcmped  %f12, %f10
400019a8:	01 00 00 00 	nop 
400019ac:	07 80 01 49 	fbul  40001ed0 <print_exponential_number+0x618>
400019b0:	01 00 00 00 	nop 
400019b4:	95 a0 1a 4c 	fdtoi  %f12, %f10
400019b8:	d5 27 bf bc 	st  %f10, [ %fp + -68 ]
400019bc:	ea 07 bf bc 	ld  [ %fp + -68 ], %l5
400019c0:	80 a5 7e cc 	cmp  %l5, -308
400019c4:	02 80 01 b6 	be  4000209c <print_exponential_number+0x7e4>
400019c8:	05 10 00 41 	sethi  %hi(0x40010400), %g2
400019cc:	ea 27 bf bc 	st  %l5, [ %fp + -68 ]
400019d0:	e1 07 bf bc 	ld  [ %fp + -68 ], %f16
400019d4:	d9 18 a2 60 	ldd  [ %g2 + 0x260 ], %f12
400019d8:	9d a0 19 10 	fitod  %f16, %f14
400019dc:	d5 19 22 28 	ldd  [ %g4 + 0x228 ], %f10
400019e0:	99 a3 89 4c 	fmuld  %f14, %f12, %f12
400019e4:	05 10 00 41 	sethi  %hi(0x40010400), %g2
400019e8:	e1 18 a2 18 	ldd  [ %g2 + 0x218 ], %f16	! 40010618 <__clz_tab+0x188>
400019ec:	99 a3 08 50 	faddd  %f12, %f16, %f12
400019f0:	81 ab 0a ca 	fcmped  %f12, %f10
400019f4:	01 00 00 00 	nop 
400019f8:	07 80 01 9d 	fbul  4000206c <print_exponential_number+0x7b4>
400019fc:	01 00 00 00 	nop 
40001a00:	a3 a0 1a 4c 	fdtoi  %f12, %f17
40001a04:	e3 27 bf bc 	st  %f17, [ %fp + -68 ]
40001a08:	a1 a0 19 11 	fitod  %f17, %f16
40001a0c:	c4 07 bf bc 	ld  [ %fp + -68 ], %g2
40001a10:	07 10 00 41 	sethi  %hi(0x40010400), %g3
40001a14:	d5 18 e2 68 	ldd  [ %g3 + 0x268 ], %f10	! 40010668 <__clz_tab+0x1d8>
40001a18:	09 10 00 41 	sethi  %hi(0x40010400), %g4
40001a1c:	9d a3 89 4a 	fmuld  %f14, %f10, %f14
40001a20:	07 10 00 41 	sethi  %hi(0x40010400), %g3
40001a24:	d5 18 e2 70 	ldd  [ %g3 + 0x270 ], %f10	! 40010670 <__clz_tab+0x1e0>
40001a28:	a1 a4 09 4a 	fmuld  %f16, %f10, %f16
40001a2c:	95 a3 88 d0 	fsubd  %f14, %f16, %f10
40001a30:	e1 19 22 78 	ldd  [ %g4 + 0x278 ], %f16
40001a34:	09 10 00 41 	sethi  %hi(0x40010400), %g4
40001a38:	99 a2 89 4a 	fmuld  %f10, %f10, %f12
40001a3c:	9d a2 88 4a 	faddd  %f10, %f10, %f14
40001a40:	95 a4 08 ca 	fsubd  %f16, %f10, %f10
40001a44:	e1 19 22 80 	ldd  [ %g4 + 0x280 ], %f16
40001a48:	09 10 00 41 	sethi  %hi(0x40010400), %g4
40001a4c:	e5 19 22 88 	ldd  [ %g4 + 0x288 ], %f18	! 40010688 <__clz_tab+0x1f8>
40001a50:	a1 a3 09 d0 	fdivd  %f12, %f16, %f16
40001a54:	09 10 00 41 	sethi  %hi(0x40010400), %g4
40001a58:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40001a5c:	e5 19 22 90 	ldd  [ %g4 + 0x290 ], %f18
40001a60:	a1 a3 09 d0 	fdivd  %f12, %f16, %f16
40001a64:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40001a68:	9a 80 a3 ff 	addcc  %g2, 0x3ff, %o5
40001a6c:	99 a3 09 d0 	fdivd  %f12, %f16, %f12
40001a70:	85 2b 60 14 	sll  %o5, 0x14, %g2
40001a74:	86 10 20 00 	clr  %g3
40001a78:	95 a2 88 4c 	faddd  %f10, %f12, %f10
40001a7c:	09 10 00 41 	sethi  %hi(0x40010400), %g4
40001a80:	95 a3 89 ca 	fdivd  %f14, %f10, %f10
40001a84:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
40001a88:	dd 19 22 98 	ldd  [ %g4 + 0x298 ], %f14
40001a8c:	e1 1f bf c8 	ldd  [ %fp + -56 ], %f16
40001a90:	95 a2 88 4e 	faddd  %f10, %f14, %f10
40001a94:	95 a2 89 50 	fmuld  %f10, %f16, %f10
40001a98:	81 aa 0a ca 	fcmped  %f8, %f10
40001a9c:	01 00 00 00 	nop 
40001aa0:	19 80 00 06 	fbuge  40001ab8 <print_exponential_number+0x200>
40001aa4:	01 00 00 00 	nop 
40001aa8:	05 10 00 41 	sethi  %hi(0x40010400), %g2
40001aac:	aa 05 7f ff 	add  %l5, -1, %l5
40001ab0:	d9 18 a2 88 	ldd  [ %g2 + 0x288 ], %f12
40001ab4:	95 a2 89 cc 	fdivd  %f10, %f12, %f10
40001ab8:	84 05 60 11 	add  %l5, 0x11, %g2
40001abc:	80 a0 a0 22 	cmp  %g2, 0x22
40001ac0:	18 80 01 00 	bgu  40001ec0 <print_exponential_number+0x608>
40001ac4:	99 a0 00 2a 	fmovs  %f10, %f12
40001ac8:	85 3d 60 1f 	sra  %l5, 0x1f, %g2
40001acc:	80 a0 00 15 	cmp  %g0, %l5
40001ad0:	86 18 80 15 	xor  %g2, %l5, %g3
40001ad4:	84 20 c0 02 	sub  %g3, %g2, %g2
40001ad8:	85 28 a0 03 	sll  %g2, 3, %g2
40001adc:	88 60 3f ff 	subx  %g0, -1, %g4
40001ae0:	37 10 00 41 	sethi  %hi(0x40010400), %i3
40001ae4:	b6 16 e0 00 	mov  %i3, %i3	! 40010400 <powers_of_10>
40001ae8:	d9 1e c0 02 	ldd  [ %i3 + %g2 ], %f12
40001aec:	05 00 00 04 	sethi  %hi(0x1000), %g2
40001af0:	80 8f 40 02 	btst  %i5, %g2
40001af4:	12 80 00 6d 	bne  40001ca8 <print_exponential_number+0x3f0>
40001af8:	87 35 60 1f 	srl  %l5, 0x1f, %g3
40001afc:	b2 10 20 00 	clr  %i1
40001b00:	80 89 20 ff 	btst  0xff, %g4
40001b04:	02 80 00 cf 	be  40001e40 <print_exponential_number+0x588>
40001b08:	80 a0 60 00 	cmp  %g1, 0
40001b0c:	32 80 00 8d 	bne,a   40001d40 <print_exponential_number+0x488>
40001b10:	91 a0 00 a8 	fnegs  %f8, %f8
40001b14:	82 07 bf e8 	add  %fp, -24, %g1
40001b18:	d1 3f bf c8 	std  %f8, [ %fp + -56 ]
40001b1c:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40001b20:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40001b24:	94 10 00 14 	mov  %l4, %o2
40001b28:	7f ff fc e5 	call  40000ebc <get_components>
40001b2c:	01 00 00 00 	nop 
40001b30:	00 00 00 18 	unimp  0x18
40001b34:	80 a6 60 00 	cmp  %i1, 0
40001b38:	f4 1f bf e8 	ldd  [ %fp + -24 ], %i2
40001b3c:	e2 07 bf f0 	ld  [ %fp + -16 ], %l1
40001b40:	e0 07 bf f4 	ld  [ %fp + -12 ], %l0
40001b44:	02 80 00 8d 	be  40001d78 <print_exponential_number+0x4c0>
40001b48:	ec 0f bf f8 	ldub  [ %fp + -8 ], %l6
40001b4c:	03 00 00 04 	sethi  %hi(0x1000), %g1
40001b50:	80 8f 40 01 	btst  %i5, %g1
40001b54:	12 80 00 a2 	bne  40001ddc <print_exponential_number+0x524>
40001b58:	80 a5 7f ff 	cmp  %l5, -1
40001b5c:	90 10 00 1a 	mov  %i2, %o0
40001b60:	96 10 00 10 	mov  %l0, %o3
40001b64:	94 10 00 11 	mov  %l1, %o2
40001b68:	b4 0f 60 02 	and  %i5, 2, %i2
40001b6c:	92 10 00 1b 	mov  %i3, %o1
40001b70:	a0 10 20 00 	clr  %l0
40001b74:	80 a7 00 10 	cmp  %i4, %l0
40001b78:	18 80 00 70 	bgu  40001d38 <print_exponential_number+0x480>
40001b7c:	82 10 20 00 	clr  %g1
40001b80:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
40001b84:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40001b88:	c2 23 a0 68 	st  %g1, [ %sp + 0x68 ]
40001b8c:	c2 07 a0 60 	ld  [ %fp + 0x60 ], %g1
40001b90:	f6 06 20 0c 	ld  [ %i0 + 0xc ], %i3
40001b94:	e8 23 a0 5c 	st  %l4, [ %sp + 0x5c ]
40001b98:	fa 23 a0 64 	st  %i5, [ %sp + 0x64 ]
40001b9c:	c2 23 a0 6c 	st  %g1, [ %sp + 0x6c ]
40001ba0:	98 0d a0 ff 	and  %l6, 0xff, %o4
40001ba4:	7f ff fe 79 	call  40001588 <print_broken_up_decimal.isra.4>
40001ba8:	9a 10 00 18 	mov  %i0, %o5
40001bac:	80 a6 60 00 	cmp  %i1, 0
40001bb0:	12 80 00 5d 	bne  40001d24 <print_exponential_number+0x46c>
40001bb4:	ba 0f 60 20 	and  %i5, 0x20, %i5
40001bb8:	c4 06 20 0c 	ld  [ %i0 + 0xc ], %g2
40001bbc:	82 00 a0 01 	add  %g2, 1, %g1
40001bc0:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
40001bc4:	c2 26 20 0c 	st  %g1, [ %i0 + 0xc ]
40001bc8:	80 a0 00 1d 	cmp  %g0, %i5
40001bcc:	82 40 3f ff 	addx  %g0, -1, %g1
40001bd0:	82 08 60 20 	and  %g1, 0x20, %g1
40001bd4:	80 a0 80 03 	cmp  %g2, %g3
40001bd8:	86 00 60 45 	add  %g1, 0x45, %g3
40001bdc:	1a 80 00 09 	bcc  40001c00 <print_exponential_number+0x348>
40001be0:	82 10 00 03 	mov  %g3, %g1
40001be4:	c8 06 00 00 	ld  [ %i0 ], %g4
40001be8:	80 a1 20 00 	cmp  %g4, 0
40001bec:	02 80 01 18 	be  4000204c <print_exponential_number+0x794>
40001bf0:	91 28 60 18 	sll  %g1, 0x18, %o0
40001bf4:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40001bf8:	9f c1 00 00 	call  %g4
40001bfc:	91 3a 20 18 	sra  %o0, 0x18, %o0
40001c00:	86 10 00 15 	mov  %l5, %g3
40001c04:	80 a5 60 00 	cmp  %l5, 0
40001c08:	04 80 00 bb 	ble  40001ef4 <print_exponential_number+0x63c>
40001c0c:	85 3d 60 1f 	sra  %l5, 0x1f, %g2
40001c10:	82 10 20 05 	mov  5, %g1
40001c14:	a0 04 3f ff 	add  %l0, -1, %l0
40001c18:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
40001c1c:	e0 23 a0 5c 	st  %l0, [ %sp + 0x5c ]
40001c20:	90 10 00 18 	mov  %i0, %o0
40001c24:	92 10 00 02 	mov  %g2, %o1
40001c28:	94 10 00 03 	mov  %g3, %o2
40001c2c:	97 35 60 1f 	srl  %l5, 0x1f, %o3
40001c30:	98 10 20 0a 	mov  0xa, %o4
40001c34:	7f ff fd 6e 	call  400011ec <print_integer>
40001c38:	9a 10 20 00 	clr  %o5
40001c3c:	80 a6 a0 00 	cmp  %i2, 0
40001c40:	02 80 00 39 	be  40001d24 <print_exponential_number+0x46c>
40001c44:	ba 10 20 20 	mov  0x20, %i5
40001c48:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40001c4c:	86 20 40 1b 	sub  %g1, %i3, %g3
40001c50:	80 a7 00 03 	cmp  %i4, %g3
40001c54:	08 80 00 34 	bleu  40001d24 <print_exponential_number+0x46c>
40001c58:	84 00 60 01 	add  %g1, 1, %g2
40001c5c:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40001c60:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
40001c64:	80 a0 c0 01 	cmp  %g3, %g1
40001c68:	28 80 00 2b 	bleu,a   40001d14 <print_exponential_number+0x45c>
40001c6c:	82 10 00 02 	mov  %g2, %g1
40001c70:	c4 06 00 00 	ld  [ %i0 ], %g2
40001c74:	80 a0 a0 00 	cmp  %g2, 0
40001c78:	02 80 00 2d 	be  40001d2c <print_exponential_number+0x474>
40001c7c:	90 10 20 20 	mov  0x20, %o0
40001c80:	9f c0 80 00 	call  %g2
40001c84:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40001c88:	10 bf ff f1 	b  40001c4c <print_exponential_number+0x394>
40001c8c:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40001c90:	86 10 20 00 	clr  %g3
40001c94:	aa 10 20 00 	clr  %l5
40001c98:	05 00 00 04 	sethi  %hi(0x1000), %g2
40001c9c:	80 8f 40 02 	btst  %i5, %g2
40001ca0:	02 bf ff 98 	be  40001b00 <print_exponential_number+0x248>
40001ca4:	b2 10 20 00 	clr  %i1
40001ca8:	80 a5 20 00 	cmp  %l4, 0
40001cac:	12 80 00 04 	bne  40001cbc <print_exponential_number+0x404>
40001cb0:	84 10 00 14 	mov  %l4, %g2
40001cb4:	84 10 20 00 	clr  %g2
40001cb8:	a8 10 20 01 	mov  1, %l4
40001cbc:	80 a5 40 14 	cmp  %l5, %l4
40001cc0:	16 80 00 41 	bge  40001dc4 <print_exponential_number+0x50c>
40001cc4:	b2 10 20 01 	mov  1, %i1
40001cc8:	80 a5 7f fc 	cmp  %l5, -4
40001ccc:	06 80 00 54 	bl  40001e1c <print_exponential_number+0x564>
40001cd0:	b6 10 20 01 	mov  1, %i3
40001cd4:	b2 0e 40 1b 	and  %i1, %i3, %i1
40001cd8:	b2 8e 60 ff 	andcc  %i1, 0xff, %i1
40001cdc:	02 80 00 03 	be  40001ce8 <print_exponential_number+0x430>
40001ce0:	84 00 bf ff 	add  %g2, -1, %g2
40001ce4:	84 20 80 15 	sub  %g2, %l5, %g2
40001ce8:	a8 38 00 02 	xnor  %g0, %g2, %l4
40001cec:	ba 17 68 00 	or  %i5, 0x800, %i5
40001cf0:	a9 3d 20 1f 	sra  %l4, 0x1f, %l4
40001cf4:	80 a6 60 00 	cmp  %i1, 0
40001cf8:	02 bf ff 82 	be  40001b00 <print_exponential_number+0x248>
40001cfc:	a8 08 80 14 	and  %g2, %l4, %l4
40001d00:	80 a0 60 00 	cmp  %g1, 0
40001d04:	02 bf ff 85 	be  40001b18 <print_exponential_number+0x260>
40001d08:	82 07 bf e8 	add  %fp, -24, %g1
40001d0c:	10 80 00 0e 	b  40001d44 <print_exponential_number+0x48c>
40001d10:	91 a0 00 a8 	fnegs  %f8, %f8
40001d14:	86 20 40 1b 	sub  %g1, %i3, %g3
40001d18:	80 a7 00 03 	cmp  %i4, %g3
40001d1c:	18 bf ff d0 	bgu  40001c5c <print_exponential_number+0x3a4>
40001d20:	84 00 60 01 	add  %g1, 1, %g2
40001d24:	81 c7 e0 08 	ret 
40001d28:	81 e8 00 00 	restore 
40001d2c:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40001d30:	10 bf ff c6 	b  40001c48 <print_exponential_number+0x390>
40001d34:	fa 28 80 01 	stb  %i5, [ %g2 + %g1 ]
40001d38:	10 bf ff 92 	b  40001b80 <print_exponential_number+0x2c8>
40001d3c:	82 27 00 10 	sub  %i4, %l0, %g1
40001d40:	82 07 bf e8 	add  %fp, -24, %g1
40001d44:	d1 3f bf c8 	std  %f8, [ %fp + -56 ]
40001d48:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40001d4c:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40001d50:	94 10 00 14 	mov  %l4, %o2
40001d54:	7f ff fc 5a 	call  40000ebc <get_components>
40001d58:	01 00 00 00 	nop 
40001d5c:	00 00 00 18 	unimp  0x18
40001d60:	80 a6 60 00 	cmp  %i1, 0
40001d64:	f4 1f bf e8 	ldd  [ %fp + -24 ], %i2
40001d68:	e2 07 bf f0 	ld  [ %fp + -16 ], %l1
40001d6c:	e0 07 bf f4 	ld  [ %fp + -12 ], %l0
40001d70:	12 bf ff 77 	bne  40001b4c <print_exponential_number+0x294>
40001d74:	ec 0f bf f8 	ldub  [ %fp + -8 ], %l6
40001d78:	90 10 00 1a 	mov  %i2, %o0
40001d7c:	94 10 00 11 	mov  %l1, %o2
40001d80:	92 10 00 1b 	mov  %i3, %o1
40001d84:	80 a2 20 00 	cmp  %o0, 0
40001d88:	14 80 00 48 	bg  40001ea8 <print_exponential_number+0x5f0>
40001d8c:	96 10 00 10 	mov  %l0, %o3
40001d90:	80 a2 20 00 	cmp  %o0, 0
40001d94:	02 80 00 aa 	be  4000203c <print_exponential_number+0x784>
40001d98:	80 a2 60 09 	cmp  %o1, 9
40001d9c:	82 05 60 63 	add  %l5, 0x63, %g1
40001da0:	80 a0 60 c6 	cmp  %g1, 0xc6
40001da4:	18 80 00 03 	bgu  40001db0 <print_exponential_number+0x4f8>
40001da8:	a0 10 20 05 	mov  5, %l0
40001dac:	a0 10 20 04 	mov  4, %l0
40001db0:	b4 8f 60 02 	andcc  %i5, 2, %i2
40001db4:	12 bf ff 73 	bne  40001b80 <print_exponential_number+0x2c8>
40001db8:	82 10 20 00 	clr  %g1
40001dbc:	10 bf ff 6f 	b  40001b78 <print_exponential_number+0x2c0>
40001dc0:	80 a7 00 10 	cmp  %i4, %l0
40001dc4:	b2 10 20 00 	clr  %i1
40001dc8:	80 a5 7f fc 	cmp  %l5, -4
40001dcc:	16 bf ff c2 	bge  40001cd4 <print_exponential_number+0x41c>
40001dd0:	b6 10 20 01 	mov  1, %i3
40001dd4:	10 80 00 13 	b  40001e20 <print_exponential_number+0x568>
40001dd8:	b6 10 20 00 	clr  %i3
40001ddc:	06 bf ff 60 	bl  40001b5c <print_exponential_number+0x2a4>
40001de0:	90 10 00 1a 	mov  %i2, %o0
40001de4:	40 00 11 95 	call  40006438 <__floatdidf>
40001de8:	92 10 00 1b 	mov  %i3, %o1
40001dec:	a4 05 60 01 	add  %l5, 1, %l2
40001df0:	05 10 00 41 	sethi  %hi(0x40010400), %g2
40001df4:	83 2c a0 03 	sll  %l2, 3, %g1
40001df8:	84 10 a0 00 	mov  %g2, %g2
40001dfc:	d1 18 80 01 	ldd  [ %g2 + %g1 ], %f8
40001e00:	81 a8 0a 48 	fcmpd  %f0, %f8
40001e04:	01 00 00 00 	nop 
40001e08:	03 bf ff 56 	fbne  40001b60 <print_exponential_number+0x2a8>
40001e0c:	90 10 00 1a 	mov  %i2, %o0
40001e10:	a8 05 3f ff 	add  %l4, -1, %l4
40001e14:	10 bf ff 53 	b  40001b60 <print_exponential_number+0x2a8>
40001e18:	aa 10 00 12 	mov  %l2, %l5
40001e1c:	b6 10 20 00 	clr  %i3
40001e20:	b2 0e 40 1b 	and  %i1, %i3, %i1
40001e24:	b2 8e 60 ff 	andcc  %i1, 0xff, %i1
40001e28:	02 bf ff b0 	be  40001ce8 <print_exponential_number+0x430>
40001e2c:	84 00 bf ff 	add  %g2, -1, %g2
40001e30:	10 bf ff ae 	b  40001ce8 <print_exponential_number+0x430>
40001e34:	84 20 80 15 	sub  %g2, %l5, %g2
40001e38:	81 c7 e0 08 	ret 
40001e3c:	81 e8 00 00 	restore 
40001e40:	b6 88 e0 ff 	andcc  %g3, 0xff, %i3
40001e44:	02 80 00 3d 	be  40001f38 <print_exponential_number+0x680>
40001e48:	84 25 00 15 	sub  %l4, %l5, %g2
40001e4c:	80 a0 a1 32 	cmp  %g2, 0x132
40001e50:	04 80 00 3d 	ble  40001f44 <print_exponential_number+0x68c>
40001e54:	95 a2 09 4c 	fmuld  %f8, %f12, %f10
40001e58:	80 a0 60 00 	cmp  %g1, 0
40001e5c:	32 80 00 02 	bne,a   40001e64 <print_exponential_number+0x5ac>
40001e60:	95 a0 00 aa 	fnegs  %f10, %f10
40001e64:	82 07 bf e8 	add  %fp, -24, %g1
40001e68:	d5 3f bf c8 	std  %f10, [ %fp + -56 ]
40001e6c:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40001e70:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40001e74:	94 10 00 14 	mov  %l4, %o2
40001e78:	7f ff fc 11 	call  40000ebc <get_components>
40001e7c:	01 00 00 00 	nop 
40001e80:	00 00 00 18 	unimp  0x18
40001e84:	e0 1f bf e8 	ldd  [ %fp + -24 ], %l0
40001e88:	f4 1f bf f0 	ldd  [ %fp + -16 ], %i2
40001e8c:	ec 0f bf f8 	ldub  [ %fp + -8 ], %l6
40001e90:	90 10 00 10 	mov  %l0, %o0
40001e94:	92 10 00 11 	mov  %l1, %o1
40001e98:	94 10 00 1a 	mov  %i2, %o2
40001e9c:	80 a2 20 00 	cmp  %o0, 0
40001ea0:	04 bf ff bd 	ble  40001d94 <print_exponential_number+0x4dc>
40001ea4:	96 10 00 1b 	mov  %i3, %o3
40001ea8:	aa 05 60 01 	inc  %l5
40001eac:	94 10 20 00 	clr  %o2
40001eb0:	96 10 20 00 	clr  %o3
40001eb4:	90 10 20 00 	clr  %o0
40001eb8:	10 bf ff b9 	b  40001d9c <print_exponential_number+0x4e4>
40001ebc:	92 10 20 01 	mov  1, %o1
40001ec0:	9b a0 00 2b 	fmovs  %f11, %f13
40001ec4:	88 10 20 00 	clr  %g4
40001ec8:	10 bf ff 74 	b  40001c98 <print_exponential_number+0x3e0>
40001ecc:	86 10 20 00 	clr  %g3
40001ed0:	97 a0 1a 4c 	fdtoi  %f12, %f11
40001ed4:	d7 27 bf bc 	st  %f11, [ %fp + -68 ]
40001ed8:	95 a0 19 0b 	fitod  %f11, %f10
40001edc:	81 ab 0a 4a 	fcmpd  %f12, %f10
40001ee0:	01 00 00 00 	nop 
40001ee4:	13 bf fe b7 	fbe  400019c0 <print_exponential_number+0x108>
40001ee8:	ea 07 bf bc 	ld  [ %fp + -68 ], %l5
40001eec:	10 bf fe b5 	b  400019c0 <print_exponential_number+0x108>
40001ef0:	aa 05 7f ff 	add  %l5, -1, %l5
40001ef4:	86 a0 00 15 	subcc  %g0, %l5, %g3
40001ef8:	82 10 20 05 	mov  5, %g1
40001efc:	84 60 00 02 	subx  %g0, %g2, %g2
40001f00:	a0 04 3f ff 	add  %l0, -1, %l0
40001f04:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
40001f08:	e0 23 a0 5c 	st  %l0, [ %sp + 0x5c ]
40001f0c:	90 10 00 18 	mov  %i0, %o0
40001f10:	92 10 00 02 	mov  %g2, %o1
40001f14:	94 10 00 03 	mov  %g3, %o2
40001f18:	97 35 60 1f 	srl  %l5, 0x1f, %o3
40001f1c:	98 10 20 0a 	mov  0xa, %o4
40001f20:	7f ff fc b3 	call  400011ec <print_integer>
40001f24:	9a 10 20 00 	clr  %o5
40001f28:	80 a6 a0 00 	cmp  %i2, 0
40001f2c:	12 bf ff 47 	bne  40001c48 <print_exponential_number+0x390>
40001f30:	ba 10 20 20 	mov  0x20, %i5
40001f34:	30 bf ff c1 	b,a   40001e38 <print_exponential_number+0x580>
40001f38:	80 a0 a1 32 	cmp  %g2, 0x132
40001f3c:	14 bf ff c7 	bg  40001e58 <print_exponential_number+0x5a0>
40001f40:	95 a2 09 cc 	fdivd  %f8, %f12, %f10
40001f44:	d5 3f bf c8 	std  %f10, [ %fp + -56 ]
40001f48:	d1 3f bf d8 	std  %f8, [ %fp + -40 ]
40001f4c:	d9 3f bf d0 	std  %f12, [ %fp + -48 ]
40001f50:	40 00 10 dc 	call  400062c0 <__fixdfdi>
40001f54:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40001f58:	a0 10 00 08 	mov  %o0, %l0
40001f5c:	40 00 11 37 	call  40006438 <__floatdidf>
40001f60:	a2 10 00 09 	mov  %o1, %l1
40001f64:	80 a6 e0 00 	cmp  %i3, 0
40001f68:	d1 1f bf d8 	ldd  [ %fp + -40 ], %f8
40001f6c:	02 80 00 4f 	be  400020a8 <print_exponential_number+0x7f0>
40001f70:	d9 1f bf d0 	ldd  [ %fp + -48 ], %f12
40001f74:	81 a0 09 cc 	fdivd  %f0, %f12, %f0
40001f78:	83 2d 20 03 	sll  %l4, 3, %g1
40001f7c:	05 10 00 41 	sethi  %hi(0x40010400), %g2
40001f80:	91 a2 08 c0 	fsubd  %f8, %f0, %f8
40001f84:	84 10 a0 00 	mov  %g2, %g2
40001f88:	d5 18 80 01 	ldd  [ %g2 + %g1 ], %f10
40001f8c:	d5 3f bf e0 	std  %f10, [ %fp + -32 ]
40001f90:	99 a3 09 4a 	fmuld  %f12, %f10, %f12
40001f94:	91 a2 09 4c 	fmuld  %f8, %f12, %f8
40001f98:	d1 3f bf c8 	std  %f8, [ %fp + -56 ]
40001f9c:	d1 3f bf d8 	std  %f8, [ %fp + -40 ]
40001fa0:	40 00 10 c8 	call  400062c0 <__fixdfdi>
40001fa4:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40001fa8:	a4 10 00 08 	mov  %o0, %l2
40001fac:	40 00 11 23 	call  40006438 <__floatdidf>
40001fb0:	a6 10 00 09 	mov  %o1, %l3
40001fb4:	d1 1f bf d8 	ldd  [ %fp + -40 ], %f8
40001fb8:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40001fbc:	81 a2 08 c0 	fsubd  %f8, %f0, %f0
40001fc0:	84 10 20 00 	clr  %g2
40001fc4:	d1 18 62 18 	ldd  [ %g1 + 0x218 ], %f8
40001fc8:	81 a8 0a c8 	fcmped  %f0, %f8
40001fcc:	01 00 00 00 	nop 
40001fd0:	17 80 00 05 	fbge  40001fe4 <print_exponential_number+0x72c>
40001fd4:	86 10 20 01 	mov  1, %g3	! 1 <__DYNAMIC+0x1>
40001fd8:	84 10 20 00 	clr  %g2
40001fdc:	86 10 20 00 	clr  %g3
40001fe0:	d1 18 62 18 	ldd  [ %g1 + 0x218 ], %f8
40001fe4:	b6 84 c0 03 	addcc  %l3, %g3, %i3
40001fe8:	81 a8 0a 48 	fcmpd  %f0, %f8
40001fec:	01 00 00 00 	nop 
40001ff0:	03 80 00 04 	fbne  40002000 <print_exponential_number+0x748>
40001ff4:	b4 44 80 02 	addx  %l2, %g2, %i2
40001ff8:	b4 0e bf ff 	and  %i2, -1, %i2
40001ffc:	b6 0e ff fe 	and  %i3, -2, %i3
40002000:	90 10 00 1a 	mov  %i2, %o0
40002004:	40 00 11 0d 	call  40006438 <__floatdidf>
40002008:	92 10 00 1b 	mov  %i3, %o1
4000200c:	d9 1f bf e0 	ldd  [ %fp + -32 ], %f12
40002010:	81 a8 0a cc 	fcmped  %f0, %f12
40002014:	01 00 00 00 	nop 
40002018:	07 bf ff 9e 	fbul  40001e90 <print_exponential_number+0x5d8>
4000201c:	01 00 00 00 	nop 
40002020:	86 84 60 01 	addcc  %l1, 1, %g3
40002024:	b4 10 20 00 	clr  %i2
40002028:	84 44 20 00 	addx  %l0, 0, %g2
4000202c:	a2 10 00 03 	mov  %g3, %l1
40002030:	a0 10 00 02 	mov  %g2, %l0
40002034:	10 bf ff 97 	b  40001e90 <print_exponential_number+0x5d8>
40002038:	b6 10 20 00 	clr  %i3
4000203c:	08 bf ff 59 	bleu  40001da0 <print_exponential_number+0x4e8>
40002040:	82 05 60 63 	add  %l5, 0x63, %g1
40002044:	10 bf ff 9a 	b  40001eac <print_exponential_number+0x5f4>
40002048:	aa 05 60 01 	inc  %l5
4000204c:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
40002050:	c6 28 40 02 	stb  %g3, [ %g1 + %g2 ]
40002054:	80 a5 60 00 	cmp  %l5, 0
40002058:	86 10 00 15 	mov  %l5, %g3
4000205c:	14 bf fe ed 	bg  40001c10 <print_exponential_number+0x358>
40002060:	85 3d 60 1f 	sra  %l5, 0x1f, %g2
40002064:	10 bf ff a5 	b  40001ef8 <print_exponential_number+0x640>
40002068:	86 a0 00 15 	subcc  %g0, %l5, %g3
4000206c:	97 a0 1a 4c 	fdtoi  %f12, %f11
40002070:	d7 27 bf bc 	st  %f11, [ %fp + -68 ]
40002074:	a1 a0 19 0b 	fitod  %f11, %f16
40002078:	81 ab 0a 50 	fcmpd  %f12, %f16
4000207c:	01 00 00 00 	nop 
40002080:	13 bf fe 64 	fbe  40001a10 <print_exponential_number+0x158>
40002084:	c4 07 bf bc 	ld  [ %fp + -68 ], %g2
40002088:	84 00 bf ff 	add  %g2, -1, %g2
4000208c:	c4 27 bf bc 	st  %g2, [ %fp + -68 ]
40002090:	d9 07 bf bc 	ld  [ %fp + -68 ], %f12
40002094:	10 bf fe 5f 	b  40001a10 <print_exponential_number+0x158>
40002098:	a1 a0 19 0c 	fitod  %f12, %f16
4000209c:	05 10 00 41 	sethi  %hi(0x40010400), %g2
400020a0:	10 bf fe 7e 	b  40001a98 <print_exponential_number+0x1e0>
400020a4:	d5 18 a2 20 	ldd  [ %g2 + 0x220 ], %f10	! 40010620 <__clz_tab+0x190>
400020a8:	83 2d 20 03 	sll  %l4, 3, %g1
400020ac:	05 10 00 41 	sethi  %hi(0x40010400), %g2
400020b0:	d9 27 bf bc 	st  %f12, [ %fp + -68 ]
400020b4:	84 10 a0 00 	mov  %g2, %g2
400020b8:	e1 18 80 01 	ldd  [ %g2 + %g1 ], %f16
400020bc:	c2 07 bf bc 	ld  [ %fp + -68 ], %g1
400020c0:	e1 3f bf e0 	std  %f16, [ %fp + -32 ]
400020c4:	b7 30 60 14 	srl  %g1, 0x14, %i3
400020c8:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
400020cc:	b6 0e e7 ff 	and  %i3, 0x7ff, %i3
400020d0:	87 30 60 14 	srl  %g1, 0x14, %g3
400020d4:	82 06 fc 01 	add  %i3, -1023, %g1
400020d8:	86 08 e7 ff 	and  %g3, 0x7ff, %g3
400020dc:	89 38 60 1f 	sra  %g1, 0x1f, %g4
400020e0:	84 00 fc 01 	add  %g3, -1023, %g2
400020e4:	81 a3 09 40 	fmuld  %f12, %f0, %f0
400020e8:	86 19 00 01 	xor  %g4, %g1, %g3
400020ec:	83 38 a0 1f 	sra  %g2, 0x1f, %g1
400020f0:	88 20 c0 04 	sub  %g3, %g4, %g4
400020f4:	84 18 40 02 	xor  %g1, %g2, %g2
400020f8:	82 20 80 01 	sub  %g2, %g1, %g1
400020fc:	80 a1 00 01 	cmp  %g4, %g1
40002100:	04 80 00 05 	ble  40002114 <print_exponential_number+0x85c>
40002104:	91 a2 08 c0 	fsubd  %f8, %f0, %f8
40002108:	99 a3 09 d0 	fdivd  %f12, %f16, %f12
4000210c:	10 bf ff a3 	b  40001f98 <print_exponential_number+0x6e0>
40002110:	91 a2 09 cc 	fdivd  %f8, %f12, %f8
40002114:	d5 1f bf e0 	ldd  [ %fp + -32 ], %f10
40002118:	10 bf ff 9f 	b  40001f94 <print_exponential_number+0x6dc>
4000211c:	99 a2 89 cc 	fdivd  %f10, %f12, %f12

40002120 <print_floating_point>:
40002120:	9d e3 bf 48 	save  %sp, -184, %sp
40002124:	f2 27 bf c0 	st  %i1, [ %fp + -64 ]
40002128:	f4 27 bf c4 	st  %i2, [ %fp + -60 ]
4000212c:	d1 1f bf c0 	ldd  [ %fp + -64 ], %f8
40002130:	81 aa 0a 48 	fcmpd  %f8, %f8
40002134:	01 00 00 00 	nop 
40002138:	03 80 00 40 	fbne  40002238 <print_floating_point+0x118>
4000213c:	c6 0f a0 5f 	ldub  [ %fp + 0x5f ], %g3
40002140:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40002144:	d5 18 62 a0 	ldd  [ %g1 + 0x2a0 ], %f10	! 400106a0 <__clz_tab+0x210>
40002148:	81 aa 0a ca 	fcmped  %f8, %f10
4000214c:	01 00 00 00 	nop 
40002150:	09 80 00 43 	fbl  4000225c <print_floating_point+0x13c>
40002154:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40002158:	d5 18 62 a8 	ldd  [ %g1 + 0x2a8 ], %f10	! 400106a8 <__clz_tab+0x218>
4000215c:	81 aa 0a ca 	fcmped  %f8, %f10
40002160:	01 00 00 00 	nop 
40002164:	1d 80 00 0e 	fbule  4000219c <print_floating_point+0x7c>
40002168:	01 00 00 00 	nop 
4000216c:	80 8f 60 04 	btst  4, %i5
40002170:	12 80 00 52 	bne  400022b8 <print_floating_point+0x198>
40002174:	94 10 20 04 	mov  4, %o2
40002178:	94 10 20 03 	mov  3, %o2
4000217c:	13 10 00 41 	sethi  %hi(0x40010400), %o1
40002180:	90 10 00 18 	mov  %i0, %o0
40002184:	92 12 62 c8 	or  %o1, 0x2c8, %o1
40002188:	96 10 00 1c 	mov  %i4, %o3
4000218c:	7f ff fb c1 	call  40001090 <out_rev_>
40002190:	98 10 00 1d 	mov  %i5, %o4
40002194:	81 c7 e0 08 	ret 
40002198:	81 e8 00 00 	restore 
4000219c:	80 a0 e0 00 	cmp  %g3, 0
400021a0:	02 80 00 38 	be  40002280 <print_floating_point+0x160>
400021a4:	03 10 00 41 	sethi  %hi(0x40010400), %g1
400021a8:	80 8f 68 00 	btst  0x800, %i5
400021ac:	02 80 00 4b 	be  400022d8 <print_floating_point+0x1b8>
400021b0:	b4 10 20 00 	clr  %i2
400021b4:	80 a6 e0 11 	cmp  %i3, 0x11
400021b8:	08 80 00 10 	bleu  400021f8 <print_floating_point+0xd8>
400021bc:	b2 07 bf e0 	add  %fp, -32, %i1
400021c0:	10 80 00 09 	b  400021e4 <print_floating_point+0xc4>
400021c4:	84 10 20 30 	mov  0x30, %g2
400021c8:	80 a6 e0 11 	cmp  %i3, 0x11
400021cc:	18 80 00 03 	bgu  400021d8 <print_floating_point+0xb8>
400021d0:	82 10 20 01 	mov  1, %g1
400021d4:	82 10 20 00 	clr  %g1
400021d8:	80 88 60 ff 	btst  0xff, %g1
400021dc:	02 80 00 08 	be  400021fc <print_floating_point+0xdc>
400021e0:	80 a0 e0 00 	cmp  %g3, 0
400021e4:	c4 2e 40 1a 	stb  %g2, [ %i1 + %i2 ]
400021e8:	b4 06 a0 01 	inc  %i2
400021ec:	80 a6 a0 1f 	cmp  %i2, 0x1f
400021f0:	08 bf ff f6 	bleu  400021c8 <print_floating_point+0xa8>
400021f4:	b6 06 ff ff 	add  %i3, -1, %i3
400021f8:	80 a0 e0 00 	cmp  %g3, 0
400021fc:	02 80 00 3a 	be  400022e4 <print_floating_point+0x1c4>
40002200:	82 07 bf c8 	add  %fp, -56, %g1
40002204:	f2 23 a0 5c 	st  %i1, [ %sp + 0x5c ]
40002208:	f4 23 a0 60 	st  %i2, [ %sp + 0x60 ]
4000220c:	d1 3f bf c0 	std  %f8, [ %fp + -64 ]
40002210:	c4 1f bf c0 	ldd  [ %fp + -64 ], %g2
40002214:	90 10 00 18 	mov  %i0, %o0
40002218:	92 10 00 02 	mov  %g2, %o1
4000221c:	94 10 00 03 	mov  %g3, %o2
40002220:	96 10 00 1b 	mov  %i3, %o3
40002224:	98 10 00 1c 	mov  %i4, %o4
40002228:	7f ff fd a4 	call  400018b8 <print_exponential_number>
4000222c:	9a 10 00 1d 	mov  %i5, %o5
40002230:	81 c7 e0 08 	ret 
40002234:	81 e8 00 00 	restore 
40002238:	90 10 00 18 	mov  %i0, %o0
4000223c:	13 10 00 41 	sethi  %hi(0x40010400), %o1
40002240:	94 10 20 03 	mov  3, %o2
40002244:	92 12 62 d0 	or  %o1, 0x2d0, %o1
40002248:	96 10 00 1c 	mov  %i4, %o3
4000224c:	7f ff fb 91 	call  40001090 <out_rev_>
40002250:	98 10 00 1d 	mov  %i5, %o4
40002254:	81 c7 e0 08 	ret 
40002258:	81 e8 00 00 	restore 
4000225c:	90 10 00 18 	mov  %i0, %o0
40002260:	13 10 00 41 	sethi  %hi(0x40010400), %o1
40002264:	94 10 20 04 	mov  4, %o2
40002268:	92 12 62 d8 	or  %o1, 0x2d8, %o1
4000226c:	96 10 00 1c 	mov  %i4, %o3
40002270:	7f ff fb 88 	call  40001090 <out_rev_>
40002274:	98 10 00 1d 	mov  %i5, %o4
40002278:	81 c7 e0 08 	ret 
4000227c:	81 e8 00 00 	restore 
40002280:	d5 18 62 b0 	ldd  [ %g1 + 0x2b0 ], %f10
40002284:	81 aa 0a ca 	fcmped  %f8, %f10
40002288:	01 00 00 00 	nop 
4000228c:	0d 80 00 07 	fbg  400022a8 <print_floating_point+0x188>
40002290:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40002294:	d5 18 62 b8 	ldd  [ %g1 + 0x2b8 ], %f10	! 400106b8 <__clz_tab+0x228>
40002298:	81 aa 0a ca 	fcmped  %f8, %f10
4000229c:	01 00 00 00 	nop 
400022a0:	19 bf ff c2 	fbuge  400021a8 <print_floating_point+0x88>
400022a4:	01 00 00 00 	nop 
400022a8:	82 07 bf e0 	add  %fp, -32, %g1
400022ac:	c0 23 a0 60 	clr  [ %sp + 0x60 ]
400022b0:	10 bf ff d7 	b  4000220c <print_floating_point+0xec>
400022b4:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
400022b8:	13 10 00 41 	sethi  %hi(0x40010400), %o1
400022bc:	90 10 00 18 	mov  %i0, %o0
400022c0:	92 12 62 c0 	or  %o1, 0x2c0, %o1
400022c4:	96 10 00 1c 	mov  %i4, %o3
400022c8:	7f ff fb 72 	call  40001090 <out_rev_>
400022cc:	98 10 00 1d 	mov  %i5, %o4
400022d0:	81 c7 e0 08 	ret 
400022d4:	81 e8 00 00 	restore 
400022d8:	b6 10 20 06 	mov  6, %i3
400022dc:	10 bf ff c7 	b  400021f8 <print_floating_point+0xd8>
400022e0:	b2 07 bf e0 	add  %fp, -32, %i1
400022e4:	d1 3f bf c0 	std  %f8, [ %fp + -64 ]
400022e8:	94 10 00 1b 	mov  %i3, %o2
400022ec:	d0 1f bf c0 	ldd  [ %fp + -64 ], %o0
400022f0:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
400022f4:	7f ff fa f2 	call  40000ebc <get_components>
400022f8:	01 00 00 00 	nop 
400022fc:	00 00 00 18 	unimp  0x18
40002300:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40002304:	d8 0f bf d8 	ldub  [ %fp + -40 ], %o4
40002308:	f6 23 a0 5c 	st  %i3, [ %sp + 0x5c ]
4000230c:	f8 23 a0 60 	st  %i4, [ %sp + 0x60 ]
40002310:	fa 23 a0 64 	st  %i5, [ %sp + 0x64 ]
40002314:	f2 23 a0 68 	st  %i1, [ %sp + 0x68 ]
40002318:	f4 23 a0 6c 	st  %i2, [ %sp + 0x6c ]
4000231c:	d4 1f bf d0 	ldd  [ %fp + -48 ], %o2
40002320:	7f ff fc 9a 	call  40001588 <print_broken_up_decimal.isra.4>
40002324:	9a 10 00 18 	mov  %i0, %o5
40002328:	81 c7 e0 08 	ret 
4000232c:	81 e8 00 00 	restore 

40002330 <_vsnprintf>:
40002330:	9d e3 bf 48 	save  %sp, -184, %sp
40002334:	25 00 00 08 	sethi  %hi(0x2000), %l2
40002338:	27 10 00 41 	sethi  %hi(0x40010400), %l3
4000233c:	29 1f ff ff 	sethi  %hi(0x7ffffc00), %l4
40002340:	2d 10 00 41 	sethi  %hi(0x40010400), %l6
40002344:	2b 00 00 3f 	sethi  %hi(0xfc00), %l5
40002348:	a4 14 a0 01 	or  %l2, 1, %l2
4000234c:	a6 14 e2 e8 	or  %l3, 0x2e8, %l3
40002350:	a8 15 23 ff 	or  %l4, 0x3ff, %l4
40002354:	ac 15 a2 e0 	or  %l6, 0x2e0, %l6
40002358:	aa 15 63 ff 	or  %l5, 0x3ff, %l5
4000235c:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002360:	80 a2 20 00 	cmp  %o0, 0
40002364:	02 80 00 17 	be  400023c0 <_vsnprintf+0x90>
40002368:	c6 0e 40 00 	ldub  [ %i1 ], %g3
4000236c:	80 a2 20 25 	cmp  %o0, 0x25
40002370:	22 80 00 1b 	be,a   400023dc <_vsnprintf+0xac>
40002374:	b2 06 60 02 	add  %i1, 2, %i1
40002378:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
4000237c:	84 00 60 01 	add  %g1, 1, %g2
40002380:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002384:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40002388:	80 a0 40 02 	cmp  %g1, %g2
4000238c:	3a 80 00 09 	bcc,a   400023b0 <_vsnprintf+0x80>
40002390:	b2 06 60 01 	inc  %i1
40002394:	c4 06 00 00 	ld  [ %i0 ], %g2
40002398:	80 a0 a0 00 	cmp  %g2, 0
4000239c:	22 80 00 67 	be,a   40002538 <_vsnprintf+0x208>
400023a0:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
400023a4:	9f c0 80 00 	call  %g2
400023a8:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
400023ac:	b2 06 60 01 	inc  %i1
400023b0:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
400023b4:	80 a2 20 00 	cmp  %o0, 0
400023b8:	12 bf ff ed 	bne  4000236c <_vsnprintf+0x3c>
400023bc:	c6 0e 40 00 	ldub  [ %i1 ], %g3
400023c0:	c2 06 00 00 	ld  [ %i0 ], %g1
400023c4:	80 a0 60 00 	cmp  %g1, 0
400023c8:	22 80 01 ca 	be,a   40002af0 <_vsnprintf+0x7c0>
400023cc:	c2 06 20 10 	ld  [ %i0 + 0x10 ], %g1
400023d0:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
400023d4:	81 c7 e0 08 	ret 
400023d8:	81 e8 00 00 	restore 
400023dc:	b6 10 20 00 	clr  %i3
400023e0:	09 10 00 03 	sethi  %hi(0x40000c00), %g4
400023e4:	c2 0e 7f ff 	ldub  [ %i1 + -1 ], %g1
400023e8:	84 00 7f e0 	add  %g1, -32, %g2
400023ec:	84 08 a0 ff 	and  %g2, 0xff, %g2
400023f0:	80 a0 a0 10 	cmp  %g2, 0x10
400023f4:	08 80 00 3d 	bleu  400024e8 <_vsnprintf+0x1b8>
400023f8:	ba 06 7f ff 	add  %i1, -1, %i5
400023fc:	84 00 7f d0 	add  %g1, -48, %g2
40002400:	84 08 a0 ff 	and  %g2, 0xff, %g2
40002404:	80 a0 a0 09 	cmp  %g2, 9
40002408:	18 80 00 4f 	bgu  40002544 <_vsnprintf+0x214>
4000240c:	86 10 00 1d 	mov  %i5, %g3
40002410:	b8 10 20 00 	clr  %i4
40002414:	84 07 00 1c 	add  %i4, %i4, %g2
40002418:	83 28 60 18 	sll  %g1, 0x18, %g1
4000241c:	83 38 60 18 	sra  %g1, 0x18, %g1
40002420:	b9 2f 20 03 	sll  %i4, 3, %i4
40002424:	ba 07 60 01 	inc  %i5
40002428:	b8 00 80 1c 	add  %g2, %i4, %i4
4000242c:	b8 07 00 01 	add  %i4, %g1, %i4
40002430:	c2 0f 40 00 	ldub  [ %i5 ], %g1
40002434:	84 00 7f d0 	add  %g1, -48, %g2
40002438:	84 08 a0 ff 	and  %g2, 0xff, %g2
4000243c:	80 a0 a0 09 	cmp  %g2, 9
40002440:	08 bf ff f5 	bleu  40002414 <_vsnprintf+0xe4>
40002444:	b8 07 3f d0 	add  %i4, -48, %i4
40002448:	85 28 60 18 	sll  %g1, 0x18, %g2
4000244c:	85 38 a0 18 	sra  %g2, 0x18, %g2
40002450:	80 a0 a0 2e 	cmp  %g2, 0x2e
40002454:	02 80 00 4d 	be  40002588 <_vsnprintf+0x258>
40002458:	a0 10 20 00 	clr  %l0
4000245c:	84 00 7f 98 	add  %g1, -104, %g2
40002460:	84 08 a0 ff 	and  %g2, 0xff, %g2
40002464:	80 a0 a0 12 	cmp  %g2, 0x12
40002468:	38 80 00 0c 	bgu,a   40002498 <_vsnprintf+0x168>
4000246c:	84 00 7f db 	add  %g1, -37, %g2
40002470:	85 28 a0 02 	sll  %g2, 2, %g2
40002474:	07 10 00 03 	sethi  %hi(0x40000c00), %g3
40002478:	86 10 e2 70 	or  %g3, 0x270, %g3	! 40000e70 <cortos_brel_ncram+0x1b8>
4000247c:	c4 00 c0 02 	ld  [ %g3 + %g2 ], %g2
40002480:	81 c0 80 00 	jmp  %g2
40002484:	01 00 00 00 	nop 
40002488:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
4000248c:	b6 16 e2 00 	or  %i3, 0x200, %i3
40002490:	ba 07 60 01 	inc  %i5
40002494:	84 00 7f db 	add  %g1, -37, %g2
40002498:	84 08 a0 ff 	and  %g2, 0xff, %g2
4000249c:	80 a0 a0 53 	cmp  %g2, 0x53
400024a0:	08 80 00 35 	bleu  40002574 <_vsnprintf+0x244>
400024a4:	85 28 a0 02 	sll  %g2, 2, %g2
400024a8:	c4 06 20 0c 	ld  [ %i0 + 0xc ], %g2
400024ac:	86 00 a0 01 	add  %g2, 1, %g3
400024b0:	c6 26 20 0c 	st  %g3, [ %i0 + 0xc ]
400024b4:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
400024b8:	80 a0 80 03 	cmp  %g2, %g3
400024bc:	1a bf ff a8 	bcc  4000235c <_vsnprintf+0x2c>
400024c0:	b2 07 60 01 	add  %i5, 1, %i1
400024c4:	c6 06 00 00 	ld  [ %i0 ], %g3
400024c8:	80 a0 e0 00 	cmp  %g3, 0
400024cc:	02 80 01 fe 	be  40002cc4 <_vsnprintf+0x994>
400024d0:	91 28 60 18 	sll  %g1, 0x18, %o0
400024d4:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
400024d8:	9f c0 c0 00 	call  %g3
400024dc:	91 3a 20 18 	sra  %o0, 0x18, %o0
400024e0:	10 bf ff 9f 	b  4000235c <_vsnprintf+0x2c>
400024e4:	b2 07 60 01 	add  %i5, 1, %i1
400024e8:	86 11 22 2c 	or  %g4, 0x22c, %g3
400024ec:	85 28 a0 02 	sll  %g2, 2, %g2
400024f0:	c4 00 c0 02 	ld  [ %g3 + %g2 ], %g2
400024f4:	81 c0 80 00 	jmp  %g2
400024f8:	01 00 00 00 	nop 
400024fc:	b6 16 e0 01 	or  %i3, 1, %i3
40002500:	10 bf ff b9 	b  400023e4 <_vsnprintf+0xb4>
40002504:	b2 06 60 01 	inc  %i1
40002508:	b6 16 e0 02 	or  %i3, 2, %i3
4000250c:	10 bf ff b6 	b  400023e4 <_vsnprintf+0xb4>
40002510:	b2 06 60 01 	inc  %i1
40002514:	b6 16 e0 04 	or  %i3, 4, %i3
40002518:	10 bf ff b3 	b  400023e4 <_vsnprintf+0xb4>
4000251c:	b2 06 60 01 	inc  %i1
40002520:	b6 16 e0 10 	or  %i3, 0x10, %i3
40002524:	10 bf ff b0 	b  400023e4 <_vsnprintf+0xb4>
40002528:	b2 06 60 01 	inc  %i1
4000252c:	b6 16 e0 08 	or  %i3, 8, %i3
40002530:	10 bf ff ad 	b  400023e4 <_vsnprintf+0xb4>
40002534:	b2 06 60 01 	inc  %i1
40002538:	b2 06 60 01 	inc  %i1
4000253c:	10 bf ff 9d 	b  400023b0 <_vsnprintf+0x80>
40002540:	c6 28 80 01 	stb  %g3, [ %g2 + %g1 ]
40002544:	85 28 60 18 	sll  %g1, 0x18, %g2
40002548:	89 38 a0 18 	sra  %g2, 0x18, %g4
4000254c:	80 a1 20 2a 	cmp  %g4, 0x2a
40002550:	12 bf ff bf 	bne  4000244c <_vsnprintf+0x11c>
40002554:	b8 10 20 00 	clr  %i4
40002558:	f8 06 80 00 	ld  [ %i2 ], %i4
4000255c:	80 a7 20 00 	cmp  %i4, 0
40002560:	06 80 01 99 	bl  40002bc4 <_vsnprintf+0x894>
40002564:	b4 06 a0 04 	add  %i2, 4, %i2
40002568:	c2 08 e0 01 	ldub  [ %g3 + 1 ], %g1
4000256c:	10 bf ff b7 	b  40002448 <_vsnprintf+0x118>
40002570:	ba 07 60 01 	inc  %i5
40002574:	07 10 00 03 	sethi  %hi(0x40000c00), %g3
40002578:	86 10 e0 dc 	or  %g3, 0xdc, %g3	! 40000cdc <cortos_brel_ncram+0x24>
4000257c:	c4 00 c0 02 	ld  [ %g3 + %g2 ], %g2
40002580:	81 c0 80 00 	jmp  %g2
40002584:	01 00 00 00 	nop 
40002588:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
4000258c:	b6 16 e8 00 	or  %i3, 0x800, %i3
40002590:	86 00 7f d0 	add  %g1, -48, %g3
40002594:	86 08 e0 ff 	and  %g3, 0xff, %g3
40002598:	80 a0 e0 09 	cmp  %g3, 9
4000259c:	18 80 00 11 	bgu  400025e0 <_vsnprintf+0x2b0>
400025a0:	84 07 60 01 	add  %i5, 1, %g2
400025a4:	86 04 00 10 	add  %l0, %l0, %g3
400025a8:	83 28 60 18 	sll  %g1, 0x18, %g1
400025ac:	83 38 60 18 	sra  %g1, 0x18, %g1
400025b0:	a1 2c 20 03 	sll  %l0, 3, %l0
400025b4:	84 00 a0 01 	inc  %g2
400025b8:	a0 00 c0 10 	add  %g3, %l0, %l0
400025bc:	a0 04 00 01 	add  %l0, %g1, %l0
400025c0:	c2 08 80 00 	ldub  [ %g2 ], %g1
400025c4:	86 00 7f d0 	add  %g1, -48, %g3
400025c8:	86 08 e0 ff 	and  %g3, 0xff, %g3
400025cc:	80 a0 e0 09 	cmp  %g3, 9
400025d0:	08 bf ff f5 	bleu  400025a4 <_vsnprintf+0x274>
400025d4:	a0 04 3f d0 	add  %l0, -48, %l0
400025d8:	10 bf ff a1 	b  4000245c <_vsnprintf+0x12c>
400025dc:	ba 10 00 02 	mov  %g2, %i5
400025e0:	87 28 60 18 	sll  %g1, 0x18, %g3
400025e4:	87 38 e0 18 	sra  %g3, 0x18, %g3
400025e8:	80 a0 e0 2a 	cmp  %g3, 0x2a
400025ec:	32 bf ff 9c 	bne,a   4000245c <_vsnprintf+0x12c>
400025f0:	ba 10 00 02 	mov  %g2, %i5
400025f4:	c4 06 80 00 	ld  [ %i2 ], %g2
400025f8:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
400025fc:	a0 38 00 02 	xnor  %g0, %g2, %l0
40002600:	b4 06 a0 04 	add  %i2, 4, %i2
40002604:	a1 3c 20 1f 	sra  %l0, 0x1f, %l0
40002608:	ba 07 60 02 	add  %i5, 2, %i5
4000260c:	10 bf ff 94 	b  4000245c <_vsnprintf+0x12c>
40002610:	a0 08 80 10 	and  %g2, %l0, %l0
40002614:	c4 4f 60 01 	ldsb  [ %i5 + 1 ], %g2
40002618:	80 a0 a0 6c 	cmp  %g2, 0x6c
4000261c:	12 bf ff 9c 	bne  4000248c <_vsnprintf+0x15c>
40002620:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
40002624:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
40002628:	b6 16 e6 00 	or  %i3, 0x600, %i3
4000262c:	10 bf ff 9a 	b  40002494 <_vsnprintf+0x164>
40002630:	ba 07 60 02 	add  %i5, 2, %i5
40002634:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
40002638:	b6 16 e4 00 	or  %i3, 0x400, %i3
4000263c:	10 bf ff 96 	b  40002494 <_vsnprintf+0x164>
40002640:	ba 07 60 01 	inc  %i5
40002644:	c4 4f 60 01 	ldsb  [ %i5 + 1 ], %g2
40002648:	80 a0 a0 68 	cmp  %g2, 0x68
4000264c:	02 80 01 88 	be  40002c6c <_vsnprintf+0x93c>
40002650:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
40002654:	b6 16 e0 80 	or  %i3, 0x80, %i3
40002658:	10 bf ff 8f 	b  40002494 <_vsnprintf+0x164>
4000265c:	ba 07 60 01 	inc  %i5
40002660:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002664:	84 00 60 01 	add  %g1, 1, %g2
40002668:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
4000266c:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40002670:	80 a0 40 02 	cmp  %g1, %g2
40002674:	1a bf ff 3a 	bcc  4000235c <_vsnprintf+0x2c>
40002678:	b2 07 60 01 	add  %i5, 1, %i1
4000267c:	c4 06 00 00 	ld  [ %i0 ], %g2
40002680:	80 a0 a0 00 	cmp  %g2, 0
40002684:	02 80 01 89 	be  40002ca8 <_vsnprintf+0x978>
40002688:	90 10 20 25 	mov  0x25, %o0
4000268c:	9f c0 80 00 	call  %g2
40002690:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002694:	10 bf ff 33 	b  40002360 <_vsnprintf+0x30>
40002698:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
4000269c:	d4 06 80 00 	ld  [ %i2 ], %o2
400026a0:	98 16 c0 12 	or  %i3, %l2, %o4
400026a4:	80 a2 a0 00 	cmp  %o2, 0
400026a8:	12 80 01 3b 	bne  40002b94 <_vsnprintf+0x864>
400026ac:	b4 06 a0 04 	add  %i2, 4, %i2
400026b0:	90 10 00 18 	mov  %i0, %o0
400026b4:	92 10 00 13 	mov  %l3, %o1
400026b8:	94 10 20 05 	mov  5, %o2
400026bc:	96 10 20 0a 	mov  0xa, %o3
400026c0:	7f ff fa 74 	call  40001090 <out_rev_>
400026c4:	b2 07 60 01 	add  %i5, 1, %i1
400026c8:	10 bf ff 26 	b  40002360 <_vsnprintf+0x30>
400026cc:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
400026d0:	c2 06 80 00 	ld  [ %i2 ], %g1
400026d4:	c4 06 20 0c 	ld  [ %i0 + 0xc ], %g2
400026d8:	80 8e e0 40 	btst  0x40, %i3
400026dc:	12 80 01 18 	bne  40002b3c <_vsnprintf+0x80c>
400026e0:	b4 06 a0 04 	add  %i2, 4, %i2
400026e4:	80 8e e0 80 	btst  0x80, %i3
400026e8:	02 80 01 65 	be  40002c7c <_vsnprintf+0x94c>
400026ec:	80 8e e2 00 	btst  0x200, %i3
400026f0:	c4 30 40 00 	sth  %g2, [ %g1 ]
400026f4:	10 bf ff 1a 	b  4000235c <_vsnprintf+0x2c>
400026f8:	b2 07 60 01 	add  %i5, 1, %i1
400026fc:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002700:	b6 8e e0 02 	andcc  %i3, 2, %i3
40002704:	02 80 01 11 	be  40002b48 <_vsnprintf+0x818>
40002708:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
4000270c:	b2 10 20 01 	mov  1, %i1
40002710:	c8 06 80 00 	ld  [ %i2 ], %g4
40002714:	84 00 60 01 	add  %g1, 1, %g2
40002718:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
4000271c:	80 a0 40 03 	cmp  %g1, %g3
40002720:	1a 80 00 0a 	bcc  40002748 <_vsnprintf+0x418>
40002724:	b4 06 a0 04 	add  %i2, 4, %i2
40002728:	c4 06 00 00 	ld  [ %i0 ], %g2
4000272c:	80 a0 a0 00 	cmp  %g2, 0
40002730:	22 80 01 63 	be,a   40002cbc <_vsnprintf+0x98c>
40002734:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40002738:	91 29 20 18 	sll  %g4, 0x18, %o0
4000273c:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002740:	9f c0 80 00 	call  %g2
40002744:	91 3a 20 18 	sra  %o0, 0x18, %o0
40002748:	80 a6 e0 00 	cmp  %i3, 0
4000274c:	22 bf ff 04 	be,a   4000235c <_vsnprintf+0x2c>
40002750:	b2 07 60 01 	add  %i5, 1, %i1
40002754:	b6 10 20 20 	mov  0x20, %i3
40002758:	80 a7 00 19 	cmp  %i4, %i1
4000275c:	28 bf ff 00 	bleu,a   4000235c <_vsnprintf+0x2c>
40002760:	b2 07 60 01 	add  %i5, 1, %i1
40002764:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002768:	84 00 60 01 	add  %g1, 1, %g2
4000276c:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002770:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40002774:	80 a0 40 02 	cmp  %g1, %g2
40002778:	3a bf ff f8 	bcc,a   40002758 <_vsnprintf+0x428>
4000277c:	b2 06 60 01 	inc  %i1
40002780:	c4 06 00 00 	ld  [ %i0 ], %g2
40002784:	80 a0 a0 00 	cmp  %g2, 0
40002788:	22 80 01 1d 	be,a   40002bfc <_vsnprintf+0x8cc>
4000278c:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40002790:	90 10 20 20 	mov  0x20, %o0
40002794:	9f c0 80 00 	call  %g2
40002798:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
4000279c:	10 bf ff ef 	b  40002758 <_vsnprintf+0x428>
400027a0:	b2 06 60 01 	inc  %i1
400027a4:	85 28 60 18 	sll  %g1, 0x18, %g2
400027a8:	87 38 a0 18 	sra  %g2, 0x18, %g3
400027ac:	80 a0 e0 69 	cmp  %g3, 0x69
400027b0:	12 80 00 df 	bne  40002b2c <_vsnprintf+0x7fc>
400027b4:	80 a0 e0 64 	cmp  %g3, 0x64
400027b8:	07 00 00 10 	sethi  %hi(0x4000), %g3
400027bc:	b6 16 c0 03 	or  %i3, %g3, %i3
400027c0:	82 08 7f df 	and  %g1, -33, %g1
400027c4:	83 28 60 18 	sll  %g1, 0x18, %g1
400027c8:	83 38 60 18 	sra  %g1, 0x18, %g1
400027cc:	80 a0 60 58 	cmp  %g1, 0x58
400027d0:	22 80 00 0b 	be,a   400027fc <_vsnprintf+0x4cc>
400027d4:	a2 10 20 10 	mov  0x10, %l1
400027d8:	83 38 a0 18 	sra  %g2, 0x18, %g1
400027dc:	80 a0 60 6f 	cmp  %g1, 0x6f
400027e0:	02 80 00 0b 	be  4000280c <_vsnprintf+0x4dc>
400027e4:	a2 10 20 08 	mov  8, %l1
400027e8:	80 a0 60 62 	cmp  %g1, 0x62
400027ec:	02 80 00 08 	be  4000280c <_vsnprintf+0x4dc>
400027f0:	a2 10 20 02 	mov  2, %l1
400027f4:	b6 0e ff ef 	and  %i3, -17, %i3
400027f8:	a2 10 20 0a 	mov  0xa, %l1
400027fc:	85 38 a0 18 	sra  %g2, 0x18, %g2
40002800:	80 a0 a0 58 	cmp  %g2, 0x58
40002804:	22 80 00 02 	be,a   4000280c <_vsnprintf+0x4dc>
40002808:	b6 16 e0 20 	or  %i3, 0x20, %i3
4000280c:	80 8e e8 00 	btst  0x800, %i3
40002810:	02 80 00 03 	be  4000281c <_vsnprintf+0x4ec>
40002814:	b2 07 60 01 	add  %i5, 1, %i1
40002818:	b6 0e ff fe 	and  %i3, -2, %i3
4000281c:	03 00 00 10 	sethi  %hi(0x4000), %g1
40002820:	80 8e c0 01 	btst  %i3, %g1
40002824:	02 80 00 fc 	be  40002c14 <_vsnprintf+0x8e4>
40002828:	80 8e e4 00 	btst  0x400, %i3
4000282c:	12 80 01 5d 	bne  40002da0 <_vsnprintf+0xa70>
40002830:	80 8e e2 00 	btst  0x200, %i3
40002834:	02 80 01 28 	be  40002cd4 <_vsnprintf+0x9a4>
40002838:	80 8e e0 40 	btst  0x40, %i3
4000283c:	d6 06 80 00 	ld  [ %i2 ], %o3
40002840:	80 a2 e0 00 	cmp  %o3, 0
40002844:	04 80 01 3f 	ble  40002d40 <_vsnprintf+0xa10>
40002848:	b4 06 a0 04 	add  %i2, 4, %i2
4000284c:	83 3a e0 1f 	sra  %o3, 0x1f, %g1
40002850:	d6 27 bf cc 	st  %o3, [ %fp + -52 ]
40002854:	c2 27 bf c8 	st  %g1, [ %fp + -56 ]
40002858:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
4000285c:	f6 23 a0 60 	st  %i3, [ %sp + 0x60 ]
40002860:	90 10 00 18 	mov  %i0, %o0
40002864:	d2 07 bf c8 	ld  [ %fp + -56 ], %o1
40002868:	d4 07 bf cc 	ld  [ %fp + -52 ], %o2
4000286c:	97 32 e0 1f 	srl  %o3, 0x1f, %o3
40002870:	98 0c 60 1a 	and  %l1, 0x1a, %o4
40002874:	7f ff fa 5e 	call  400011ec <print_integer>
40002878:	9a 10 00 10 	mov  %l0, %o5
4000287c:	10 bf fe b9 	b  40002360 <_vsnprintf+0x30>
40002880:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002884:	f2 06 80 00 	ld  [ %i2 ], %i1
40002888:	80 a6 60 00 	cmp  %i1, 0
4000288c:	02 80 01 62 	be  40002e14 <_vsnprintf+0xae4>
40002890:	b4 06 a0 04 	add  %i2, 4, %i2
40002894:	82 94 20 00 	orcc  %l0, 0, %g1
40002898:	22 80 00 02 	be,a   400028a0 <_vsnprintf+0x570>
4000289c:	82 10 00 14 	mov  %l4, %g1
400028a0:	c4 0e 40 00 	ldub  [ %i1 ], %g2
400028a4:	91 28 a0 18 	sll  %g2, 0x18, %o0
400028a8:	80 a2 20 00 	cmp  %o0, 0
400028ac:	22 80 00 0c 	be,a   400028dc <_vsnprintf+0x5ac>
400028b0:	a2 10 20 00 	clr  %l1
400028b4:	10 80 00 04 	b  400028c4 <_vsnprintf+0x594>
400028b8:	a2 10 00 19 	mov  %i1, %l1
400028bc:	22 80 00 08 	be,a   400028dc <_vsnprintf+0x5ac>
400028c0:	a2 24 40 19 	sub  %l1, %i1, %l1
400028c4:	a2 04 60 01 	inc  %l1
400028c8:	c6 4c 40 00 	ldsb  [ %l1 ], %g3
400028cc:	80 a0 e0 00 	cmp  %g3, 0
400028d0:	32 bf ff fb 	bne,a   400028bc <_vsnprintf+0x58c>
400028d4:	82 80 7f ff 	addcc  %g1, -1, %g1
400028d8:	a2 24 40 19 	sub  %l1, %i1, %l1
400028dc:	ae 8e e8 00 	andcc  %i3, 0x800, %l7
400028e0:	22 80 00 06 	be,a   400028f8 <_vsnprintf+0x5c8>
400028e4:	b6 8e e0 02 	andcc  %i3, 2, %i3
400028e8:	80 a4 40 10 	cmp  %l1, %l0
400028ec:	38 80 00 02 	bgu,a   400028f4 <_vsnprintf+0x5c4>
400028f0:	a2 10 00 10 	mov  %l0, %l1
400028f4:	b6 8e e0 02 	andcc  %i3, 2, %i3
400028f8:	12 80 00 63 	bne  40002a84 <_vsnprintf+0x754>
400028fc:	f6 27 bf dc 	st  %i3, [ %fp + -36 ]
40002900:	80 a7 00 11 	cmp  %i4, %l1
40002904:	08 80 00 13 	bleu  40002950 <_vsnprintf+0x620>
40002908:	b6 04 60 01 	add  %l1, 1, %i3
4000290c:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002910:	84 00 60 01 	add  %g1, 1, %g2
40002914:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002918:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
4000291c:	80 a0 40 02 	cmp  %g1, %g2
40002920:	1a 80 00 09 	bcc  40002944 <_vsnprintf+0x614>
40002924:	a2 10 00 1b 	mov  %i3, %l1
40002928:	c4 06 00 00 	ld  [ %i0 ], %g2
4000292c:	80 a0 a0 00 	cmp  %g2, 0
40002930:	02 80 00 6b 	be  40002adc <_vsnprintf+0x7ac>
40002934:	90 10 20 20 	mov  0x20, %o0
40002938:	9f c0 80 00 	call  %g2
4000293c:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002940:	a2 10 00 1b 	mov  %i3, %l1
40002944:	80 a7 00 11 	cmp  %i4, %l1
40002948:	18 bf ff f1 	bgu  4000290c <_vsnprintf+0x5dc>
4000294c:	b6 04 60 01 	add  %l1, 1, %i3
40002950:	c4 0e 40 00 	ldub  [ %i1 ], %g2
40002954:	91 28 a0 18 	sll  %g2, 0x18, %o0
40002958:	80 a2 20 00 	cmp  %o0, 0
4000295c:	12 80 00 4d 	bne  40002a90 <_vsnprintf+0x760>
40002960:	a2 10 00 1b 	mov  %i3, %l1
40002964:	d8 07 bf dc 	ld  [ %fp + -36 ], %o4
40002968:	80 a3 20 00 	cmp  %o4, 0
4000296c:	22 bf fe 7c 	be,a   4000235c <_vsnprintf+0x2c>
40002970:	b2 07 60 01 	add  %i5, 1, %i1
40002974:	b6 10 20 20 	mov  0x20, %i3
40002978:	80 a7 00 11 	cmp  %i4, %l1
4000297c:	28 bf fe 78 	bleu,a   4000235c <_vsnprintf+0x2c>
40002980:	b2 07 60 01 	add  %i5, 1, %i1
40002984:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002988:	84 00 60 01 	add  %g1, 1, %g2
4000298c:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002990:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40002994:	80 a0 40 02 	cmp  %g1, %g2
40002998:	3a bf ff f8 	bcc,a   40002978 <_vsnprintf+0x648>
4000299c:	a2 04 60 01 	inc  %l1
400029a0:	c4 06 00 00 	ld  [ %i0 ], %g2
400029a4:	80 a0 a0 00 	cmp  %g2, 0
400029a8:	22 80 00 98 	be,a   40002c08 <_vsnprintf+0x8d8>
400029ac:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
400029b0:	90 10 20 20 	mov  0x20, %o0
400029b4:	9f c0 80 00 	call  %g2
400029b8:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
400029bc:	10 bf ff ef 	b  40002978 <_vsnprintf+0x648>
400029c0:	a2 04 60 01 	inc  %l1
400029c4:	83 28 60 18 	sll  %g1, 0x18, %g1
400029c8:	83 38 60 18 	sra  %g1, 0x18, %g1
400029cc:	80 a0 60 46 	cmp  %g1, 0x46
400029d0:	22 80 00 02 	be,a   400029d8 <_vsnprintf+0x6a8>
400029d4:	b6 16 e0 20 	or  %i3, 0x20, %i3
400029d8:	92 10 00 1a 	mov  %i2, %o1
400029dc:	94 10 20 08 	mov  8, %o2
400029e0:	40 00 0a 1b 	call  4000524c <__GI_memcpy>
400029e4:	90 07 bf f0 	add  %fp, -16, %o0
400029e8:	90 10 00 18 	mov  %i0, %o0
400029ec:	c0 23 a0 5c 	clr  [ %sp + 0x5c ]
400029f0:	d2 07 bf f0 	ld  [ %fp + -16 ], %o1
400029f4:	d4 07 bf f4 	ld  [ %fp + -12 ], %o2
400029f8:	96 10 00 10 	mov  %l0, %o3
400029fc:	98 10 00 1c 	mov  %i4, %o4
40002a00:	9a 10 00 1b 	mov  %i3, %o5
40002a04:	7f ff fd c7 	call  40002120 <print_floating_point>
40002a08:	b4 06 a0 08 	add  %i2, 8, %i2
40002a0c:	10 bf fe 54 	b  4000235c <_vsnprintf+0x2c>
40002a10:	b2 07 60 01 	add  %i5, 1, %i1
40002a14:	84 08 7f df 	and  %g1, -33, %g2
40002a18:	85 28 a0 18 	sll  %g2, 0x18, %g2
40002a1c:	85 38 a0 18 	sra  %g2, 0x18, %g2
40002a20:	80 a0 a0 47 	cmp  %g2, 0x47
40002a24:	12 80 00 04 	bne  40002a34 <_vsnprintf+0x704>
40002a28:	82 08 7f fd 	and  %g1, -3, %g1
40002a2c:	05 00 00 04 	sethi  %hi(0x1000), %g2
40002a30:	b6 16 c0 02 	or  %i3, %g2, %i3
40002a34:	83 28 60 18 	sll  %g1, 0x18, %g1
40002a38:	83 38 60 18 	sra  %g1, 0x18, %g1
40002a3c:	80 a0 60 45 	cmp  %g1, 0x45
40002a40:	22 80 00 02 	be,a   40002a48 <_vsnprintf+0x718>
40002a44:	b6 16 e0 20 	or  %i3, 0x20, %i3
40002a48:	92 10 00 1a 	mov  %i2, %o1
40002a4c:	94 10 20 08 	mov  8, %o2
40002a50:	40 00 09 ff 	call  4000524c <__GI_memcpy>
40002a54:	90 07 bf f8 	add  %fp, -8, %o0
40002a58:	82 10 20 01 	mov  1, %g1
40002a5c:	90 10 00 18 	mov  %i0, %o0
40002a60:	d2 07 bf f8 	ld  [ %fp + -8 ], %o1
40002a64:	d4 07 bf fc 	ld  [ %fp + -4 ], %o2
40002a68:	10 bf ff e4 	b  400029f8 <_vsnprintf+0x6c8>
40002a6c:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
40002a70:	9f c0 c0 00 	call  %g3
40002a74:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002a78:	c4 0e 40 00 	ldub  [ %i1 ], %g2
40002a7c:	a0 04 3f ff 	add  %l0, -1, %l0
40002a80:	91 28 a0 18 	sll  %g2, 0x18, %o0
40002a84:	80 a2 20 00 	cmp  %o0, 0
40002a88:	02 bf ff b8 	be  40002968 <_vsnprintf+0x638>
40002a8c:	d8 07 bf dc 	ld  [ %fp + -36 ], %o4
40002a90:	80 a5 e0 00 	cmp  %l7, 0
40002a94:	02 80 00 04 	be  40002aa4 <_vsnprintf+0x774>
40002a98:	80 a4 20 00 	cmp  %l0, 0
40002a9c:	02 bf ff b3 	be  40002968 <_vsnprintf+0x638>
40002aa0:	d8 07 bf dc 	ld  [ %fp + -36 ], %o4
40002aa4:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002aa8:	86 00 60 01 	add  %g1, 1, %g3
40002aac:	c6 26 20 0c 	st  %g3, [ %i0 + 0xc ]
40002ab0:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
40002ab4:	80 a0 40 03 	cmp  %g1, %g3
40002ab8:	1a bf ff f0 	bcc  40002a78 <_vsnprintf+0x748>
40002abc:	b2 06 60 01 	inc  %i1
40002ac0:	c6 06 00 00 	ld  [ %i0 ], %g3
40002ac4:	80 a0 e0 00 	cmp  %g3, 0
40002ac8:	12 bf ff ea 	bne  40002a70 <_vsnprintf+0x740>
40002acc:	91 3a 20 18 	sra  %o0, 0x18, %o0
40002ad0:	c6 06 20 08 	ld  [ %i0 + 8 ], %g3
40002ad4:	10 bf ff e9 	b  40002a78 <_vsnprintf+0x748>
40002ad8:	c4 28 c0 01 	stb  %g2, [ %g3 + %g1 ]
40002adc:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40002ae0:	86 10 20 20 	mov  0x20, %g3
40002ae4:	a2 10 00 1b 	mov  %i3, %l1
40002ae8:	10 bf ff 97 	b  40002944 <_vsnprintf+0x614>
40002aec:	c6 28 80 01 	stb  %g3, [ %g2 + %g1 ]
40002af0:	80 a0 60 00 	cmp  %g1, 0
40002af4:	22 bf fe 38 	be,a   400023d4 <_vsnprintf+0xa4>
40002af8:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
40002afc:	c6 06 20 08 	ld  [ %i0 + 8 ], %g3
40002b00:	80 a0 e0 00 	cmp  %g3, 0
40002b04:	22 bf fe 34 	be,a   400023d4 <_vsnprintf+0xa4>
40002b08:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
40002b0c:	c4 06 20 0c 	ld  [ %i0 + 0xc ], %g2
40002b10:	80 a0 40 02 	cmp  %g1, %g2
40002b14:	28 80 00 02 	bleu,a   40002b1c <_vsnprintf+0x7ec>
40002b18:	84 00 7f ff 	add  %g1, -1, %g2
40002b1c:	c0 28 c0 02 	clrb  [ %g3 + %g2 ]
40002b20:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
40002b24:	81 c7 e0 08 	ret 
40002b28:	81 e8 00 00 	restore 
40002b2c:	32 bf ff 26 	bne,a   400027c4 <_vsnprintf+0x494>
40002b30:	82 08 7f df 	and  %g1, -33, %g1
40002b34:	10 bf ff 22 	b  400027bc <_vsnprintf+0x48c>
40002b38:	07 00 00 10 	sethi  %hi(0x4000), %g3
40002b3c:	c4 28 40 00 	stb  %g2, [ %g1 ]
40002b40:	10 bf fe 07 	b  4000235c <_vsnprintf+0x2c>
40002b44:	b2 07 60 01 	add  %i5, 1, %i1
40002b48:	84 10 20 01 	mov  1, %g2
40002b4c:	a0 10 20 20 	mov  0x20, %l0
40002b50:	80 a7 00 02 	cmp  %i4, %g2
40002b54:	08 bf fe ef 	bleu  40002710 <_vsnprintf+0x3e0>
40002b58:	b2 00 a0 01 	add  %g2, 1, %i1
40002b5c:	84 00 60 01 	add  %g1, 1, %g2
40002b60:	80 a0 c0 01 	cmp  %g3, %g1
40002b64:	08 80 00 1d 	bleu  40002bd8 <_vsnprintf+0x8a8>
40002b68:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002b6c:	c4 06 00 00 	ld  [ %i0 ], %g2
40002b70:	80 a0 a0 00 	cmp  %g2, 0
40002b74:	02 80 00 1c 	be  40002be4 <_vsnprintf+0x8b4>
40002b78:	90 10 20 20 	mov  0x20, %o0
40002b7c:	9f c0 80 00 	call  %g2
40002b80:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002b84:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002b88:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
40002b8c:	10 bf ff f1 	b  40002b50 <_vsnprintf+0x820>
40002b90:	84 10 00 19 	mov  %i1, %g2
40002b94:	82 10 20 0a 	mov  0xa, %g1
40002b98:	d8 23 a0 60 	st  %o4, [ %sp + 0x60 ]
40002b9c:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
40002ba0:	90 10 00 18 	mov  %i0, %o0
40002ba4:	92 10 20 00 	clr  %o1
40002ba8:	96 10 20 00 	clr  %o3
40002bac:	98 10 20 10 	mov  0x10, %o4
40002bb0:	9a 10 00 10 	mov  %l0, %o5
40002bb4:	7f ff f9 8e 	call  400011ec <print_integer>
40002bb8:	b2 07 60 01 	add  %i5, 1, %i1
40002bbc:	10 bf fd e9 	b  40002360 <_vsnprintf+0x30>
40002bc0:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002bc4:	b6 16 e0 02 	or  %i3, 2, %i3
40002bc8:	b8 20 00 1c 	neg  %i4
40002bcc:	c2 08 e0 01 	ldub  [ %g3 + 1 ], %g1
40002bd0:	10 bf fe 1e 	b  40002448 <_vsnprintf+0x118>
40002bd4:	ba 07 60 01 	inc  %i5
40002bd8:	82 10 00 02 	mov  %g2, %g1
40002bdc:	10 bf ff dd 	b  40002b50 <_vsnprintf+0x820>
40002be0:	84 10 00 19 	mov  %i1, %g2
40002be4:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40002be8:	e0 28 80 01 	stb  %l0, [ %g2 + %g1 ]
40002bec:	84 10 00 19 	mov  %i1, %g2
40002bf0:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002bf4:	10 bf ff d7 	b  40002b50 <_vsnprintf+0x820>
40002bf8:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
40002bfc:	b2 06 60 01 	inc  %i1
40002c00:	10 bf fe d6 	b  40002758 <_vsnprintf+0x428>
40002c04:	f6 28 80 01 	stb  %i3, [ %g2 + %g1 ]
40002c08:	a2 04 60 01 	inc  %l1
40002c0c:	10 bf ff 5b 	b  40002978 <_vsnprintf+0x648>
40002c10:	f6 28 80 01 	stb  %i3, [ %g2 + %g1 ]
40002c14:	12 80 00 53 	bne  40002d60 <_vsnprintf+0xa30>
40002c18:	ba 0e ff f3 	and  %i3, -13, %i5
40002c1c:	80 8e e2 00 	btst  0x200, %i3
40002c20:	12 80 00 79 	bne  40002e04 <_vsnprintf+0xad4>
40002c24:	80 8e e0 40 	btst  0x40, %i3
40002c28:	32 80 00 42 	bne,a   40002d30 <_vsnprintf+0xa00>
40002c2c:	d4 0e a0 03 	ldub  [ %i2 + 3 ], %o2
40002c30:	d4 06 80 00 	ld  [ %i2 ], %o2
40002c34:	80 8e e0 80 	btst  0x80, %i3
40002c38:	02 80 00 03 	be  40002c44 <_vsnprintf+0x914>
40002c3c:	b4 06 a0 04 	add  %i2, 4, %i2
40002c40:	94 0a 80 15 	and  %o2, %l5, %o2
40002c44:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
40002c48:	fa 23 a0 60 	st  %i5, [ %sp + 0x60 ]
40002c4c:	90 10 00 18 	mov  %i0, %o0
40002c50:	92 10 20 00 	clr  %o1
40002c54:	96 10 20 00 	clr  %o3
40002c58:	98 0c 60 1a 	and  %l1, 0x1a, %o4
40002c5c:	7f ff f9 64 	call  400011ec <print_integer>
40002c60:	9a 10 00 10 	mov  %l0, %o5
40002c64:	10 bf fd bf 	b  40002360 <_vsnprintf+0x30>
40002c68:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002c6c:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
40002c70:	b6 16 e0 c0 	or  %i3, 0xc0, %i3
40002c74:	10 bf fe 08 	b  40002494 <_vsnprintf+0x164>
40002c78:	ba 07 60 02 	add  %i5, 2, %i5
40002c7c:	32 80 00 09 	bne,a   40002ca0 <_vsnprintf+0x970>
40002c80:	c4 20 40 00 	st  %g2, [ %g1 ]
40002c84:	80 8e e4 00 	btst  0x400, %i3
40002c88:	22 80 00 06 	be,a   40002ca0 <_vsnprintf+0x970>
40002c8c:	c4 20 40 00 	st  %g2, [ %g1 ]
40002c90:	c0 20 40 00 	clr  [ %g1 ]
40002c94:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
40002c98:	10 bf fd b1 	b  4000235c <_vsnprintf+0x2c>
40002c9c:	b2 07 60 01 	add  %i5, 1, %i1
40002ca0:	10 bf fd af 	b  4000235c <_vsnprintf+0x2c>
40002ca4:	b2 07 60 01 	add  %i5, 1, %i1
40002ca8:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40002cac:	86 10 20 25 	mov  0x25, %g3
40002cb0:	b2 07 60 01 	add  %i5, 1, %i1
40002cb4:	10 bf fd aa 	b  4000235c <_vsnprintf+0x2c>
40002cb8:	c6 28 80 01 	stb  %g3, [ %g2 + %g1 ]
40002cbc:	10 bf fe a3 	b  40002748 <_vsnprintf+0x418>
40002cc0:	c8 28 80 01 	stb  %g4, [ %g2 + %g1 ]
40002cc4:	c6 06 20 08 	ld  [ %i0 + 8 ], %g3
40002cc8:	b2 07 60 01 	add  %i5, 1, %i1
40002ccc:	10 bf fd a4 	b  4000235c <_vsnprintf+0x2c>
40002cd0:	c2 28 c0 02 	stb  %g1, [ %g3 + %g2 ]
40002cd4:	32 80 00 19 	bne,a   40002d38 <_vsnprintf+0xa08>
40002cd8:	d6 4e a0 03 	ldsb  [ %i2 + 3 ], %o3
40002cdc:	80 8e e0 80 	btst  0x80, %i3
40002ce0:	22 80 00 5e 	be,a   40002e58 <_vsnprintf+0xb28>
40002ce4:	d6 06 80 00 	ld  [ %i2 ], %o3
40002ce8:	d6 56 a0 02 	ldsh  [ %i2 + 2 ], %o3
40002cec:	b4 06 a0 04 	add  %i2, 4, %i2
40002cf0:	80 a2 e0 00 	cmp  %o3, 0
40002cf4:	04 80 00 51 	ble  40002e38 <_vsnprintf+0xb08>
40002cf8:	99 3a e0 1f 	sra  %o3, 0x1f, %o4
40002cfc:	d6 27 bf c4 	st  %o3, [ %fp + -60 ]
40002d00:	d8 27 bf c0 	st  %o4, [ %fp + -64 ]
40002d04:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
40002d08:	f6 23 a0 60 	st  %i3, [ %sp + 0x60 ]
40002d0c:	90 10 00 18 	mov  %i0, %o0
40002d10:	d2 07 bf c0 	ld  [ %fp + -64 ], %o1
40002d14:	d4 07 bf c4 	ld  [ %fp + -60 ], %o2
40002d18:	97 32 e0 1f 	srl  %o3, 0x1f, %o3
40002d1c:	98 0c 60 1a 	and  %l1, 0x1a, %o4
40002d20:	7f ff f9 33 	call  400011ec <print_integer>
40002d24:	9a 10 00 10 	mov  %l0, %o5
40002d28:	10 bf fd 8e 	b  40002360 <_vsnprintf+0x30>
40002d2c:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002d30:	10 bf ff c5 	b  40002c44 <_vsnprintf+0x914>
40002d34:	b4 06 a0 04 	add  %i2, 4, %i2
40002d38:	10 bf ff ee 	b  40002cf0 <_vsnprintf+0x9c0>
40002d3c:	b4 06 a0 04 	add  %i2, 4, %i2
40002d40:	87 3a e0 1f 	sra  %o3, 0x1f, %g3
40002d44:	d6 27 bf bc 	st  %o3, [ %fp + -68 ]
40002d48:	c6 27 bf b8 	st  %g3, [ %fp + -72 ]
40002d4c:	c4 1f bf b8 	ldd  [ %fp + -72 ], %g2
40002d50:	86 a0 00 03 	subcc  %g0, %g3, %g3
40002d54:	84 60 00 02 	subx  %g0, %g2, %g2
40002d58:	10 bf fe c0 	b  40002858 <_vsnprintf+0x528>
40002d5c:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
40002d60:	92 10 00 1a 	mov  %i2, %o1
40002d64:	90 07 bf e8 	add  %fp, -24, %o0
40002d68:	40 00 09 39 	call  4000524c <__GI_memcpy>
40002d6c:	94 10 20 08 	mov  8, %o2
40002d70:	b4 06 a0 08 	add  %i2, 8, %i2
40002d74:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
40002d78:	fa 23 a0 60 	st  %i5, [ %sp + 0x60 ]
40002d7c:	90 10 00 18 	mov  %i0, %o0
40002d80:	d2 07 bf e8 	ld  [ %fp + -24 ], %o1
40002d84:	d4 07 bf ec 	ld  [ %fp + -20 ], %o2
40002d88:	96 10 20 00 	clr  %o3
40002d8c:	98 0c 60 1a 	and  %l1, 0x1a, %o4
40002d90:	7f ff f9 17 	call  400011ec <print_integer>
40002d94:	9a 10 00 10 	mov  %l0, %o5
40002d98:	10 bf fd 72 	b  40002360 <_vsnprintf+0x30>
40002d9c:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002da0:	92 10 00 1a 	mov  %i2, %o1
40002da4:	90 07 bf e0 	add  %fp, -32, %o0
40002da8:	40 00 09 29 	call  4000524c <__GI_memcpy>
40002dac:	94 10 20 08 	mov  8, %o2
40002db0:	c4 1f bf e0 	ldd  [ %fp + -32 ], %g2
40002db4:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
40002db8:	83 38 a0 1f 	sra  %g2, 0x1f, %g1
40002dbc:	97 30 a0 1f 	srl  %g2, 0x1f, %o3
40002dc0:	c2 27 bf d4 	st  %g1, [ %fp + -44 ]
40002dc4:	c2 27 bf d0 	st  %g1, [ %fp + -48 ]
40002dc8:	d8 1f bf d0 	ldd  [ %fp + -48 ], %o4
40002dcc:	b8 1b 00 02 	xor  %o4, %g2, %i4
40002dd0:	ba 1b 40 03 	xor  %o5, %g3, %i5
40002dd4:	86 a7 40 0d 	subcc  %i5, %o5, %g3
40002dd8:	84 67 00 0c 	subx  %i4, %o4, %g2
40002ddc:	b4 06 a0 08 	add  %i2, 8, %i2
40002de0:	f6 23 a0 60 	st  %i3, [ %sp + 0x60 ]
40002de4:	90 10 00 18 	mov  %i0, %o0
40002de8:	98 0c 60 1a 	and  %l1, 0x1a, %o4
40002dec:	92 10 00 02 	mov  %g2, %o1
40002df0:	94 10 00 03 	mov  %g3, %o2
40002df4:	7f ff f8 fe 	call  400011ec <print_integer>
40002df8:	9a 10 00 10 	mov  %l0, %o5
40002dfc:	10 bf fd 59 	b  40002360 <_vsnprintf+0x30>
40002e00:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002e04:	d4 06 80 00 	ld  [ %i2 ], %o2
40002e08:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
40002e0c:	10 bf ff 8f 	b  40002c48 <_vsnprintf+0x918>
40002e10:	b4 06 a0 04 	add  %i2, 4, %i2
40002e14:	90 10 00 18 	mov  %i0, %o0
40002e18:	92 10 00 16 	mov  %l6, %o1
40002e1c:	94 10 20 06 	mov  6, %o2
40002e20:	96 10 00 1c 	mov  %i4, %o3
40002e24:	98 10 00 1b 	mov  %i3, %o4
40002e28:	7f ff f8 9a 	call  40001090 <out_rev_>
40002e2c:	b2 07 60 01 	add  %i5, 1, %i1
40002e30:	10 bf fd 4c 	b  40002360 <_vsnprintf+0x30>
40002e34:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002e38:	d6 27 bf b4 	st  %o3, [ %fp + -76 ]
40002e3c:	83 3a e0 1f 	sra  %o3, 0x1f, %g1
40002e40:	c2 27 bf b0 	st  %g1, [ %fp + -80 ]
40002e44:	c4 1f bf b0 	ldd  [ %fp + -80 ], %g2
40002e48:	86 a0 00 03 	subcc  %g0, %g3, %g3
40002e4c:	84 60 00 02 	subx  %g0, %g2, %g2
40002e50:	10 bf ff ad 	b  40002d04 <_vsnprintf+0x9d4>
40002e54:	c4 3f bf c0 	std  %g2, [ %fp + -64 ]
40002e58:	10 bf ff a6 	b  40002cf0 <_vsnprintf+0x9c0>
40002e5c:	b4 06 a0 04 	add  %i2, 4, %i2

40002e60 <uart_send_char>:
40002e60:	9d e3 bf a0 	save  %sp, -96, %sp
40002e64:	40 00 03 81 	call  40003c68 <__ajit_serial_putchar_via_vmap__>
40002e68:	90 10 00 18 	mov  %i0, %o0
40002e6c:	80 a2 20 00 	cmp  %o0, 0
40002e70:	02 bf ff fd 	be  40002e64 <uart_send_char+0x4>
40002e74:	01 00 00 00 	nop 
40002e78:	40 00 02 87 	call  40003894 <__ajit_read_serial_control_register_via_vmap__>
40002e7c:	01 00 00 00 	nop 
40002e80:	90 0a 20 09 	and  %o0, 9, %o0
40002e84:	80 a2 20 09 	cmp  %o0, 9
40002e88:	02 bf ff fc 	be  40002e78 <uart_send_char+0x18>
40002e8c:	01 00 00 00 	nop 
40002e90:	81 c7 e0 08 	ret 
40002e94:	81 e8 00 00 	restore 

40002e98 <vprintf_>:
40002e98:	9d e3 bf 88 	save  %sp, -120, %sp
40002e9c:	03 10 00 04 	sethi  %hi(0x40001000), %g1
40002ea0:	82 10 60 58 	or  %g1, 0x58, %g1	! 40001058 <putchar_wrapper>
40002ea4:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
40002ea8:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
40002eac:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffffff <ajit_global_sw_trap_handlers+0x3ffeeda7>
40002eb0:	92 10 00 18 	mov  %i0, %o1
40002eb4:	c0 27 bf f0 	clr  [ %fp + -16 ]
40002eb8:	c0 27 bf f4 	clr  [ %fp + -12 ]
40002ebc:	c0 27 bf f8 	clr  [ %fp + -8 ]
40002ec0:	90 07 bf ec 	add  %fp, -20, %o0
40002ec4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40002ec8:	7f ff fd 1a 	call  40002330 <_vsnprintf>
40002ecc:	94 10 00 19 	mov  %i1, %o2
40002ed0:	81 c7 e0 08 	ret 
40002ed4:	91 e8 00 08 	restore  %g0, %o0, %o0

40002ed8 <vsnprintf_>:
40002ed8:	9d e3 bf 88 	save  %sp, -120, %sp
40002edc:	80 a6 60 00 	cmp  %i1, 0
40002ee0:	06 80 00 0f 	bl  40002f1c <vsnprintf_+0x44>
40002ee4:	80 a0 00 18 	cmp  %g0, %i0
40002ee8:	82 60 20 00 	subx  %g0, 0, %g1
40002eec:	f0 27 bf f4 	st  %i0, [ %fp + -12 ]
40002ef0:	b2 0e 40 01 	and  %i1, %g1, %i1
40002ef4:	c0 27 bf ec 	clr  [ %fp + -20 ]
40002ef8:	c0 27 bf f0 	clr  [ %fp + -16 ]
40002efc:	c0 27 bf f8 	clr  [ %fp + -8 ]
40002f00:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
40002f04:	90 07 bf ec 	add  %fp, -20, %o0
40002f08:	92 10 00 1a 	mov  %i2, %o1
40002f0c:	7f ff fd 09 	call  40002330 <_vsnprintf>
40002f10:	94 10 00 1b 	mov  %i3, %o2
40002f14:	81 c7 e0 08 	ret 
40002f18:	91 e8 00 08 	restore  %g0, %o0, %o0
40002f1c:	82 60 20 00 	subx  %g0, 0, %g1
40002f20:	f0 27 bf f4 	st  %i0, [ %fp + -12 ]
40002f24:	c0 27 bf ec 	clr  [ %fp + -20 ]
40002f28:	c0 27 bf f0 	clr  [ %fp + -16 ]
40002f2c:	c0 27 bf f8 	clr  [ %fp + -8 ]
40002f30:	90 07 bf ec 	add  %fp, -20, %o0
40002f34:	92 10 00 1a 	mov  %i2, %o1
40002f38:	94 10 00 1b 	mov  %i3, %o2
40002f3c:	33 1f ff ff 	sethi  %hi(0x7ffffc00), %i1
40002f40:	b2 16 63 ff 	or  %i1, 0x3ff, %i1	! 7fffffff <ajit_global_sw_trap_handlers+0x3ffeeda7>
40002f44:	b2 0e 40 01 	and  %i1, %g1, %i1
40002f48:	7f ff fc fa 	call  40002330 <_vsnprintf>
40002f4c:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
40002f50:	81 c7 e0 08 	ret 
40002f54:	91 e8 00 08 	restore  %g0, %o0, %o0

40002f58 <vsprintf_>:
40002f58:	96 10 00 0a 	mov  %o2, %o3
40002f5c:	94 10 00 09 	mov  %o1, %o2
40002f60:	13 1f ff ff 	sethi  %hi(0x7ffffc00), %o1
40002f64:	92 12 63 ff 	or  %o1, 0x3ff, %o1	! 7fffffff <ajit_global_sw_trap_handlers+0x3ffeeda7>
40002f68:	82 13 c0 00 	mov  %o7, %g1
40002f6c:	7f ff ff db 	call  40002ed8 <vsnprintf_>
40002f70:	9e 10 40 00 	mov  %g1, %o7

40002f74 <vfctprintf>:
40002f74:	9d e3 bf 88 	save  %sp, -120, %sp
40002f78:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
40002f7c:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffffff <ajit_global_sw_trap_handlers+0x3ffeeda7>
40002f80:	f0 27 bf ec 	st  %i0, [ %fp + -20 ]
40002f84:	f2 27 bf f0 	st  %i1, [ %fp + -16 ]
40002f88:	c0 27 bf f4 	clr  [ %fp + -12 ]
40002f8c:	c0 27 bf f8 	clr  [ %fp + -8 ]
40002f90:	90 07 bf ec 	add  %fp, -20, %o0
40002f94:	92 10 00 1a 	mov  %i2, %o1
40002f98:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40002f9c:	7f ff fc e5 	call  40002330 <_vsnprintf>
40002fa0:	94 10 00 1b 	mov  %i3, %o2
40002fa4:	81 c7 e0 08 	ret 
40002fa8:	91 e8 00 08 	restore  %g0, %o0, %o0

40002fac <printf_>:
40002fac:	9d e3 bf 98 	save  %sp, -104, %sp
40002fb0:	92 07 a0 48 	add  %fp, 0x48, %o1
40002fb4:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40002fb8:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40002fbc:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40002fc0:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40002fc4:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40002fc8:	d2 27 bf fc 	st  %o1, [ %fp + -4 ]
40002fcc:	7f ff ff b3 	call  40002e98 <vprintf_>
40002fd0:	90 10 00 18 	mov  %i0, %o0
40002fd4:	81 c7 e0 08 	ret 
40002fd8:	91 e8 00 08 	restore  %g0, %o0, %o0

40002fdc <sprintf_>:
40002fdc:	9d e3 bf 98 	save  %sp, -104, %sp
40002fe0:	94 07 a0 4c 	add  %fp, 0x4c, %o2
40002fe4:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40002fe8:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40002fec:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40002ff0:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40002ff4:	d4 27 bf fc 	st  %o2, [ %fp + -4 ]
40002ff8:	90 10 00 18 	mov  %i0, %o0
40002ffc:	7f ff ff d7 	call  40002f58 <vsprintf_>
40003000:	92 10 00 19 	mov  %i1, %o1
40003004:	81 c7 e0 08 	ret 
40003008:	91 e8 00 08 	restore  %g0, %o0, %o0

4000300c <snprintf_>:
4000300c:	9d e3 bf 98 	save  %sp, -104, %sp
40003010:	96 07 a0 50 	add  %fp, 0x50, %o3
40003014:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40003018:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
4000301c:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40003020:	d6 27 bf fc 	st  %o3, [ %fp + -4 ]
40003024:	90 10 00 18 	mov  %i0, %o0
40003028:	92 10 00 19 	mov  %i1, %o1
4000302c:	7f ff ff ab 	call  40002ed8 <vsnprintf_>
40003030:	94 10 00 1a 	mov  %i2, %o2
40003034:	81 c7 e0 08 	ret 
40003038:	91 e8 00 08 	restore  %g0, %o0, %o0

4000303c <fctprintf>:
4000303c:	9d e3 bf 98 	save  %sp, -104, %sp
40003040:	96 07 a0 50 	add  %fp, 0x50, %o3
40003044:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40003048:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
4000304c:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40003050:	d6 27 bf fc 	st  %o3, [ %fp + -4 ]
40003054:	90 10 00 18 	mov  %i0, %o0
40003058:	92 10 00 19 	mov  %i1, %o1
4000305c:	7f ff ff c6 	call  40002f74 <vfctprintf>
40003060:	94 10 00 1a 	mov  %i2, %o2
40003064:	81 c7 e0 08 	ret 
40003068:	91 e8 00 08 	restore  %g0, %o0, %o0
4000306c:	40 00 34 e4 	call  400103fc <__sparc_get_pc_thunk.l7+0x62d8>
40003070:	40 00 35 1c 	call  400104e0 <__clz_tab+0x50>
40003074:	40 00 35 28 	call  40010514 <__clz_tab+0x84>
40003078:	40 00 35 34 	call  40010548 <__clz_tab+0xb8>
4000307c:	40 00 35 40 	call  4001057c <__clz_tab+0xec>
40003080:	40 00 35 4c 	call  400105b0 <__clz_tab+0x120>
40003084:	40 00 35 58 	call  400105e4 <__clz_tab+0x154>
40003088:	40 00 35 64 	call  40010618 <__clz_tab+0x188>
4000308c:	40 00 35 70 	call  4001064c <__clz_tab+0x1bc>
40003090:	40 00 35 7c 	call  40010680 <__clz_tab+0x1f0>
40003094:	40 00 35 88 	call  400106b4 <__clz_tab+0x224>
40003098:	40 00 35 94 	call  400106e8 <__clz_tab+0x258>
4000309c:	40 00 35 a0 	call  4001071c <__clz_tab+0x28c>
400030a0:	40 00 35 ac 	call  40010750 <__clz_tab+0x2c0>
400030a4:	40 00 35 04 	call  400104b4 <__clz_tab+0x24>
400030a8:	40 00 35 10 	call  400104e8 <__clz_tab+0x58>
400030ac:	40 00 35 c8 	call  400107cc <_GLOBAL_OFFSET_TABLE_+0x34>
400030b0:	40 00 36 00 	call  400108b0 <_GLOBAL_OFFSET_TABLE_+0x118>
400030b4:	40 00 36 0c 	call  400108e4 <_GLOBAL_OFFSET_TABLE_+0x14c>
400030b8:	40 00 36 18 	call  40010918 <_GLOBAL_OFFSET_TABLE_+0x180>
400030bc:	40 00 36 24 	call  4001094c <_GLOBAL_OFFSET_TABLE_+0x1b4>
400030c0:	40 00 36 30 	call  40010980 <_GLOBAL_OFFSET_TABLE_+0x1e8>
400030c4:	40 00 36 3c 	call  400109b4 <_GLOBAL_OFFSET_TABLE_+0x21c>
400030c8:	40 00 36 48 	call  400109e8 <_GLOBAL_OFFSET_TABLE_+0x250>
400030cc:	40 00 36 54 	call  40010a1c <_GLOBAL_OFFSET_TABLE_+0x284>
400030d0:	40 00 36 60 	call  40010a50 <_GLOBAL_OFFSET_TABLE_+0x2b8>
400030d4:	40 00 36 6c 	call  40010a84 <_GLOBAL_OFFSET_TABLE_+0x2ec>
400030d8:	40 00 36 78 	call  40010ab8 <_GLOBAL_OFFSET_TABLE_+0x320>
400030dc:	40 00 36 84 	call  40010aec <_GLOBAL_OFFSET_TABLE_+0x354>
400030e0:	40 00 36 90 	call  40010b20 <_GLOBAL_OFFSET_TABLE_+0x388>
400030e4:	40 00 35 e8 	call  40010884 <_GLOBAL_OFFSET_TABLE_+0xec>
400030e8:	40 00 35 f4 	call  400108b8 <_GLOBAL_OFFSET_TABLE_+0x120>

400030ec <__ajit_clear_all_gp_registers__>:
400030ec:	82 10 00 00 	mov  %g0, %g1
400030f0:	84 10 00 00 	mov  %g0, %g2
400030f4:	86 10 00 00 	mov  %g0, %g3
400030f8:	88 10 00 00 	mov  %g0, %g4
400030fc:	8a 10 00 00 	mov  %g0, %g5
40003100:	8c 10 00 00 	mov  %g0, %g6
40003104:	8e 10 00 00 	mov  %g0, %g7
40003108:	b0 10 00 00 	mov  %g0, %i0
4000310c:	b2 10 00 00 	mov  %g0, %i1
40003110:	b4 10 00 00 	mov  %g0, %i2
40003114:	b6 10 00 00 	mov  %g0, %i3
40003118:	b8 10 00 00 	mov  %g0, %i4
4000311c:	ba 10 00 00 	mov  %g0, %i5
40003120:	bc 10 00 00 	mov  %g0, %fp
40003124:	be 10 00 00 	mov  %g0, %i7
40003128:	a0 10 00 00 	mov  %g0, %l0
4000312c:	a2 10 00 00 	mov  %g0, %l1
40003130:	a4 10 00 00 	mov  %g0, %l2
40003134:	a6 10 00 00 	mov  %g0, %l3
40003138:	a8 10 00 00 	mov  %g0, %l4
4000313c:	aa 10 00 00 	mov  %g0, %l5
40003140:	ac 10 00 00 	mov  %g0, %l6
40003144:	ae 10 00 00 	mov  %g0, %l7
40003148:	90 10 00 00 	mov  %g0, %o0
4000314c:	92 10 00 00 	mov  %g0, %o1
40003150:	94 10 00 00 	mov  %g0, %o2
40003154:	96 10 00 00 	mov  %g0, %o3
40003158:	98 10 00 00 	mov  %g0, %o4
4000315c:	9a 10 00 00 	mov  %g0, %o5
40003160:	9c 10 00 00 	mov  %g0, %sp
40003164:	9e 10 00 00 	mov  %g0, %o7
40003168:	82 10 20 07 	mov  7, %g1
4000316c:	81 e0 00 00 	save 
40003170:	a0 10 00 00 	mov  %g0, %l0
40003174:	a2 10 00 00 	mov  %g0, %l1
40003178:	a4 10 00 00 	mov  %g0, %l2
4000317c:	a6 10 00 00 	mov  %g0, %l3
40003180:	a8 10 00 00 	mov  %g0, %l4
40003184:	aa 10 00 00 	mov  %g0, %l5
40003188:	ac 10 00 00 	mov  %g0, %l6
4000318c:	ae 10 00 00 	mov  %g0, %l7
40003190:	90 10 00 00 	mov  %g0, %o0
40003194:	92 10 00 00 	mov  %g0, %o1
40003198:	94 10 00 00 	mov  %g0, %o2
4000319c:	96 10 00 00 	mov  %g0, %o3
400031a0:	98 10 00 00 	mov  %g0, %o4
400031a4:	9a 10 00 00 	mov  %g0, %o5
400031a8:	9c 10 00 00 	mov  %g0, %sp
400031ac:	9e 10 00 00 	mov  %g0, %o7
400031b0:	82 80 7f ff 	addcc  %g1, -1, %g1
400031b4:	12 bf ff ee 	bne  4000316c <__ajit_clear_all_gp_registers__+0x80>
400031b8:	01 00 00 00 	nop 
400031bc:	82 10 20 07 	mov  7, %g1	! 7 <__DYNAMIC+0x7>
400031c0:	81 e8 00 00 	restore 
400031c4:	82 80 7f ff 	addcc  %g1, -1, %g1
400031c8:	12 bf ff fe 	bne  400031c0 <__ajit_clear_all_gp_registers__+0xd4>
400031cc:	01 00 00 00 	nop 
400031d0:	81 c3 e0 08 	retl 
400031d4:	01 00 00 00 	nop 

400031d8 <ajit_read_from_scratch_pad>:
400031d8:	80 a2 20 1f 	cmp  %o0, 0x1f
400031dc:	18 80 00 05 	bgu  400031f0 <ajit_read_from_scratch_pad+0x18>
400031e0:	82 10 20 00 	clr  %g1
400031e4:	91 2a 20 02 	sll  %o0, 2, %o0
400031e8:	03 3f ff cb 	sethi  %hi(0xffff2c00), %g1
400031ec:	c2 02 00 01 	ld  [ %o0 + %g1 ], %g1
400031f0:	81 c3 e0 08 	retl 
400031f4:	90 10 00 01 	mov  %g1, %o0

400031f8 <ajit_write_to_scratch_pad>:
400031f8:	80 a2 20 1f 	cmp  %o0, 0x1f
400031fc:	18 80 00 04 	bgu  4000320c <ajit_write_to_scratch_pad+0x14>
40003200:	91 2a 20 02 	sll  %o0, 2, %o0
40003204:	03 3f ff cb 	sethi  %hi(0xffff2c00), %g1
40003208:	d2 22 00 01 	st  %o1, [ %o0 + %g1 ]
4000320c:	81 c3 e0 08 	retl 
40003210:	01 00 00 00 	nop 

40003214 <ajit_configure_i2c_master>:
40003214:	81 80 20 00 	mov  %g0, %y
40003218:	01 00 00 00 	nop 
4000321c:	01 00 00 00 	nop 
40003220:	01 00 00 00 	nop 
40003224:	92 72 00 09 	udiv  %o0, %o1, %o1
40003228:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
4000322c:	93 32 60 02 	srl  %o1, 2, %o1
40003230:	82 10 62 00 	or  %g1, 0x200, %g1
40003234:	90 10 20 00 	clr  %o0
40003238:	81 c3 e0 08 	retl 
4000323c:	d2 20 40 00 	st  %o1, [ %g1 ]

40003240 <ajit_i2c_master_is_ready>:
40003240:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40003244:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3608 <ajit_global_sw_trap_handlers+0xbffe23b0>
40003248:	d0 00 40 00 	ld  [ %g1 ], %o0
4000324c:	91 32 20 0a 	srl  %o0, 0xa, %o0
40003250:	81 c3 e0 08 	retl 
40003254:	90 0a 20 01 	and  %o0, 1, %o0

40003258 <ajit_i2c_master_write_command>:
40003258:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
4000325c:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3604 <ajit_global_sw_trap_handlers+0xbffe23ac>
40003260:	81 c3 e0 08 	retl 
40003264:	d0 20 40 00 	st  %o0, [ %g1 ]

40003268 <ajit_i2c_master_read_status>:
40003268:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
4000326c:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3608 <ajit_global_sw_trap_handlers+0xbffe23b0>
40003270:	81 c3 e0 08 	retl 
40003274:	d0 00 40 00 	ld  [ %g1 ], %o0

40003278 <ajit_i2c_master_access_slave_memory_device>:
40003278:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
4000327c:	84 10 62 08 	or  %g1, 0x208, %g2	! ffff3608 <ajit_global_sw_trap_handlers+0xbffe23b0>
40003280:	c4 00 80 00 	ld  [ %g2 ], %g2
40003284:	80 88 a4 00 	btst  0x400, %g2
40003288:	02 80 00 11 	be  400032cc <ajit_i2c_master_access_slave_memory_device+0x54>
4000328c:	82 10 62 04 	or  %g1, 0x204, %g1
40003290:	91 2a 20 10 	sll  %o0, 0x10, %o0
40003294:	87 2a 60 1f 	sll  %o1, 0x1f, %g3
40003298:	09 18 00 00 	sethi  %hi(0x60000000), %g4
4000329c:	95 2a a0 08 	sll  %o2, 8, %o2
400032a0:	90 12 00 04 	or  %o0, %g4, %o0
400032a4:	90 12 00 03 	or  %o0, %g3, %o0
400032a8:	94 12 00 0a 	or  %o0, %o2, %o2
400032ac:	96 12 80 0b 	or  %o2, %o3, %o3
400032b0:	d6 20 40 00 	st  %o3, [ %g1 ]
400032b4:	80 a2 60 00 	cmp  %o1, 0
400032b8:	02 80 00 03 	be  400032c4 <ajit_i2c_master_access_slave_memory_device+0x4c>
400032bc:	90 10 20 00 	clr  %o0
400032c0:	90 10 00 02 	mov  %g2, %o0
400032c4:	81 c3 e0 08 	retl 
400032c8:	90 0a 20 ff 	and  %o0, 0xff, %o0
400032cc:	30 80 00 00 	b,a   400032cc <ajit_i2c_master_access_slave_memory_device+0x54>

400032d0 <__ajit_read_core_thread_id_word__>:
400032d0:	91 47 40 00 	rd  %asr29, %o0
400032d4:	81 c3 e0 08 	retl 
400032d8:	01 00 00 00 	nop 

400032dc <ajit_read_thread_descriptor>:
400032dc:	9d e3 bf a0 	save  %sp, -96, %sp
400032e0:	83 47 00 00 	rd  %asr28, %g1
400032e4:	87 30 60 1e 	srl  %g1, 0x1e, %g3
400032e8:	80 a0 e0 03 	cmp  %g3, 3
400032ec:	02 80 00 0a 	be  40003314 <ajit_read_thread_descriptor+0x38>
400032f0:	84 10 20 20 	mov  0x20, %g2
400032f4:	80 a0 e0 02 	cmp  %g3, 2
400032f8:	02 80 00 07 	be  40003314 <ajit_read_thread_descriptor+0x38>
400032fc:	84 10 20 10 	mov  0x10, %g2
40003300:	86 18 e0 01 	xor  %g3, 1, %g3
40003304:	80 a0 00 03 	cmp  %g0, %g3
40003308:	84 60 20 00 	subx  %g0, 0, %g2
4000330c:	84 08 a0 fc 	and  %g2, 0xfc, %g2
40003310:	84 00 a0 08 	add  %g2, 8, %g2
40003314:	87 30 60 1c 	srl  %g1, 0x1c, %g3
40003318:	86 08 e0 03 	and  %g3, 3, %g3
4000331c:	80 a0 e0 03 	cmp  %g3, 3
40003320:	02 80 00 2d 	be  400033d4 <ajit_read_thread_descriptor+0xf8>
40003324:	c4 2e 00 00 	stb  %g2, [ %i0 ]
40003328:	80 a0 e0 02 	cmp  %g3, 2
4000332c:	02 80 00 07 	be  40003348 <ajit_read_thread_descriptor+0x6c>
40003330:	84 10 20 10 	mov  0x10, %g2
40003334:	86 18 e0 01 	xor  %g3, 1, %g3
40003338:	80 a0 00 03 	cmp  %g0, %g3
4000333c:	84 60 20 00 	subx  %g0, 0, %g2
40003340:	84 08 a0 fc 	and  %g2, 0xfc, %g2
40003344:	84 00 a0 08 	add  %g2, 8, %g2
40003348:	99 30 60 1a 	srl  %g1, 0x1a, %o4
4000334c:	9b 30 60 18 	srl  %g1, 0x18, %o5
40003350:	9f 30 60 14 	srl  %g1, 0x14, %o7
40003354:	b3 30 60 10 	srl  %g1, 0x10, %i1
40003358:	b5 30 60 0c 	srl  %g1, 0xc, %i2
4000335c:	b7 30 60 09 	srl  %g1, 9, %i3
40003360:	b9 30 60 07 	srl  %g1, 7, %i4
40003364:	bb 30 60 05 	srl  %g1, 5, %i5
40003368:	89 30 60 02 	srl  %g1, 2, %g4
4000336c:	87 30 60 01 	srl  %g1, 1, %g3
40003370:	98 0b 20 03 	and  %o4, 3, %o4
40003374:	9a 0b 60 03 	and  %o5, 3, %o5
40003378:	9e 0b e0 0f 	and  %o7, 0xf, %o7
4000337c:	b2 0e 60 0f 	and  %i1, 0xf, %i1
40003380:	b4 0e a0 0f 	and  %i2, 0xf, %i2
40003384:	b6 0e e0 07 	and  %i3, 7, %i3
40003388:	b8 0f 20 03 	and  %i4, 3, %i4
4000338c:	ba 0f 60 03 	and  %i5, 3, %i5
40003390:	88 09 20 01 	and  %g4, 1, %g4
40003394:	86 08 e0 01 	and  %g3, 1, %g3
40003398:	82 08 60 01 	and  %g1, 1, %g1
4000339c:	c4 2e 20 01 	stb  %g2, [ %i0 + 1 ]
400033a0:	d8 2e 20 02 	stb  %o4, [ %i0 + 2 ]
400033a4:	da 2e 20 03 	stb  %o5, [ %i0 + 3 ]
400033a8:	de 2e 20 04 	stb  %o7, [ %i0 + 4 ]
400033ac:	f2 2e 20 05 	stb  %i1, [ %i0 + 5 ]
400033b0:	f4 2e 20 06 	stb  %i2, [ %i0 + 6 ]
400033b4:	f6 2e 20 07 	stb  %i3, [ %i0 + 7 ]
400033b8:	f8 2e 20 08 	stb  %i4, [ %i0 + 8 ]
400033bc:	fa 2e 20 09 	stb  %i5, [ %i0 + 9 ]
400033c0:	c8 2e 20 0a 	stb  %g4, [ %i0 + 0xa ]
400033c4:	c6 2e 20 0b 	stb  %g3, [ %i0 + 0xb ]
400033c8:	c2 2e 20 0c 	stb  %g1, [ %i0 + 0xc ]
400033cc:	81 c7 e0 08 	ret 
400033d0:	81 e8 00 00 	restore 
400033d4:	10 bf ff dd 	b  40003348 <ajit_read_thread_descriptor+0x6c>
400033d8:	84 10 20 20 	mov  0x20, %g2

400033dc <ajit_get_core_and_thread_id>:
400033dc:	83 47 40 00 	rd  %asr29, %g1
400033e0:	85 30 60 08 	srl  %g1, 8, %g2
400033e4:	c4 2a 00 00 	stb  %g2, [ %o0 ]
400033e8:	81 c3 e0 08 	retl 
400033ec:	c2 2a 40 00 	stb  %g1, [ %o1 ]

400033f0 <__ajit_read_cycle_count_register_high__>:
400033f0:	91 47 80 00 	rd  %asr30, %o0
400033f4:	81 c3 e0 08 	retl 
400033f8:	01 00 00 00 	nop 

400033fc <__ajit_read_cycle_count_register_low__>:
400033fc:	91 47 c0 00 	rd  %asr31, %o0
40003400:	81 c3 e0 08 	retl 
40003404:	01 00 00 00 	nop 

40003408 <__ajit_get_clock_time>:
40003408:	99 47 c0 00 	rd  %asr31, %o4
4000340c:	83 47 80 00 	rd  %asr30, %g1
40003410:	86 10 20 00 	clr  %g3
40003414:	9a 10 00 0c 	mov  %o4, %o5
40003418:	98 10 20 00 	clr  %o4
4000341c:	86 10 c0 0d 	or  %g3, %o5, %g3
40003420:	84 10 40 0c 	or  %g1, %o4, %g2
40003424:	92 10 00 03 	mov  %g3, %o1
40003428:	81 c3 e0 08 	retl 
4000342c:	90 10 00 02 	mov  %g2, %o0

40003430 <__ajit_sleep__>:
40003430:	95 47 c0 00 	rd  %asr31, %o2
40003434:	83 47 80 00 	rd  %asr30, %g1
40003438:	9a 10 20 00 	clr  %o5
4000343c:	96 10 00 0a 	mov  %o2, %o3
40003440:	9a 13 40 0b 	or  %o5, %o3, %o5
40003444:	92 83 40 08 	addcc  %o5, %o0, %o1
40003448:	94 10 20 00 	clr  %o2
4000344c:	98 10 40 0a 	or  %g1, %o2, %o4
40003450:	90 43 20 00 	addx  %o4, 0, %o0
40003454:	80 a2 00 0c 	cmp  %o0, %o4
40003458:	08 80 00 0c 	bleu  40003488 <__ajit_sleep__+0x58>
4000345c:	01 00 00 00 	nop 
40003460:	99 47 c0 00 	rd  %asr31, %o4
40003464:	83 47 80 00 	rd  %asr30, %g1
40003468:	86 10 20 00 	clr  %g3
4000346c:	9a 10 00 0c 	mov  %o4, %o5
40003470:	98 10 20 00 	clr  %o4
40003474:	98 10 40 0c 	or  %g1, %o4, %o4
40003478:	80 a2 00 0c 	cmp  %o0, %o4
4000347c:	18 bf ff f9 	bgu  40003460 <__ajit_sleep__+0x30>
40003480:	9a 10 c0 0d 	or  %g3, %o5, %o5
40003484:	80 a2 00 0c 	cmp  %o0, %o4
40003488:	12 80 00 04 	bne  40003498 <__ajit_sleep__+0x68>
4000348c:	80 a2 40 0d 	cmp  %o1, %o5
40003490:	18 bf ff f4 	bgu  40003460 <__ajit_sleep__+0x30>
40003494:	01 00 00 00 	nop 
40003498:	81 c3 e0 08 	retl 
4000349c:	01 00 00 00 	nop 

400034a0 <__ajit_set_mmu_default_cacheable_bit__>:
400034a0:	80 a0 00 08 	cmp  %g0, %o0
400034a4:	84 10 20 00 	clr  %g2
400034a8:	82 40 20 00 	addx  %g0, 0, %g1
400034ac:	83 28 60 08 	sll  %g1, 8, %g1
400034b0:	c2 a0 80 80 	sta  %g1, [ %g2 ] #ASI_N
400034b4:	81 c3 e0 08 	retl 
400034b8:	01 00 00 00 	nop 

400034bc <__ajit_store_word_mmu_reg__>:
400034bc:	d0 a2 40 80 	sta  %o0, [ %o1 ] #ASI_N
400034c0:	81 c3 e0 08 	retl 
400034c4:	01 00 00 00 	nop 

400034c8 <__ajit_store_word_mmu_bypass__>:
400034c8:	d0 a2 44 00 	sta  %o0, [ %o1 ] #ASI_SCRATCHPAD
400034cc:	81 c3 e0 08 	retl 
400034d0:	01 00 00 00 	nop 

400034d4 <__ajit_store_word_to_physical_address__>:
400034d4:	86 0a 60 0f 	and  %o1, 0xf, %g3
400034d8:	80 a0 e0 0f 	cmp  %g3, 0xf
400034dc:	08 80 00 05 	bleu  400034f0 <__ajit_store_word_to_physical_address__+0x1c>
400034e0:	83 28 e0 02 	sll  %g3, 2, %g1
400034e4:	d0 a2 84 00 	sta  %o0, [ %o2 ] #ASI_SCRATCHPAD
400034e8:	81 c3 e0 08 	retl 
400034ec:	01 00 00 00 	nop 
400034f0:	05 10 00 0c 	sethi  %hi(0x40003000), %g2
400034f4:	84 10 a0 6c 	or  %g2, 0x6c, %g2	! 4000306c <fctprintf+0x30>
400034f8:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
400034fc:	81 c0 40 00 	jmp  %g1
40003500:	01 00 00 00 	nop 
40003504:	d0 a2 85 c0 	sta  %o0, [ %o2 ] (46)
40003508:	81 c3 e0 08 	retl 
4000350c:	01 00 00 00 	nop 
40003510:	d0 a2 85 e0 	sta  %o0, [ %o2 ] (47)
40003514:	81 c3 e0 08 	retl 
40003518:	01 00 00 00 	nop 
4000351c:	d0 a2 84 20 	sta  %o0, [ %o2 ] #ASI_MMU
40003520:	81 c3 e0 08 	retl 
40003524:	01 00 00 00 	nop 
40003528:	d0 a2 84 40 	sta  %o0, [ %o2 ] (34)
4000352c:	81 c3 e0 08 	retl 
40003530:	01 00 00 00 	nop 
40003534:	d0 a2 84 60 	sta  %o0, [ %o2 ] #ASI_BLK_INIT_QUAD_LDD_AIUS
40003538:	81 c3 e0 08 	retl 
4000353c:	01 00 00 00 	nop 
40003540:	d0 a2 84 80 	sta  %o0, [ %o2 ] #ASI_NUCLEUS_QUAD_LDD
40003544:	81 c3 e0 08 	retl 
40003548:	01 00 00 00 	nop 
4000354c:	d0 a2 84 a0 	sta  %o0, [ %o2 ] #ASI_QUEUE
40003550:	81 c3 e0 08 	retl 
40003554:	01 00 00 00 	nop 
40003558:	d0 a2 84 c0 	sta  %o0, [ %o2 ] #ASI_QUAD_LDD_PHYS_4V
4000355c:	81 c3 e0 08 	retl 
40003560:	01 00 00 00 	nop 
40003564:	d0 a2 84 e0 	sta  %o0, [ %o2 ] (39)
40003568:	81 c3 e0 08 	retl 
4000356c:	01 00 00 00 	nop 
40003570:	d0 a2 85 00 	sta  %o0, [ %o2 ] (40)
40003574:	81 c3 e0 08 	retl 
40003578:	01 00 00 00 	nop 
4000357c:	d0 a2 85 20 	sta  %o0, [ %o2 ] (41)
40003580:	81 c3 e0 08 	retl 
40003584:	01 00 00 00 	nop 
40003588:	d0 a2 85 40 	sta  %o0, [ %o2 ] (42)
4000358c:	81 c3 e0 08 	retl 
40003590:	01 00 00 00 	nop 
40003594:	d0 a2 85 60 	sta  %o0, [ %o2 ] (43)
40003598:	81 c3 e0 08 	retl 
4000359c:	01 00 00 00 	nop 
400035a0:	d0 a2 85 80 	sta  %o0, [ %o2 ] #ASI_NUCLEUS_QUAD_LDD_L
400035a4:	81 c3 e0 08 	retl 
400035a8:	01 00 00 00 	nop 
400035ac:	d0 a2 85 a0 	sta  %o0, [ %o2 ] (45)
400035b0:	81 c3 e0 08 	retl 
400035b4:	01 00 00 00 	nop 

400035b8 <__ajit_load_word_from_physical_address__>:
400035b8:	86 0a 20 0f 	and  %o0, 0xf, %g3
400035bc:	80 a0 e0 0f 	cmp  %g3, 0xf
400035c0:	08 80 00 05 	bleu  400035d4 <__ajit_load_word_from_physical_address__+0x1c>
400035c4:	83 28 e0 02 	sll  %g3, 2, %g1
400035c8:	d0 82 44 00 	lda  [ %o1 ] #ASI_SCRATCHPAD, %o0
400035cc:	81 c3 e0 08 	retl 
400035d0:	01 00 00 00 	nop 
400035d4:	05 10 00 0c 	sethi  %hi(0x40003000), %g2
400035d8:	84 10 a0 ac 	or  %g2, 0xac, %g2	! 400030ac <fctprintf+0x70>
400035dc:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
400035e0:	81 c0 40 00 	jmp  %g1
400035e4:	01 00 00 00 	nop 
400035e8:	d0 82 45 c0 	lda  [ %o1 ] (46), %o0
400035ec:	81 c3 e0 08 	retl 
400035f0:	01 00 00 00 	nop 
400035f4:	d0 82 45 e0 	lda  [ %o1 ] (47), %o0
400035f8:	81 c3 e0 08 	retl 
400035fc:	01 00 00 00 	nop 
40003600:	d0 82 44 20 	lda  [ %o1 ] #ASI_MMU, %o0
40003604:	81 c3 e0 08 	retl 
40003608:	01 00 00 00 	nop 
4000360c:	d0 82 44 40 	lda  [ %o1 ] (34), %o0
40003610:	81 c3 e0 08 	retl 
40003614:	01 00 00 00 	nop 
40003618:	d0 82 44 60 	lda  [ %o1 ] #ASI_BLK_INIT_QUAD_LDD_AIUS, %o0
4000361c:	81 c3 e0 08 	retl 
40003620:	01 00 00 00 	nop 
40003624:	d0 82 44 80 	lda  [ %o1 ] #ASI_NUCLEUS_QUAD_LDD, %o0
40003628:	81 c3 e0 08 	retl 
4000362c:	01 00 00 00 	nop 
40003630:	d0 82 44 a0 	lda  [ %o1 ] #ASI_QUEUE, %o0
40003634:	81 c3 e0 08 	retl 
40003638:	01 00 00 00 	nop 
4000363c:	d0 82 44 c0 	lda  [ %o1 ] #ASI_QUAD_LDD_PHYS_4V, %o0
40003640:	81 c3 e0 08 	retl 
40003644:	01 00 00 00 	nop 
40003648:	d0 82 44 e0 	lda  [ %o1 ] (39), %o0
4000364c:	81 c3 e0 08 	retl 
40003650:	01 00 00 00 	nop 
40003654:	d0 82 45 00 	lda  [ %o1 ] (40), %o0
40003658:	81 c3 e0 08 	retl 
4000365c:	01 00 00 00 	nop 
40003660:	d0 82 45 20 	lda  [ %o1 ] (41), %o0
40003664:	81 c3 e0 08 	retl 
40003668:	01 00 00 00 	nop 
4000366c:	d0 82 45 40 	lda  [ %o1 ] (42), %o0
40003670:	81 c3 e0 08 	retl 
40003674:	01 00 00 00 	nop 
40003678:	d0 82 45 60 	lda  [ %o1 ] (43), %o0
4000367c:	81 c3 e0 08 	retl 
40003680:	01 00 00 00 	nop 
40003684:	d0 82 45 80 	lda  [ %o1 ] #ASI_NUCLEUS_QUAD_LDD_L, %o0
40003688:	81 c3 e0 08 	retl 
4000368c:	01 00 00 00 	nop 
40003690:	d0 82 45 a0 	lda  [ %o1 ] (45), %o0
40003694:	81 c3 e0 08 	retl 
40003698:	01 00 00 00 	nop 

4000369c <__ajit_load_word_mmu_reg__>:
4000369c:	d0 82 00 80 	lda  [ %o0 ] #ASI_N, %o0
400036a0:	81 c3 e0 08 	retl 
400036a4:	01 00 00 00 	nop 

400036a8 <__ajit_load_word_mmu_bypass__>:
400036a8:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
400036ac:	81 c3 e0 08 	retl 
400036b0:	01 00 00 00 	nop 

400036b4 <__ajit_flush_icache__>:
400036b4:	81 d8 20 00 	flush  %g0
400036b8:	81 c3 e0 08 	retl 
400036bc:	01 00 00 00 	nop 

400036c0 <__ajit_flush_dcache__>:
400036c0:	c0 a0 02 60 	sta  %g0, [ %g0 ] (19)
400036c4:	81 c3 e0 08 	retl 
400036c8:	01 00 00 00 	nop 

400036cc <__ajit_write_timer_control_register_via_bypass__>:
400036cc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400036d0:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <ajit_global_sw_trap_handlers+0xbffe1ea8>
400036d4:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
400036d8:	81 c3 e0 08 	retl 
400036dc:	01 00 00 00 	nop 

400036e0 <__ajit_read_timer_control_register_via_bypass__>:
400036e0:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
400036e4:	90 12 21 00 	or  %o0, 0x100, %o0	! ffff3100 <ajit_global_sw_trap_handlers+0xbffe1ea8>
400036e8:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
400036ec:	81 c3 e0 08 	retl 
400036f0:	01 00 00 00 	nop 

400036f4 <__ajit_write_timer_control_register_via_vmap__>:
400036f4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400036f8:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <ajit_global_sw_trap_handlers+0xbffe1ea8>
400036fc:	81 c3 e0 08 	retl 
40003700:	d0 20 40 00 	st  %o0, [ %g1 ]

40003704 <__ajit_read_timer_control_register_via_vmap__>:
40003704:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003708:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <ajit_global_sw_trap_handlers+0xbffe1ea8>
4000370c:	81 c3 e0 08 	retl 
40003710:	d0 00 40 00 	ld  [ %g1 ], %o0

40003714 <__ajit_write_serial_control_register_via_bypass__>:
40003714:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003718:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_sw_trap_handlers+0xbffe1fa8>
4000371c:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003720:	81 c3 e0 08 	retl 
40003724:	01 00 00 00 	nop 

40003728 <__ajit_read_serial_control_register_via_bypass__>:
40003728:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
4000372c:	90 12 22 00 	or  %o0, 0x200, %o0	! ffff3200 <ajit_global_sw_trap_handlers+0xbffe1fa8>
40003730:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003734:	81 c3 e0 08 	retl 
40003738:	01 00 00 00 	nop 

4000373c <__ajit_write_serial_tx_register_via_bypass__>:
4000373c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003740:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <ajit_global_sw_trap_handlers+0xbffe1fac>
40003744:	d0 a8 44 00 	stba  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003748:	81 c3 e0 08 	retl 
4000374c:	01 00 00 00 	nop 

40003750 <__ajit_read_serial_tx_register_via_bypass__>:
40003750:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003754:	90 12 22 04 	or  %o0, 0x204, %o0	! ffff3204 <ajit_global_sw_trap_handlers+0xbffe1fac>
40003758:	d0 8a 04 00 	lduba  [ %o0 ] #ASI_SCRATCHPAD, %o0
4000375c:	81 c3 e0 08 	retl 
40003760:	90 0a 20 ff 	and  %o0, 0xff, %o0

40003764 <__ajit_read_serial_rx_register_via_bypass__>:
40003764:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003768:	90 12 22 08 	or  %o0, 0x208, %o0	! ffff3208 <ajit_global_sw_trap_handlers+0xbffe1fb0>
4000376c:	d0 8a 04 00 	lduba  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003770:	81 c3 e0 08 	retl 
40003774:	90 0a 20 ff 	and  %o0, 0xff, %o0

40003778 <__ajit_write_serial_baud_limit_register_via_bypass__>:
40003778:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4000377c:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <ajit_global_sw_trap_handlers+0xbffe1fb4>
40003780:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003784:	81 c3 e0 08 	retl 
40003788:	01 00 00 00 	nop 

4000378c <__ajit_read_serial_baud_limit_register_via_bypass__>:
4000378c:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003790:	90 12 22 0c 	or  %o0, 0x20c, %o0	! ffff320c <ajit_global_sw_trap_handlers+0xbffe1fb4>
40003794:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003798:	81 c3 e0 08 	retl 
4000379c:	01 00 00 00 	nop 

400037a0 <__ajit_write_serial_baud_frequency_register_via_bypass__>:
400037a0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400037a4:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <ajit_global_sw_trap_handlers+0xbffe1fb8>
400037a8:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
400037ac:	81 c3 e0 08 	retl 
400037b0:	01 00 00 00 	nop 

400037b4 <__ajit_read_serial_baud_frequency_register_via_bypass__>:
400037b4:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
400037b8:	90 12 22 10 	or  %o0, 0x210, %o0	! ffff3210 <ajit_global_sw_trap_handlers+0xbffe1fb8>
400037bc:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
400037c0:	81 c3 e0 08 	retl 
400037c4:	01 00 00 00 	nop 

400037c8 <__ajit_serial_set_baudrate_via_bypass__>:
400037c8:	91 2a 20 04 	sll  %o0, 4, %o0
400037cc:	80 a2 00 09 	cmp  %o0, %o1
400037d0:	1a 80 00 25 	bcc  40003864 <__ajit_serial_set_baudrate_via_bypass__+0x9c>
400037d4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400037d8:	80 a2 20 00 	cmp  %o0, 0
400037dc:	22 80 00 23 	be,a   40003868 <__ajit_serial_set_baudrate_via_bypass__+0xa0>
400037e0:	84 10 20 00 	clr  %g2
400037e4:	84 10 00 09 	mov  %o1, %g2
400037e8:	10 80 00 03 	b  400037f4 <__ajit_serial_set_baudrate_via_bypass__+0x2c>
400037ec:	82 10 00 08 	mov  %o0, %g1
400037f0:	82 10 00 03 	mov  %g3, %g1
400037f4:	81 80 20 00 	mov  %g0, %y
400037f8:	01 00 00 00 	nop 
400037fc:	01 00 00 00 	nop 
40003800:	01 00 00 00 	nop 
40003804:	86 70 80 01 	udiv  %g2, %g1, %g3
40003808:	86 58 c0 01 	smul  %g3, %g1, %g3
4000380c:	86 20 80 03 	sub  %g2, %g3, %g3
40003810:	80 a0 e0 00 	cmp  %g3, 0
40003814:	12 bf ff f7 	bne  400037f0 <__ajit_serial_set_baudrate_via_bypass__+0x28>
40003818:	84 10 00 01 	mov  %g1, %g2
4000381c:	81 80 20 00 	mov  %g0, %y
40003820:	01 00 00 00 	nop 
40003824:	01 00 00 00 	nop 
40003828:	01 00 00 00 	nop 
4000382c:	84 72 00 01 	udiv  %o0, %g1, %g2
40003830:	81 80 20 00 	mov  %g0, %y
40003834:	01 00 00 00 	nop 
40003838:	01 00 00 00 	nop 
4000383c:	01 00 00 00 	nop 
40003840:	86 72 40 01 	udiv  %o1, %g1, %g3
40003844:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003848:	86 20 c0 02 	sub  %g3, %g2, %g3
4000384c:	88 10 62 0c 	or  %g1, 0x20c, %g4
40003850:	c6 a1 04 00 	sta  %g3, [ %g4 ] #ASI_SCRATCHPAD
40003854:	82 10 62 10 	or  %g1, 0x210, %g1
40003858:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
4000385c:	81 c3 e0 08 	retl 
40003860:	01 00 00 00 	nop 
40003864:	84 10 20 00 	clr  %g2	! 0 <__DYNAMIC>
40003868:	86 10 20 00 	clr  %g3
4000386c:	88 10 62 0c 	or  %g1, 0x20c, %g4
40003870:	c6 a1 04 00 	sta  %g3, [ %g4 ] #ASI_SCRATCHPAD
40003874:	82 10 62 10 	or  %g1, 0x210, %g1
40003878:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
4000387c:	81 c3 e0 08 	retl 
40003880:	01 00 00 00 	nop 

40003884 <__ajit_write_serial_control_register_via_vmap__>:
40003884:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003888:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_sw_trap_handlers+0xbffe1fa8>
4000388c:	81 c3 e0 08 	retl 
40003890:	d0 20 40 00 	st  %o0, [ %g1 ]

40003894 <__ajit_read_serial_control_register_via_vmap__>:
40003894:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003898:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_sw_trap_handlers+0xbffe1fa8>
4000389c:	81 c3 e0 08 	retl 
400038a0:	d0 08 40 00 	ldub  [ %g1 ], %o0

400038a4 <__ajit_write_serial_tx_register_via_vmap__>:
400038a4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400038a8:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <ajit_global_sw_trap_handlers+0xbffe1fac>
400038ac:	81 c3 e0 08 	retl 
400038b0:	d0 28 40 00 	stb  %o0, [ %g1 ]

400038b4 <__ajit_read_serial_tx_register_via_vmap__>:
400038b4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400038b8:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <ajit_global_sw_trap_handlers+0xbffe1fac>
400038bc:	81 c3 e0 08 	retl 
400038c0:	d0 08 40 00 	ldub  [ %g1 ], %o0

400038c4 <__ajit_read_serial_rx_register_via_vmap__>:
400038c4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400038c8:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3208 <ajit_global_sw_trap_handlers+0xbffe1fb0>
400038cc:	81 c3 e0 08 	retl 
400038d0:	d0 08 40 00 	ldub  [ %g1 ], %o0

400038d4 <__ajit_serial_set_baudrate_via_vmap__>:
400038d4:	91 2a 20 04 	sll  %o0, 4, %o0
400038d8:	80 a2 00 09 	cmp  %o0, %o1
400038dc:	1a 80 00 24 	bcc  4000396c <__ajit_serial_set_baudrate_via_vmap__+0x98>
400038e0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400038e4:	80 a2 20 00 	cmp  %o0, 0
400038e8:	02 80 00 22 	be  40003970 <__ajit_serial_set_baudrate_via_vmap__+0x9c>
400038ec:	88 10 20 00 	clr  %g4
400038f0:	84 10 00 09 	mov  %o1, %g2
400038f4:	10 80 00 03 	b  40003900 <__ajit_serial_set_baudrate_via_vmap__+0x2c>
400038f8:	82 10 00 08 	mov  %o0, %g1
400038fc:	82 10 00 03 	mov  %g3, %g1
40003900:	81 80 20 00 	mov  %g0, %y
40003904:	01 00 00 00 	nop 
40003908:	01 00 00 00 	nop 
4000390c:	01 00 00 00 	nop 
40003910:	86 70 80 01 	udiv  %g2, %g1, %g3
40003914:	86 58 c0 01 	smul  %g3, %g1, %g3
40003918:	86 20 80 03 	sub  %g2, %g3, %g3
4000391c:	80 a0 e0 00 	cmp  %g3, 0
40003920:	12 bf ff f7 	bne  400038fc <__ajit_serial_set_baudrate_via_vmap__+0x28>
40003924:	84 10 00 01 	mov  %g1, %g2
40003928:	81 80 20 00 	mov  %g0, %y
4000392c:	01 00 00 00 	nop 
40003930:	01 00 00 00 	nop 
40003934:	01 00 00 00 	nop 
40003938:	84 72 00 01 	udiv  %o0, %g1, %g2
4000393c:	81 80 20 00 	mov  %g0, %y
40003940:	01 00 00 00 	nop 
40003944:	01 00 00 00 	nop 
40003948:	01 00 00 00 	nop 
4000394c:	88 72 40 01 	udiv  %o1, %g1, %g4
40003950:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003954:	88 21 00 02 	sub  %g4, %g2, %g4
40003958:	86 10 62 0c 	or  %g1, 0x20c, %g3
4000395c:	c8 20 c0 00 	st  %g4, [ %g3 ]
40003960:	82 10 62 10 	or  %g1, 0x210, %g1
40003964:	81 c3 e0 08 	retl 
40003968:	c4 20 40 00 	st  %g2, [ %g1 ]
4000396c:	88 10 20 00 	clr  %g4
40003970:	86 10 62 0c 	or  %g1, 0x20c, %g3
40003974:	c8 20 c0 00 	st  %g4, [ %g3 ]
40003978:	84 10 20 00 	clr  %g2
4000397c:	82 10 62 10 	or  %g1, 0x210, %g1
40003980:	81 c3 e0 08 	retl 
40003984:	c4 20 40 00 	st  %g2, [ %g1 ]

40003988 <__ajit_read_serial_baud_limit_register_via_vmap__>:
40003988:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4000398c:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <ajit_global_sw_trap_handlers+0xbffe1fb4>
40003990:	81 c3 e0 08 	retl 
40003994:	d0 00 40 00 	ld  [ %g1 ], %o0

40003998 <__ajit_write_serial_baud_limit_register_via_vmap__>:
40003998:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4000399c:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <ajit_global_sw_trap_handlers+0xbffe1fb4>
400039a0:	81 c3 e0 08 	retl 
400039a4:	d0 20 40 00 	st  %o0, [ %g1 ]

400039a8 <__ajit_read_serial_baud_frequency_register_via_vmap__>:
400039a8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400039ac:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <ajit_global_sw_trap_handlers+0xbffe1fb8>
400039b0:	81 c3 e0 08 	retl 
400039b4:	d0 00 40 00 	ld  [ %g1 ], %o0

400039b8 <__ajit_write_serial_baud_frequency_register_via_vmap__>:
400039b8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400039bc:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <ajit_global_sw_trap_handlers+0xbffe1fb8>
400039c0:	81 c3 e0 08 	retl 
400039c4:	d0 20 40 00 	st  %o0, [ %g1 ]

400039c8 <calculate_baud_control_values_for_uart>:
400039c8:	91 2a 20 04 	sll  %o0, 4, %o0
400039cc:	80 a2 00 09 	cmp  %o0, %o1
400039d0:	1a 80 00 05 	bcc  400039e4 <calculate_baud_control_values_for_uart+0x1c>
400039d4:	c0 22 80 00 	clr  [ %o2 ]
400039d8:	82 92 20 00 	orcc  %o0, 0, %g1
400039dc:	12 80 00 05 	bne  400039f0 <calculate_baud_control_values_for_uart+0x28>
400039e0:	84 10 00 09 	mov  %o1, %g2
400039e4:	81 c3 e0 08 	retl 
400039e8:	c0 22 c0 00 	clr  [ %o3 ]
400039ec:	82 10 00 03 	mov  %g3, %g1
400039f0:	81 80 20 00 	mov  %g0, %y
400039f4:	01 00 00 00 	nop 
400039f8:	01 00 00 00 	nop 
400039fc:	01 00 00 00 	nop 
40003a00:	86 70 80 01 	udiv  %g2, %g1, %g3
40003a04:	86 58 c0 01 	smul  %g3, %g1, %g3
40003a08:	86 20 80 03 	sub  %g2, %g3, %g3
40003a0c:	80 a0 e0 00 	cmp  %g3, 0
40003a10:	12 bf ff f7 	bne  400039ec <calculate_baud_control_values_for_uart+0x24>
40003a14:	84 10 00 01 	mov  %g1, %g2
40003a18:	81 80 20 00 	mov  %g0, %y
40003a1c:	01 00 00 00 	nop 
40003a20:	01 00 00 00 	nop 
40003a24:	01 00 00 00 	nop 
40003a28:	84 72 00 01 	udiv  %o0, %g1, %g2
40003a2c:	c4 22 c0 00 	st  %g2, [ %o3 ]
40003a30:	81 80 20 00 	mov  %g0, %y
40003a34:	01 00 00 00 	nop 
40003a38:	01 00 00 00 	nop 
40003a3c:	01 00 00 00 	nop 
40003a40:	86 72 40 01 	udiv  %o1, %g1, %g3
40003a44:	84 20 c0 02 	sub  %g3, %g2, %g2
40003a48:	81 c3 e0 08 	retl 
40003a4c:	c4 22 80 00 	st  %g2, [ %o2 ]

40003a50 <__ajit_serial_configure_inner__>:
40003a50:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
40003a54:	80 a2 60 00 	cmp  %o1, 0
40003a58:	12 80 00 03 	bne  40003a64 <__ajit_serial_configure_inner__+0x14>
40003a5c:	82 10 a2 40 	or  %g2, 0x240, %g1
40003a60:	82 10 a2 00 	or  %g2, 0x200, %g1
40003a64:	80 a2 20 00 	cmp  %o0, 0
40003a68:	02 80 00 15 	be  40003abc <__ajit_serial_configure_inner__+0x6c>
40003a6c:	01 00 00 00 	nop 
40003a70:	c4 00 40 00 	ld  [ %g1 ], %g2
40003a74:	80 a2 a0 00 	cmp  %o2, 0
40003a78:	02 80 00 03 	be  40003a84 <__ajit_serial_configure_inner__+0x34>
40003a7c:	86 08 bf fe 	and  %g2, -2, %g3
40003a80:	86 10 a0 01 	or  %g2, 1, %g3
40003a84:	80 a2 e0 00 	cmp  %o3, 0
40003a88:	02 80 00 03 	be  40003a94 <__ajit_serial_configure_inner__+0x44>
40003a8c:	84 08 ff fd 	and  %g3, -3, %g2
40003a90:	84 10 e0 02 	or  %g3, 2, %g2
40003a94:	80 a3 20 00 	cmp  %o4, 0
40003a98:	02 80 00 03 	be  40003aa4 <__ajit_serial_configure_inner__+0x54>
40003a9c:	86 08 bf fb 	and  %g2, -5, %g3
40003aa0:	86 10 a0 04 	or  %g2, 4, %g3
40003aa4:	80 a2 20 00 	cmp  %o0, 0
40003aa8:	12 80 00 08 	bne  40003ac8 <__ajit_serial_configure_inner__+0x78>
40003aac:	01 00 00 00 	nop 
40003ab0:	c6 a0 44 00 	sta  %g3, [ %g1 ] #ASI_SCRATCHPAD
40003ab4:	81 c3 e0 08 	retl 
40003ab8:	01 00 00 00 	nop 
40003abc:	c4 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g2
40003ac0:	10 bf ff ee 	b  40003a78 <__ajit_serial_configure_inner__+0x28>
40003ac4:	80 a2 a0 00 	cmp  %o2, 0
40003ac8:	81 c3 e0 08 	retl 
40003acc:	c6 20 40 00 	st  %g3, [ %g1 ]

40003ad0 <__ajit_serial_configure_via_vmap__>:
40003ad0:	82 10 00 08 	mov  %o0, %g1
40003ad4:	96 10 00 09 	mov  %o1, %o3
40003ad8:	98 10 00 0a 	mov  %o2, %o4
40003adc:	90 10 20 01 	mov  1, %o0
40003ae0:	92 10 20 00 	clr  %o1
40003ae4:	94 10 00 01 	mov  %g1, %o2
40003ae8:	82 13 c0 00 	mov  %o7, %g1
40003aec:	7f ff ff d9 	call  40003a50 <__ajit_serial_configure_inner__>
40003af0:	9e 10 40 00 	mov  %g1, %o7

40003af4 <__ajit_serial_configure_via_bypass__>:
40003af4:	82 10 00 08 	mov  %o0, %g1
40003af8:	96 10 00 09 	mov  %o1, %o3
40003afc:	98 10 00 0a 	mov  %o2, %o4
40003b00:	90 10 20 00 	clr  %o0
40003b04:	92 10 20 00 	clr  %o1
40003b08:	94 10 00 01 	mov  %g1, %o2
40003b0c:	82 13 c0 00 	mov  %o7, %g1
40003b10:	7f ff ff d0 	call  40003a50 <__ajit_serial_configure_inner__>
40003b14:	9e 10 40 00 	mov  %g1, %o7

40003b18 <__ajit_serial_set_baudrate_inner__>:
40003b18:	95 2a a0 04 	sll  %o2, 4, %o2
40003b1c:	80 a2 80 0b 	cmp  %o2, %o3
40003b20:	1a 80 00 06 	bcc  40003b38 <__ajit_serial_set_baudrate_inner__+0x20>
40003b24:	84 10 20 00 	clr  %g2
40003b28:	80 a2 a0 00 	cmp  %o2, 0
40003b2c:	12 80 00 0f 	bne  40003b68 <__ajit_serial_set_baudrate_inner__+0x50>
40003b30:	84 10 00 0b 	mov  %o3, %g2
40003b34:	84 10 20 00 	clr  %g2
40003b38:	86 10 20 00 	clr  %g3
40003b3c:	80 a2 60 00 	cmp  %o1, 0
40003b40:	02 80 00 25 	be  40003bd4 <__ajit_serial_set_baudrate_inner__+0xbc>
40003b44:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003b48:	88 10 62 4c 	or  %g1, 0x24c, %g4	! ffff324c <ajit_global_sw_trap_handlers+0xbffe1ff4>
40003b4c:	80 a2 20 00 	cmp  %o0, 0
40003b50:	12 80 00 25 	bne  40003be4 <__ajit_serial_set_baudrate_inner__+0xcc>
40003b54:	82 10 62 50 	or  %g1, 0x250, %g1
40003b58:	c6 a1 04 00 	sta  %g3, [ %g4 ] #ASI_SCRATCHPAD
40003b5c:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
40003b60:	81 c3 e0 08 	retl 
40003b64:	01 00 00 00 	nop 
40003b68:	10 80 00 03 	b  40003b74 <__ajit_serial_set_baudrate_inner__+0x5c>
40003b6c:	82 10 00 0a 	mov  %o2, %g1
40003b70:	82 10 00 03 	mov  %g3, %g1
40003b74:	81 80 20 00 	mov  %g0, %y
40003b78:	01 00 00 00 	nop 
40003b7c:	01 00 00 00 	nop 
40003b80:	01 00 00 00 	nop 
40003b84:	86 70 80 01 	udiv  %g2, %g1, %g3
40003b88:	86 58 c0 01 	smul  %g3, %g1, %g3
40003b8c:	86 20 80 03 	sub  %g2, %g3, %g3
40003b90:	80 a0 e0 00 	cmp  %g3, 0
40003b94:	12 bf ff f7 	bne  40003b70 <__ajit_serial_set_baudrate_inner__+0x58>
40003b98:	84 10 00 01 	mov  %g1, %g2
40003b9c:	81 80 20 00 	mov  %g0, %y
40003ba0:	01 00 00 00 	nop 
40003ba4:	01 00 00 00 	nop 
40003ba8:	01 00 00 00 	nop 
40003bac:	84 72 80 01 	udiv  %o2, %g1, %g2
40003bb0:	81 80 20 00 	mov  %g0, %y
40003bb4:	01 00 00 00 	nop 
40003bb8:	01 00 00 00 	nop 
40003bbc:	01 00 00 00 	nop 
40003bc0:	86 72 c0 01 	udiv  %o3, %g1, %g3
40003bc4:	80 a2 60 00 	cmp  %o1, 0
40003bc8:	86 20 c0 02 	sub  %g3, %g2, %g3
40003bcc:	12 bf ff df 	bne  40003b48 <__ajit_serial_set_baudrate_inner__+0x30>
40003bd0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003bd4:	88 10 62 0c 	or  %g1, 0x20c, %g4	! ffff320c <ajit_global_sw_trap_handlers+0xbffe1fb4>
40003bd8:	80 a2 20 00 	cmp  %o0, 0
40003bdc:	02 bf ff df 	be  40003b58 <__ajit_serial_set_baudrate_inner__+0x40>
40003be0:	82 10 62 10 	or  %g1, 0x210, %g1
40003be4:	c6 21 00 00 	st  %g3, [ %g4 ]
40003be8:	81 c3 e0 08 	retl 
40003bec:	c4 20 40 00 	st  %g2, [ %g1 ]

40003bf0 <__ajit_serial_putchar_inner__>:
40003bf0:	84 10 00 08 	mov  %o0, %g2
40003bf4:	80 a2 60 00 	cmp  %o1, 0
40003bf8:	02 80 00 17 	be  40003c54 <__ajit_serial_putchar_inner__+0x64>
40003bfc:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
40003c00:	82 10 e2 40 	or  %g3, 0x240, %g1	! ffff3240 <ajit_global_sw_trap_handlers+0xbffe1fe8>
40003c04:	86 10 e2 44 	or  %g3, 0x244, %g3
40003c08:	80 a0 a0 00 	cmp  %g2, 0
40003c0c:	02 80 00 0f 	be  40003c48 <__ajit_serial_putchar_inner__+0x58>
40003c10:	01 00 00 00 	nop 
40003c14:	c2 00 40 00 	ld  [ %g1 ], %g1
40003c18:	80 88 60 01 	btst  1, %g1
40003c1c:	02 80 00 09 	be  40003c40 <__ajit_serial_putchar_inner__+0x50>
40003c20:	90 10 20 00 	clr  %o0
40003c24:	80 88 60 08 	btst  8, %g1
40003c28:	12 80 00 06 	bne  40003c40 <__ajit_serial_putchar_inner__+0x50>
40003c2c:	80 a0 a0 00 	cmp  %g2, 0
40003c30:	32 80 00 0c 	bne,a   40003c60 <__ajit_serial_putchar_inner__+0x70>
40003c34:	d4 28 c0 00 	stb  %o2, [ %g3 ]
40003c38:	d4 a8 c4 00 	stba  %o2, [ %g3 ] #ASI_SCRATCHPAD
40003c3c:	90 10 20 01 	mov  1, %o0
40003c40:	81 c3 e0 08 	retl 
40003c44:	01 00 00 00 	nop 
40003c48:	c2 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g1
40003c4c:	10 bf ff f4 	b  40003c1c <__ajit_serial_putchar_inner__+0x2c>
40003c50:	80 88 60 01 	btst  1, %g1
40003c54:	82 10 e2 00 	or  %g3, 0x200, %g1
40003c58:	10 bf ff ec 	b  40003c08 <__ajit_serial_putchar_inner__+0x18>
40003c5c:	86 10 e2 04 	or  %g3, 0x204, %g3
40003c60:	81 c3 e0 08 	retl 
40003c64:	90 10 20 01 	mov  1, %o0

40003c68 <__ajit_serial_putchar_via_vmap__>:
40003c68:	94 10 00 08 	mov  %o0, %o2
40003c6c:	92 10 20 00 	clr  %o1
40003c70:	90 10 20 01 	mov  1, %o0
40003c74:	82 13 c0 00 	mov  %o7, %g1
40003c78:	7f ff ff de 	call  40003bf0 <__ajit_serial_putchar_inner__>
40003c7c:	9e 10 40 00 	mov  %g1, %o7

40003c80 <__ajit_serial_putchar_via_bypass__>:
40003c80:	94 10 00 08 	mov  %o0, %o2
40003c84:	92 10 20 00 	clr  %o1
40003c88:	90 10 20 00 	clr  %o0
40003c8c:	82 13 c0 00 	mov  %o7, %g1
40003c90:	7f ff ff d8 	call  40003bf0 <__ajit_serial_putchar_inner__>
40003c94:	9e 10 40 00 	mov  %g1, %o7

40003c98 <__ajit_serial_getchar_inner__>:
40003c98:	80 a2 60 00 	cmp  %o1, 0
40003c9c:	02 80 00 0f 	be  40003cd8 <__ajit_serial_getchar_inner__+0x40>
40003ca0:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
40003ca4:	82 10 a2 40 	or  %g2, 0x240, %g1	! ffff3240 <ajit_global_sw_trap_handlers+0xbffe1fe8>
40003ca8:	80 a2 20 00 	cmp  %o0, 0
40003cac:	02 80 00 0f 	be  40003ce8 <__ajit_serial_getchar_inner__+0x50>
40003cb0:	84 10 a2 48 	or  %g2, 0x248, %g2
40003cb4:	c2 00 40 00 	ld  [ %g1 ], %g1
40003cb8:	82 08 60 12 	and  %g1, 0x12, %g1
40003cbc:	80 a0 60 12 	cmp  %g1, 0x12
40003cc0:	12 80 00 13 	bne  40003d0c <__ajit_serial_getchar_inner__+0x74>
40003cc4:	01 00 00 00 	nop 
40003cc8:	c2 08 80 00 	ldub  [ %g2 ], %g1
40003ccc:	90 10 20 01 	mov  1, %o0
40003cd0:	81 c3 e0 08 	retl 
40003cd4:	c2 2a 80 00 	stb  %g1, [ %o2 ]
40003cd8:	82 10 a2 00 	or  %g2, 0x200, %g1
40003cdc:	80 a2 20 00 	cmp  %o0, 0
40003ce0:	12 bf ff f5 	bne  40003cb4 <__ajit_serial_getchar_inner__+0x1c>
40003ce4:	84 10 a2 08 	or  %g2, 0x208, %g2
40003ce8:	c2 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g1
40003cec:	82 08 60 12 	and  %g1, 0x12, %g1
40003cf0:	80 a0 60 12 	cmp  %g1, 0x12
40003cf4:	12 80 00 06 	bne  40003d0c <__ajit_serial_getchar_inner__+0x74>
40003cf8:	01 00 00 00 	nop 
40003cfc:	c4 88 84 00 	lduba  [ %g2 ] #ASI_SCRATCHPAD, %g2
40003d00:	90 10 20 01 	mov  1, %o0
40003d04:	81 c3 e0 08 	retl 
40003d08:	c4 2a 80 00 	stb  %g2, [ %o2 ]
40003d0c:	81 c3 e0 08 	retl 
40003d10:	90 10 20 00 	clr  %o0

40003d14 <__ajit_serial_getchar_via_vmap__>:
40003d14:	9d e3 bf 98 	save  %sp, -104, %sp
40003d18:	90 10 20 01 	mov  1, %o0
40003d1c:	92 10 20 00 	clr  %o1
40003d20:	7f ff ff de 	call  40003c98 <__ajit_serial_getchar_inner__>
40003d24:	94 07 bf ff 	add  %fp, -1, %o2
40003d28:	80 a2 20 00 	cmp  %o0, 0
40003d2c:	22 bf ff fc 	be,a   40003d1c <__ajit_serial_getchar_via_vmap__+0x8>
40003d30:	90 10 20 01 	mov  1, %o0
40003d34:	f0 4f bf ff 	ldsb  [ %fp + -1 ], %i0
40003d38:	81 c7 e0 08 	ret 
40003d3c:	81 e8 00 00 	restore 

40003d40 <__ajit_serial_getchar_via_bypass__>:
40003d40:	9d e3 bf 98 	save  %sp, -104, %sp
40003d44:	90 10 20 00 	clr  %o0
40003d48:	92 10 20 00 	clr  %o1
40003d4c:	7f ff ff d3 	call  40003c98 <__ajit_serial_getchar_inner__>
40003d50:	94 07 bf ff 	add  %fp, -1, %o2
40003d54:	80 a2 20 00 	cmp  %o0, 0
40003d58:	22 bf ff fc 	be,a   40003d48 <__ajit_serial_getchar_via_bypass__+0x8>
40003d5c:	90 10 20 00 	clr  %o0
40003d60:	f0 4f bf ff 	ldsb  [ %fp + -1 ], %i0
40003d64:	81 c7 e0 08 	ret 
40003d68:	81 e8 00 00 	restore 

40003d6c <__ajit_serial_puts_inner__>:
40003d6c:	9d e3 bf a0 	save  %sp, -96, %sp
40003d70:	80 a6 e0 00 	cmp  %i3, 0
40003d74:	02 80 00 1a 	be  40003ddc <__ajit_serial_puts_inner__+0x70>
40003d78:	01 00 00 00 	nop 
40003d7c:	d4 0e 80 00 	ldub  [ %i2 ], %o2
40003d80:	95 2a a0 18 	sll  %o2, 0x18, %o2
40003d84:	80 a2 a0 00 	cmp  %o2, 0
40003d88:	02 80 00 15 	be  40003ddc <__ajit_serial_puts_inner__+0x70>
40003d8c:	ba 06 a0 01 	add  %i2, 1, %i5
40003d90:	10 80 00 03 	b  40003d9c <__ajit_serial_puts_inner__+0x30>
40003d94:	b8 06 80 1b 	add  %i2, %i3, %i4
40003d98:	95 2a a0 18 	sll  %o2, 0x18, %o2
40003d9c:	95 3a a0 18 	sra  %o2, 0x18, %o2
40003da0:	90 10 00 18 	mov  %i0, %o0
40003da4:	7f ff ff 93 	call  40003bf0 <__ajit_serial_putchar_inner__>
40003da8:	92 10 00 19 	mov  %i1, %o1
40003dac:	80 a2 20 00 	cmp  %o0, 0
40003db0:	22 bf ff fa 	be,a   40003d98 <__ajit_serial_puts_inner__+0x2c>
40003db4:	d4 0e 80 00 	ldub  [ %i2 ], %o2
40003db8:	80 a7 40 1c 	cmp  %i5, %i4
40003dbc:	02 80 00 08 	be  40003ddc <__ajit_serial_puts_inner__+0x70>
40003dc0:	b4 10 00 1d 	mov  %i5, %i2
40003dc4:	ba 07 60 01 	inc  %i5
40003dc8:	d4 0f 7f ff 	ldub  [ %i5 + -1 ], %o2
40003dcc:	95 2a a0 18 	sll  %o2, 0x18, %o2
40003dd0:	80 a2 a0 00 	cmp  %o2, 0
40003dd4:	12 bf ff f3 	bne  40003da0 <__ajit_serial_puts_inner__+0x34>
40003dd8:	95 3a a0 18 	sra  %o2, 0x18, %o2
40003ddc:	81 c7 e0 08 	ret 
40003de0:	81 e8 00 00 	restore 

40003de4 <__ajit_serial_puts_via_vmap__>:
40003de4:	94 10 00 08 	mov  %o0, %o2
40003de8:	96 10 00 09 	mov  %o1, %o3
40003dec:	90 10 20 01 	mov  1, %o0
40003df0:	92 10 20 00 	clr  %o1
40003df4:	82 13 c0 00 	mov  %o7, %g1
40003df8:	7f ff ff dd 	call  40003d6c <__ajit_serial_puts_inner__>
40003dfc:	9e 10 40 00 	mov  %g1, %o7

40003e00 <__ajit_serial_puts_via_bypass__>:
40003e00:	94 10 00 08 	mov  %o0, %o2
40003e04:	96 10 00 09 	mov  %o1, %o3
40003e08:	90 10 20 00 	clr  %o0
40003e0c:	92 10 20 00 	clr  %o1
40003e10:	82 13 c0 00 	mov  %o7, %g1
40003e14:	7f ff ff d6 	call  40003d6c <__ajit_serial_puts_inner__>
40003e18:	9e 10 40 00 	mov  %g1, %o7

40003e1c <__ajit_serial_gets_inner__>:
40003e1c:	9d e3 bf 98 	save  %sp, -104, %sp
40003e20:	80 a6 e0 01 	cmp  %i3, 1
40003e24:	22 80 00 18 	be,a   40003e84 <__ajit_serial_gets_inner__+0x68>
40003e28:	b6 06 80 1b 	add  %i2, %i3, %i3
40003e2c:	a0 06 ff ff 	add  %i3, -1, %l0
40003e30:	b8 10 20 00 	clr  %i4
40003e34:	ba 10 20 00 	clr  %i5
40003e38:	c0 2f bf ff 	clrb  [ %fp + -1 ]
40003e3c:	90 10 00 18 	mov  %i0, %o0
40003e40:	92 10 00 19 	mov  %i1, %o1
40003e44:	7f ff ff 95 	call  40003c98 <__ajit_serial_getchar_inner__>
40003e48:	94 07 bf ff 	add  %fp, -1, %o2
40003e4c:	80 a2 20 00 	cmp  %o0, 0
40003e50:	22 bf ff fc 	be,a   40003e40 <__ajit_serial_gets_inner__+0x24>
40003e54:	90 10 00 18 	mov  %i0, %o0
40003e58:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
40003e5c:	c2 2e 80 1c 	stb  %g1, [ %i2 + %i4 ]
40003e60:	83 28 60 18 	sll  %g1, 0x18, %g1
40003e64:	80 a0 60 00 	cmp  %g1, 0
40003e68:	22 80 00 07 	be,a   40003e84 <__ajit_serial_gets_inner__+0x68>
40003e6c:	b6 06 80 1b 	add  %i2, %i3, %i3
40003e70:	ba 07 60 01 	inc  %i5
40003e74:	80 a7 40 10 	cmp  %i5, %l0
40003e78:	12 bf ff f0 	bne  40003e38 <__ajit_serial_gets_inner__+0x1c>
40003e7c:	b8 10 00 1d 	mov  %i5, %i4
40003e80:	b6 06 80 1b 	add  %i2, %i3, %i3
40003e84:	c0 2e ff ff 	clrb  [ %i3 + -1 ]
40003e88:	81 c7 e0 08 	ret 
40003e8c:	81 e8 00 00 	restore 

40003e90 <__ajit_serial_gets_via_vmap__>:
40003e90:	94 10 00 08 	mov  %o0, %o2
40003e94:	96 10 00 09 	mov  %o1, %o3
40003e98:	90 10 20 01 	mov  1, %o0
40003e9c:	92 10 20 00 	clr  %o1
40003ea0:	82 13 c0 00 	mov  %o7, %g1
40003ea4:	7f ff ff de 	call  40003e1c <__ajit_serial_gets_inner__>
40003ea8:	9e 10 40 00 	mov  %g1, %o7

40003eac <__ajit_serial_gets_via_bypass__>:
40003eac:	94 10 00 08 	mov  %o0, %o2
40003eb0:	96 10 00 09 	mov  %o1, %o3
40003eb4:	90 10 20 00 	clr  %o0
40003eb8:	92 10 20 00 	clr  %o1
40003ebc:	82 13 c0 00 	mov  %o7, %g1
40003ec0:	7f ff ff d7 	call  40003e1c <__ajit_serial_gets_inner__>
40003ec4:	9e 10 40 00 	mov  %g1, %o7

40003ec8 <__ajit_serial_set_uart_reset_inner__>:
40003ec8:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
40003ecc:	80 a2 60 00 	cmp  %o1, 0
40003ed0:	12 80 00 03 	bne  40003edc <__ajit_serial_set_uart_reset_inner__+0x14>
40003ed4:	82 10 a2 40 	or  %g2, 0x240, %g1
40003ed8:	82 10 a2 00 	or  %g2, 0x200, %g1
40003edc:	80 a2 20 00 	cmp  %o0, 0
40003ee0:	02 80 00 0d 	be  40003f14 <__ajit_serial_set_uart_reset_inner__+0x4c>
40003ee4:	01 00 00 00 	nop 
40003ee8:	c6 00 40 00 	ld  [ %g1 ], %g3
40003eec:	80 a2 a0 00 	cmp  %o2, 0
40003ef0:	12 80 00 03 	bne  40003efc <__ajit_serial_set_uart_reset_inner__+0x34>
40003ef4:	84 10 e0 20 	or  %g3, 0x20, %g2
40003ef8:	84 08 ff df 	and  %g3, -33, %g2
40003efc:	80 a2 20 00 	cmp  %o0, 0
40003f00:	12 80 00 08 	bne  40003f20 <__ajit_serial_set_uart_reset_inner__+0x58>
40003f04:	01 00 00 00 	nop 
40003f08:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
40003f0c:	81 c3 e0 08 	retl 
40003f10:	01 00 00 00 	nop 
40003f14:	c6 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g3
40003f18:	10 bf ff f6 	b  40003ef0 <__ajit_serial_set_uart_reset_inner__+0x28>
40003f1c:	80 a2 a0 00 	cmp  %o2, 0
40003f20:	81 c3 e0 08 	retl 
40003f24:	c4 20 40 00 	st  %g2, [ %g1 ]

40003f28 <__ajit_serial_set_uart_reset_via_vmap__>:
40003f28:	94 10 00 08 	mov  %o0, %o2
40003f2c:	92 10 20 00 	clr  %o1
40003f30:	90 10 20 01 	mov  1, %o0
40003f34:	82 13 c0 00 	mov  %o7, %g1
40003f38:	7f ff ff e4 	call  40003ec8 <__ajit_serial_set_uart_reset_inner__>
40003f3c:	9e 10 40 00 	mov  %g1, %o7

40003f40 <__ajit_serial_set_uart_reset_via_bypass__>:
40003f40:	94 10 00 08 	mov  %o0, %o2
40003f44:	92 10 20 00 	clr  %o1
40003f48:	90 10 20 00 	clr  %o0
40003f4c:	82 13 c0 00 	mov  %o7, %g1
40003f50:	7f ff ff de 	call  40003ec8 <__ajit_serial_set_uart_reset_inner__>
40003f54:	9e 10 40 00 	mov  %g1, %o7

40003f58 <__ajit_write_irc_control_register_via_bypass__>:
40003f58:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003f5c:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003f60:	81 c3 e0 08 	retl 
40003f64:	01 00 00 00 	nop 

40003f68 <__ajit_read_irc_control_register_via_bypass__>:
40003f68:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003f6c:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003f70:	81 c3 e0 08 	retl 
40003f74:	01 00 00 00 	nop 

40003f78 <__ajit_write_irc_control_register_via_vmap__>:
40003f78:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003f7c:	81 c3 e0 08 	retl 
40003f80:	d0 20 40 00 	st  %o0, [ %g1 ]

40003f84 <__ajit_read_irc_control_register_via_vmap__>:
40003f84:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003f88:	81 c3 e0 08 	retl 
40003f8c:	d0 00 40 00 	ld  [ %g1 ], %o0

40003f90 <__ajit_write_spi_master_register_via_bypass__>:
40003f90:	91 2a 20 02 	sll  %o0, 2, %o0
40003f94:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003f98:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe20a8>
40003f9c:	90 02 00 01 	add  %o0, %g1, %o0
40003fa0:	d2 a2 04 00 	sta  %o1, [ %o0 ] #ASI_SCRATCHPAD
40003fa4:	81 c3 e0 08 	retl 
40003fa8:	01 00 00 00 	nop 

40003fac <__ajit_write_spi_master_register_via_vmap__>:
40003fac:	91 2a 20 02 	sll  %o0, 2, %o0
40003fb0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003fb4:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe20a8>
40003fb8:	81 c3 e0 08 	retl 
40003fbc:	d2 2a 00 01 	stb  %o1, [ %o0 + %g1 ]

40003fc0 <__ajit_read_spi_master_register_via_bypass__>:
40003fc0:	91 2a 20 02 	sll  %o0, 2, %o0
40003fc4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003fc8:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe20a8>
40003fcc:	90 02 00 01 	add  %o0, %g1, %o0
40003fd0:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003fd4:	81 c3 e0 08 	retl 
40003fd8:	90 0a 20 ff 	and  %o0, 0xff, %o0

40003fdc <__ajit_read_spi_master_register_via_vmap__>:
40003fdc:	91 2a 20 02 	sll  %o0, 2, %o0
40003fe0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003fe4:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe20a8>
40003fe8:	81 c3 e0 08 	retl 
40003fec:	d0 0a 00 01 	ldub  [ %o0 + %g1 ], %o0

40003ff0 <__ajit_do_spi_transfer_via_bypass__>:
40003ff0:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
40003ff4:	82 10 e3 00 	or  %g3, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe20a8>
40003ff8:	d2 a0 44 00 	sta  %o1, [ %g1 ] #ASI_SCRATCHPAD
40003ffc:	82 0a 20 07 	and  %o0, 7, %g1
40004000:	94 0a a0 01 	and  %o2, 1, %o2
40004004:	83 28 60 03 	sll  %g1, 3, %g1
40004008:	94 02 80 0a 	add  %o2, %o2, %o2
4000400c:	82 10 60 01 	or  %g1, 1, %g1
40004010:	86 10 e3 08 	or  %g3, 0x308, %g3
40004014:	94 12 80 01 	or  %o2, %g1, %o2
40004018:	d4 a0 c4 00 	sta  %o2, [ %g3 ] #ASI_SCRATCHPAD
4000401c:	10 80 00 04 	b  4000402c <__ajit_do_spi_transfer_via_bypass__+0x3c>
40004020:	03 00 00 08 	sethi  %hi(0x2000), %g1
40004024:	02 80 00 07 	be  40004040 <__ajit_do_spi_transfer_via_bypass__+0x50>
40004028:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
4000402c:	c4 80 c4 00 	lda  [ %g3 ] #ASI_SCRATCHPAD, %g2
40004030:	80 88 a0 01 	btst  1, %g2
40004034:	32 bf ff fc 	bne,a   40004024 <__ajit_do_spi_transfer_via_bypass__+0x34>
40004038:	82 80 7f ff 	addcc  %g1, -1, %g1
4000403c:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40004040:	90 12 23 00 	or  %o0, 0x300, %o0	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe20a8>
40004044:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40004048:	81 c3 e0 08 	retl 
4000404c:	90 0a 20 ff 	and  %o0, 0xff, %o0

40004050 <__ajit_do_spi_transfer_via_vmap__>:
40004050:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004054:	90 0a 20 07 	and  %o0, 7, %o0
40004058:	84 10 63 00 	or  %g1, 0x300, %g2
4000405c:	91 2a 20 03 	sll  %o0, 3, %o0
40004060:	d2 20 80 00 	st  %o1, [ %g2 ]
40004064:	90 12 20 01 	or  %o0, 1, %o0
40004068:	82 10 63 08 	or  %g1, 0x308, %g1
4000406c:	94 0a a0 01 	and  %o2, 1, %o2
40004070:	94 02 80 0a 	add  %o2, %o2, %o2
40004074:	94 12 80 08 	or  %o2, %o0, %o2
40004078:	90 10 00 09 	mov  %o1, %o0
4000407c:	81 c3 e0 08 	retl 
40004080:	d4 20 40 00 	st  %o2, [ %g1 ]

40004084 <__ajit_configure_spi_master_via_bypass___>:
40004084:	90 0a 20 0f 	and  %o0, 0xf, %o0
40004088:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4000408c:	90 12 20 10 	or  %o0, 0x10, %o0
40004090:	82 10 63 0c 	or  %g1, 0x30c, %g1
40004094:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40004098:	81 c3 e0 08 	retl 
4000409c:	90 10 20 00 	clr  %o0

400040a0 <__ajit_configure_spi_master_via_vmap___>:
400040a0:	90 0a 20 0f 	and  %o0, 0xf, %o0
400040a4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400040a8:	84 12 20 10 	or  %o0, 0x10, %g2
400040ac:	82 10 63 0c 	or  %g1, 0x30c, %g1
400040b0:	90 10 20 00 	clr  %o0
400040b4:	81 c3 e0 08 	retl 
400040b8:	c4 20 40 00 	st  %g2, [ %g1 ]

400040bc <__ajit_do_spi_transfer_inner__>:
400040bc:	92 0a 60 07 	and  %o1, 7, %o1
400040c0:	83 2a 60 03 	sll  %o1, 3, %g1
400040c4:	82 10 60 01 	or  %g1, 1, %g1
400040c8:	96 0a e0 01 	and  %o3, 1, %o3
400040cc:	80 a2 20 00 	cmp  %o0, 0
400040d0:	96 02 c0 0b 	add  %o3, %o3, %o3
400040d4:	96 12 c0 01 	or  %o3, %g1, %o3
400040d8:	02 80 00 20 	be  40004158 <__ajit_do_spi_transfer_inner__+0x9c>
400040dc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400040e0:	84 10 63 00 	or  %g1, 0x300, %g2	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe20a8>
400040e4:	d4 20 80 00 	st  %o2, [ %g2 ]
400040e8:	96 0a e0 ff 	and  %o3, 0xff, %o3
400040ec:	82 10 63 08 	or  %g1, 0x308, %g1
400040f0:	d6 20 40 00 	st  %o3, [ %g1 ]
400040f4:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
400040f8:	03 00 00 08 	sethi  %hi(0x2000), %g1
400040fc:	10 80 00 08 	b  4000411c <__ajit_do_spi_transfer_inner__+0x60>
40004100:	86 10 e3 08 	or  %g3, 0x308, %g3
40004104:	80 88 a0 01 	btst  1, %g2
40004108:	02 80 00 0d 	be  4000413c <__ajit_do_spi_transfer_inner__+0x80>
4000410c:	80 a2 20 00 	cmp  %o0, 0
40004110:	82 80 7f ff 	addcc  %g1, -1, %g1
40004114:	02 80 00 0a 	be  4000413c <__ajit_do_spi_transfer_inner__+0x80>
40004118:	80 a2 20 00 	cmp  %o0, 0
4000411c:	80 a2 20 00 	cmp  %o0, 0
40004120:	32 bf ff f9 	bne,a   40004104 <__ajit_do_spi_transfer_inner__+0x48>
40004124:	c4 00 c0 00 	ld  [ %g3 ], %g2
40004128:	c4 80 c4 00 	lda  [ %g3 ] #ASI_SCRATCHPAD, %g2
4000412c:	80 88 a0 01 	btst  1, %g2
40004130:	32 bf ff f9 	bne,a   40004114 <__ajit_do_spi_transfer_inner__+0x58>
40004134:	82 80 7f ff 	addcc  %g1, -1, %g1
40004138:	80 a2 20 00 	cmp  %o0, 0
4000413c:	32 80 00 0d 	bne,a   40004170 <__ajit_do_spi_transfer_inner__+0xb4>
40004140:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004144:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40004148:	90 12 23 00 	or  %o0, 0x300, %o0	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe20a8>
4000414c:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40004150:	81 c3 e0 08 	retl 
40004154:	90 0a 20 ff 	and  %o0, 0xff, %o0
40004158:	84 10 63 00 	or  %g1, 0x300, %g2
4000415c:	d4 a0 84 00 	sta  %o2, [ %g2 ] #ASI_SCRATCHPAD
40004160:	82 10 63 08 	or  %g1, 0x308, %g1
40004164:	d6 a0 44 00 	sta  %o3, [ %g1 ] #ASI_SCRATCHPAD
40004168:	10 bf ff e4 	b  400040f8 <__ajit_do_spi_transfer_inner__+0x3c>
4000416c:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
40004170:	82 10 63 00 	or  %g1, 0x300, %g1
40004174:	d0 00 40 00 	ld  [ %g1 ], %o0
40004178:	81 c3 e0 08 	retl 
4000417c:	90 0a 20 ff 	and  %o0, 0xff, %o0

40004180 <__ajit_gpio_xfer__>:
40004180:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004184:	90 0a 20 07 	and  %o0, 7, %o0
40004188:	88 10 63 00 	or  %g1, 0x300, %g4
4000418c:	87 2a 20 03 	sll  %o0, 3, %g3
40004190:	82 10 63 08 	or  %g1, 0x308, %g1
40004194:	d2 29 00 00 	stb  %o1, [ %g4 ]
40004198:	84 10 e0 03 	or  %g3, 3, %g2
4000419c:	c4 28 40 00 	stb  %g2, [ %g1 ]
400041a0:	86 10 00 02 	mov  %g2, %g3
400041a4:	82 10 21 00 	mov  0x100, %g1
400041a8:	82 00 7f ff 	add  %g1, -1, %g1
400041ac:	85 38 60 1f 	sra  %g1, 0x1f, %g2
400041b0:	84 20 80 01 	sub  %g2, %g1, %g2
400041b4:	85 30 a0 1f 	srl  %g2, 0x1f, %g2
400041b8:	80 88 c0 02 	btst  %g3, %g2
400041bc:	12 bf ff fc 	bne  400041ac <__ajit_gpio_xfer__+0x2c>
400041c0:	82 00 7f ff 	add  %g1, -1, %g1
400041c4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400041c8:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe20a8>
400041cc:	81 c3 e0 08 	retl 
400041d0:	d0 08 40 00 	ldub  [ %g1 ], %o0

400041d4 <__ajit_read_gpio_32_via_vmap__>:
400041d4:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
400041d8:	82 10 60 04 	or  %g1, 4, %g1	! ffff3404 <ajit_global_sw_trap_handlers+0xbffe21ac>
400041dc:	81 c3 e0 08 	retl 
400041e0:	d0 00 40 00 	ld  [ %g1 ], %o0

400041e4 <__ajit_write_gpio_32_via_vmap__>:
400041e4:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
400041e8:	81 c3 e0 08 	retl 
400041ec:	d0 20 40 00 	st  %o0, [ %g1 ]

400041f0 <__ajit_read_gpio_32_via_bypass__>:
400041f0:	11 3f ff cd 	sethi  %hi(0xffff3400), %o0
400041f4:	90 12 20 04 	or  %o0, 4, %o0	! ffff3404 <ajit_global_sw_trap_handlers+0xbffe21ac>
400041f8:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
400041fc:	81 c3 e0 08 	retl 
40004200:	01 00 00 00 	nop 

40004204 <__ajit_write_gpio_32_via_bypass__>:
40004204:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40004208:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
4000420c:	81 c3 e0 08 	retl 
40004210:	01 00 00 00 	nop 

40004214 <__ajit_init_thread_performance_counters>:
40004214:	c0 22 80 00 	clr  [ %o2 ]
40004218:	c0 22 a0 04 	clr  [ %o2 + 4 ]
4000421c:	c0 22 a0 08 	clr  [ %o2 + 8 ]
40004220:	c0 22 a0 0c 	clr  [ %o2 + 0xc ]
40004224:	c0 22 a0 10 	clr  [ %o2 + 0x10 ]
40004228:	c0 22 a0 14 	clr  [ %o2 + 0x14 ]
4000422c:	c0 22 a0 18 	clr  [ %o2 + 0x18 ]
40004230:	c0 22 a0 1c 	clr  [ %o2 + 0x1c ]
40004234:	c0 22 a0 20 	clr  [ %o2 + 0x20 ]
40004238:	c0 22 a0 24 	clr  [ %o2 + 0x24 ]
4000423c:	c0 22 a0 28 	clr  [ %o2 + 0x28 ]
40004240:	c0 22 a0 2c 	clr  [ %o2 + 0x2c ]
40004244:	c0 22 a0 30 	clr  [ %o2 + 0x30 ]
40004248:	c0 22 a0 34 	clr  [ %o2 + 0x34 ]
4000424c:	c0 22 a0 38 	clr  [ %o2 + 0x38 ]
40004250:	c0 22 a0 3c 	clr  [ %o2 + 0x3c ]
40004254:	c0 22 a0 40 	clr  [ %o2 + 0x40 ]
40004258:	c0 22 a0 44 	clr  [ %o2 + 0x44 ]
4000425c:	c0 22 a0 48 	clr  [ %o2 + 0x48 ]
40004260:	81 c3 e0 08 	retl 
40004264:	c0 22 a0 4c 	clr  [ %o2 + 0x4c ]

40004268 <__ajit_sample_thread_performance_counters>:
40004268:	9d e3 bf a0 	save  %sp, -96, %sp
4000426c:	b0 06 00 18 	add  %i0, %i0, %i0
40004270:	b2 06 00 19 	add  %i0, %i1, %i1
40004274:	ae 10 20 00 	clr  %l7
40004278:	ba 10 20 00 	clr  %i5
4000427c:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
40004280:	82 10 63 40 	or  %g1, 0x340, %g1	! ffff40 <__DYNAMIC+0xffff40>
40004284:	82 06 40 01 	add  %i1, %g1, %g1
40004288:	b2 10 20 00 	clr  %i1
4000428c:	83 28 60 08 	sll  %g1, 8, %g1
40004290:	e0 00 60 04 	ld  [ %g1 + 4 ], %l0
40004294:	ec 00 40 00 	ld  [ %g1 ], %l6
40004298:	f8 00 60 08 	ld  [ %g1 + 8 ], %i4
4000429c:	d0 00 60 0c 	ld  [ %g1 + 0xc ], %o0
400042a0:	f0 00 60 10 	ld  [ %g1 + 0x10 ], %i0
400042a4:	d4 00 60 14 	ld  [ %g1 + 0x14 ], %o2
400042a8:	d8 00 60 1c 	ld  [ %g1 + 0x1c ], %o4
400042ac:	e8 00 60 24 	ld  [ %g1 + 0x24 ], %l4
400042b0:	e4 00 60 2c 	ld  [ %g1 + 0x2c ], %l2
400042b4:	c4 00 60 34 	ld  [ %g1 + 0x34 ], %g2
400042b8:	a2 10 00 10 	mov  %l0, %l1
400042bc:	92 10 00 08 	mov  %o0, %o1
400042c0:	a2 14 40 17 	or  %l1, %l7, %l1
400042c4:	92 17 40 09 	or  %i5, %o1, %o1
400042c8:	96 10 00 0a 	mov  %o2, %o3
400042cc:	ba 10 20 00 	clr  %i5
400042d0:	96 16 40 0b 	or  %i1, %o3, %o3
400042d4:	ae 10 20 00 	clr  %l7
400042d8:	b2 10 20 00 	clr  %i1
400042dc:	a0 10 20 00 	clr  %l0
400042e0:	90 10 20 00 	clr  %o0
400042e4:	a0 14 00 16 	or  %l0, %l6, %l0
400042e8:	90 17 00 08 	or  %i4, %o0, %o0
400042ec:	ec 00 60 20 	ld  [ %g1 + 0x20 ], %l6
400042f0:	f8 00 60 18 	ld  [ %g1 + 0x18 ], %i4
400042f4:	94 10 20 00 	clr  %o2
400042f8:	94 16 00 0a 	or  %i0, %o2, %o2
400042fc:	f0 00 60 28 	ld  [ %g1 + 0x28 ], %i0
40004300:	a6 10 00 12 	mov  %l2, %l3
40004304:	86 10 00 02 	mov  %g2, %g3
40004308:	9a 10 00 0c 	mov  %o4, %o5
4000430c:	aa 10 00 14 	mov  %l4, %l5
40004310:	9a 17 40 0d 	or  %i5, %o5, %o5
40004314:	aa 15 c0 15 	or  %l7, %l5, %l5
40004318:	a4 10 20 00 	clr  %l2
4000431c:	ae 16 40 13 	or  %i1, %l3, %l7
40004320:	84 10 20 00 	clr  %g2
40004324:	ba 10 20 00 	clr  %i5
40004328:	98 10 20 00 	clr  %o4
4000432c:	b2 17 40 03 	or  %i5, %g3, %i1
40004330:	98 17 00 0c 	or  %i4, %o4, %o4
40004334:	a8 10 20 00 	clr  %l4
40004338:	f8 00 60 30 	ld  [ %g1 + 0x30 ], %i4
4000433c:	a8 15 80 14 	or  %l6, %l4, %l4
40004340:	ac 16 00 12 	or  %i0, %l2, %l6
40004344:	b0 17 00 02 	or  %i4, %g2, %i0
40004348:	f6 00 60 3c 	ld  [ %g1 + 0x3c ], %i3
4000434c:	de 00 60 44 	ld  [ %g1 + 0x44 ], %o7
40004350:	c8 00 60 4c 	ld  [ %g1 + 0x4c ], %g4
40004354:	f8 00 60 40 	ld  [ %g1 + 0x40 ], %i4
40004358:	f0 3e a0 30 	std  %i0, [ %i2 + 0x30 ]
4000435c:	f0 00 60 38 	ld  [ %g1 + 0x38 ], %i0
40004360:	b2 10 20 00 	clr  %i1
40004364:	c4 00 60 48 	ld  [ %g1 + 0x48 ], %g2
40004368:	a6 16 40 1b 	or  %i1, %i3, %l3
4000436c:	a4 10 20 00 	clr  %l2
40004370:	ba 10 20 00 	clr  %i5
40004374:	a4 16 00 12 	or  %i0, %l2, %l2
40004378:	b2 17 40 0f 	or  %i5, %o7, %i1
4000437c:	b0 10 20 00 	clr  %i0
40004380:	86 10 20 00 	clr  %g3
40004384:	b0 17 00 18 	or  %i4, %i0, %i0
40004388:	86 10 c0 04 	or  %g3, %g4, %g3
4000438c:	b8 10 20 00 	clr  %i4
40004390:	e0 3e 80 00 	std  %l0, [ %i2 ]
40004394:	84 10 80 1c 	or  %g2, %i4, %g2
40004398:	d0 3e a0 08 	std  %o0, [ %i2 + 8 ]
4000439c:	d4 3e a0 10 	std  %o2, [ %i2 + 0x10 ]
400043a0:	d8 3e a0 18 	std  %o4, [ %i2 + 0x18 ]
400043a4:	e8 3e a0 20 	std  %l4, [ %i2 + 0x20 ]
400043a8:	ec 3e a0 28 	std  %l6, [ %i2 + 0x28 ]
400043ac:	e4 3e a0 38 	std  %l2, [ %i2 + 0x38 ]
400043b0:	f0 3e a0 40 	std  %i0, [ %i2 + 0x40 ]
400043b4:	c4 3e a0 48 	std  %g2, [ %i2 + 0x48 ]
400043b8:	81 c7 e0 08 	ret 
400043bc:	81 e8 00 00 	restore 

400043c0 <__ajit_ta_0__>:
400043c0:	91 d0 20 00 	ta  0
400043c4:	01 00 00 00 	nop 
400043c8:	01 00 00 00 	nop 
400043cc:	81 c3 e0 08 	retl 
400043d0:	01 00 00 00 	nop 

400043d4 <__ajit_fsqrtd__>:
400043d4:	c1 1a 00 00 	ldd  [ %o0 ], %f0
400043d8:	85 a0 05 40 	fsqrtd  %f0, %f2
400043dc:	c5 3a 40 00 	std  %f2, [ %o1 ]
400043e0:	81 c3 e0 08 	retl 
400043e4:	01 00 00 00 	nop 

400043e8 <__ajit_fsqrts__>:
400043e8:	c1 02 00 00 	ld  [ %o0 ], %f0
400043ec:	83 a0 05 20 	fsqrts  %f0, %f1
400043f0:	c3 22 40 00 	st  %f1, [ %o1 ]
400043f4:	81 c3 e0 08 	retl 
400043f8:	01 00 00 00 	nop 

400043fc <__ajit_fitod__>:
400043fc:	c1 02 00 00 	ld  [ %o0 ], %f0
40004400:	85 a0 19 00 	fitod  %f0, %f2
40004404:	c5 3a 40 00 	std  %f2, [ %o1 ]
40004408:	81 c3 e0 08 	retl 
4000440c:	01 00 00 00 	nop 

40004410 <__ajit_fitos__>:
40004410:	c1 02 00 00 	ld  [ %o0 ], %f0
40004414:	83 a0 18 80 	fitos  %f0, %f1
40004418:	c3 22 40 00 	st  %f1, [ %o1 ]
4000441c:	81 c3 e0 08 	retl 
40004420:	01 00 00 00 	nop 

40004424 <__ajit_fdtoi__>:
40004424:	c1 1a 00 00 	ldd  [ %o0 ], %f0
40004428:	85 a0 1a 40 	fdtoi  %f0, %f2
4000442c:	c5 22 40 00 	st  %f2, [ %o1 ]
40004430:	81 c3 e0 08 	retl 
40004434:	01 00 00 00 	nop 

40004438 <__ajit_fstoi__>:
40004438:	c1 02 00 00 	ld  [ %o0 ], %f0
4000443c:	83 a0 1a 20 	fstoi  %f0, %f1
40004440:	c3 22 40 00 	st  %f1, [ %o1 ]
40004444:	81 c3 e0 08 	retl 
40004448:	01 00 00 00 	nop 

4000444c <cortos_init_printing>:
4000444c:	84 10 20 01 	mov  1, %g2	! 1 <__DYNAMIC+0x1>
40004450:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40004454:	82 10 60 18 	or  %g1, 0x18, %g1	! 40011018 <allocatedLocksNc>
40004458:	c4 28 60 05 	stb  %g2, [ %g1 + 5 ]
4000445c:	05 10 00 4c 	sethi  %hi(0x40013000), %g2
40004460:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40004464:	84 10 a0 05 	or  %g2, 5, %g2
40004468:	81 c3 e0 08 	retl 
4000446c:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]

40004470 <cortos_get_clock_time>:
40004470:	82 13 c0 00 	mov  %o7, %g1
40004474:	7f ff fb e5 	call  40003408 <__ajit_get_clock_time>
40004478:	9e 10 40 00 	mov  %g1, %o7

4000447c <cortos_sleep>:
4000447c:	9d e3 bf a0 	save  %sp, -96, %sp
40004480:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40004484:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004488:	7f ff fb ea 	call  40003430 <__ajit_sleep__>
4000448c:	01 00 00 00 	nop 
40004490:	81 e8 00 00 	restore 
40004494:	81 c3 e0 08 	retl 
40004498:	01 00 00 00 	nop 

4000449c <cortos_get_thread_id>:
4000449c:	9d e3 bf a0 	save  %sp, -96, %sp
400044a0:	a3 47 40 00 	rd  %asr29, %l1
400044a4:	82 10 00 11 	mov  %l1, %g1
400044a8:	b1 30 60 07 	srl  %g1, 7, %i0
400044ac:	b0 0e 21 fe 	and  %i0, 0x1fe, %i0
400044b0:	82 06 00 01 	add  %i0, %g1, %g1
400044b4:	b1 28 60 18 	sll  %g1, 0x18, %i0
400044b8:	b1 3e 20 18 	sra  %i0, 0x18, %i0
400044bc:	81 c7 e0 08 	ret 
400044c0:	81 e8 00 00 	restore 

400044c4 <cortos_IsNcRamAddr>:
400044c4:	81 c3 e0 08 	retl 
400044c8:	90 10 20 00 	clr  %o0

400044cc <cortos_vprintf>:
400044cc:	9d e3 bb a0 	save  %sp, -1120, %sp
400044d0:	92 10 00 18 	mov  %i0, %o1
400044d4:	94 10 00 19 	mov  %i1, %o2
400044d8:	ba 07 bc 00 	add  %fp, -1024, %i5
400044dc:	7f ff fa 9f 	call  40002f58 <vsprintf_>
400044e0:	90 10 00 1d 	mov  %i5, %o0
400044e4:	39 10 00 44 	sethi  %hi(0x40011000), %i4
400044e8:	7f ff ef 78 	call  400002c8 <cortos_lock_acquire_buzy>
400044ec:	d0 07 20 0c 	ld  [ %i4 + 0xc ], %o0	! 4001100c <printingLockAddr>
400044f0:	d0 0f bc 00 	ldub  [ %fp + -1024 ], %o0
400044f4:	91 2a 20 18 	sll  %o0, 0x18, %o0
400044f8:	80 a2 20 00 	cmp  %o0, 0
400044fc:	02 80 00 0a 	be  40004524 <cortos_vprintf+0x58>
40004500:	b0 10 20 00 	clr  %i0
40004504:	7f ff fa 57 	call  40002e60 <uart_send_char>
40004508:	91 3a 20 18 	sra  %o0, 0x18, %o0
4000450c:	b0 06 20 01 	inc  %i0
40004510:	d0 0f 40 18 	ldub  [ %i5 + %i0 ], %o0
40004514:	91 2a 20 18 	sll  %o0, 0x18, %o0
40004518:	80 a2 20 00 	cmp  %o0, 0
4000451c:	12 bf ff fa 	bne  40004504 <cortos_vprintf+0x38>
40004520:	01 00 00 00 	nop 
40004524:	7f ff ef 83 	call  40000330 <cortos_lock_release>
40004528:	d0 07 20 0c 	ld  [ %i4 + 0xc ], %o0
4000452c:	81 c7 e0 08 	ret 
40004530:	81 e8 00 00 	restore 

40004534 <cortos_printf>:
40004534:	9d e3 bf 98 	save  %sp, -104, %sp
40004538:	92 07 a0 48 	add  %fp, 0x48, %o1
4000453c:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40004540:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40004544:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40004548:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
4000454c:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40004550:	d2 27 bf fc 	st  %o1, [ %fp + -4 ]
40004554:	7f ff ff de 	call  400044cc <cortos_vprintf>
40004558:	90 10 00 18 	mov  %i0, %o0
4000455c:	81 c7 e0 08 	ret 
40004560:	91 e8 00 08 	restore  %g0, %o0, %o0

40004564 <cortos_init_hw_traps>:
40004564:	82 13 c0 00 	mov  %o7, %g1
40004568:	7f ff f0 df 	call  400008e4 <ajit_initialize_interrupt_handlers_to_null>
4000456c:	9e 10 40 00 	mov  %g1, %o7

40004570 <cortos_init_sw_traps>:
40004570:	82 13 c0 00 	mov  %o7, %g1
40004574:	7f ff f1 69 	call  40000b18 <ajit_initialize_sw_trap_handlers_to_null>
40004578:	9e 10 40 00 	mov  %g1, %o7

4000457c <bit_reverse>:
4000457c:	80 a2 60 00 	cmp  %o1, 0
40004580:	02 80 00 12 	be  400045c8 <bit_reverse+0x4c>
40004584:	82 10 20 00 	clr  %g1
40004588:	86 10 20 00 	clr  %g3
4000458c:	9a 02 7f ff 	add  %o1, -1, %o5
40004590:	88 10 20 01 	mov  1, %g4
40004594:	85 32 00 01 	srl  %o0, %g1, %g2
40004598:	80 88 a0 01 	btst  1, %g2
4000459c:	22 80 00 06 	be,a   400045b4 <bit_reverse+0x38>
400045a0:	82 00 60 01 	inc  %g1
400045a4:	84 23 40 01 	sub  %o5, %g1, %g2
400045a8:	85 29 00 02 	sll  %g4, %g2, %g2
400045ac:	86 10 c0 02 	or  %g3, %g2, %g3
400045b0:	82 00 60 01 	inc  %g1
400045b4:	80 a0 40 09 	cmp  %g1, %o1
400045b8:	12 bf ff f8 	bne  40004598 <bit_reverse+0x1c>
400045bc:	85 32 00 01 	srl  %o0, %g1, %g2
400045c0:	81 c3 e0 08 	retl 
400045c4:	90 10 00 03 	mov  %g3, %o0
400045c8:	10 bf ff fe 	b  400045c0 <bit_reverse+0x44>
400045cc:	86 10 20 00 	clr  %g3

400045d0 <barret_reduction>:
400045d0:	81 c3 e0 08 	retl 
400045d4:	01 00 00 00 	nop 

400045d8 <addr_gen>:
400045d8:	94 22 80 09 	sub  %o2, %o1, %o2
400045dc:	97 32 c0 09 	srl  %o3, %o1, %o3
400045e0:	84 02 bf ff 	add  %o2, -1, %g2
400045e4:	96 02 ff ff 	add  %o3, -1, %o3
400045e8:	83 32 00 02 	srl  %o0, %g2, %g1
400045ec:	90 0a c0 08 	and  %o3, %o0, %o0
400045f0:	95 28 40 0a 	sll  %g1, %o2, %o2
400045f4:	94 02 80 08 	add  %o2, %o0, %o2
400045f8:	d4 23 00 00 	st  %o2, [ %o4 ]
400045fc:	86 10 20 01 	mov  1, %g3
40004600:	85 28 c0 02 	sll  %g3, %g2, %g2
40004604:	94 02 80 02 	add  %o2, %g2, %o2
40004608:	d4 23 40 00 	st  %o2, [ %o5 ]
4000460c:	93 28 c0 09 	sll  %g3, %o1, %o1
40004610:	c4 03 a0 5c 	ld  [ %sp + 0x5c ], %g2
40004614:	82 00 40 09 	add  %g1, %o1, %g1
40004618:	81 c3 e0 08 	retl 
4000461c:	c2 20 80 00 	st  %g1, [ %g2 ]

40004620 <butterfly_dit>:
40004620:	9d e3 bf a0 	save  %sp, -96, %sp
40004624:	94 10 20 00 	clr  %o2
40004628:	92 56 80 18 	umul  %i2, %i0, %o1
4000462c:	91 40 00 00 	rd  %y, %o0
40004630:	40 00 0a 59 	call  40006f94 <__umoddi3>
40004634:	96 10 2d 01 	mov  0xd01, %o3
40004638:	82 02 40 19 	add  %o1, %i1, %g1
4000463c:	b2 06 6d 01 	add  %i1, 0xd01, %i1
40004640:	81 80 20 00 	mov  %g0, %y
40004644:	01 00 00 00 	nop 
40004648:	01 00 00 00 	nop 
4000464c:	01 00 00 00 	nop 
40004650:	84 70 6d 01 	udiv  %g1, 0xd01, %g2
40004654:	84 58 ad 01 	smul  %g2, 0xd01, %g2
40004658:	82 20 40 02 	sub  %g1, %g2, %g1
4000465c:	c2 26 c0 00 	st  %g1, [ %i3 ]
40004660:	92 26 40 09 	sub  %i1, %o1, %o1
40004664:	81 80 20 00 	mov  %g0, %y
40004668:	01 00 00 00 	nop 
4000466c:	01 00 00 00 	nop 
40004670:	01 00 00 00 	nop 
40004674:	b2 72 6d 01 	udiv  %o1, 0xd01, %i1
40004678:	b2 5e 6d 01 	smul  %i1, 0xd01, %i1
4000467c:	92 22 40 19 	sub  %o1, %i1, %o1
40004680:	d2 27 00 00 	st  %o1, [ %i4 ]
40004684:	81 c7 e0 08 	ret 
40004688:	81 e8 00 00 	restore 

4000468c <ct_ntt>:
4000468c:	9d e3 bf 98 	save  %sp, -104, %sp
40004690:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40004694:	40 00 00 ad 	call  40004948 <__ieee754_log2>
40004698:	d0 18 62 f0 	ldd  [ %g1 + 0x2f0 ], %o0	! 400106f0 <__clz_tab+0x260>
4000469c:	03 10 00 41 	sethi  %hi(0x40010400), %g1
400046a0:	d1 18 62 f8 	ldd  [ %g1 + 0x2f8 ], %f8	! 400106f8 <__clz_tab+0x268>
400046a4:	81 a8 0a c8 	fcmped  %f0, %f8
400046a8:	01 00 00 00 	nop 
400046ac:	17 80 00 41 	fbge  400047b0 <ct_ntt+0x124>
400046b0:	03 20 00 00 	sethi  %hi(0x80000000), %g1
400046b4:	91 a0 1a 40 	fdtoi  %f0, %f8
400046b8:	d1 27 bf f8 	st  %f8, [ %fp + -8 ]
400046bc:	e8 07 bf f8 	ld  [ %fp + -8 ], %l4
400046c0:	82 05 3f ff 	add  %l4, -1, %g1
400046c4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400046c8:	a6 10 20 00 	clr  %l3
400046cc:	80 a5 20 00 	cmp  %l4, 0
400046d0:	02 80 00 36 	be  400047a8 <ct_ntt+0x11c>
400046d4:	aa 10 20 01 	mov  1, %l5
400046d8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400046dc:	a4 25 00 13 	sub  %l4, %l3, %l2
400046e0:	b6 20 40 13 	sub  %g1, %l3, %i3
400046e4:	b5 2d 40 13 	sll  %l5, %l3, %i2
400046e8:	82 10 20 40 	mov  0x40, %g1
400046ec:	a1 2d 40 1b 	sll  %l5, %i3, %l0
400046f0:	a3 30 40 13 	srl  %g1, %l3, %l1
400046f4:	ba 10 20 00 	clr  %i5
400046f8:	a2 04 7f ff 	add  %l1, -1, %l1
400046fc:	84 0f 40 11 	and  %i5, %l1, %g2
40004700:	83 37 40 1b 	srl  %i5, %i3, %g1
40004704:	b9 28 40 12 	sll  %g1, %l2, %i4
40004708:	82 00 40 1a 	add  %g1, %i2, %g1
4000470c:	83 28 60 02 	sll  %g1, 2, %g1
40004710:	c6 06 40 01 	ld  [ %i1 + %g1 ], %g3
40004714:	b8 07 00 02 	add  %i4, %g2, %i4
40004718:	94 10 20 00 	clr  %o2
4000471c:	af 2f 20 02 	sll  %i4, 2, %l7
40004720:	b8 07 00 10 	add  %i4, %l0, %i4
40004724:	b9 2f 20 02 	sll  %i4, 2, %i4
40004728:	d0 06 00 1c 	ld  [ %i0 + %i4 ], %o0
4000472c:	92 52 00 03 	umul  %o0, %g3, %o1
40004730:	91 40 00 00 	rd  %y, %o0
40004734:	40 00 0a 18 	call  40006f94 <__umoddi3>
40004738:	96 10 2d 01 	mov  0xd01, %o3
4000473c:	ec 06 00 17 	ld  [ %i0 + %l7 ], %l6
40004740:	86 02 40 16 	add  %o1, %l6, %g3
40004744:	81 80 20 00 	mov  %g0, %y
40004748:	01 00 00 00 	nop 
4000474c:	01 00 00 00 	nop 
40004750:	01 00 00 00 	nop 
40004754:	88 70 ed 01 	udiv  %g3, 0xd01, %g4
40004758:	88 59 2d 01 	smul  %g4, 0xd01, %g4
4000475c:	86 20 c0 04 	sub  %g3, %g4, %g3
40004760:	c6 26 00 17 	st  %g3, [ %i0 + %l7 ]
40004764:	82 05 ad 01 	add  %l6, 0xd01, %g1
40004768:	82 20 40 09 	sub  %g1, %o1, %g1
4000476c:	81 80 20 00 	mov  %g0, %y
40004770:	01 00 00 00 	nop 
40004774:	01 00 00 00 	nop 
40004778:	01 00 00 00 	nop 
4000477c:	84 70 6d 01 	udiv  %g1, 0xd01, %g2
40004780:	84 58 ad 01 	smul  %g2, 0xd01, %g2
40004784:	82 20 40 02 	sub  %g1, %g2, %g1
40004788:	ba 07 60 01 	inc  %i5
4000478c:	80 a7 60 40 	cmp  %i5, 0x40
40004790:	12 bf ff db 	bne  400046fc <ct_ntt+0x70>
40004794:	c2 26 00 1c 	st  %g1, [ %i0 + %i4 ]
40004798:	a6 04 e0 01 	inc  %l3
4000479c:	80 a4 c0 14 	cmp  %l3, %l4
400047a0:	12 bf ff cf 	bne  400046dc <ct_ntt+0x50>
400047a4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400047a8:	81 c7 e0 08 	ret 
400047ac:	81 e8 00 00 	restore 
400047b0:	91 a0 08 c8 	fsubd  %f0, %f8, %f8
400047b4:	95 a0 1a 48 	fdtoi  %f8, %f10
400047b8:	d5 27 bf f8 	st  %f10, [ %fp + -8 ]
400047bc:	e8 07 bf f8 	ld  [ %fp + -8 ], %l4
400047c0:	a8 1d 00 01 	xor  %l4, %g1, %l4
400047c4:	82 05 3f ff 	add  %l4, -1, %g1
400047c8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400047cc:	a6 10 20 00 	clr  %l3
400047d0:	80 a5 20 00 	cmp  %l4, 0
400047d4:	12 bf ff c1 	bne  400046d8 <ct_ntt+0x4c>
400047d8:	aa 10 20 01 	mov  1, %l5
400047dc:	81 c7 e0 08 	ret 
400047e0:	81 e8 00 00 	restore 

400047e4 <gen_tf>:
400047e4:	9d e3 b9 98 	save  %sp, -1640, %sp
400047e8:	03 10 00 41 	sethi  %hi(0x40010400), %g1
400047ec:	40 00 00 57 	call  40004948 <__ieee754_log2>
400047f0:	d0 18 62 f0 	ldd  [ %g1 + 0x2f0 ], %o0	! 400106f0 <__clz_tab+0x260>
400047f4:	03 10 00 41 	sethi  %hi(0x40010400), %g1
400047f8:	d1 18 62 f8 	ldd  [ %g1 + 0x2f8 ], %f8	! 400106f8 <__clz_tab+0x268>
400047fc:	81 a8 0a c8 	fcmped  %f0, %f8
40004800:	01 00 00 00 	nop 
40004804:	37 80 00 4b 	fbge,a   40004930 <gen_tf+0x14c>
40004808:	91 a0 08 c8 	fsubd  %f0, %f8, %f8
4000480c:	91 a0 1a 40 	fdtoi  %f0, %f8
40004810:	d1 27 b9 fc 	st  %f8, [ %fp + -1540 ]
40004814:	fa 07 b9 fc 	ld  [ %fp + -1540 ], %i5
40004818:	86 10 20 00 	clr  %g3
4000481c:	b4 07 be 00 	add  %fp, -512, %i2
40004820:	b6 07 7f ff 	add  %i5, -1, %i3
40004824:	b8 10 20 01 	mov  1, %i4
40004828:	88 10 20 00 	clr  %g4
4000482c:	80 a7 60 00 	cmp  %i5, 0
40004830:	02 80 00 38 	be  40004910 <gen_tf+0x12c>
40004834:	82 10 20 00 	clr  %g1
40004838:	85 30 c0 01 	srl  %g3, %g1, %g2
4000483c:	80 88 a0 01 	btst  1, %g2
40004840:	22 80 00 06 	be,a   40004858 <gen_tf+0x74>
40004844:	82 00 60 01 	inc  %g1
40004848:	84 26 c0 01 	sub  %i3, %g1, %g2
4000484c:	85 2f 00 02 	sll  %i4, %g2, %g2
40004850:	88 11 00 02 	or  %g4, %g2, %g4
40004854:	82 00 60 01 	inc  %g1
40004858:	80 a0 40 1d 	cmp  %g1, %i5
4000485c:	12 bf ff f8 	bne  4000483c <gen_tf+0x58>
40004860:	85 30 c0 01 	srl  %g3, %g1, %g2
40004864:	83 28 e0 02 	sll  %g3, 2, %g1
40004868:	86 00 e0 01 	inc  %g3
4000486c:	80 a0 e0 80 	cmp  %g3, 0x80
40004870:	12 bf ff ee 	bne  40004828 <gen_tf+0x44>
40004874:	c8 26 80 01 	st  %g4, [ %i2 + %g1 ]
40004878:	b8 10 20 00 	clr  %i4
4000487c:	b6 10 20 01 	mov  1, %i3
40004880:	ba 10 20 01 	mov  1, %i5
40004884:	a2 07 ba 00 	add  %fp, -1536, %l1
40004888:	a0 07 bc 00 	add  %fp, -1024, %l0
4000488c:	f6 24 00 1c 	st  %i3, [ %l0 + %i4 ]
40004890:	fa 24 40 1c 	st  %i5, [ %l1 + %i4 ]
40004894:	94 10 20 00 	clr  %o2
40004898:	96 10 2d 01 	mov  0xd01, %o3
4000489c:	91 37 60 1c 	srl  %i5, 0x1c, %o0
400048a0:	93 2f 60 04 	sll  %i5, 4, %o1
400048a4:	92 82 40 1d 	addcc  %o1, %i5, %o1
400048a8:	40 00 09 bb 	call  40006f94 <__umoddi3>
400048ac:	90 42 20 00 	addx  %o0, 0, %o0
400048b0:	94 10 20 00 	clr  %o2
400048b4:	ba 10 00 09 	mov  %o1, %i5
400048b8:	92 56 e4 97 	umul  %i3, 0x497, %o1
400048bc:	91 40 00 00 	rd  %y, %o0
400048c0:	40 00 09 b5 	call  40006f94 <__umoddi3>
400048c4:	96 10 2d 01 	mov  0xd01, %o3
400048c8:	b8 07 20 04 	add  %i4, 4, %i4
400048cc:	80 a7 22 00 	cmp  %i4, 0x200
400048d0:	12 bf ff ef 	bne  4000488c <gen_tf+0xa8>
400048d4:	b6 10 00 09 	mov  %o1, %i3
400048d8:	82 10 20 00 	clr  %g1
400048dc:	c4 06 80 01 	ld  [ %i2 + %g1 ], %g2
400048e0:	85 28 a0 02 	sll  %g2, 2, %g2
400048e4:	84 07 80 02 	add  %fp, %g2, %g2
400048e8:	c6 00 ba 00 	ld  [ %g2 + -1536 ], %g3
400048ec:	c6 26 00 01 	st  %g3, [ %i0 + %g1 ]
400048f0:	c4 00 bc 00 	ld  [ %g2 + -1024 ], %g2
400048f4:	c4 26 40 01 	st  %g2, [ %i1 + %g1 ]
400048f8:	82 00 60 04 	add  %g1, 4, %g1
400048fc:	80 a0 62 00 	cmp  %g1, 0x200
40004900:	32 bf ff f8 	bne,a   400048e0 <gen_tf+0xfc>
40004904:	c4 06 80 01 	ld  [ %i2 + %g1 ], %g2
40004908:	81 c7 e0 08 	ret 
4000490c:	81 e8 00 00 	restore 
40004910:	83 28 e0 02 	sll  %g3, 2, %g1
40004914:	88 10 00 1d 	mov  %i5, %g4
40004918:	86 00 e0 01 	inc  %g3
4000491c:	80 a0 e0 80 	cmp  %g3, 0x80
40004920:	12 bf ff c2 	bne  40004828 <gen_tf+0x44>
40004924:	c8 26 80 01 	st  %g4, [ %i2 + %g1 ]
40004928:	10 bf ff d5 	b  4000487c <gen_tf+0x98>
4000492c:	b8 10 20 00 	clr  %i4
40004930:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40004934:	95 a0 1a 48 	fdtoi  %f8, %f10
40004938:	d5 27 b9 fc 	st  %f10, [ %fp + -1540 ]
4000493c:	fa 07 b9 fc 	ld  [ %fp + -1540 ], %i5
40004940:	10 bf ff b6 	b  40004818 <gen_tf+0x34>
40004944:	ba 1f 40 01 	xor  %i5, %g1, %i5

40004948 <__ieee754_log2>:
40004948:	9d e3 bf 90 	save  %sp, -112, %sp
4000494c:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
40004950:	2f 00 00 2f 	sethi  %hi(0xbc00), %l7
40004954:	40 00 15 f4 	call  4000a124 <__sparc_get_pc_thunk.l7>
40004958:	ae 05 e2 44 	add  %l7, 0x244, %l7	! be44 <__DYNAMIC+0xbe44>
4000495c:	09 00 03 ff 	sethi  %hi(0xffc00), %g4
40004960:	88 11 23 ff 	or  %g4, 0x3ff, %g4	! fffff <__DYNAMIC+0xfffff>
40004964:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
40004968:	80 a6 00 04 	cmp  %i0, %g4
4000496c:	14 80 00 1e 	bg  400049e4 <__ieee754_log2+0x9c>
40004970:	84 10 00 18 	mov  %i0, %g2
40004974:	05 20 00 00 	sethi  %hi(0x80000000), %g2
40004978:	84 2e 00 02 	andn  %i0, %g2, %g2
4000497c:	80 90 80 19 	orcc  %g2, %i1, %g0
40004980:	32 80 00 0a 	bne,a   400049a8 <__ieee754_log2+0x60>
40004984:	80 a6 20 00 	cmp  %i0, 0
40004988:	91 a2 08 c8 	fsubd  %f8, %f8, %f8
4000498c:	03 00 00 00 	sethi  %hi(0), %g1
40004990:	82 18 7f 68 	xor  %g1, -152, %g1
40004994:	82 05 c0 01 	add  %l7, %g1, %g1
40004998:	c1 18 40 00 	ldd  [ %g1 ], %f0
4000499c:	81 a0 09 c8 	fdivd  %f0, %f8, %f0
400049a0:	81 c7 e0 08 	ret 
400049a4:	81 e8 00 00 	restore 
400049a8:	16 80 00 06 	bge  400049c0 <__ieee754_log2+0x78>
400049ac:	03 00 00 00 	sethi  %hi(0), %g1
400049b0:	91 a2 08 c8 	fsubd  %f8, %f8, %f8
400049b4:	81 a2 09 c8 	fdivd  %f8, %f8, %f0
400049b8:	81 c7 e0 08 	ret 
400049bc:	81 e8 00 00 	restore 
400049c0:	82 18 7f 70 	xor  %g1, -144, %g1
400049c4:	82 05 c0 01 	add  %l7, %g1, %g1
400049c8:	d5 18 40 00 	ldd  [ %g1 ], %f10
400049cc:	82 10 3f ca 	mov  -54, %g1
400049d0:	91 a2 09 4a 	fmuld  %f8, %f10, %f8
400049d4:	d1 3f bf f8 	std  %f8, [ %fp + -8 ]
400049d8:	f8 1f bf f8 	ldd  [ %fp + -8 ], %i4
400049dc:	10 80 00 03 	b  400049e8 <__ieee754_log2+0xa0>
400049e0:	84 10 00 1c 	mov  %i4, %g2
400049e4:	82 10 20 00 	clr  %g1
400049e8:	07 1f fb ff 	sethi  %hi(0x7feffc00), %g3
400049ec:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! 7fefffff <ajit_global_sw_trap_handlers+0x3feeeda7>
400049f0:	80 a0 80 03 	cmp  %g2, %g3
400049f4:	04 80 00 05 	ble  40004a08 <__ieee754_log2+0xc0>
400049f8:	09 00 04 00 	sethi  %hi(0x100000), %g4
400049fc:	81 a2 08 48 	faddd  %f8, %f8, %f0
40004a00:	81 c7 e0 08 	ret 
40004a04:	81 e8 00 00 	restore 
40004a08:	bb 38 a0 14 	sra  %g2, 0x14, %i5
40004a0c:	07 00 03 ff 	sethi  %hi(0xffc00), %g3
40004a10:	ba 07 7c 01 	add  %i5, -1023, %i5
40004a14:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
40004a18:	ba 00 40 1d 	add  %g1, %i5, %i5
40004a1c:	84 08 80 03 	and  %g2, %g3, %g2
40004a20:	03 00 02 57 	sethi  %hi(0x95c00), %g1
40004a24:	82 10 63 64 	or  %g1, 0x364, %g1	! 95f64 <__DYNAMIC+0x95f64>
40004a28:	82 00 80 01 	add  %g2, %g1, %g1
40004a2c:	82 08 40 04 	and  %g1, %g4, %g1
40004a30:	09 0f fc 00 	sethi  %hi(0x3ff00000), %g4
40004a34:	88 18 40 04 	xor  %g1, %g4, %g4
40004a38:	88 11 00 02 	or  %g4, %g2, %g4
40004a3c:	c8 27 bf f4 	st  %g4, [ %fp + -12 ]
40004a40:	89 38 60 14 	sra  %g1, 0x14, %g4
40004a44:	d1 07 bf f4 	ld  [ %fp + -12 ], %f8
40004a48:	88 07 40 04 	add  %i5, %g4, %g4
40004a4c:	03 00 00 00 	sethi  %hi(0), %g1
40004a50:	c8 27 bf f4 	st  %g4, [ %fp + -12 ]
40004a54:	82 18 7f 00 	xor  %g1, -256, %g1
40004a58:	d5 07 bf f4 	ld  [ %fp + -12 ], %f10
40004a5c:	82 05 c0 01 	add  %l7, %g1, %g1
40004a60:	81 a0 19 0a 	fitod  %f10, %f0
40004a64:	d5 18 40 00 	ldd  [ %g1 ], %f10
40004a68:	82 00 a0 02 	add  %g2, 2, %g1
40004a6c:	86 08 40 03 	and  %g1, %g3, %g3
40004a70:	80 a0 e0 02 	cmp  %g3, 2
40004a74:	14 80 00 1c 	bg  40004ae4 <__ieee754_log2+0x19c>
40004a78:	91 a2 08 ca 	fsubd  %f8, %f10, %f8
40004a7c:	03 00 00 00 	sethi  %hi(0), %g1
40004a80:	82 18 7e 90 	xor  %g1, -368, %g1
40004a84:	82 05 c0 01 	add  %l7, %g1, %g1
40004a88:	d5 18 40 00 	ldd  [ %g1 ], %f10
40004a8c:	81 aa 0a 4a 	fcmpd  %f8, %f10
40004a90:	01 00 00 00 	nop 
40004a94:	13 bf ff c3 	fbe  400049a0 <__ieee754_log2+0x58>
40004a98:	03 00 00 00 	sethi  %hi(0), %g1
40004a9c:	82 18 7f 78 	xor  %g1, -136, %g1
40004aa0:	82 05 c0 01 	add  %l7, %g1, %g1
40004aa4:	99 a2 09 48 	fmuld  %f8, %f8, %f12
40004aa8:	d5 18 40 00 	ldd  [ %g1 ], %f10
40004aac:	03 00 00 00 	sethi  %hi(0), %g1
40004ab0:	95 a2 09 4a 	fmuld  %f8, %f10, %f10
40004ab4:	82 18 7e 80 	xor  %g1, -384, %g1
40004ab8:	82 05 c0 01 	add  %l7, %g1, %g1
40004abc:	dd 18 40 00 	ldd  [ %g1 ], %f14
40004ac0:	95 a3 88 ca 	fsubd  %f14, %f10, %f10
40004ac4:	95 a3 09 4a 	fmuld  %f12, %f10, %f10
40004ac8:	03 00 00 00 	sethi  %hi(0), %g1
40004acc:	91 a2 88 c8 	fsubd  %f10, %f8, %f8
40004ad0:	82 18 7e d8 	xor  %g1, -296, %g1
40004ad4:	82 05 c0 01 	add  %l7, %g1, %g1
40004ad8:	d5 18 40 00 	ldd  [ %g1 ], %f10
40004adc:	10 80 00 4e 	b  40004c14 <__ieee754_log2+0x2cc>
40004ae0:	91 a2 09 ca 	fdivd  %f8, %f10, %f8
40004ae4:	03 00 00 00 	sethi  %hi(0), %g1
40004ae8:	82 18 7e e0 	xor  %g1, -288, %g1
40004aec:	82 05 c0 01 	add  %l7, %g1, %g1
40004af0:	d9 18 40 00 	ldd  [ %g1 ], %f12
40004af4:	03 00 00 00 	sethi  %hi(0), %g1
40004af8:	82 18 7f 80 	xor  %g1, -128, %g1
40004afc:	82 05 c0 01 	add  %l7, %g1, %g1
40004b00:	e1 18 40 00 	ldd  [ %g1 ], %f16
40004b04:	03 00 00 00 	sethi  %hi(0), %g1
40004b08:	82 18 7f 88 	xor  %g1, -120, %g1
40004b0c:	82 05 c0 01 	add  %l7, %g1, %g1
40004b10:	e5 18 40 00 	ldd  [ %g1 ], %f18
40004b14:	03 00 00 00 	sethi  %hi(0), %g1
40004b18:	82 18 7f 90 	xor  %g1, -112, %g1
40004b1c:	82 05 c0 01 	add  %l7, %g1, %g1
40004b20:	99 a2 08 4c 	faddd  %f8, %f12, %f12
40004b24:	99 a2 09 cc 	fdivd  %f8, %f12, %f12
40004b28:	9d a3 09 4c 	fmuld  %f12, %f12, %f14
40004b2c:	95 a3 89 4e 	fmuld  %f14, %f14, %f10
40004b30:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
40004b34:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40004b38:	e5 18 40 00 	ldd  [ %g1 ], %f18
40004b3c:	03 00 00 00 	sethi  %hi(0), %g1
40004b40:	82 18 7f 98 	xor  %g1, -104, %g1
40004b44:	82 05 c0 01 	add  %l7, %g1, %g1
40004b48:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
40004b4c:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40004b50:	e5 18 40 00 	ldd  [ %g1 ], %f18
40004b54:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
40004b58:	03 00 00 00 	sethi  %hi(0), %g1
40004b5c:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40004b60:	82 18 7f a0 	xor  %g1, -96, %g1
40004b64:	82 05 c0 01 	add  %l7, %g1, %g1
40004b68:	9d a3 89 50 	fmuld  %f14, %f16, %f14
40004b6c:	e1 18 40 00 	ldd  [ %g1 ], %f16
40004b70:	03 00 00 00 	sethi  %hi(0), %g1
40004b74:	82 18 7f a8 	xor  %g1, -88, %g1
40004b78:	82 05 c0 01 	add  %l7, %g1, %g1
40004b7c:	e5 18 40 00 	ldd  [ %g1 ], %f18
40004b80:	03 00 00 00 	sethi  %hi(0), %g1
40004b84:	82 18 7f b0 	xor  %g1, -80, %g1
40004b88:	82 05 c0 01 	add  %l7, %g1, %g1
40004b8c:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
40004b90:	07 3f fe 7a 	sethi  %hi(0xfff9e800), %g3
40004b94:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40004b98:	86 10 e3 86 	or  %g3, 0x386, %g3
40004b9c:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
40004ba0:	86 00 80 03 	add  %g2, %g3, %g3
40004ba4:	e5 18 40 00 	ldd  [ %g1 ], %f18
40004ba8:	03 00 01 ae 	sethi  %hi(0x6b800), %g1
40004bac:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40004bb0:	82 10 60 51 	or  %g1, 0x51, %g1
40004bb4:	95 a2 89 50 	fmuld  %f10, %f16, %f10
40004bb8:	84 20 40 02 	sub  %g1, %g2, %g2
40004bbc:	80 90 80 03 	orcc  %g2, %g3, %g0
40004bc0:	04 80 00 0d 	ble  40004bf4 <__ieee754_log2+0x2ac>
40004bc4:	95 a3 88 4a 	faddd  %f14, %f10, %f10
40004bc8:	03 00 00 00 	sethi  %hi(0), %g1
40004bcc:	82 18 7e 80 	xor  %g1, -384, %g1
40004bd0:	82 05 c0 01 	add  %l7, %g1, %g1
40004bd4:	e1 18 40 00 	ldd  [ %g1 ], %f16
40004bd8:	a1 a2 09 50 	fmuld  %f8, %f16, %f16
40004bdc:	a1 a4 09 48 	fmuld  %f16, %f8, %f16
40004be0:	95 a4 08 4a 	faddd  %f16, %f10, %f10
40004be4:	99 a3 09 4a 	fmuld  %f12, %f10, %f12
40004be8:	a1 a4 08 cc 	fsubd  %f16, %f12, %f16
40004bec:	10 80 00 05 	b  40004c00 <__ieee754_log2+0x2b8>
40004bf0:	91 a4 08 c8 	fsubd  %f16, %f8, %f8
40004bf4:	95 a2 08 ca 	fsubd  %f8, %f10, %f10
40004bf8:	99 a3 09 4a 	fmuld  %f12, %f10, %f12
40004bfc:	91 a3 08 c8 	fsubd  %f12, %f8, %f8
40004c00:	03 00 00 00 	sethi  %hi(0), %g1
40004c04:	82 18 7e d8 	xor  %g1, -296, %g1
40004c08:	82 05 c0 01 	add  %l7, %g1, %g1
40004c0c:	dd 18 40 00 	ldd  [ %g1 ], %f14
40004c10:	91 a2 09 ce 	fdivd  %f8, %f14, %f8
40004c14:	81 a0 08 c8 	fsubd  %f0, %f8, %f0
40004c18:	81 c7 e0 08 	ret 
40004c1c:	81 e8 00 00 	restore 
40004c20:	80 8a 60 01 	btst  1, %o1
40004c24:	02 80 00 08 	be  40004c44 <__ieee754_log2+0x2fc>
40004c28:	80 8a 60 02 	btst  2, %o1
40004c2c:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
40004c30:	92 22 60 01 	dec  %o1
40004c34:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
40004c38:	94 22 a0 01 	dec  %o2
40004c3c:	02 80 00 1a 	be  40004ca4 <__GI_memmove+0x3c>
40004c40:	90 22 20 01 	dec  %o0
40004c44:	c4 12 7f fe 	lduh  [ %o1 + -2 ], %g2
40004c48:	92 22 60 02 	sub  %o1, 2, %o1
40004c4c:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
40004c50:	94 22 a0 02 	sub  %o2, 2, %o2
40004c54:	10 80 00 14 	b  40004ca4 <__GI_memmove+0x3c>
40004c58:	90 22 20 02 	sub  %o0, 2, %o0

40004c5c <bcopy>:
40004c5c:	96 10 00 08 	mov  %o0, %o3
40004c60:	90 10 00 09 	mov  %o1, %o0
40004c64:	92 10 00 0b 	mov  %o3, %o1

40004c68 <__GI_memmove>:
40004c68:	80 a2 00 09 	cmp  %o0, %o1
40004c6c:	d0 23 a0 40 	st  %o0, [ %sp + 0x40 ]
40004c70:	08 80 01 79 	bleu  40005254 <__GI_memcpy+0x8>
40004c74:	98 22 00 09 	sub  %o0, %o1, %o4
40004c78:	96 02 40 0a 	add  %o1, %o2, %o3
40004c7c:	80 a2 c0 08 	cmp  %o3, %o0
40004c80:	08 80 01 76 	bleu  40005258 <__GI_memcpy+0xc>
40004c84:	9a 8b 20 03 	andcc  %o4, 3, %o5
40004c88:	92 02 40 0a 	add  %o1, %o2, %o1
40004c8c:	90 02 00 0a 	add  %o0, %o2, %o0
40004c90:	12 80 00 f9 	bne  40005074 <__GI_memmove+0x40c>
40004c94:	80 a2 a0 0f 	cmp  %o2, 0xf
40004c98:	08 80 00 eb 	bleu  40005044 <__GI_memmove+0x3dc>
40004c9c:	80 8a 60 03 	btst  3, %o1
40004ca0:	12 bf ff e0 	bne  40004c20 <__ieee754_log2+0x2d8>
40004ca4:	80 8a 60 04 	btst  4, %o1
40004ca8:	02 80 00 07 	be  40004cc4 <__GI_memmove+0x5c>
40004cac:	82 10 00 0a 	mov  %o2, %g1
40004cb0:	d8 02 7f fc 	ld  [ %o1 + -4 ], %o4
40004cb4:	82 20 60 04 	sub  %g1, 4, %g1
40004cb8:	d8 22 3f fc 	st  %o4, [ %o0 + -4 ]
40004cbc:	92 22 60 04 	sub  %o1, 4, %o1
40004cc0:	90 22 20 04 	sub  %o0, 4, %o0
40004cc4:	8c 88 7f 80 	andcc  %g1, -128, %g6
40004cc8:	02 80 00 37 	be  40004da4 <__GI_memmove+0x13c>
40004ccc:	80 8a 20 04 	btst  4, %o0
40004cd0:	02 80 00 84 	be  40004ee0 <__GI_memmove+0x278>
40004cd4:	d4 1a 7f e0 	ldd  [ %o1 + -32 ], %o2
40004cd8:	d8 1a 7f e8 	ldd  [ %o1 + -24 ], %o4
40004cdc:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
40004ce0:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
40004ce4:	d4 22 3f e0 	st  %o2, [ %o0 + -32 ]
40004ce8:	d6 22 3f e4 	st  %o3, [ %o0 + -28 ]
40004cec:	d8 22 3f e8 	st  %o4, [ %o0 + -24 ]
40004cf0:	da 22 3f ec 	st  %o5, [ %o0 + -20 ]
40004cf4:	c4 22 3f f0 	st  %g2, [ %o0 + -16 ]
40004cf8:	c6 22 3f f4 	st  %g3, [ %o0 + -12 ]
40004cfc:	c8 22 3f f8 	st  %g4, [ %o0 + -8 ]
40004d00:	ca 22 3f fc 	st  %g5, [ %o0 + -4 ]
40004d04:	d4 1a 7f c0 	ldd  [ %o1 + -64 ], %o2
40004d08:	d8 1a 7f c8 	ldd  [ %o1 + -56 ], %o4
40004d0c:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
40004d10:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
40004d14:	d4 22 3f c0 	st  %o2, [ %o0 + -64 ]
40004d18:	d6 22 3f c4 	st  %o3, [ %o0 + -60 ]
40004d1c:	d8 22 3f c8 	st  %o4, [ %o0 + -56 ]
40004d20:	da 22 3f cc 	st  %o5, [ %o0 + -52 ]
40004d24:	c4 22 3f d0 	st  %g2, [ %o0 + -48 ]
40004d28:	c6 22 3f d4 	st  %g3, [ %o0 + -44 ]
40004d2c:	c8 22 3f d8 	st  %g4, [ %o0 + -40 ]
40004d30:	ca 22 3f dc 	st  %g5, [ %o0 + -36 ]
40004d34:	d4 1a 7f a0 	ldd  [ %o1 + -96 ], %o2
40004d38:	d8 1a 7f a8 	ldd  [ %o1 + -88 ], %o4
40004d3c:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
40004d40:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
40004d44:	d4 22 3f a0 	st  %o2, [ %o0 + -96 ]
40004d48:	d6 22 3f a4 	st  %o3, [ %o0 + -92 ]
40004d4c:	d8 22 3f a8 	st  %o4, [ %o0 + -88 ]
40004d50:	da 22 3f ac 	st  %o5, [ %o0 + -84 ]
40004d54:	c4 22 3f b0 	st  %g2, [ %o0 + -80 ]
40004d58:	c6 22 3f b4 	st  %g3, [ %o0 + -76 ]
40004d5c:	c8 22 3f b8 	st  %g4, [ %o0 + -72 ]
40004d60:	ca 22 3f bc 	st  %g5, [ %o0 + -68 ]
40004d64:	d4 1a 7f 80 	ldd  [ %o1 + -128 ], %o2
40004d68:	d8 1a 7f 88 	ldd  [ %o1 + -120 ], %o4
40004d6c:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
40004d70:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
40004d74:	d4 22 3f 80 	st  %o2, [ %o0 + -128 ]
40004d78:	d6 22 3f 84 	st  %o3, [ %o0 + -124 ]
40004d7c:	d8 22 3f 88 	st  %o4, [ %o0 + -120 ]
40004d80:	da 22 3f 8c 	st  %o5, [ %o0 + -116 ]
40004d84:	c4 22 3f 90 	st  %g2, [ %o0 + -112 ]
40004d88:	c6 22 3f 94 	st  %g3, [ %o0 + -108 ]
40004d8c:	c8 22 3f 98 	st  %g4, [ %o0 + -104 ]
40004d90:	ca 22 3f 9c 	st  %g5, [ %o0 + -100 ]
40004d94:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
40004d98:	92 22 60 80 	sub  %o1, 0x80, %o1
40004d9c:	12 bf ff ce 	bne  40004cd4 <__GI_memmove+0x6c>
40004da0:	90 22 20 80 	sub  %o0, 0x80, %o0
40004da4:	8c 88 60 70 	andcc  %g1, 0x70, %g6
40004da8:	02 80 00 34 	be  40004e78 <__GI_memmove+0x210>
40004dac:	80 88 60 08 	btst  8, %g1
40004db0:	99 31 a0 01 	srl  %g6, 1, %o4
40004db4:	84 10 00 0f 	mov  %o7, %g2
40004db8:	98 01 80 0c 	add  %g6, %o4, %o4
40004dbc:	40 00 05 3d 	call  400062b0 <__GI_memcpy+0x1064>
40004dc0:	92 22 40 06 	sub  %o1, %g6, %o1
40004dc4:	9e 10 00 02 	mov  %g2, %o7
40004dc8:	81 c3 60 bc 	jmp  %o5 + 0xbc
40004dcc:	90 22 00 06 	sub  %o0, %g6, %o0
40004dd0:	c4 1a 60 60 	ldd  [ %o1 + 0x60 ], %g2
40004dd4:	c8 1a 60 68 	ldd  [ %o1 + 0x68 ], %g4
40004dd8:	c4 22 20 60 	st  %g2, [ %o0 + 0x60 ]
40004ddc:	c6 22 20 64 	st  %g3, [ %o0 + 0x64 ]
40004de0:	c8 22 20 68 	st  %g4, [ %o0 + 0x68 ]
40004de4:	ca 22 20 6c 	st  %g5, [ %o0 + 0x6c ]
40004de8:	c4 1a 60 50 	ldd  [ %o1 + 0x50 ], %g2
40004dec:	c8 1a 60 58 	ldd  [ %o1 + 0x58 ], %g4
40004df0:	c4 22 20 50 	st  %g2, [ %o0 + 0x50 ]
40004df4:	c6 22 20 54 	st  %g3, [ %o0 + 0x54 ]
40004df8:	c8 22 20 58 	st  %g4, [ %o0 + 0x58 ]
40004dfc:	ca 22 20 5c 	st  %g5, [ %o0 + 0x5c ]
40004e00:	c4 1a 60 40 	ldd  [ %o1 + 0x40 ], %g2
40004e04:	c8 1a 60 48 	ldd  [ %o1 + 0x48 ], %g4
40004e08:	c4 22 20 40 	st  %g2, [ %o0 + 0x40 ]
40004e0c:	c6 22 20 44 	st  %g3, [ %o0 + 0x44 ]
40004e10:	c8 22 20 48 	st  %g4, [ %o0 + 0x48 ]
40004e14:	ca 22 20 4c 	st  %g5, [ %o0 + 0x4c ]
40004e18:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40004e1c:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40004e20:	c4 22 20 30 	st  %g2, [ %o0 + 0x30 ]
40004e24:	c6 22 20 34 	st  %g3, [ %o0 + 0x34 ]
40004e28:	c8 22 20 38 	st  %g4, [ %o0 + 0x38 ]
40004e2c:	ca 22 20 3c 	st  %g5, [ %o0 + 0x3c ]
40004e30:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40004e34:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40004e38:	c4 22 20 20 	st  %g2, [ %o0 + 0x20 ]
40004e3c:	c6 22 20 24 	st  %g3, [ %o0 + 0x24 ]
40004e40:	c8 22 20 28 	st  %g4, [ %o0 + 0x28 ]
40004e44:	ca 22 20 2c 	st  %g5, [ %o0 + 0x2c ]
40004e48:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40004e4c:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40004e50:	c4 22 20 10 	st  %g2, [ %o0 + 0x10 ]
40004e54:	c6 22 20 14 	st  %g3, [ %o0 + 0x14 ]
40004e58:	c8 22 20 18 	st  %g4, [ %o0 + 0x18 ]
40004e5c:	ca 22 20 1c 	st  %g5, [ %o0 + 0x1c ]
40004e60:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40004e64:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40004e68:	c4 22 20 00 	st  %g2, [ %o0 ]
40004e6c:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40004e70:	c8 22 20 08 	st  %g4, [ %o0 + 8 ]
40004e74:	ca 22 20 0c 	st  %g5, [ %o0 + 0xc ]
40004e78:	02 80 00 07 	be  40004e94 <__GI_memmove+0x22c>
40004e7c:	80 88 60 04 	btst  4, %g1
40004e80:	c4 1a 7f f8 	ldd  [ %o1 + -8 ], %g2
40004e84:	90 22 20 08 	sub  %o0, 8, %o0
40004e88:	92 22 60 08 	sub  %o1, 8, %o1
40004e8c:	c4 22 00 00 	st  %g2, [ %o0 ]
40004e90:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40004e94:	02 80 00 06 	be  40004eac <__GI_memmove+0x244>
40004e98:	80 88 60 02 	btst  2, %g1
40004e9c:	c4 02 7f fc 	ld  [ %o1 + -4 ], %g2
40004ea0:	92 22 60 04 	sub  %o1, 4, %o1
40004ea4:	c4 22 3f fc 	st  %g2, [ %o0 + -4 ]
40004ea8:	90 22 20 04 	sub  %o0, 4, %o0
40004eac:	02 80 00 06 	be  40004ec4 <__GI_memmove+0x25c>
40004eb0:	80 88 60 01 	btst  1, %g1
40004eb4:	c4 12 7f fe 	lduh  [ %o1 + -2 ], %g2
40004eb8:	92 22 60 02 	sub  %o1, 2, %o1
40004ebc:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
40004ec0:	90 22 20 02 	sub  %o0, 2, %o0
40004ec4:	02 80 00 04 	be  40004ed4 <__GI_memmove+0x26c>
40004ec8:	01 00 00 00 	nop 
40004ecc:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
40004ed0:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
40004ed4:	81 c3 e0 08 	retl 
40004ed8:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40004edc:	d4 1a 7f e0 	ldd  [ %o1 + -32 ], %o2
40004ee0:	d8 1a 7f e8 	ldd  [ %o1 + -24 ], %o4
40004ee4:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
40004ee8:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
40004eec:	d4 3a 3f e0 	std  %o2, [ %o0 + -32 ]
40004ef0:	d8 3a 3f e8 	std  %o4, [ %o0 + -24 ]
40004ef4:	c4 3a 3f f0 	std  %g2, [ %o0 + -16 ]
40004ef8:	c8 3a 3f f8 	std  %g4, [ %o0 + -8 ]
40004efc:	d4 1a 7f c0 	ldd  [ %o1 + -64 ], %o2
40004f00:	d8 1a 7f c8 	ldd  [ %o1 + -56 ], %o4
40004f04:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
40004f08:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
40004f0c:	d4 3a 3f c0 	std  %o2, [ %o0 + -64 ]
40004f10:	d8 3a 3f c8 	std  %o4, [ %o0 + -56 ]
40004f14:	c4 3a 3f d0 	std  %g2, [ %o0 + -48 ]
40004f18:	c8 3a 3f d8 	std  %g4, [ %o0 + -40 ]
40004f1c:	d4 1a 7f a0 	ldd  [ %o1 + -96 ], %o2
40004f20:	d8 1a 7f a8 	ldd  [ %o1 + -88 ], %o4
40004f24:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
40004f28:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
40004f2c:	d4 3a 3f a0 	std  %o2, [ %o0 + -96 ]
40004f30:	d8 3a 3f a8 	std  %o4, [ %o0 + -88 ]
40004f34:	c4 3a 3f b0 	std  %g2, [ %o0 + -80 ]
40004f38:	c8 3a 3f b8 	std  %g4, [ %o0 + -72 ]
40004f3c:	d4 1a 7f 80 	ldd  [ %o1 + -128 ], %o2
40004f40:	d8 1a 7f 88 	ldd  [ %o1 + -120 ], %o4
40004f44:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
40004f48:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
40004f4c:	d4 3a 3f 80 	std  %o2, [ %o0 + -128 ]
40004f50:	d8 3a 3f 88 	std  %o4, [ %o0 + -120 ]
40004f54:	c4 3a 3f 90 	std  %g2, [ %o0 + -112 ]
40004f58:	c8 3a 3f 98 	std  %g4, [ %o0 + -104 ]
40004f5c:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
40004f60:	92 22 60 80 	sub  %o1, 0x80, %o1
40004f64:	12 bf ff de 	bne  40004edc <__GI_memmove+0x274>
40004f68:	90 22 20 80 	sub  %o0, 0x80, %o0
40004f6c:	8c 88 60 70 	andcc  %g1, 0x70, %g6
40004f70:	02 bf ff c2 	be  40004e78 <__GI_memmove+0x210>
40004f74:	80 88 60 08 	btst  8, %g1
40004f78:	99 31 a0 01 	srl  %g6, 1, %o4
40004f7c:	84 10 00 0f 	mov  %o7, %g2
40004f80:	98 01 80 0c 	add  %g6, %o4, %o4
40004f84:	40 00 04 cb 	call  400062b0 <__GI_memcpy+0x1064>
40004f88:	92 22 40 06 	sub  %o1, %g6, %o1
40004f8c:	9e 10 00 02 	mov  %g2, %o7
40004f90:	81 c3 7e f4 	jmp  %o5 + -268
40004f94:	90 22 00 06 	sub  %o0, %g6, %o0
40004f98:	96 0a a0 0e 	and  %o2, 0xe, %o3
40004f9c:	84 10 00 0f 	mov  %o7, %g2
40004fa0:	99 2a e0 03 	sll  %o3, 3, %o4
40004fa4:	90 22 00 0b 	sub  %o0, %o3, %o0
40004fa8:	40 00 04 c2 	call  400062b0 <__GI_memcpy+0x1064>
40004fac:	92 22 40 0b 	sub  %o1, %o3, %o1
40004fb0:	9e 10 00 02 	mov  %g2, %o7
40004fb4:	81 c3 60 84 	jmp  %o5 + 0x84
40004fb8:	80 8a a0 01 	btst  1, %o2
40004fbc:	c4 0a 60 0c 	ldub  [ %o1 + 0xc ], %g2
40004fc0:	c6 0a 60 0d 	ldub  [ %o1 + 0xd ], %g3
40004fc4:	c4 2a 20 0c 	stb  %g2, [ %o0 + 0xc ]
40004fc8:	c6 2a 20 0d 	stb  %g3, [ %o0 + 0xd ]
40004fcc:	c4 0a 60 0a 	ldub  [ %o1 + 0xa ], %g2
40004fd0:	c6 0a 60 0b 	ldub  [ %o1 + 0xb ], %g3
40004fd4:	c4 2a 20 0a 	stb  %g2, [ %o0 + 0xa ]
40004fd8:	c6 2a 20 0b 	stb  %g3, [ %o0 + 0xb ]
40004fdc:	c4 0a 60 08 	ldub  [ %o1 + 8 ], %g2
40004fe0:	c6 0a 60 09 	ldub  [ %o1 + 9 ], %g3
40004fe4:	c4 2a 20 08 	stb  %g2, [ %o0 + 8 ]
40004fe8:	c6 2a 20 09 	stb  %g3, [ %o0 + 9 ]
40004fec:	c4 0a 60 06 	ldub  [ %o1 + 6 ], %g2
40004ff0:	c6 0a 60 07 	ldub  [ %o1 + 7 ], %g3
40004ff4:	c4 2a 20 06 	stb  %g2, [ %o0 + 6 ]
40004ff8:	c6 2a 20 07 	stb  %g3, [ %o0 + 7 ]
40004ffc:	c4 0a 60 04 	ldub  [ %o1 + 4 ], %g2
40005000:	c6 0a 60 05 	ldub  [ %o1 + 5 ], %g3
40005004:	c4 2a 20 04 	stb  %g2, [ %o0 + 4 ]
40005008:	c6 2a 20 05 	stb  %g3, [ %o0 + 5 ]
4000500c:	c4 0a 60 02 	ldub  [ %o1 + 2 ], %g2
40005010:	c6 0a 60 03 	ldub  [ %o1 + 3 ], %g3
40005014:	c4 2a 20 02 	stb  %g2, [ %o0 + 2 ]
40005018:	c6 2a 20 03 	stb  %g3, [ %o0 + 3 ]
4000501c:	c4 0a 60 00 	ldub  [ %o1 ], %g2
40005020:	c6 0a 60 01 	ldub  [ %o1 + 1 ], %g3
40005024:	c4 2a 20 00 	stb  %g2, [ %o0 ]
40005028:	c6 2a 20 01 	stb  %g3, [ %o0 + 1 ]
4000502c:	02 80 00 04 	be  4000503c <__GI_memmove+0x3d4>
40005030:	01 00 00 00 	nop 
40005034:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
40005038:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
4000503c:	81 c3 e0 08 	retl 
40005040:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40005044:	12 bf ff d5 	bne  40004f98 <__GI_memmove+0x330>
40005048:	80 8a a0 08 	btst  8, %o2
4000504c:	02 80 00 08 	be  4000506c <__GI_memmove+0x404>
40005050:	80 8a a0 04 	btst  4, %o2
40005054:	c4 02 7f f8 	ld  [ %o1 + -8 ], %g2
40005058:	c6 02 7f fc 	ld  [ %o1 + -4 ], %g3
4000505c:	92 22 60 08 	sub  %o1, 8, %o1
40005060:	c4 22 3f f8 	st  %g2, [ %o0 + -8 ]
40005064:	c6 22 3f fc 	st  %g3, [ %o0 + -4 ]
40005068:	90 22 20 08 	sub  %o0, 8, %o0
4000506c:	10 bf ff 8a 	b  40004e94 <__GI_memmove+0x22c>
40005070:	82 10 00 0a 	mov  %o2, %g1
40005074:	80 a2 a0 0f 	cmp  %o2, 0xf
40005078:	08 bf ff c8 	bleu  40004f98 <__GI_memmove+0x330>
4000507c:	80 8a 20 03 	btst  3, %o0
40005080:	02 80 00 11 	be  400050c4 <__GI_memmove+0x45c>
40005084:	80 8a 20 01 	btst  1, %o0
40005088:	02 80 00 08 	be  400050a8 <__GI_memmove+0x440>
4000508c:	80 8a 20 02 	btst  2, %o0
40005090:	ca 0a 7f ff 	ldub  [ %o1 + -1 ], %g5
40005094:	92 22 60 01 	dec  %o1
40005098:	ca 2a 3f ff 	stb  %g5, [ %o0 + -1 ]
4000509c:	90 22 20 01 	dec  %o0
400050a0:	02 80 00 09 	be  400050c4 <__GI_memmove+0x45c>
400050a4:	94 22 a0 01 	dec  %o2
400050a8:	ca 0a 7f ff 	ldub  [ %o1 + -1 ], %g5
400050ac:	92 22 60 02 	sub  %o1, 2, %o1
400050b0:	ca 2a 3f ff 	stb  %g5, [ %o0 + -1 ]
400050b4:	90 22 20 02 	sub  %o0, 2, %o0
400050b8:	ca 0a 40 00 	ldub  [ %o1 ], %g5
400050bc:	94 22 a0 02 	sub  %o2, 2, %o2
400050c0:	ca 2a 00 00 	stb  %g5, [ %o0 ]
400050c4:	84 0a 60 03 	and  %o1, 3, %g2
400050c8:	92 0a 7f fc 	and  %o1, -4, %o1
400050cc:	86 0a a0 0c 	and  %o2, 0xc, %g3
400050d0:	92 02 60 04 	add  %o1, 4, %o1
400050d4:	80 a0 e0 04 	cmp  %g3, 4
400050d8:	89 28 a0 03 	sll  %g2, 3, %g4
400050dc:	84 10 20 20 	mov  0x20, %g2
400050e0:	02 80 00 18 	be  40005140 <__GI_memmove+0x4d8>
400050e4:	8c 20 80 04 	sub  %g2, %g4, %g6
400050e8:	0a 80 00 10 	bcs  40005128 <__GI_memmove+0x4c0>
400050ec:	80 a0 e0 08 	cmp  %g3, 8
400050f0:	02 80 00 08 	be  40005110 <__GI_memmove+0x4a8>
400050f4:	87 32 a0 02 	srl  %o2, 2, %g3
400050f8:	d6 02 7f fc 	ld  [ %o1 + -4 ], %o3
400050fc:	90 02 3f f8 	add  %o0, -8, %o0
40005100:	d8 02 7f f8 	ld  [ %o1 + -8 ], %o4
40005104:	92 02 7f f0 	add  %o1, -16, %o1
40005108:	10 80 00 1e 	b  40005180 <__GI_memmove+0x518>
4000510c:	86 00 e0 01 	inc  %g3
40005110:	d8 02 7f fc 	ld  [ %o1 + -4 ], %o4
40005114:	90 02 3f fc 	add  %o0, -4, %o0
40005118:	c2 02 7f f8 	ld  [ %o1 + -8 ], %g1
4000511c:	92 02 7f f4 	add  %o1, -12, %o1
40005120:	10 80 00 1d 	b  40005194 <__GI_memmove+0x52c>
40005124:	86 00 e0 02 	add  %g3, 2, %g3
40005128:	da 02 7f fc 	ld  [ %o1 + -4 ], %o5
4000512c:	90 02 3f f4 	add  %o0, -12, %o0
40005130:	d6 02 7f f8 	ld  [ %o1 + -8 ], %o3
40005134:	92 02 7f ec 	add  %o1, -20, %o1
40005138:	10 80 00 0d 	b  4000516c <__GI_memmove+0x504>
4000513c:	87 32 a0 02 	srl  %o2, 2, %g3
40005140:	c2 02 7f fc 	ld  [ %o1 + -4 ], %g1
40005144:	87 32 a0 02 	srl  %o2, 2, %g3
40005148:	da 02 7f f8 	ld  [ %o1 + -8 ], %o5
4000514c:	92 02 7f e8 	add  %o1, -24, %o1
40005150:	90 02 3f f0 	add  %o0, -16, %o0
40005154:	86 00 ff ff 	add  %g3, -1, %g3
40005158:	d6 02 60 0c 	ld  [ %o1 + 0xc ], %o3
4000515c:	85 2b 40 04 	sll  %o5, %g4, %g2
40005160:	8b 30 40 06 	srl  %g1, %g6, %g5
40005164:	84 10 80 05 	or  %g2, %g5, %g2
40005168:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
4000516c:	d8 02 60 08 	ld  [ %o1 + 8 ], %o4
40005170:	85 2a c0 04 	sll  %o3, %g4, %g2
40005174:	8b 33 40 06 	srl  %o5, %g6, %g5
40005178:	84 10 80 05 	or  %g2, %g5, %g2
4000517c:	c4 22 20 08 	st  %g2, [ %o0 + 8 ]
40005180:	c2 02 60 04 	ld  [ %o1 + 4 ], %g1
40005184:	85 2b 00 04 	sll  %o4, %g4, %g2
40005188:	8b 32 c0 06 	srl  %o3, %g6, %g5
4000518c:	84 10 80 05 	or  %g2, %g5, %g2
40005190:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40005194:	da 02 40 00 	ld  [ %o1 ], %o5
40005198:	85 28 40 04 	sll  %g1, %g4, %g2
4000519c:	8b 33 00 06 	srl  %o4, %g6, %g5
400051a0:	86 80 ff fc 	addcc  %g3, -4, %g3
400051a4:	84 10 80 05 	or  %g2, %g5, %g2
400051a8:	92 02 7f f0 	add  %o1, -16, %o1
400051ac:	c4 22 00 00 	st  %g2, [ %o0 ]
400051b0:	90 02 3f f0 	add  %o0, -16, %o0
400051b4:	32 bf ff ea 	bne,a   4000515c <__GI_memmove+0x4f4>
400051b8:	d6 02 60 0c 	ld  [ %o1 + 0xc ], %o3
400051bc:	85 2b 40 04 	sll  %o5, %g4, %g2
400051c0:	8b 30 40 06 	srl  %g1, %g6, %g5
400051c4:	87 31 20 03 	srl  %g4, 3, %g3
400051c8:	84 10 80 05 	or  %g2, %g5, %g2
400051cc:	92 02 40 03 	add  %o1, %g3, %o1
400051d0:	80 8a a0 02 	btst  2, %o2
400051d4:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
400051d8:	02 80 00 08 	be  400051f8 <__GI_memmove+0x590>
400051dc:	80 8a a0 01 	btst  1, %o2
400051e0:	ca 0a 60 0f 	ldub  [ %o1 + 0xf ], %g5
400051e4:	92 02 7f fe 	add  %o1, -2, %o1
400051e8:	ca 2a 20 0b 	stb  %g5, [ %o0 + 0xb ]
400051ec:	90 02 3f fe 	add  %o0, -2, %o0
400051f0:	ca 0a 60 10 	ldub  [ %o1 + 0x10 ], %g5
400051f4:	ca 2a 20 0c 	stb  %g5, [ %o0 + 0xc ]
400051f8:	02 80 00 04 	be  40005208 <__GI_memmove+0x5a0>
400051fc:	01 00 00 00 	nop 
40005200:	ca 0a 60 0f 	ldub  [ %o1 + 0xf ], %g5
40005204:	ca 2a 20 0b 	stb  %g5, [ %o0 + 0xb ]
40005208:	81 c3 e0 08 	retl 
4000520c:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40005210:	80 8a 60 01 	btst  1, %o1
40005214:	02 80 00 08 	be  40005234 <__GI_memmove+0x5cc>
40005218:	80 8a 60 02 	btst  2, %o1
4000521c:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40005220:	92 02 60 01 	inc  %o1
40005224:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40005228:	94 22 a0 01 	dec  %o2
4000522c:	12 80 00 10 	bne  4000526c <__GI_memcpy+0x20>
40005230:	90 02 20 01 	inc  %o0
40005234:	c4 12 40 00 	lduh  [ %o1 ], %g2
40005238:	92 02 60 02 	add  %o1, 2, %o1
4000523c:	c4 32 00 00 	sth  %g2, [ %o0 ]
40005240:	94 22 a0 02 	sub  %o2, 2, %o2
40005244:	10 80 00 0a 	b  4000526c <__GI_memcpy+0x20>
40005248:	90 02 20 02 	add  %o0, 2, %o0

4000524c <__GI_memcpy>:
4000524c:	98 22 00 09 	sub  %o0, %o1, %o4
40005250:	d0 23 a0 40 	st  %o0, [ %sp + 0x40 ]
40005254:	9a 8b 20 03 	andcc  %o4, 3, %o5
40005258:	12 80 00 f4 	bne  40005628 <__GI_memcpy+0x3dc>
4000525c:	80 a2 a0 0f 	cmp  %o2, 0xf
40005260:	08 80 04 08 	bleu  40006280 <__GI_memcpy+0x1034>
40005264:	80 8a 60 03 	btst  3, %o1
40005268:	12 bf ff ea 	bne  40005210 <__GI_memmove+0x5a8>
4000526c:	80 8a 60 04 	btst  4, %o1
40005270:	02 80 00 07 	be  4000528c <__GI_memcpy+0x40>
40005274:	82 10 00 0a 	mov  %o2, %g1
40005278:	d8 02 40 00 	ld  [ %o1 ], %o4
4000527c:	82 20 60 04 	sub  %g1, 4, %g1
40005280:	d8 22 00 00 	st  %o4, [ %o0 ]
40005284:	92 02 60 04 	add  %o1, 4, %o1
40005288:	90 02 20 04 	add  %o0, 4, %o0
4000528c:	8c 88 7f 80 	andcc  %g1, -128, %g6
40005290:	02 80 00 37 	be  4000536c <__GI_memcpy+0x120>
40005294:	80 8a 20 04 	btst  4, %o0
40005298:	02 80 00 84 	be  400054a8 <__GI_memcpy+0x25c>
4000529c:	d4 1a 60 00 	ldd  [ %o1 ], %o2
400052a0:	d8 1a 60 08 	ldd  [ %o1 + 8 ], %o4
400052a4:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
400052a8:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
400052ac:	d4 22 20 00 	st  %o2, [ %o0 ]
400052b0:	d6 22 20 04 	st  %o3, [ %o0 + 4 ]
400052b4:	d8 22 20 08 	st  %o4, [ %o0 + 8 ]
400052b8:	da 22 20 0c 	st  %o5, [ %o0 + 0xc ]
400052bc:	c4 22 20 10 	st  %g2, [ %o0 + 0x10 ]
400052c0:	c6 22 20 14 	st  %g3, [ %o0 + 0x14 ]
400052c4:	c8 22 20 18 	st  %g4, [ %o0 + 0x18 ]
400052c8:	ca 22 20 1c 	st  %g5, [ %o0 + 0x1c ]
400052cc:	d4 1a 60 20 	ldd  [ %o1 + 0x20 ], %o2
400052d0:	d8 1a 60 28 	ldd  [ %o1 + 0x28 ], %o4
400052d4:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
400052d8:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
400052dc:	d4 22 20 20 	st  %o2, [ %o0 + 0x20 ]
400052e0:	d6 22 20 24 	st  %o3, [ %o0 + 0x24 ]
400052e4:	d8 22 20 28 	st  %o4, [ %o0 + 0x28 ]
400052e8:	da 22 20 2c 	st  %o5, [ %o0 + 0x2c ]
400052ec:	c4 22 20 30 	st  %g2, [ %o0 + 0x30 ]
400052f0:	c6 22 20 34 	st  %g3, [ %o0 + 0x34 ]
400052f4:	c8 22 20 38 	st  %g4, [ %o0 + 0x38 ]
400052f8:	ca 22 20 3c 	st  %g5, [ %o0 + 0x3c ]
400052fc:	d4 1a 60 40 	ldd  [ %o1 + 0x40 ], %o2
40005300:	d8 1a 60 48 	ldd  [ %o1 + 0x48 ], %o4
40005304:	c4 1a 60 50 	ldd  [ %o1 + 0x50 ], %g2
40005308:	c8 1a 60 58 	ldd  [ %o1 + 0x58 ], %g4
4000530c:	d4 22 20 40 	st  %o2, [ %o0 + 0x40 ]
40005310:	d6 22 20 44 	st  %o3, [ %o0 + 0x44 ]
40005314:	d8 22 20 48 	st  %o4, [ %o0 + 0x48 ]
40005318:	da 22 20 4c 	st  %o5, [ %o0 + 0x4c ]
4000531c:	c4 22 20 50 	st  %g2, [ %o0 + 0x50 ]
40005320:	c6 22 20 54 	st  %g3, [ %o0 + 0x54 ]
40005324:	c8 22 20 58 	st  %g4, [ %o0 + 0x58 ]
40005328:	ca 22 20 5c 	st  %g5, [ %o0 + 0x5c ]
4000532c:	d4 1a 60 60 	ldd  [ %o1 + 0x60 ], %o2
40005330:	d8 1a 60 68 	ldd  [ %o1 + 0x68 ], %o4
40005334:	c4 1a 60 70 	ldd  [ %o1 + 0x70 ], %g2
40005338:	c8 1a 60 78 	ldd  [ %o1 + 0x78 ], %g4
4000533c:	d4 22 20 60 	st  %o2, [ %o0 + 0x60 ]
40005340:	d6 22 20 64 	st  %o3, [ %o0 + 0x64 ]
40005344:	d8 22 20 68 	st  %o4, [ %o0 + 0x68 ]
40005348:	da 22 20 6c 	st  %o5, [ %o0 + 0x6c ]
4000534c:	c4 22 20 70 	st  %g2, [ %o0 + 0x70 ]
40005350:	c6 22 20 74 	st  %g3, [ %o0 + 0x74 ]
40005354:	c8 22 20 78 	st  %g4, [ %o0 + 0x78 ]
40005358:	ca 22 20 7c 	st  %g5, [ %o0 + 0x7c ]
4000535c:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
40005360:	92 02 60 80 	add  %o1, 0x80, %o1
40005364:	12 bf ff ce 	bne  4000529c <__GI_memcpy+0x50>
40005368:	90 02 20 80 	add  %o0, 0x80, %o0
4000536c:	8c 88 60 70 	andcc  %g1, 0x70, %g6
40005370:	02 80 00 34 	be  40005440 <__GI_memcpy+0x1f4>
40005374:	80 88 60 08 	btst  8, %g1
40005378:	99 31 a0 01 	srl  %g6, 1, %o4
4000537c:	84 10 00 0f 	mov  %o7, %g2
40005380:	98 01 80 0c 	add  %g6, %o4, %o4
40005384:	92 02 40 06 	add  %o1, %g6, %o1
40005388:	40 00 03 ca 	call  400062b0 <__GI_memcpy+0x1064>
4000538c:	90 02 00 06 	add  %o0, %g6, %o0
40005390:	81 c3 60 b8 	jmp  %o5 + 0xb8
40005394:	9e 10 00 02 	mov  %g2, %o7
40005398:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
4000539c:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
400053a0:	c4 22 3f 90 	st  %g2, [ %o0 + -112 ]
400053a4:	c6 22 3f 94 	st  %g3, [ %o0 + -108 ]
400053a8:	c8 22 3f 98 	st  %g4, [ %o0 + -104 ]
400053ac:	ca 22 3f 9c 	st  %g5, [ %o0 + -100 ]
400053b0:	c4 1a 7f a0 	ldd  [ %o1 + -96 ], %g2
400053b4:	c8 1a 7f a8 	ldd  [ %o1 + -88 ], %g4
400053b8:	c4 22 3f a0 	st  %g2, [ %o0 + -96 ]
400053bc:	c6 22 3f a4 	st  %g3, [ %o0 + -92 ]
400053c0:	c8 22 3f a8 	st  %g4, [ %o0 + -88 ]
400053c4:	ca 22 3f ac 	st  %g5, [ %o0 + -84 ]
400053c8:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
400053cc:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
400053d0:	c4 22 3f b0 	st  %g2, [ %o0 + -80 ]
400053d4:	c6 22 3f b4 	st  %g3, [ %o0 + -76 ]
400053d8:	c8 22 3f b8 	st  %g4, [ %o0 + -72 ]
400053dc:	ca 22 3f bc 	st  %g5, [ %o0 + -68 ]
400053e0:	c4 1a 7f c0 	ldd  [ %o1 + -64 ], %g2
400053e4:	c8 1a 7f c8 	ldd  [ %o1 + -56 ], %g4
400053e8:	c4 22 3f c0 	st  %g2, [ %o0 + -64 ]
400053ec:	c6 22 3f c4 	st  %g3, [ %o0 + -60 ]
400053f0:	c8 22 3f c8 	st  %g4, [ %o0 + -56 ]
400053f4:	ca 22 3f cc 	st  %g5, [ %o0 + -52 ]
400053f8:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
400053fc:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
40005400:	c4 22 3f d0 	st  %g2, [ %o0 + -48 ]
40005404:	c6 22 3f d4 	st  %g3, [ %o0 + -44 ]
40005408:	c8 22 3f d8 	st  %g4, [ %o0 + -40 ]
4000540c:	ca 22 3f dc 	st  %g5, [ %o0 + -36 ]
40005410:	c4 1a 7f e0 	ldd  [ %o1 + -32 ], %g2
40005414:	c8 1a 7f e8 	ldd  [ %o1 + -24 ], %g4
40005418:	c4 22 3f e0 	st  %g2, [ %o0 + -32 ]
4000541c:	c6 22 3f e4 	st  %g3, [ %o0 + -28 ]
40005420:	c8 22 3f e8 	st  %g4, [ %o0 + -24 ]
40005424:	ca 22 3f ec 	st  %g5, [ %o0 + -20 ]
40005428:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
4000542c:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
40005430:	c4 22 3f f0 	st  %g2, [ %o0 + -16 ]
40005434:	c6 22 3f f4 	st  %g3, [ %o0 + -12 ]
40005438:	c8 22 3f f8 	st  %g4, [ %o0 + -8 ]
4000543c:	ca 22 3f fc 	st  %g5, [ %o0 + -4 ]
40005440:	02 80 00 07 	be  4000545c <__GI_memcpy+0x210>
40005444:	80 88 60 04 	btst  4, %g1
40005448:	c4 1a 40 00 	ldd  [ %o1 ], %g2
4000544c:	90 02 20 08 	add  %o0, 8, %o0
40005450:	c4 22 3f f8 	st  %g2, [ %o0 + -8 ]
40005454:	92 02 60 08 	add  %o1, 8, %o1
40005458:	c6 22 3f fc 	st  %g3, [ %o0 + -4 ]
4000545c:	02 80 00 06 	be  40005474 <__GI_memcpy+0x228>
40005460:	80 88 60 02 	btst  2, %g1
40005464:	c4 02 40 00 	ld  [ %o1 ], %g2
40005468:	92 02 60 04 	add  %o1, 4, %o1
4000546c:	c4 22 00 00 	st  %g2, [ %o0 ]
40005470:	90 02 20 04 	add  %o0, 4, %o0
40005474:	02 80 00 06 	be  4000548c <__GI_memcpy+0x240>
40005478:	80 88 60 01 	btst  1, %g1
4000547c:	c4 12 40 00 	lduh  [ %o1 ], %g2
40005480:	92 02 60 02 	add  %o1, 2, %o1
40005484:	c4 32 00 00 	sth  %g2, [ %o0 ]
40005488:	90 02 20 02 	add  %o0, 2, %o0
4000548c:	02 80 00 04 	be  4000549c <__GI_memcpy+0x250>
40005490:	01 00 00 00 	nop 
40005494:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40005498:	c4 2a 00 00 	stb  %g2, [ %o0 ]
4000549c:	81 c3 e0 08 	retl 
400054a0:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
400054a4:	d4 1a 60 00 	ldd  [ %o1 ], %o2
400054a8:	d8 1a 60 08 	ldd  [ %o1 + 8 ], %o4
400054ac:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
400054b0:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
400054b4:	d4 3a 20 00 	std  %o2, [ %o0 ]
400054b8:	d8 3a 20 08 	std  %o4, [ %o0 + 8 ]
400054bc:	c4 3a 20 10 	std  %g2, [ %o0 + 0x10 ]
400054c0:	c8 3a 20 18 	std  %g4, [ %o0 + 0x18 ]
400054c4:	d4 1a 60 20 	ldd  [ %o1 + 0x20 ], %o2
400054c8:	d8 1a 60 28 	ldd  [ %o1 + 0x28 ], %o4
400054cc:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
400054d0:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
400054d4:	d4 3a 20 20 	std  %o2, [ %o0 + 0x20 ]
400054d8:	d8 3a 20 28 	std  %o4, [ %o0 + 0x28 ]
400054dc:	c4 3a 20 30 	std  %g2, [ %o0 + 0x30 ]
400054e0:	c8 3a 20 38 	std  %g4, [ %o0 + 0x38 ]
400054e4:	d4 1a 60 40 	ldd  [ %o1 + 0x40 ], %o2
400054e8:	d8 1a 60 48 	ldd  [ %o1 + 0x48 ], %o4
400054ec:	c4 1a 60 50 	ldd  [ %o1 + 0x50 ], %g2
400054f0:	c8 1a 60 58 	ldd  [ %o1 + 0x58 ], %g4
400054f4:	d4 3a 20 40 	std  %o2, [ %o0 + 0x40 ]
400054f8:	d8 3a 20 48 	std  %o4, [ %o0 + 0x48 ]
400054fc:	c4 3a 20 50 	std  %g2, [ %o0 + 0x50 ]
40005500:	c8 3a 20 58 	std  %g4, [ %o0 + 0x58 ]
40005504:	d4 1a 60 60 	ldd  [ %o1 + 0x60 ], %o2
40005508:	d8 1a 60 68 	ldd  [ %o1 + 0x68 ], %o4
4000550c:	c4 1a 60 70 	ldd  [ %o1 + 0x70 ], %g2
40005510:	c8 1a 60 78 	ldd  [ %o1 + 0x78 ], %g4
40005514:	d4 3a 20 60 	std  %o2, [ %o0 + 0x60 ]
40005518:	d8 3a 20 68 	std  %o4, [ %o0 + 0x68 ]
4000551c:	c4 3a 20 70 	std  %g2, [ %o0 + 0x70 ]
40005520:	c8 3a 20 78 	std  %g4, [ %o0 + 0x78 ]
40005524:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
40005528:	92 02 60 80 	add  %o1, 0x80, %o1
4000552c:	12 bf ff de 	bne  400054a4 <__GI_memcpy+0x258>
40005530:	90 02 20 80 	add  %o0, 0x80, %o0
40005534:	8c 88 60 70 	andcc  %g1, 0x70, %g6
40005538:	02 80 00 24 	be  400055c8 <__GI_memcpy+0x37c>
4000553c:	80 88 60 08 	btst  8, %g1
40005540:	84 10 00 0f 	mov  %o7, %g2
40005544:	40 00 03 5d 	call  400062b8 <__GI_memcpy+0x106c>
40005548:	92 02 40 06 	add  %o1, %g6, %o1
4000554c:	9e 10 00 02 	mov  %g2, %o7
40005550:	81 c3 60 84 	jmp  %o5 + 0x84
40005554:	90 02 00 06 	add  %o0, %g6, %o0
40005558:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
4000555c:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
40005560:	c4 3a 3f 90 	std  %g2, [ %o0 + -112 ]
40005564:	c8 3a 3f 98 	std  %g4, [ %o0 + -104 ]
40005568:	c4 1a 7f a0 	ldd  [ %o1 + -96 ], %g2
4000556c:	c8 1a 7f a8 	ldd  [ %o1 + -88 ], %g4
40005570:	c4 3a 3f a0 	std  %g2, [ %o0 + -96 ]
40005574:	c8 3a 3f a8 	std  %g4, [ %o0 + -88 ]
40005578:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
4000557c:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
40005580:	c4 3a 3f b0 	std  %g2, [ %o0 + -80 ]
40005584:	c8 3a 3f b8 	std  %g4, [ %o0 + -72 ]
40005588:	c4 1a 7f c0 	ldd  [ %o1 + -64 ], %g2
4000558c:	c8 1a 7f c8 	ldd  [ %o1 + -56 ], %g4
40005590:	c4 3a 3f c0 	std  %g2, [ %o0 + -64 ]
40005594:	c8 3a 3f c8 	std  %g4, [ %o0 + -56 ]
40005598:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
4000559c:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
400055a0:	c4 3a 3f d0 	std  %g2, [ %o0 + -48 ]
400055a4:	c8 3a 3f d8 	std  %g4, [ %o0 + -40 ]
400055a8:	c4 1a 7f e0 	ldd  [ %o1 + -32 ], %g2
400055ac:	c8 1a 7f e8 	ldd  [ %o1 + -24 ], %g4
400055b0:	c4 3a 3f e0 	std  %g2, [ %o0 + -32 ]
400055b4:	c8 3a 3f e8 	std  %g4, [ %o0 + -24 ]
400055b8:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
400055bc:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
400055c0:	c4 3a 3f f0 	std  %g2, [ %o0 + -16 ]
400055c4:	c8 3a 3f f8 	std  %g4, [ %o0 + -8 ]
400055c8:	02 80 00 06 	be  400055e0 <__GI_memcpy+0x394>
400055cc:	80 88 60 04 	btst  4, %g1
400055d0:	c4 1a 40 00 	ldd  [ %o1 ], %g2
400055d4:	90 02 20 08 	add  %o0, 8, %o0
400055d8:	c4 3a 3f f8 	std  %g2, [ %o0 + -8 ]
400055dc:	92 02 60 08 	add  %o1, 8, %o1
400055e0:	02 80 00 06 	be  400055f8 <__GI_memcpy+0x3ac>
400055e4:	80 88 60 02 	btst  2, %g1
400055e8:	c4 02 40 00 	ld  [ %o1 ], %g2
400055ec:	92 02 60 04 	add  %o1, 4, %o1
400055f0:	c4 22 00 00 	st  %g2, [ %o0 ]
400055f4:	90 02 20 04 	add  %o0, 4, %o0
400055f8:	02 80 00 06 	be  40005610 <__GI_memcpy+0x3c4>
400055fc:	80 88 60 01 	btst  1, %g1
40005600:	c4 12 40 00 	lduh  [ %o1 ], %g2
40005604:	92 02 60 02 	add  %o1, 2, %o1
40005608:	c4 32 00 00 	sth  %g2, [ %o0 ]
4000560c:	90 02 20 02 	add  %o0, 2, %o0
40005610:	02 80 00 04 	be  40005620 <__GI_memcpy+0x3d4>
40005614:	01 00 00 00 	nop 
40005618:	c4 0a 40 00 	ldub  [ %o1 ], %g2
4000561c:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40005620:	81 c3 e0 08 	retl 
40005624:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40005628:	80 a2 a0 06 	cmp  %o2, 6
4000562c:	08 80 02 ea 	bleu  400061d4 <__GI_memcpy+0xf88>
40005630:	80 a2 a1 00 	cmp  %o2, 0x100
40005634:	1a 80 00 65 	bcc  400057c8 <__GI_memcpy+0x57c>
40005638:	80 8a 20 03 	btst  3, %o0
4000563c:	02 80 00 11 	be  40005680 <__GI_memcpy+0x434>
40005640:	80 8a 20 01 	btst  1, %o0
40005644:	02 80 00 08 	be  40005664 <__GI_memcpy+0x418>
40005648:	80 8a 20 02 	btst  2, %o0
4000564c:	ca 0a 40 00 	ldub  [ %o1 ], %g5
40005650:	92 02 60 01 	inc  %o1
40005654:	ca 2a 00 00 	stb  %g5, [ %o0 ]
40005658:	94 22 a0 01 	dec  %o2
4000565c:	12 80 00 09 	bne  40005680 <__GI_memcpy+0x434>
40005660:	90 02 20 01 	inc  %o0
40005664:	c6 0a 40 00 	ldub  [ %o1 ], %g3
40005668:	92 02 60 02 	add  %o1, 2, %o1
4000566c:	c6 2a 00 00 	stb  %g3, [ %o0 ]
40005670:	94 22 a0 02 	sub  %o2, 2, %o2
40005674:	c6 0a 7f ff 	ldub  [ %o1 + -1 ], %g3
40005678:	90 02 20 02 	add  %o0, 2, %o0
4000567c:	c6 2a 3f ff 	stb  %g3, [ %o0 + -1 ]
40005680:	84 0a 60 03 	and  %o1, 3, %g2
40005684:	86 0a a0 0c 	and  %o2, 0xc, %g3
40005688:	92 0a 7f fc 	and  %o1, -4, %o1
4000568c:	80 a0 e0 04 	cmp  %g3, 4
40005690:	89 28 a0 03 	sll  %g2, 3, %g4
40005694:	84 10 20 20 	mov  0x20, %g2
40005698:	02 80 00 17 	be  400056f4 <__GI_memcpy+0x4a8>
4000569c:	8c 20 80 04 	sub  %g2, %g4, %g6
400056a0:	0a 80 00 0f 	bcs  400056dc <__GI_memcpy+0x490>
400056a4:	80 a0 e0 08 	cmp  %g3, 8
400056a8:	02 80 00 07 	be  400056c4 <__GI_memcpy+0x478>
400056ac:	87 32 a0 02 	srl  %o2, 2, %g3
400056b0:	d6 02 40 00 	ld  [ %o1 ], %o3
400056b4:	90 02 3f f8 	add  %o0, -8, %o0
400056b8:	d8 02 60 04 	ld  [ %o1 + 4 ], %o4
400056bc:	10 80 00 1f 	b  40005738 <__GI_memcpy+0x4ec>
400056c0:	86 00 e0 01 	inc  %g3
400056c4:	d8 02 40 00 	ld  [ %o1 ], %o4
400056c8:	90 02 3f f4 	add  %o0, -12, %o0
400056cc:	da 02 60 04 	ld  [ %o1 + 4 ], %o5
400056d0:	86 00 e0 02 	add  %g3, 2, %g3
400056d4:	10 80 00 1e 	b  4000574c <__GI_memcpy+0x500>
400056d8:	92 02 7f fc 	add  %o1, -4, %o1
400056dc:	c2 02 40 00 	ld  [ %o1 ], %g1
400056e0:	90 02 3f fc 	add  %o0, -4, %o0
400056e4:	d6 02 60 04 	ld  [ %o1 + 4 ], %o3
400056e8:	87 32 a0 02 	srl  %o2, 2, %g3
400056ec:	10 80 00 0e 	b  40005724 <__GI_memcpy+0x4d8>
400056f0:	92 02 60 04 	add  %o1, 4, %o1
400056f4:	da 02 40 00 	ld  [ %o1 ], %o5
400056f8:	80 a2 a0 07 	cmp  %o2, 7
400056fc:	c2 02 60 04 	ld  [ %o1 + 4 ], %g1
40005700:	87 32 a0 02 	srl  %o2, 2, %g3
40005704:	08 80 00 1c 	bleu  40005774 <__GI_memcpy+0x528>
40005708:	92 02 60 08 	add  %o1, 8, %o1
4000570c:	d6 02 40 00 	ld  [ %o1 ], %o3
40005710:	86 00 ff ff 	add  %g3, -1, %g3
40005714:	85 2b 40 04 	sll  %o5, %g4, %g2
40005718:	8b 30 40 06 	srl  %g1, %g6, %g5
4000571c:	84 10 80 05 	or  %g2, %g5, %g2
40005720:	c4 22 00 00 	st  %g2, [ %o0 ]
40005724:	d8 02 60 04 	ld  [ %o1 + 4 ], %o4
40005728:	85 28 40 04 	sll  %g1, %g4, %g2
4000572c:	8b 32 c0 06 	srl  %o3, %g6, %g5
40005730:	84 10 80 05 	or  %g2, %g5, %g2
40005734:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40005738:	da 02 60 08 	ld  [ %o1 + 8 ], %o5
4000573c:	85 2a c0 04 	sll  %o3, %g4, %g2
40005740:	8b 33 00 06 	srl  %o4, %g6, %g5
40005744:	84 10 80 05 	or  %g2, %g5, %g2
40005748:	c4 22 20 08 	st  %g2, [ %o0 + 8 ]
4000574c:	c2 02 60 0c 	ld  [ %o1 + 0xc ], %g1
40005750:	85 2b 00 04 	sll  %o4, %g4, %g2
40005754:	8b 33 40 06 	srl  %o5, %g6, %g5
40005758:	86 80 ff fc 	addcc  %g3, -4, %g3
4000575c:	84 10 80 05 	or  %g2, %g5, %g2
40005760:	92 02 60 10 	add  %o1, 0x10, %o1
40005764:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
40005768:	90 02 20 10 	add  %o0, 0x10, %o0
4000576c:	32 bf ff ea 	bne,a   40005714 <__GI_memcpy+0x4c8>
40005770:	d6 02 40 00 	ld  [ %o1 ], %o3
40005774:	85 2b 40 04 	sll  %o5, %g4, %g2
40005778:	8b 30 40 06 	srl  %g1, %g6, %g5
4000577c:	87 31 a0 03 	srl  %g6, 3, %g3
40005780:	84 10 80 05 	or  %g2, %g5, %g2
40005784:	92 22 40 03 	sub  %o1, %g3, %o1
40005788:	80 8a a0 02 	btst  2, %o2
4000578c:	c4 22 00 00 	st  %g2, [ %o0 ]
40005790:	02 80 00 08 	be  400057b0 <__GI_memcpy+0x564>
40005794:	80 8a a0 01 	btst  1, %o2
40005798:	c4 0a 40 00 	ldub  [ %o1 ], %g2
4000579c:	92 02 60 02 	add  %o1, 2, %o1
400057a0:	c4 2a 20 04 	stb  %g2, [ %o0 + 4 ]
400057a4:	90 02 20 02 	add  %o0, 2, %o0
400057a8:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
400057ac:	c4 2a 20 03 	stb  %g2, [ %o0 + 3 ]
400057b0:	02 80 00 04 	be  400057c0 <__GI_memcpy+0x574>
400057b4:	01 00 00 00 	nop 
400057b8:	c4 0a 40 00 	ldub  [ %o1 ], %g2
400057bc:	c4 2a 20 04 	stb  %g2, [ %o0 + 4 ]
400057c0:	81 c3 e0 08 	retl 
400057c4:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
400057c8:	80 8a 60 03 	btst  3, %o1
400057cc:	02 80 00 11 	be  40005810 <__GI_memcpy+0x5c4>
400057d0:	80 8a 60 01 	btst  1, %o1
400057d4:	02 80 00 08 	be  400057f4 <__GI_memcpy+0x5a8>
400057d8:	80 8a 60 02 	btst  2, %o1
400057dc:	c4 0a 40 00 	ldub  [ %o1 ], %g2
400057e0:	92 02 60 01 	inc  %o1
400057e4:	c4 2a 00 00 	stb  %g2, [ %o0 ]
400057e8:	94 22 a0 01 	dec  %o2
400057ec:	12 80 00 09 	bne  40005810 <__GI_memcpy+0x5c4>
400057f0:	90 02 20 01 	inc  %o0
400057f4:	c4 12 40 00 	lduh  [ %o1 ], %g2
400057f8:	92 02 60 02 	add  %o1, 2, %o1
400057fc:	87 30 a0 08 	srl  %g2, 8, %g3
40005800:	94 22 a0 02 	sub  %o2, 2, %o2
40005804:	c6 2a 00 00 	stb  %g3, [ %o0 ]
40005808:	90 02 20 02 	add  %o0, 2, %o0
4000580c:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
40005810:	80 8a 60 04 	btst  4, %o1
40005814:	12 80 00 0d 	bne  40005848 <__GI_memcpy+0x5fc>
40005818:	80 a3 60 01 	cmp  %o5, 1
4000581c:	d8 02 40 00 	ld  [ %o1 ], %o4
40005820:	85 33 20 18 	srl  %o4, 0x18, %g2
40005824:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40005828:	87 33 20 10 	srl  %o4, 0x10, %g3
4000582c:	c6 2a 20 01 	stb  %g3, [ %o0 + 1 ]
40005830:	85 33 20 08 	srl  %o4, 8, %g2
40005834:	c4 2a 20 02 	stb  %g2, [ %o0 + 2 ]
40005838:	94 22 a0 04 	sub  %o2, 4, %o2
4000583c:	d8 2a 20 03 	stb  %o4, [ %o0 + 3 ]
40005840:	92 02 60 04 	add  %o1, 4, %o1
40005844:	90 02 20 04 	add  %o0, 4, %o0
40005848:	02 80 00 da 	be  40005bb0 <__GI_memcpy+0x964>
4000584c:	80 a3 60 02 	cmp  %o5, 2
40005850:	02 80 00 6e 	be  40005a08 <__GI_memcpy+0x7bc>
40005854:	94 22 a0 04 	sub  %o2, 4, %o2
40005858:	c4 02 40 00 	ld  [ %o1 ], %g2
4000585c:	92 02 60 04 	add  %o1, 4, %o1
40005860:	87 30 a0 18 	srl  %g2, 0x18, %g3
40005864:	8a 0a 20 07 	and  %o0, 7, %g5
40005868:	c6 2a 00 00 	stb  %g3, [ %o0 ]
4000586c:	80 a1 60 07 	cmp  %g5, 7
40005870:	83 28 a0 08 	sll  %g2, 8, %g1
40005874:	90 02 20 04 	add  %o0, 4, %o0
40005878:	02 80 01 3b 	be  40005d64 <__GI_memcpy+0xb18>
4000587c:	96 0a bf c0 	and  %o2, -64, %o3
40005880:	d8 02 3f f9 	ld  [ %o0 + -7 ], %o4
40005884:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005888:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000588c:	9b 30 a0 18 	srl  %g2, 0x18, %o5
40005890:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40005894:	85 28 a0 08 	sll  %g2, 8, %g2
40005898:	9a 13 40 01 	or  %o5, %g1, %o5
4000589c:	83 28 e0 08 	sll  %g3, 8, %g1
400058a0:	84 11 80 02 	or  %g6, %g2, %g2
400058a4:	87 31 20 18 	srl  %g4, 0x18, %g3
400058a8:	8d 31 60 18 	srl  %g5, 0x18, %g6
400058ac:	89 29 20 08 	sll  %g4, 8, %g4
400058b0:	86 10 c0 01 	or  %g3, %g1, %g3
400058b4:	d8 3a 3f f9 	std  %o4, [ %o0 + -7 ]
400058b8:	c4 3a 20 01 	std  %g2, [ %o0 + 1 ]
400058bc:	83 29 60 08 	sll  %g5, 8, %g1
400058c0:	98 11 80 04 	or  %g6, %g4, %o4
400058c4:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
400058c8:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
400058cc:	9b 30 a0 18 	srl  %g2, 0x18, %o5
400058d0:	8d 30 e0 18 	srl  %g3, 0x18, %g6
400058d4:	85 28 a0 08 	sll  %g2, 8, %g2
400058d8:	9a 13 40 01 	or  %o5, %g1, %o5
400058dc:	83 28 e0 08 	sll  %g3, 8, %g1
400058e0:	84 11 80 02 	or  %g6, %g2, %g2
400058e4:	87 31 20 18 	srl  %g4, 0x18, %g3
400058e8:	8d 31 60 18 	srl  %g5, 0x18, %g6
400058ec:	89 29 20 08 	sll  %g4, 8, %g4
400058f0:	86 10 c0 01 	or  %g3, %g1, %g3
400058f4:	d8 3a 20 09 	std  %o4, [ %o0 + 9 ]
400058f8:	c4 3a 20 11 	std  %g2, [ %o0 + 0x11 ]
400058fc:	83 29 60 08 	sll  %g5, 8, %g1
40005900:	98 11 80 04 	or  %g6, %g4, %o4
40005904:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40005908:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
4000590c:	9b 30 a0 18 	srl  %g2, 0x18, %o5
40005910:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40005914:	85 28 a0 08 	sll  %g2, 8, %g2
40005918:	9a 13 40 01 	or  %o5, %g1, %o5
4000591c:	83 28 e0 08 	sll  %g3, 8, %g1
40005920:	84 11 80 02 	or  %g6, %g2, %g2
40005924:	87 31 20 18 	srl  %g4, 0x18, %g3
40005928:	8d 31 60 18 	srl  %g5, 0x18, %g6
4000592c:	89 29 20 08 	sll  %g4, 8, %g4
40005930:	86 10 c0 01 	or  %g3, %g1, %g3
40005934:	d8 3a 20 19 	std  %o4, [ %o0 + 0x19 ]
40005938:	c4 3a 20 21 	std  %g2, [ %o0 + 0x21 ]
4000593c:	83 29 60 08 	sll  %g5, 8, %g1
40005940:	98 11 80 04 	or  %g6, %g4, %o4
40005944:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005948:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
4000594c:	9b 30 a0 18 	srl  %g2, 0x18, %o5
40005950:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40005954:	85 28 a0 08 	sll  %g2, 8, %g2
40005958:	9a 13 40 01 	or  %o5, %g1, %o5
4000595c:	83 28 e0 08 	sll  %g3, 8, %g1
40005960:	84 11 80 02 	or  %g6, %g2, %g2
40005964:	87 31 20 18 	srl  %g4, 0x18, %g3
40005968:	8d 31 60 18 	srl  %g5, 0x18, %g6
4000596c:	89 29 20 08 	sll  %g4, 8, %g4
40005970:	86 10 c0 01 	or  %g3, %g1, %g3
40005974:	d8 3a 20 29 	std  %o4, [ %o0 + 0x29 ]
40005978:	c4 3a 20 31 	std  %g2, [ %o0 + 0x31 ]
4000597c:	83 29 60 08 	sll  %g5, 8, %g1
40005980:	98 11 80 04 	or  %g6, %g4, %o4
40005984:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
40005988:	92 02 60 40 	add  %o1, 0x40, %o1
4000598c:	12 bf ff be 	bne  40005884 <__GI_memcpy+0x638>
40005990:	90 02 20 40 	add  %o0, 0x40, %o0
40005994:	96 8a a0 30 	andcc  %o2, 0x30, %o3
40005998:	22 80 00 17 	be,a   400059f4 <__GI_memcpy+0x7a8>
4000599c:	85 30 60 10 	srl  %g1, 0x10, %g2
400059a0:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400059a4:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400059a8:	9b 30 a0 18 	srl  %g2, 0x18, %o5
400059ac:	8d 30 e0 18 	srl  %g3, 0x18, %g6
400059b0:	85 28 a0 08 	sll  %g2, 8, %g2
400059b4:	9a 13 40 01 	or  %o5, %g1, %o5
400059b8:	83 28 e0 08 	sll  %g3, 8, %g1
400059bc:	84 11 80 02 	or  %g6, %g2, %g2
400059c0:	87 31 20 18 	srl  %g4, 0x18, %g3
400059c4:	8d 31 60 18 	srl  %g5, 0x18, %g6
400059c8:	89 29 20 08 	sll  %g4, 8, %g4
400059cc:	86 10 c0 01 	or  %g3, %g1, %g3
400059d0:	d8 3a 3f f9 	std  %o4, [ %o0 + -7 ]
400059d4:	c4 3a 20 01 	std  %g2, [ %o0 + 1 ]
400059d8:	83 29 60 08 	sll  %g5, 8, %g1
400059dc:	98 11 80 04 	or  %g6, %g4, %o4
400059e0:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
400059e4:	92 02 60 10 	add  %o1, 0x10, %o1
400059e8:	12 bf ff ee 	bne  400059a0 <__GI_memcpy+0x754>
400059ec:	90 02 20 10 	add  %o0, 0x10, %o0
400059f0:	85 30 60 10 	srl  %g1, 0x10, %g2
400059f4:	d8 22 3f f9 	st  %o4, [ %o0 + -7 ]
400059f8:	c4 32 3f fd 	sth  %g2, [ %o0 + -3 ]
400059fc:	89 30 60 08 	srl  %g1, 8, %g4
40005a00:	10 80 01 f5 	b  400061d4 <__GI_memcpy+0xf88>
40005a04:	c8 2a 3f ff 	stb  %g4, [ %o0 + -1 ]
40005a08:	c4 02 40 00 	ld  [ %o1 ], %g2
40005a0c:	92 02 60 04 	add  %o1, 4, %o1
40005a10:	87 30 a0 10 	srl  %g2, 0x10, %g3
40005a14:	8a 0a 20 07 	and  %o0, 7, %g5
40005a18:	c6 32 00 00 	sth  %g3, [ %o0 ]
40005a1c:	80 a1 60 06 	cmp  %g5, 6
40005a20:	83 28 a0 10 	sll  %g2, 0x10, %g1
40005a24:	90 02 20 04 	add  %o0, 4, %o0
40005a28:	02 80 01 8e 	be  40006060 <__GI_memcpy+0xe14>
40005a2c:	96 0a bf c0 	and  %o2, -64, %o3
40005a30:	d8 02 3f fa 	ld  [ %o0 + -6 ], %o4
40005a34:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005a38:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005a3c:	9b 30 a0 10 	srl  %g2, 0x10, %o5
40005a40:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40005a44:	85 28 a0 10 	sll  %g2, 0x10, %g2
40005a48:	9a 13 40 01 	or  %o5, %g1, %o5
40005a4c:	83 28 e0 10 	sll  %g3, 0x10, %g1
40005a50:	84 11 80 02 	or  %g6, %g2, %g2
40005a54:	87 31 20 10 	srl  %g4, 0x10, %g3
40005a58:	8d 31 60 10 	srl  %g5, 0x10, %g6
40005a5c:	89 29 20 10 	sll  %g4, 0x10, %g4
40005a60:	86 10 c0 01 	or  %g3, %g1, %g3
40005a64:	d8 3a 3f fa 	std  %o4, [ %o0 + -6 ]
40005a68:	c4 3a 20 02 	std  %g2, [ %o0 + 2 ]
40005a6c:	83 29 60 10 	sll  %g5, 0x10, %g1
40005a70:	98 11 80 04 	or  %g6, %g4, %o4
40005a74:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005a78:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005a7c:	9b 30 a0 10 	srl  %g2, 0x10, %o5
40005a80:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40005a84:	85 28 a0 10 	sll  %g2, 0x10, %g2
40005a88:	9a 13 40 01 	or  %o5, %g1, %o5
40005a8c:	83 28 e0 10 	sll  %g3, 0x10, %g1
40005a90:	84 11 80 02 	or  %g6, %g2, %g2
40005a94:	87 31 20 10 	srl  %g4, 0x10, %g3
40005a98:	8d 31 60 10 	srl  %g5, 0x10, %g6
40005a9c:	89 29 20 10 	sll  %g4, 0x10, %g4
40005aa0:	86 10 c0 01 	or  %g3, %g1, %g3
40005aa4:	d8 3a 20 0a 	std  %o4, [ %o0 + 0xa ]
40005aa8:	c4 3a 20 12 	std  %g2, [ %o0 + 0x12 ]
40005aac:	83 29 60 10 	sll  %g5, 0x10, %g1
40005ab0:	98 11 80 04 	or  %g6, %g4, %o4
40005ab4:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40005ab8:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40005abc:	9b 30 a0 10 	srl  %g2, 0x10, %o5
40005ac0:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40005ac4:	85 28 a0 10 	sll  %g2, 0x10, %g2
40005ac8:	9a 13 40 01 	or  %o5, %g1, %o5
40005acc:	83 28 e0 10 	sll  %g3, 0x10, %g1
40005ad0:	84 11 80 02 	or  %g6, %g2, %g2
40005ad4:	87 31 20 10 	srl  %g4, 0x10, %g3
40005ad8:	8d 31 60 10 	srl  %g5, 0x10, %g6
40005adc:	89 29 20 10 	sll  %g4, 0x10, %g4
40005ae0:	86 10 c0 01 	or  %g3, %g1, %g3
40005ae4:	d8 3a 20 1a 	std  %o4, [ %o0 + 0x1a ]
40005ae8:	c4 3a 20 22 	std  %g2, [ %o0 + 0x22 ]
40005aec:	83 29 60 10 	sll  %g5, 0x10, %g1
40005af0:	98 11 80 04 	or  %g6, %g4, %o4
40005af4:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005af8:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005afc:	9b 30 a0 10 	srl  %g2, 0x10, %o5
40005b00:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40005b04:	85 28 a0 10 	sll  %g2, 0x10, %g2
40005b08:	9a 13 40 01 	or  %o5, %g1, %o5
40005b0c:	83 28 e0 10 	sll  %g3, 0x10, %g1
40005b10:	84 11 80 02 	or  %g6, %g2, %g2
40005b14:	87 31 20 10 	srl  %g4, 0x10, %g3
40005b18:	8d 31 60 10 	srl  %g5, 0x10, %g6
40005b1c:	89 29 20 10 	sll  %g4, 0x10, %g4
40005b20:	86 10 c0 01 	or  %g3, %g1, %g3
40005b24:	d8 3a 20 2a 	std  %o4, [ %o0 + 0x2a ]
40005b28:	c4 3a 20 32 	std  %g2, [ %o0 + 0x32 ]
40005b2c:	83 29 60 10 	sll  %g5, 0x10, %g1
40005b30:	98 11 80 04 	or  %g6, %g4, %o4
40005b34:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
40005b38:	92 02 60 40 	add  %o1, 0x40, %o1
40005b3c:	12 bf ff be 	bne  40005a34 <__GI_memcpy+0x7e8>
40005b40:	90 02 20 40 	add  %o0, 0x40, %o0
40005b44:	96 8a a0 30 	andcc  %o2, 0x30, %o3
40005b48:	22 80 00 17 	be,a   40005ba4 <__GI_memcpy+0x958>
40005b4c:	85 30 60 10 	srl  %g1, 0x10, %g2
40005b50:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005b54:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005b58:	9b 30 a0 10 	srl  %g2, 0x10, %o5
40005b5c:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40005b60:	85 28 a0 10 	sll  %g2, 0x10, %g2
40005b64:	9a 13 40 01 	or  %o5, %g1, %o5
40005b68:	83 28 e0 10 	sll  %g3, 0x10, %g1
40005b6c:	84 11 80 02 	or  %g6, %g2, %g2
40005b70:	87 31 20 10 	srl  %g4, 0x10, %g3
40005b74:	8d 31 60 10 	srl  %g5, 0x10, %g6
40005b78:	89 29 20 10 	sll  %g4, 0x10, %g4
40005b7c:	86 10 c0 01 	or  %g3, %g1, %g3
40005b80:	d8 3a 3f fa 	std  %o4, [ %o0 + -6 ]
40005b84:	c4 3a 20 02 	std  %g2, [ %o0 + 2 ]
40005b88:	83 29 60 10 	sll  %g5, 0x10, %g1
40005b8c:	98 11 80 04 	or  %g6, %g4, %o4
40005b90:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40005b94:	92 02 60 10 	add  %o1, 0x10, %o1
40005b98:	12 bf ff ee 	bne  40005b50 <__GI_memcpy+0x904>
40005b9c:	90 02 20 10 	add  %o0, 0x10, %o0
40005ba0:	85 30 60 10 	srl  %g1, 0x10, %g2
40005ba4:	d8 22 3f fa 	st  %o4, [ %o0 + -6 ]
40005ba8:	10 80 01 8b 	b  400061d4 <__GI_memcpy+0xf88>
40005bac:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
40005bb0:	c4 02 40 00 	ld  [ %o1 ], %g2
40005bb4:	94 22 a0 04 	sub  %o2, 4, %o2
40005bb8:	87 30 a0 18 	srl  %g2, 0x18, %g3
40005bbc:	8a 0a 20 07 	and  %o0, 7, %g5
40005bc0:	c6 2a 00 00 	stb  %g3, [ %o0 ]
40005bc4:	80 a1 60 05 	cmp  %g5, 5
40005bc8:	89 30 a0 08 	srl  %g2, 8, %g4
40005bcc:	83 28 a0 18 	sll  %g2, 0x18, %g1
40005bd0:	c8 32 20 01 	sth  %g4, [ %o0 + 1 ]
40005bd4:	92 02 60 04 	add  %o1, 4, %o1
40005bd8:	02 80 00 c3 	be  40005ee4 <__GI_memcpy+0xc98>
40005bdc:	96 0a bf c0 	and  %o2, -64, %o3
40005be0:	d8 02 3f ff 	ld  [ %o0 + -1 ], %o4
40005be4:	90 02 20 04 	add  %o0, 4, %o0
40005be8:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005bec:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005bf0:	9b 30 a0 08 	srl  %g2, 8, %o5
40005bf4:	8d 30 e0 08 	srl  %g3, 8, %g6
40005bf8:	85 28 a0 18 	sll  %g2, 0x18, %g2
40005bfc:	9a 13 40 01 	or  %o5, %g1, %o5
40005c00:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005c04:	84 11 80 02 	or  %g6, %g2, %g2
40005c08:	87 31 20 08 	srl  %g4, 8, %g3
40005c0c:	8d 31 60 08 	srl  %g5, 8, %g6
40005c10:	89 29 20 18 	sll  %g4, 0x18, %g4
40005c14:	86 10 c0 01 	or  %g3, %g1, %g3
40005c18:	d8 3a 3f fb 	std  %o4, [ %o0 + -5 ]
40005c1c:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
40005c20:	83 29 60 18 	sll  %g5, 0x18, %g1
40005c24:	98 11 80 04 	or  %g6, %g4, %o4
40005c28:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005c2c:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005c30:	9b 30 a0 08 	srl  %g2, 8, %o5
40005c34:	8d 30 e0 08 	srl  %g3, 8, %g6
40005c38:	85 28 a0 18 	sll  %g2, 0x18, %g2
40005c3c:	9a 13 40 01 	or  %o5, %g1, %o5
40005c40:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005c44:	84 11 80 02 	or  %g6, %g2, %g2
40005c48:	87 31 20 08 	srl  %g4, 8, %g3
40005c4c:	8d 31 60 08 	srl  %g5, 8, %g6
40005c50:	89 29 20 18 	sll  %g4, 0x18, %g4
40005c54:	86 10 c0 01 	or  %g3, %g1, %g3
40005c58:	d8 3a 20 0b 	std  %o4, [ %o0 + 0xb ]
40005c5c:	c4 3a 20 13 	std  %g2, [ %o0 + 0x13 ]
40005c60:	83 29 60 18 	sll  %g5, 0x18, %g1
40005c64:	98 11 80 04 	or  %g6, %g4, %o4
40005c68:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40005c6c:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40005c70:	9b 30 a0 08 	srl  %g2, 8, %o5
40005c74:	8d 30 e0 08 	srl  %g3, 8, %g6
40005c78:	85 28 a0 18 	sll  %g2, 0x18, %g2
40005c7c:	9a 13 40 01 	or  %o5, %g1, %o5
40005c80:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005c84:	84 11 80 02 	or  %g6, %g2, %g2
40005c88:	87 31 20 08 	srl  %g4, 8, %g3
40005c8c:	8d 31 60 08 	srl  %g5, 8, %g6
40005c90:	89 29 20 18 	sll  %g4, 0x18, %g4
40005c94:	86 10 c0 01 	or  %g3, %g1, %g3
40005c98:	d8 3a 20 1b 	std  %o4, [ %o0 + 0x1b ]
40005c9c:	c4 3a 20 23 	std  %g2, [ %o0 + 0x23 ]
40005ca0:	83 29 60 18 	sll  %g5, 0x18, %g1
40005ca4:	98 11 80 04 	or  %g6, %g4, %o4
40005ca8:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005cac:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005cb0:	9b 30 a0 08 	srl  %g2, 8, %o5
40005cb4:	8d 30 e0 08 	srl  %g3, 8, %g6
40005cb8:	85 28 a0 18 	sll  %g2, 0x18, %g2
40005cbc:	9a 13 40 01 	or  %o5, %g1, %o5
40005cc0:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005cc4:	84 11 80 02 	or  %g6, %g2, %g2
40005cc8:	87 31 20 08 	srl  %g4, 8, %g3
40005ccc:	8d 31 60 08 	srl  %g5, 8, %g6
40005cd0:	89 29 20 18 	sll  %g4, 0x18, %g4
40005cd4:	86 10 c0 01 	or  %g3, %g1, %g3
40005cd8:	d8 3a 20 2b 	std  %o4, [ %o0 + 0x2b ]
40005cdc:	c4 3a 20 33 	std  %g2, [ %o0 + 0x33 ]
40005ce0:	83 29 60 18 	sll  %g5, 0x18, %g1
40005ce4:	98 11 80 04 	or  %g6, %g4, %o4
40005ce8:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
40005cec:	92 02 60 40 	add  %o1, 0x40, %o1
40005cf0:	12 bf ff be 	bne  40005be8 <__GI_memcpy+0x99c>
40005cf4:	90 02 20 40 	add  %o0, 0x40, %o0
40005cf8:	96 8a a0 30 	andcc  %o2, 0x30, %o3
40005cfc:	22 80 00 17 	be,a   40005d58 <__GI_memcpy+0xb0c>
40005d00:	85 30 60 18 	srl  %g1, 0x18, %g2
40005d04:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005d08:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005d0c:	9b 30 a0 08 	srl  %g2, 8, %o5
40005d10:	8d 30 e0 08 	srl  %g3, 8, %g6
40005d14:	85 28 a0 18 	sll  %g2, 0x18, %g2
40005d18:	9a 13 40 01 	or  %o5, %g1, %o5
40005d1c:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005d20:	84 11 80 02 	or  %g6, %g2, %g2
40005d24:	87 31 20 08 	srl  %g4, 8, %g3
40005d28:	8d 31 60 08 	srl  %g5, 8, %g6
40005d2c:	89 29 20 18 	sll  %g4, 0x18, %g4
40005d30:	86 10 c0 01 	or  %g3, %g1, %g3
40005d34:	d8 3a 3f fb 	std  %o4, [ %o0 + -5 ]
40005d38:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
40005d3c:	83 29 60 18 	sll  %g5, 0x18, %g1
40005d40:	98 11 80 04 	or  %g6, %g4, %o4
40005d44:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40005d48:	92 02 60 10 	add  %o1, 0x10, %o1
40005d4c:	12 bf ff ee 	bne  40005d04 <__GI_memcpy+0xab8>
40005d50:	90 02 20 10 	add  %o0, 0x10, %o0
40005d54:	85 30 60 18 	srl  %g1, 0x18, %g2
40005d58:	d8 22 3f fb 	st  %o4, [ %o0 + -5 ]
40005d5c:	10 80 01 1e 	b  400061d4 <__GI_memcpy+0xf88>
40005d60:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
40005d64:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005d68:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005d6c:	99 30 a0 18 	srl  %g2, 0x18, %o4
40005d70:	9b 30 e0 18 	srl  %g3, 0x18, %o5
40005d74:	8d 28 a0 08 	sll  %g2, 8, %g6
40005d78:	84 13 00 01 	or  %o4, %g1, %g2
40005d7c:	83 28 e0 08 	sll  %g3, 8, %g1
40005d80:	86 13 40 06 	or  %o5, %g6, %g3
40005d84:	99 31 20 18 	srl  %g4, 0x18, %o4
40005d88:	9b 31 60 18 	srl  %g5, 0x18, %o5
40005d8c:	8d 29 20 08 	sll  %g4, 8, %g6
40005d90:	88 13 00 01 	or  %o4, %g1, %g4
40005d94:	83 29 60 08 	sll  %g5, 8, %g1
40005d98:	8a 13 40 06 	or  %o5, %g6, %g5
40005d9c:	c4 3a 3f fd 	std  %g2, [ %o0 + -3 ]
40005da0:	c8 3a 20 05 	std  %g4, [ %o0 + 5 ]
40005da4:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005da8:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005dac:	99 30 a0 18 	srl  %g2, 0x18, %o4
40005db0:	9b 30 e0 18 	srl  %g3, 0x18, %o5
40005db4:	8d 28 a0 08 	sll  %g2, 8, %g6
40005db8:	84 13 00 01 	or  %o4, %g1, %g2
40005dbc:	83 28 e0 08 	sll  %g3, 8, %g1
40005dc0:	86 13 40 06 	or  %o5, %g6, %g3
40005dc4:	99 31 20 18 	srl  %g4, 0x18, %o4
40005dc8:	9b 31 60 18 	srl  %g5, 0x18, %o5
40005dcc:	8d 29 20 08 	sll  %g4, 8, %g6
40005dd0:	88 13 00 01 	or  %o4, %g1, %g4
40005dd4:	83 29 60 08 	sll  %g5, 8, %g1
40005dd8:	8a 13 40 06 	or  %o5, %g6, %g5
40005ddc:	c4 3a 20 0d 	std  %g2, [ %o0 + 0xd ]
40005de0:	c8 3a 20 15 	std  %g4, [ %o0 + 0x15 ]
40005de4:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40005de8:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40005dec:	99 30 a0 18 	srl  %g2, 0x18, %o4
40005df0:	9b 30 e0 18 	srl  %g3, 0x18, %o5
40005df4:	8d 28 a0 08 	sll  %g2, 8, %g6
40005df8:	84 13 00 01 	or  %o4, %g1, %g2
40005dfc:	83 28 e0 08 	sll  %g3, 8, %g1
40005e00:	86 13 40 06 	or  %o5, %g6, %g3
40005e04:	99 31 20 18 	srl  %g4, 0x18, %o4
40005e08:	9b 31 60 18 	srl  %g5, 0x18, %o5
40005e0c:	8d 29 20 08 	sll  %g4, 8, %g6
40005e10:	88 13 00 01 	or  %o4, %g1, %g4
40005e14:	83 29 60 08 	sll  %g5, 8, %g1
40005e18:	8a 13 40 06 	or  %o5, %g6, %g5
40005e1c:	c4 3a 20 1d 	std  %g2, [ %o0 + 0x1d ]
40005e20:	c8 3a 20 25 	std  %g4, [ %o0 + 0x25 ]
40005e24:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005e28:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005e2c:	99 30 a0 18 	srl  %g2, 0x18, %o4
40005e30:	9b 30 e0 18 	srl  %g3, 0x18, %o5
40005e34:	8d 28 a0 08 	sll  %g2, 8, %g6
40005e38:	84 13 00 01 	or  %o4, %g1, %g2
40005e3c:	83 28 e0 08 	sll  %g3, 8, %g1
40005e40:	86 13 40 06 	or  %o5, %g6, %g3
40005e44:	99 31 20 18 	srl  %g4, 0x18, %o4
40005e48:	9b 31 60 18 	srl  %g5, 0x18, %o5
40005e4c:	8d 29 20 08 	sll  %g4, 8, %g6
40005e50:	88 13 00 01 	or  %o4, %g1, %g4
40005e54:	83 29 60 08 	sll  %g5, 8, %g1
40005e58:	8a 13 40 06 	or  %o5, %g6, %g5
40005e5c:	c4 3a 20 2d 	std  %g2, [ %o0 + 0x2d ]
40005e60:	c8 3a 20 35 	std  %g4, [ %o0 + 0x35 ]
40005e64:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
40005e68:	92 02 60 40 	add  %o1, 0x40, %o1
40005e6c:	12 bf ff be 	bne  40005d64 <__GI_memcpy+0xb18>
40005e70:	90 02 20 40 	add  %o0, 0x40, %o0
40005e74:	96 8a a0 30 	andcc  %o2, 0x30, %o3
40005e78:	22 80 00 17 	be,a   40005ed4 <__GI_memcpy+0xc88>
40005e7c:	85 30 60 10 	srl  %g1, 0x10, %g2
40005e80:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005e84:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005e88:	99 30 a0 18 	srl  %g2, 0x18, %o4
40005e8c:	9b 30 e0 18 	srl  %g3, 0x18, %o5
40005e90:	8d 28 a0 08 	sll  %g2, 8, %g6
40005e94:	84 13 00 01 	or  %o4, %g1, %g2
40005e98:	83 28 e0 08 	sll  %g3, 8, %g1
40005e9c:	86 13 40 06 	or  %o5, %g6, %g3
40005ea0:	99 31 20 18 	srl  %g4, 0x18, %o4
40005ea4:	9b 31 60 18 	srl  %g5, 0x18, %o5
40005ea8:	8d 29 20 08 	sll  %g4, 8, %g6
40005eac:	88 13 00 01 	or  %o4, %g1, %g4
40005eb0:	83 29 60 08 	sll  %g5, 8, %g1
40005eb4:	8a 13 40 06 	or  %o5, %g6, %g5
40005eb8:	c4 3a 3f fd 	std  %g2, [ %o0 + -3 ]
40005ebc:	c8 3a 20 05 	std  %g4, [ %o0 + 5 ]
40005ec0:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40005ec4:	92 02 60 10 	add  %o1, 0x10, %o1
40005ec8:	12 bf ff ee 	bne  40005e80 <__GI_memcpy+0xc34>
40005ecc:	90 02 20 10 	add  %o0, 0x10, %o0
40005ed0:	85 30 60 10 	srl  %g1, 0x10, %g2
40005ed4:	c4 32 3f fd 	sth  %g2, [ %o0 + -3 ]
40005ed8:	89 30 60 08 	srl  %g1, 8, %g4
40005edc:	10 80 00 be 	b  400061d4 <__GI_memcpy+0xf88>
40005ee0:	c8 2a 3f ff 	stb  %g4, [ %o0 + -1 ]
40005ee4:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005ee8:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005eec:	99 30 a0 08 	srl  %g2, 8, %o4
40005ef0:	9b 30 e0 08 	srl  %g3, 8, %o5
40005ef4:	8d 28 a0 18 	sll  %g2, 0x18, %g6
40005ef8:	84 13 00 01 	or  %o4, %g1, %g2
40005efc:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005f00:	86 13 40 06 	or  %o5, %g6, %g3
40005f04:	99 31 20 08 	srl  %g4, 8, %o4
40005f08:	9b 31 60 08 	srl  %g5, 8, %o5
40005f0c:	8d 29 20 18 	sll  %g4, 0x18, %g6
40005f10:	88 13 00 01 	or  %o4, %g1, %g4
40005f14:	83 29 60 18 	sll  %g5, 0x18, %g1
40005f18:	8a 13 40 06 	or  %o5, %g6, %g5
40005f1c:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
40005f20:	c8 3a 20 0b 	std  %g4, [ %o0 + 0xb ]
40005f24:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005f28:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005f2c:	99 30 a0 08 	srl  %g2, 8, %o4
40005f30:	9b 30 e0 08 	srl  %g3, 8, %o5
40005f34:	8d 28 a0 18 	sll  %g2, 0x18, %g6
40005f38:	84 13 00 01 	or  %o4, %g1, %g2
40005f3c:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005f40:	86 13 40 06 	or  %o5, %g6, %g3
40005f44:	99 31 20 08 	srl  %g4, 8, %o4
40005f48:	9b 31 60 08 	srl  %g5, 8, %o5
40005f4c:	8d 29 20 18 	sll  %g4, 0x18, %g6
40005f50:	88 13 00 01 	or  %o4, %g1, %g4
40005f54:	83 29 60 18 	sll  %g5, 0x18, %g1
40005f58:	8a 13 40 06 	or  %o5, %g6, %g5
40005f5c:	c4 3a 20 13 	std  %g2, [ %o0 + 0x13 ]
40005f60:	c8 3a 20 1b 	std  %g4, [ %o0 + 0x1b ]
40005f64:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40005f68:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40005f6c:	99 30 a0 08 	srl  %g2, 8, %o4
40005f70:	9b 30 e0 08 	srl  %g3, 8, %o5
40005f74:	8d 28 a0 18 	sll  %g2, 0x18, %g6
40005f78:	84 13 00 01 	or  %o4, %g1, %g2
40005f7c:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005f80:	86 13 40 06 	or  %o5, %g6, %g3
40005f84:	99 31 20 08 	srl  %g4, 8, %o4
40005f88:	9b 31 60 08 	srl  %g5, 8, %o5
40005f8c:	8d 29 20 18 	sll  %g4, 0x18, %g6
40005f90:	88 13 00 01 	or  %o4, %g1, %g4
40005f94:	83 29 60 18 	sll  %g5, 0x18, %g1
40005f98:	8a 13 40 06 	or  %o5, %g6, %g5
40005f9c:	c4 3a 20 23 	std  %g2, [ %o0 + 0x23 ]
40005fa0:	c8 3a 20 2b 	std  %g4, [ %o0 + 0x2b ]
40005fa4:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005fa8:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005fac:	99 30 a0 08 	srl  %g2, 8, %o4
40005fb0:	9b 30 e0 08 	srl  %g3, 8, %o5
40005fb4:	8d 28 a0 18 	sll  %g2, 0x18, %g6
40005fb8:	84 13 00 01 	or  %o4, %g1, %g2
40005fbc:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005fc0:	86 13 40 06 	or  %o5, %g6, %g3
40005fc4:	99 31 20 08 	srl  %g4, 8, %o4
40005fc8:	9b 31 60 08 	srl  %g5, 8, %o5
40005fcc:	8d 29 20 18 	sll  %g4, 0x18, %g6
40005fd0:	88 13 00 01 	or  %o4, %g1, %g4
40005fd4:	83 29 60 18 	sll  %g5, 0x18, %g1
40005fd8:	8a 13 40 06 	or  %o5, %g6, %g5
40005fdc:	c4 3a 20 33 	std  %g2, [ %o0 + 0x33 ]
40005fe0:	c8 3a 20 3b 	std  %g4, [ %o0 + 0x3b ]
40005fe4:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
40005fe8:	92 02 60 40 	add  %o1, 0x40, %o1
40005fec:	12 bf ff be 	bne  40005ee4 <__GI_memcpy+0xc98>
40005ff0:	90 02 20 40 	add  %o0, 0x40, %o0
40005ff4:	96 8a a0 30 	andcc  %o2, 0x30, %o3
40005ff8:	22 80 00 17 	be,a   40006054 <__GI_memcpy+0xe08>
40005ffc:	85 30 60 18 	srl  %g1, 0x18, %g2
40006000:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40006004:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40006008:	99 30 a0 08 	srl  %g2, 8, %o4
4000600c:	9b 30 e0 08 	srl  %g3, 8, %o5
40006010:	8d 28 a0 18 	sll  %g2, 0x18, %g6
40006014:	84 13 00 01 	or  %o4, %g1, %g2
40006018:	83 28 e0 18 	sll  %g3, 0x18, %g1
4000601c:	86 13 40 06 	or  %o5, %g6, %g3
40006020:	99 31 20 08 	srl  %g4, 8, %o4
40006024:	9b 31 60 08 	srl  %g5, 8, %o5
40006028:	8d 29 20 18 	sll  %g4, 0x18, %g6
4000602c:	88 13 00 01 	or  %o4, %g1, %g4
40006030:	83 29 60 18 	sll  %g5, 0x18, %g1
40006034:	8a 13 40 06 	or  %o5, %g6, %g5
40006038:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
4000603c:	c8 3a 20 0b 	std  %g4, [ %o0 + 0xb ]
40006040:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40006044:	92 02 60 10 	add  %o1, 0x10, %o1
40006048:	12 bf ff ee 	bne  40006000 <__GI_memcpy+0xdb4>
4000604c:	90 02 20 10 	add  %o0, 0x10, %o0
40006050:	85 30 60 18 	srl  %g1, 0x18, %g2
40006054:	c4 2a 20 03 	stb  %g2, [ %o0 + 3 ]
40006058:	10 80 00 5f 	b  400061d4 <__GI_memcpy+0xf88>
4000605c:	90 02 20 04 	add  %o0, 4, %o0
40006060:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40006064:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40006068:	99 30 a0 10 	srl  %g2, 0x10, %o4
4000606c:	9b 30 e0 10 	srl  %g3, 0x10, %o5
40006070:	8d 28 a0 10 	sll  %g2, 0x10, %g6
40006074:	84 13 00 01 	or  %o4, %g1, %g2
40006078:	83 28 e0 10 	sll  %g3, 0x10, %g1
4000607c:	86 13 40 06 	or  %o5, %g6, %g3
40006080:	99 31 20 10 	srl  %g4, 0x10, %o4
40006084:	9b 31 60 10 	srl  %g5, 0x10, %o5
40006088:	8d 29 20 10 	sll  %g4, 0x10, %g6
4000608c:	88 13 00 01 	or  %o4, %g1, %g4
40006090:	83 29 60 10 	sll  %g5, 0x10, %g1
40006094:	8a 13 40 06 	or  %o5, %g6, %g5
40006098:	c4 3a 3f fe 	std  %g2, [ %o0 + -2 ]
4000609c:	c8 3a 20 06 	std  %g4, [ %o0 + 6 ]
400060a0:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
400060a4:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
400060a8:	99 30 a0 10 	srl  %g2, 0x10, %o4
400060ac:	9b 30 e0 10 	srl  %g3, 0x10, %o5
400060b0:	8d 28 a0 10 	sll  %g2, 0x10, %g6
400060b4:	84 13 00 01 	or  %o4, %g1, %g2
400060b8:	83 28 e0 10 	sll  %g3, 0x10, %g1
400060bc:	86 13 40 06 	or  %o5, %g6, %g3
400060c0:	99 31 20 10 	srl  %g4, 0x10, %o4
400060c4:	9b 31 60 10 	srl  %g5, 0x10, %o5
400060c8:	8d 29 20 10 	sll  %g4, 0x10, %g6
400060cc:	88 13 00 01 	or  %o4, %g1, %g4
400060d0:	83 29 60 10 	sll  %g5, 0x10, %g1
400060d4:	8a 13 40 06 	or  %o5, %g6, %g5
400060d8:	c4 3a 20 0e 	std  %g2, [ %o0 + 0xe ]
400060dc:	c8 3a 20 16 	std  %g4, [ %o0 + 0x16 ]
400060e0:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
400060e4:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
400060e8:	99 30 a0 10 	srl  %g2, 0x10, %o4
400060ec:	9b 30 e0 10 	srl  %g3, 0x10, %o5
400060f0:	8d 28 a0 10 	sll  %g2, 0x10, %g6
400060f4:	84 13 00 01 	or  %o4, %g1, %g2
400060f8:	83 28 e0 10 	sll  %g3, 0x10, %g1
400060fc:	86 13 40 06 	or  %o5, %g6, %g3
40006100:	99 31 20 10 	srl  %g4, 0x10, %o4
40006104:	9b 31 60 10 	srl  %g5, 0x10, %o5
40006108:	8d 29 20 10 	sll  %g4, 0x10, %g6
4000610c:	88 13 00 01 	or  %o4, %g1, %g4
40006110:	83 29 60 10 	sll  %g5, 0x10, %g1
40006114:	8a 13 40 06 	or  %o5, %g6, %g5
40006118:	c4 3a 20 1e 	std  %g2, [ %o0 + 0x1e ]
4000611c:	c8 3a 20 26 	std  %g4, [ %o0 + 0x26 ]
40006120:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40006124:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40006128:	99 30 a0 10 	srl  %g2, 0x10, %o4
4000612c:	9b 30 e0 10 	srl  %g3, 0x10, %o5
40006130:	8d 28 a0 10 	sll  %g2, 0x10, %g6
40006134:	84 13 00 01 	or  %o4, %g1, %g2
40006138:	83 28 e0 10 	sll  %g3, 0x10, %g1
4000613c:	86 13 40 06 	or  %o5, %g6, %g3
40006140:	99 31 20 10 	srl  %g4, 0x10, %o4
40006144:	9b 31 60 10 	srl  %g5, 0x10, %o5
40006148:	8d 29 20 10 	sll  %g4, 0x10, %g6
4000614c:	88 13 00 01 	or  %o4, %g1, %g4
40006150:	83 29 60 10 	sll  %g5, 0x10, %g1
40006154:	8a 13 40 06 	or  %o5, %g6, %g5
40006158:	c4 3a 20 2e 	std  %g2, [ %o0 + 0x2e ]
4000615c:	c8 3a 20 36 	std  %g4, [ %o0 + 0x36 ]
40006160:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
40006164:	92 02 60 40 	add  %o1, 0x40, %o1
40006168:	12 bf ff be 	bne  40006060 <__GI_memcpy+0xe14>
4000616c:	90 02 20 40 	add  %o0, 0x40, %o0
40006170:	96 8a a0 30 	andcc  %o2, 0x30, %o3
40006174:	22 80 00 17 	be,a   400061d0 <__GI_memcpy+0xf84>
40006178:	85 30 60 10 	srl  %g1, 0x10, %g2
4000617c:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40006180:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40006184:	99 30 a0 10 	srl  %g2, 0x10, %o4
40006188:	9b 30 e0 10 	srl  %g3, 0x10, %o5
4000618c:	8d 28 a0 10 	sll  %g2, 0x10, %g6
40006190:	84 13 00 01 	or  %o4, %g1, %g2
40006194:	83 28 e0 10 	sll  %g3, 0x10, %g1
40006198:	86 13 40 06 	or  %o5, %g6, %g3
4000619c:	99 31 20 10 	srl  %g4, 0x10, %o4
400061a0:	9b 31 60 10 	srl  %g5, 0x10, %o5
400061a4:	8d 29 20 10 	sll  %g4, 0x10, %g6
400061a8:	88 13 00 01 	or  %o4, %g1, %g4
400061ac:	83 29 60 10 	sll  %g5, 0x10, %g1
400061b0:	8a 13 40 06 	or  %o5, %g6, %g5
400061b4:	c4 3a 3f fe 	std  %g2, [ %o0 + -2 ]
400061b8:	c8 3a 20 06 	std  %g4, [ %o0 + 6 ]
400061bc:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
400061c0:	92 02 60 10 	add  %o1, 0x10, %o1
400061c4:	12 bf ff ee 	bne  4000617c <__GI_memcpy+0xf30>
400061c8:	90 02 20 10 	add  %o0, 0x10, %o0
400061cc:	85 30 60 10 	srl  %g1, 0x10, %g2
400061d0:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
400061d4:	96 0a a0 0e 	and  %o2, 0xe, %o3
400061d8:	84 10 00 0f 	mov  %o7, %g2
400061dc:	99 2a e0 03 	sll  %o3, 3, %o4
400061e0:	90 02 00 0b 	add  %o0, %o3, %o0
400061e4:	40 00 00 33 	call  400062b0 <__GI_memcpy+0x1064>
400061e8:	92 02 40 0b 	add  %o1, %o3, %o1
400061ec:	9e 10 00 02 	mov  %g2, %o7
400061f0:	81 c3 60 84 	jmp  %o5 + 0x84
400061f4:	80 8a a0 01 	btst  1, %o2
400061f8:	c4 0a 7f f2 	ldub  [ %o1 + -14 ], %g2
400061fc:	c6 0a 7f f3 	ldub  [ %o1 + -13 ], %g3
40006200:	c4 2a 3f f2 	stb  %g2, [ %o0 + -14 ]
40006204:	c6 2a 3f f3 	stb  %g3, [ %o0 + -13 ]
40006208:	c4 0a 7f f4 	ldub  [ %o1 + -12 ], %g2
4000620c:	c6 0a 7f f5 	ldub  [ %o1 + -11 ], %g3
40006210:	c4 2a 3f f4 	stb  %g2, [ %o0 + -12 ]
40006214:	c6 2a 3f f5 	stb  %g3, [ %o0 + -11 ]
40006218:	c4 0a 7f f6 	ldub  [ %o1 + -10 ], %g2
4000621c:	c6 0a 7f f7 	ldub  [ %o1 + -9 ], %g3
40006220:	c4 2a 3f f6 	stb  %g2, [ %o0 + -10 ]
40006224:	c6 2a 3f f7 	stb  %g3, [ %o0 + -9 ]
40006228:	c4 0a 7f f8 	ldub  [ %o1 + -8 ], %g2
4000622c:	c6 0a 7f f9 	ldub  [ %o1 + -7 ], %g3
40006230:	c4 2a 3f f8 	stb  %g2, [ %o0 + -8 ]
40006234:	c6 2a 3f f9 	stb  %g3, [ %o0 + -7 ]
40006238:	c4 0a 7f fa 	ldub  [ %o1 + -6 ], %g2
4000623c:	c6 0a 7f fb 	ldub  [ %o1 + -5 ], %g3
40006240:	c4 2a 3f fa 	stb  %g2, [ %o0 + -6 ]
40006244:	c6 2a 3f fb 	stb  %g3, [ %o0 + -5 ]
40006248:	c4 0a 7f fc 	ldub  [ %o1 + -4 ], %g2
4000624c:	c6 0a 7f fd 	ldub  [ %o1 + -3 ], %g3
40006250:	c4 2a 3f fc 	stb  %g2, [ %o0 + -4 ]
40006254:	c6 2a 3f fd 	stb  %g3, [ %o0 + -3 ]
40006258:	c4 0a 7f fe 	ldub  [ %o1 + -2 ], %g2
4000625c:	c6 0a 7f ff 	ldub  [ %o1 + -1 ], %g3
40006260:	c4 2a 3f fe 	stb  %g2, [ %o0 + -2 ]
40006264:	c6 2a 3f ff 	stb  %g3, [ %o0 + -1 ]
40006268:	02 80 00 04 	be  40006278 <__GI_memcpy+0x102c>
4000626c:	01 00 00 00 	nop 
40006270:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40006274:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40006278:	81 c3 e0 08 	retl 
4000627c:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40006280:	12 bf ff d5 	bne  400061d4 <__GI_memcpy+0xf88>
40006284:	80 8a a0 08 	btst  8, %o2
40006288:	02 80 00 08 	be  400062a8 <__GI_memcpy+0x105c>
4000628c:	80 8a a0 04 	btst  4, %o2
40006290:	c4 02 60 00 	ld  [ %o1 ], %g2
40006294:	c6 02 60 04 	ld  [ %o1 + 4 ], %g3
40006298:	92 02 60 08 	add  %o1, 8, %o1
4000629c:	c4 22 20 00 	st  %g2, [ %o0 ]
400062a0:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
400062a4:	90 02 20 08 	add  %o0, 8, %o0
400062a8:	10 bf fc 6d 	b  4000545c <__GI_memcpy+0x210>
400062ac:	82 10 00 0a 	mov  %o2, %g1
400062b0:	81 c3 e0 08 	retl 
400062b4:	9a 23 c0 0c 	sub  %o7, %o4, %o5
400062b8:	81 c3 e0 08 	retl 
400062bc:	9a 23 c0 06 	sub  %o7, %g6, %o5

400062c0 <__fixdfdi>:
400062c0:	9d e3 bf 98 	save  %sp, -104, %sp
400062c4:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
400062c8:	2f 00 00 29 	sethi  %hi(0xa400), %l7
400062cc:	40 00 0f 96 	call  4000a124 <__sparc_get_pc_thunk.l7>
400062d0:	ae 05 e0 cc 	add  %l7, 0xcc, %l7	! a4cc <__DYNAMIC+0xa4cc>
400062d4:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
400062d8:	03 00 00 00 	sethi  %hi(0), %g1
400062dc:	82 18 7e 90 	xor  %g1, -368, %g1
400062e0:	82 05 c0 01 	add  %l7, %g1, %g1
400062e4:	d5 18 40 00 	ldd  [ %g1 ], %f10
400062e8:	81 aa 0a ca 	fcmped  %f8, %f10
400062ec:	01 00 00 00 	nop 
400062f0:	09 80 00 04 	fbl  40006300 <__fixdfdi+0x40>
400062f4:	95 a0 00 a8 	fnegs  %f8, %f10
400062f8:	40 00 00 0b 	call  40006324 <__fixunsdfdi>
400062fc:	81 e8 00 00 	restore 
40006300:	97 a0 00 29 	fmovs  %f9, %f11
40006304:	d5 3f bf f8 	std  %f10, [ %fp + -8 ]
40006308:	40 00 00 07 	call  40006324 <__fixunsdfdi>
4000630c:	d0 1f bf f8 	ldd  [ %fp + -8 ], %o0
40006310:	92 a0 00 09 	subcc  %g0, %o1, %o1
40006314:	90 60 00 08 	subx  %g0, %o0, %o0
40006318:	b2 10 00 09 	mov  %o1, %i1
4000631c:	81 c7 e0 08 	ret 
40006320:	91 e8 00 08 	restore  %g0, %o0, %o0

40006324 <__fixunsdfdi>:
40006324:	9d e3 bf 90 	save  %sp, -112, %sp
40006328:	2f 00 00 29 	sethi  %hi(0xa400), %l7
4000632c:	40 00 0f 7e 	call  4000a124 <__sparc_get_pc_thunk.l7>
40006330:	ae 05 e0 6c 	add  %l7, 0x6c, %l7	! a46c <__DYNAMIC+0xa46c>
40006334:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
40006338:	03 00 00 00 	sethi  %hi(0), %g1
4000633c:	82 18 7f b8 	xor  %g1, -72, %g1
40006340:	82 05 c0 01 	add  %l7, %g1, %g1
40006344:	d9 1f bf f8 	ldd  [ %fp + -8 ], %f12
40006348:	d5 18 40 00 	ldd  [ %g1 ], %f10
4000634c:	95 a3 09 4a 	fmuld  %f12, %f10, %f10
40006350:	03 00 00 00 	sethi  %hi(0), %g1
40006354:	82 18 7f 60 	xor  %g1, -160, %g1
40006358:	82 05 c0 01 	add  %l7, %g1, %g1
4000635c:	d1 18 40 00 	ldd  [ %g1 ], %f8
40006360:	81 aa 8a c8 	fcmped  %f10, %f8
40006364:	01 00 00 00 	nop 
40006368:	37 80 00 06 	fbge,a   40006380 <__fixunsdfdi+0x5c>
4000636c:	95 a2 88 c8 	fsubd  %f10, %f8, %f10
40006370:	91 a0 1a 4a 	fdtoi  %f10, %f8
40006374:	d1 27 bf f4 	st  %f8, [ %fp + -12 ]
40006378:	10 80 00 07 	b  40006394 <__fixunsdfdi+0x70>
4000637c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40006380:	05 20 00 00 	sethi  %hi(0x80000000), %g2
40006384:	91 a0 1a 4a 	fdtoi  %f10, %f8
40006388:	d1 27 bf f4 	st  %f8, [ %fp + -12 ]
4000638c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40006390:	82 18 40 02 	xor  %g1, %g2, %g1
40006394:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40006398:	80 a0 60 00 	cmp  %g1, 0
4000639c:	d1 07 bf f4 	ld  [ %fp + -12 ], %f8
400063a0:	16 80 00 07 	bge  400063bc <__fixunsdfdi+0x98>
400063a4:	95 a0 19 08 	fitod  %f8, %f10
400063a8:	05 00 00 00 	sethi  %hi(0), %g2
400063ac:	84 18 bf c0 	xor  %g2, -64, %g2
400063b0:	84 05 c0 02 	add  %l7, %g2, %g2
400063b4:	dd 18 80 00 	ldd  [ %g2 ], %f14
400063b8:	95 a2 88 4e 	faddd  %f10, %f14, %f10
400063bc:	05 00 00 00 	sethi  %hi(0), %g2
400063c0:	84 18 bf c0 	xor  %g2, -64, %g2
400063c4:	84 05 c0 02 	add  %l7, %g2, %g2
400063c8:	d1 18 80 00 	ldd  [ %g2 ], %f8
400063cc:	05 00 00 00 	sethi  %hi(0), %g2
400063d0:	91 a2 89 48 	fmuld  %f10, %f8, %f8
400063d4:	84 18 bf 60 	xor  %g2, -160, %g2
400063d8:	91 a3 08 c8 	fsubd  %f12, %f8, %f8
400063dc:	84 05 c0 02 	add  %l7, %g2, %g2
400063e0:	d9 18 80 00 	ldd  [ %g2 ], %f12
400063e4:	81 aa 0a cc 	fcmped  %f8, %f12
400063e8:	01 00 00 00 	nop 
400063ec:	37 80 00 06 	fbge,a   40006404 <__fixunsdfdi+0xe0>
400063f0:	99 a2 08 cc 	fsubd  %f8, %f12, %f12
400063f4:	95 a0 1a 48 	fdtoi  %f8, %f10
400063f8:	d5 27 bf f4 	st  %f10, [ %fp + -12 ]
400063fc:	10 80 00 07 	b  40006418 <__fixunsdfdi+0xf4>
40006400:	f8 07 bf f4 	ld  [ %fp + -12 ], %i4
40006404:	05 20 00 00 	sethi  %hi(0x80000000), %g2
40006408:	91 a0 1a 4c 	fdtoi  %f12, %f8
4000640c:	d1 27 bf f4 	st  %f8, [ %fp + -12 ]
40006410:	f8 07 bf f4 	ld  [ %fp + -12 ], %i4
40006414:	b8 1f 00 02 	xor  %i4, %g2, %i4
40006418:	ba 10 00 1c 	mov  %i4, %i5
4000641c:	86 10 20 00 	clr  %g3
40006420:	b8 10 20 00 	clr  %i4
40006424:	86 17 40 03 	or  %i5, %g3, %g3
40006428:	84 17 00 01 	or  %i4, %g1, %g2
4000642c:	b2 10 00 03 	mov  %g3, %i1
40006430:	81 c7 e0 08 	ret 
40006434:	91 e8 00 02 	restore  %g0, %g2, %o0

40006438 <__floatdidf>:
40006438:	9d e3 bf 98 	save  %sp, -104, %sp
4000643c:	f0 27 bf fc 	st  %i0, [ %fp + -4 ]
40006440:	d1 07 bf fc 	ld  [ %fp + -4 ], %f8
40006444:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
40006448:	2f 00 00 28 	sethi  %hi(0xa000), %l7
4000644c:	40 00 0f 36 	call  4000a124 <__sparc_get_pc_thunk.l7>
40006450:	ae 05 e3 4c 	add  %l7, 0x34c, %l7	! a34c <__DYNAMIC+0xa34c>
40006454:	81 a0 19 08 	fitod  %f8, %f0
40006458:	03 00 00 00 	sethi  %hi(0), %g1
4000645c:	d9 07 bf fc 	ld  [ %fp + -4 ], %f12
40006460:	82 18 7f c0 	xor  %g1, -64, %g1
40006464:	82 05 c0 01 	add  %l7, %g1, %g1
40006468:	91 a0 19 0c 	fitod  %f12, %f8
4000646c:	d5 18 40 00 	ldd  [ %g1 ], %f10
40006470:	80 a6 60 00 	cmp  %i1, 0
40006474:	16 80 00 03 	bge  40006480 <__floatdidf+0x48>
40006478:	81 a0 09 4a 	fmuld  %f0, %f10, %f0
4000647c:	91 a2 08 4a 	faddd  %f8, %f10, %f8
40006480:	81 a0 08 48 	faddd  %f0, %f8, %f0
40006484:	81 c7 e0 08 	ret 
40006488:	81 e8 00 00 	restore 

4000648c <__floatundidf>:
4000648c:	9d e3 bf 98 	save  %sp, -104, %sp
40006490:	f0 27 bf fc 	st  %i0, [ %fp + -4 ]
40006494:	2f 00 00 28 	sethi  %hi(0xa000), %l7
40006498:	40 00 0f 23 	call  4000a124 <__sparc_get_pc_thunk.l7>
4000649c:	ae 05 e3 00 	add  %l7, 0x300, %l7	! a300 <__DYNAMIC+0xa300>
400064a0:	d1 07 bf fc 	ld  [ %fp + -4 ], %f8
400064a4:	80 a6 20 00 	cmp  %i0, 0
400064a8:	16 80 00 07 	bge  400064c4 <__floatundidf+0x38>
400064ac:	81 a0 19 08 	fitod  %f8, %f0
400064b0:	03 00 00 00 	sethi  %hi(0), %g1
400064b4:	82 18 7f c0 	xor  %g1, -64, %g1
400064b8:	82 05 c0 01 	add  %l7, %g1, %g1
400064bc:	d1 18 40 00 	ldd  [ %g1 ], %f8
400064c0:	81 a0 08 48 	faddd  %f0, %f8, %f0
400064c4:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
400064c8:	03 00 00 00 	sethi  %hi(0), %g1
400064cc:	d9 07 bf fc 	ld  [ %fp + -4 ], %f12
400064d0:	82 18 7f c0 	xor  %g1, -64, %g1
400064d4:	91 a0 19 0c 	fitod  %f12, %f8
400064d8:	82 05 c0 01 	add  %l7, %g1, %g1
400064dc:	80 a6 60 00 	cmp  %i1, 0
400064e0:	d5 18 40 00 	ldd  [ %g1 ], %f10
400064e4:	16 80 00 03 	bge  400064f0 <__floatundidf+0x64>
400064e8:	81 a0 09 4a 	fmuld  %f0, %f10, %f0
400064ec:	91 a2 08 4a 	faddd  %f8, %f10, %f8
400064f0:	81 a0 08 48 	faddd  %f0, %f8, %f0
400064f4:	81 c7 e0 08 	ret 
400064f8:	81 e8 00 00 	restore 

400064fc <__divdi3>:
400064fc:	9d e3 bf a0 	save  %sp, -96, %sp
40006500:	2f 00 00 28 	sethi  %hi(0xa000), %l7
40006504:	40 00 0f 08 	call  4000a124 <__sparc_get_pc_thunk.l7>
40006508:	ae 05 e2 94 	add  %l7, 0x294, %l7	! a294 <__DYNAMIC+0xa294>
4000650c:	ba 10 00 18 	mov  %i0, %i5
40006510:	b8 10 00 19 	mov  %i1, %i4
40006514:	82 10 00 1a 	mov  %i2, %g1
40006518:	84 10 00 1b 	mov  %i3, %g2
4000651c:	80 a6 20 00 	cmp  %i0, 0
40006520:	16 80 00 07 	bge  4000653c <__divdi3+0x40>
40006524:	a0 10 20 00 	clr  %l0
40006528:	b2 a0 00 19 	subcc  %g0, %i1, %i1
4000652c:	a0 10 3f ff 	mov  -1, %l0
40006530:	b0 60 00 18 	subx  %g0, %i0, %i0
40006534:	b8 10 00 19 	mov  %i1, %i4
40006538:	ba 10 00 18 	mov  %i0, %i5
4000653c:	80 a0 60 00 	cmp  %g1, 0
40006540:	16 80 00 08 	bge  40006560 <__divdi3+0x64>
40006544:	01 00 00 00 	nop 
40006548:	b6 a0 00 1b 	subcc  %g0, %i3, %i3
4000654c:	a0 38 00 10 	xnor  %g0, %l0, %l0
40006550:	b4 60 00 1a 	subx  %g0, %i2, %i2
40006554:	84 10 00 1b 	mov  %i3, %g2
40006558:	82 10 00 1a 	mov  %i2, %g1
4000655c:	80 a0 60 00 	cmp  %g1, 0
40006560:	12 80 00 50 	bne  400066a0 <__divdi3+0x1a4>
40006564:	90 10 00 02 	mov  %g2, %o0
40006568:	80 a0 80 1d 	cmp  %g2, %i5
4000656c:	08 80 00 1a 	bleu  400065d4 <__divdi3+0xd8>
40006570:	80 a0 a0 00 	cmp  %g2, 0
40006574:	88 10 00 1c 	mov  %i4, %g4
40006578:	82 10 20 20 	mov  0x20, %g1
4000657c:	80 a7 40 02 	cmp  %i5, %g2
40006580:	0a 80 00 0c 	bcs  400065b0 <__divdi3+0xb4>
40006584:	88 c1 00 04 	addxcc  %g4, %g4, %g4
40006588:	ba 27 40 02 	sub  %i5, %g2, %i5
4000658c:	ba 47 40 1d 	addx  %i5, %i5, %i5
40006590:	82 a0 60 01 	deccc  %g1
40006594:	12 bf ff fb 	bne  40006580 <__divdi3+0x84>
40006598:	80 a7 40 02 	cmp  %i5, %g2
4000659c:	0a 80 00 0b 	bcs  400065c8 <__divdi3+0xcc>
400065a0:	88 c1 00 04 	addxcc  %g4, %g4, %g4
400065a4:	10 80 00 09 	b  400065c8 <__divdi3+0xcc>
400065a8:	ba 27 40 02 	sub  %i5, %g2, %i5
400065ac:	ba 27 40 02 	sub  %i5, %g2, %i5
400065b0:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
400065b4:	1a bf ff f8 	bcc  40006594 <__divdi3+0x98>
400065b8:	82 a0 60 01 	deccc  %g1
400065bc:	12 bf ff fc 	bne  400065ac <__divdi3+0xb0>
400065c0:	88 81 00 04 	addcc  %g4, %g4, %g4
400065c4:	ba 27 40 02 	sub  %i5, %g2, %i5
400065c8:	88 39 20 00 	xnor  %g4, 0, %g4
400065cc:	10 80 00 ab 	b  40006878 <__divdi3+0x37c>
400065d0:	ba 10 20 00 	clr  %i5
400065d4:	32 80 00 06 	bne,a   400065ec <__divdi3+0xf0>
400065d8:	84 10 20 00 	clr  %g2
400065dc:	90 10 20 01 	mov  1, %o0
400065e0:	40 00 03 29 	call  40007284 <.udiv>
400065e4:	92 10 20 00 	clr  %o1
400065e8:	84 10 20 00 	clr  %g2
400065ec:	88 10 00 1c 	mov  %i4, %g4
400065f0:	82 10 20 20 	mov  0x20, %g1
400065f4:	80 a0 80 08 	cmp  %g2, %o0
400065f8:	0a 80 00 0c 	bcs  40006628 <__divdi3+0x12c>
400065fc:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006600:	84 20 80 08 	sub  %g2, %o0, %g2
40006604:	84 40 80 02 	addx  %g2, %g2, %g2
40006608:	82 a0 60 01 	deccc  %g1
4000660c:	12 bf ff fb 	bne  400065f8 <__divdi3+0xfc>
40006610:	80 a0 80 08 	cmp  %g2, %o0
40006614:	0a 80 00 0b 	bcs  40006640 <__divdi3+0x144>
40006618:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
4000661c:	10 80 00 09 	b  40006640 <__divdi3+0x144>
40006620:	84 20 80 08 	sub  %g2, %o0, %g2
40006624:	84 20 80 08 	sub  %g2, %o0, %g2
40006628:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000662c:	1a bf ff f8 	bcc  4000660c <__divdi3+0x110>
40006630:	82 a0 60 01 	deccc  %g1
40006634:	12 bf ff fc 	bne  40006624 <__divdi3+0x128>
40006638:	ba 87 40 1d 	addcc  %i5, %i5, %i5
4000663c:	84 20 80 08 	sub  %g2, %o0, %g2
40006640:	ba 3f 60 00 	xnor  %i5, 0, %i5
40006644:	82 10 20 20 	mov  0x20, %g1
40006648:	80 a0 80 08 	cmp  %g2, %o0
4000664c:	0a 80 00 0c 	bcs  4000667c <__divdi3+0x180>
40006650:	88 c1 00 04 	addxcc  %g4, %g4, %g4
40006654:	84 20 80 08 	sub  %g2, %o0, %g2
40006658:	84 40 80 02 	addx  %g2, %g2, %g2
4000665c:	82 a0 60 01 	deccc  %g1
40006660:	12 bf ff fb 	bne  4000664c <__divdi3+0x150>
40006664:	80 a0 80 08 	cmp  %g2, %o0
40006668:	0a 80 00 0b 	bcs  40006694 <__divdi3+0x198>
4000666c:	88 c1 00 04 	addxcc  %g4, %g4, %g4
40006670:	10 80 00 09 	b  40006694 <__divdi3+0x198>
40006674:	84 20 80 08 	sub  %g2, %o0, %g2
40006678:	84 20 80 08 	sub  %g2, %o0, %g2
4000667c:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006680:	1a bf ff f8 	bcc  40006660 <__divdi3+0x164>
40006684:	82 a0 60 01 	deccc  %g1
40006688:	12 bf ff fc 	bne  40006678 <__divdi3+0x17c>
4000668c:	88 81 00 04 	addcc  %g4, %g4, %g4
40006690:	84 20 80 08 	sub  %g2, %o0, %g2
40006694:	88 39 20 00 	xnor  %g4, 0, %g4
40006698:	10 80 00 79 	b  4000687c <__divdi3+0x380>
4000669c:	84 10 00 1d 	mov  %i5, %g2
400066a0:	80 a0 40 1d 	cmp  %g1, %i5
400066a4:	38 80 00 72 	bgu,a   4000686c <__divdi3+0x370>
400066a8:	ba 10 20 00 	clr  %i5
400066ac:	07 00 00 3f 	sethi  %hi(0xfc00), %g3
400066b0:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! ffff <__DYNAMIC+0xffff>
400066b4:	80 a0 40 03 	cmp  %g1, %g3
400066b8:	38 80 00 07 	bgu,a   400066d4 <__divdi3+0x1d8>
400066bc:	07 00 3f ff 	sethi  %hi(0xfffc00), %g3
400066c0:	80 a0 60 ff 	cmp  %g1, 0xff
400066c4:	18 80 00 09 	bgu  400066e8 <__divdi3+0x1ec>
400066c8:	86 10 20 08 	mov  8, %g3
400066cc:	10 80 00 07 	b  400066e8 <__divdi3+0x1ec>
400066d0:	86 10 20 00 	clr  %g3
400066d4:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
400066d8:	80 a0 c0 01 	cmp  %g3, %g1
400066dc:	86 60 20 00 	subx  %g0, 0, %g3
400066e0:	86 08 e0 08 	and  %g3, 8, %g3
400066e4:	86 00 e0 10 	add  %g3, 0x10, %g3
400066e8:	b7 30 40 03 	srl  %g1, %g3, %i3
400066ec:	09 00 00 00 	sethi  %hi(0), %g4
400066f0:	b4 10 20 20 	mov  0x20, %i2
400066f4:	88 19 3c f8 	xor  %g4, -776, %g4
400066f8:	88 05 c0 04 	add  %l7, %g4, %g4
400066fc:	c8 09 00 1b 	ldub  [ %g4 + %i3 ], %g4
40006700:	86 01 00 03 	add  %g4, %g3, %g3
40006704:	b4 a6 80 03 	subcc  %i2, %g3, %i2
40006708:	32 80 00 0a 	bne,a   40006730 <__divdi3+0x234>
4000670c:	83 28 40 1a 	sll  %g1, %i2, %g1
40006710:	80 a7 00 02 	cmp  %i4, %g2
40006714:	3a 80 00 05 	bcc,a   40006728 <__divdi3+0x22c>
40006718:	ba 10 20 00 	clr  %i5
4000671c:	80 a0 40 1d 	cmp  %g1, %i5
40006720:	1a 80 00 53 	bcc  4000686c <__divdi3+0x370>
40006724:	ba 10 20 00 	clr  %i5
40006728:	10 80 00 54 	b  40006878 <__divdi3+0x37c>
4000672c:	88 10 20 01 	mov  1, %g4
40006730:	89 30 80 03 	srl  %g2, %g3, %g4
40006734:	88 10 40 04 	or  %g1, %g4, %g4
40006738:	b7 37 40 03 	srl  %i5, %g3, %i3
4000673c:	85 28 80 1a 	sll  %g2, %i2, %g2
40006740:	87 37 00 03 	srl  %i4, %g3, %g3
40006744:	bb 2f 40 1a 	sll  %i5, %i2, %i5
40006748:	ba 17 40 03 	or  %i5, %g3, %i5
4000674c:	82 10 20 20 	mov  0x20, %g1
40006750:	80 a6 c0 04 	cmp  %i3, %g4
40006754:	0a 80 00 0c 	bcs  40006784 <__divdi3+0x288>
40006758:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
4000675c:	b6 26 c0 04 	sub  %i3, %g4, %i3
40006760:	b6 46 c0 1b 	addx  %i3, %i3, %i3
40006764:	82 a0 60 01 	deccc  %g1
40006768:	12 bf ff fb 	bne  40006754 <__divdi3+0x258>
4000676c:	80 a6 c0 04 	cmp  %i3, %g4
40006770:	0a 80 00 0b 	bcs  4000679c <__divdi3+0x2a0>
40006774:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006778:	10 80 00 09 	b  4000679c <__divdi3+0x2a0>
4000677c:	b6 26 c0 04 	sub  %i3, %g4, %i3
40006780:	b6 26 c0 04 	sub  %i3, %g4, %i3
40006784:	b6 c6 c0 1b 	addxcc  %i3, %i3, %i3
40006788:	1a bf ff f8 	bcc  40006768 <__divdi3+0x26c>
4000678c:	82 a0 60 01 	deccc  %g1
40006790:	12 bf ff fc 	bne  40006780 <__divdi3+0x284>
40006794:	ba 87 40 1d 	addcc  %i5, %i5, %i5
40006798:	b6 26 c0 04 	sub  %i3, %g4, %i3
4000679c:	ba 3f 60 00 	xnor  %i5, 0, %i5
400067a0:	81 80 00 1d 	mov  %i5, %y
400067a4:	9b 38 a0 1f 	sra  %g2, 0x1f, %o5
400067a8:	9a 0f 40 0d 	and  %i5, %o5, %o5
400067ac:	82 88 20 00 	andcc  %g0, 0, %g1
400067b0:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067b4:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067b8:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067bc:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067c0:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067c4:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067c8:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067cc:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067d0:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067d4:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067d8:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067dc:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067e0:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067e4:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067e8:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067ec:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067f0:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067f4:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067f8:	83 20 40 02 	mulscc  %g1, %g2, %g1
400067fc:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006800:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006804:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006808:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000680c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006810:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006814:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006818:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000681c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006820:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006824:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006828:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000682c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006830:	83 20 60 00 	mulscc  %g1, 0, %g1
40006834:	84 00 40 0d 	add  %g1, %o5, %g2
40006838:	87 40 00 00 	rd  %y, %g3
4000683c:	80 a0 80 1b 	cmp  %g2, %i3
40006840:	18 80 00 09 	bgu  40006864 <__divdi3+0x368>
40006844:	88 10 00 1d 	mov  %i5, %g4
40006848:	b9 2f 00 1a 	sll  %i4, %i2, %i4
4000684c:	80 a7 00 03 	cmp  %i4, %g3
40006850:	3a 80 00 0a 	bcc,a   40006878 <__divdi3+0x37c>
40006854:	ba 10 20 00 	clr  %i5
40006858:	80 a0 80 1b 	cmp  %g2, %i3
4000685c:	32 80 00 07 	bne,a   40006878 <__divdi3+0x37c>
40006860:	ba 10 20 00 	clr  %i5
40006864:	10 80 00 04 	b  40006874 <__divdi3+0x378>
40006868:	88 07 7f ff 	add  %i5, -1, %g4
4000686c:	10 80 00 03 	b  40006878 <__divdi3+0x37c>
40006870:	88 10 20 00 	clr  %g4
40006874:	ba 10 20 00 	clr  %i5
40006878:	84 10 00 1d 	mov  %i5, %g2
4000687c:	80 a4 20 00 	cmp  %l0, 0
40006880:	02 80 00 04 	be  40006890 <__divdi3+0x394>
40006884:	86 10 00 04 	mov  %g4, %g3
40006888:	86 a0 00 04 	subcc  %g0, %g4, %g3
4000688c:	84 60 00 1d 	subx  %g0, %i5, %g2
40006890:	b0 10 00 02 	mov  %g2, %i0
40006894:	b2 10 00 03 	mov  %g3, %i1
40006898:	81 c7 e0 08 	ret 
4000689c:	81 e8 00 00 	restore 

400068a0 <__moddi3>:
400068a0:	9d e3 bf a0 	save  %sp, -96, %sp
400068a4:	2f 00 00 27 	sethi  %hi(0x9c00), %l7
400068a8:	40 00 0e 1f 	call  4000a124 <__sparc_get_pc_thunk.l7>
400068ac:	ae 05 e2 f0 	add  %l7, 0x2f0, %l7	! 9ef0 <__DYNAMIC+0x9ef0>
400068b0:	ba 10 00 18 	mov  %i0, %i5
400068b4:	b8 10 00 19 	mov  %i1, %i4
400068b8:	82 10 00 1a 	mov  %i2, %g1
400068bc:	84 10 00 1b 	mov  %i3, %g2
400068c0:	80 a6 20 00 	cmp  %i0, 0
400068c4:	16 80 00 07 	bge  400068e0 <__moddi3+0x40>
400068c8:	a0 10 20 00 	clr  %l0
400068cc:	b2 a0 00 19 	subcc  %g0, %i1, %i1
400068d0:	a0 10 3f ff 	mov  -1, %l0
400068d4:	b0 60 00 18 	subx  %g0, %i0, %i0
400068d8:	b8 10 00 19 	mov  %i1, %i4
400068dc:	ba 10 00 18 	mov  %i0, %i5
400068e0:	80 a0 60 00 	cmp  %g1, 0
400068e4:	16 80 00 07 	bge  40006900 <__moddi3+0x60>
400068e8:	90 10 00 02 	mov  %g2, %o0
400068ec:	b6 a0 00 1b 	subcc  %g0, %i3, %i3
400068f0:	b4 60 00 1a 	subx  %g0, %i2, %i2
400068f4:	84 10 00 1b 	mov  %i3, %g2
400068f8:	82 10 00 1a 	mov  %i2, %g1
400068fc:	90 10 00 02 	mov  %g2, %o0
40006900:	b4 10 00 1c 	mov  %i4, %i2
40006904:	80 a0 60 00 	cmp  %g1, 0
40006908:	12 80 00 50 	bne  40006a48 <__moddi3+0x1a8>
4000690c:	b2 10 00 1d 	mov  %i5, %i1
40006910:	80 a0 80 1d 	cmp  %g2, %i5
40006914:	08 80 00 19 	bleu  40006978 <__moddi3+0xd8>
40006918:	80 a0 a0 00 	cmp  %g2, 0
4000691c:	82 10 20 20 	mov  0x20, %g1
40006920:	80 a7 40 02 	cmp  %i5, %g2
40006924:	0a 80 00 0c 	bcs  40006954 <__moddi3+0xb4>
40006928:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
4000692c:	ba 27 40 02 	sub  %i5, %g2, %i5
40006930:	ba 47 40 1d 	addx  %i5, %i5, %i5
40006934:	82 a0 60 01 	deccc  %g1
40006938:	12 bf ff fb 	bne  40006924 <__moddi3+0x84>
4000693c:	80 a7 40 02 	cmp  %i5, %g2
40006940:	0a 80 00 0b 	bcs  4000696c <__moddi3+0xcc>
40006944:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
40006948:	10 80 00 09 	b  4000696c <__moddi3+0xcc>
4000694c:	ba 27 40 02 	sub  %i5, %g2, %i5
40006950:	ba 27 40 02 	sub  %i5, %g2, %i5
40006954:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006958:	1a bf ff f8 	bcc  40006938 <__moddi3+0x98>
4000695c:	82 a0 60 01 	deccc  %g1
40006960:	12 bf ff fc 	bne  40006950 <__moddi3+0xb0>
40006964:	b8 87 00 1c 	addcc  %i4, %i4, %i4
40006968:	ba 27 40 02 	sub  %i5, %g2, %i5
4000696c:	b8 3f 20 00 	xnor  %i4, 0, %i4
40006970:	10 80 00 34 	b  40006a40 <__moddi3+0x1a0>
40006974:	84 10 20 00 	clr  %g2
40006978:	32 80 00 06 	bne,a   40006990 <__moddi3+0xf0>
4000697c:	84 10 20 00 	clr  %g2
40006980:	90 10 20 01 	mov  1, %o0
40006984:	40 00 02 40 	call  40007284 <.udiv>
40006988:	92 10 20 00 	clr  %o1
4000698c:	84 10 20 00 	clr  %g2
40006990:	82 10 20 20 	mov  0x20, %g1
40006994:	80 a0 80 08 	cmp  %g2, %o0
40006998:	0a 80 00 0c 	bcs  400069c8 <__moddi3+0x128>
4000699c:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
400069a0:	84 20 80 08 	sub  %g2, %o0, %g2
400069a4:	84 40 80 02 	addx  %g2, %g2, %g2
400069a8:	82 a0 60 01 	deccc  %g1
400069ac:	12 bf ff fb 	bne  40006998 <__moddi3+0xf8>
400069b0:	80 a0 80 08 	cmp  %g2, %o0
400069b4:	0a 80 00 0b 	bcs  400069e0 <__moddi3+0x140>
400069b8:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
400069bc:	10 80 00 09 	b  400069e0 <__moddi3+0x140>
400069c0:	84 20 80 08 	sub  %g2, %o0, %g2
400069c4:	84 20 80 08 	sub  %g2, %o0, %g2
400069c8:	84 c0 80 02 	addxcc  %g2, %g2, %g2
400069cc:	1a bf ff f8 	bcc  400069ac <__moddi3+0x10c>
400069d0:	82 a0 60 01 	deccc  %g1
400069d4:	12 bf ff fc 	bne  400069c4 <__moddi3+0x124>
400069d8:	ba 87 40 1d 	addcc  %i5, %i5, %i5
400069dc:	84 20 80 08 	sub  %g2, %o0, %g2
400069e0:	ba 3f 60 00 	xnor  %i5, 0, %i5
400069e4:	ba 10 00 02 	mov  %g2, %i5
400069e8:	82 10 20 20 	mov  0x20, %g1
400069ec:	80 a7 40 08 	cmp  %i5, %o0
400069f0:	0a 80 00 0c 	bcs  40006a20 <__moddi3+0x180>
400069f4:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
400069f8:	ba 27 40 08 	sub  %i5, %o0, %i5
400069fc:	ba 47 40 1d 	addx  %i5, %i5, %i5
40006a00:	82 a0 60 01 	deccc  %g1
40006a04:	12 bf ff fb 	bne  400069f0 <__moddi3+0x150>
40006a08:	80 a7 40 08 	cmp  %i5, %o0
40006a0c:	0a 80 00 0b 	bcs  40006a38 <__moddi3+0x198>
40006a10:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
40006a14:	10 80 00 09 	b  40006a38 <__moddi3+0x198>
40006a18:	ba 27 40 08 	sub  %i5, %o0, %i5
40006a1c:	ba 27 40 08 	sub  %i5, %o0, %i5
40006a20:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006a24:	1a bf ff f8 	bcc  40006a04 <__moddi3+0x164>
40006a28:	82 a0 60 01 	deccc  %g1
40006a2c:	12 bf ff fc 	bne  40006a1c <__moddi3+0x17c>
40006a30:	b8 87 00 1c 	addcc  %i4, %i4, %i4
40006a34:	ba 27 40 08 	sub  %i5, %o0, %i5
40006a38:	b8 3f 20 00 	xnor  %i4, 0, %i4
40006a3c:	84 10 20 00 	clr  %g2
40006a40:	10 80 00 7f 	b  40006c3c <__moddi3+0x39c>
40006a44:	86 10 00 1d 	mov  %i5, %g3
40006a48:	80 a0 40 1d 	cmp  %g1, %i5
40006a4c:	28 80 00 05 	bleu,a   40006a60 <__moddi3+0x1c0>
40006a50:	07 00 00 3f 	sethi  %hi(0xfc00), %g3
40006a54:	84 10 00 1d 	mov  %i5, %g2
40006a58:	10 80 00 79 	b  40006c3c <__moddi3+0x39c>
40006a5c:	86 10 00 1c 	mov  %i4, %g3
40006a60:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
40006a64:	80 a0 40 03 	cmp  %g1, %g3
40006a68:	18 80 00 07 	bgu  40006a84 <__moddi3+0x1e4>
40006a6c:	07 00 3f ff 	sethi  %hi(0xfffc00), %g3
40006a70:	80 a0 60 ff 	cmp  %g1, 0xff
40006a74:	18 80 00 09 	bgu  40006a98 <__moddi3+0x1f8>
40006a78:	b6 10 20 08 	mov  8, %i3
40006a7c:	10 80 00 07 	b  40006a98 <__moddi3+0x1f8>
40006a80:	b6 10 20 00 	clr  %i3
40006a84:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
40006a88:	80 a0 c0 01 	cmp  %g3, %g1
40006a8c:	b6 60 20 00 	subx  %g0, 0, %i3
40006a90:	b6 0e e0 08 	and  %i3, 8, %i3
40006a94:	b6 06 e0 10 	add  %i3, 0x10, %i3
40006a98:	89 30 40 1b 	srl  %g1, %i3, %g4
40006a9c:	07 00 00 00 	sethi  %hi(0), %g3
40006aa0:	86 18 fc f8 	xor  %g3, -776, %g3
40006aa4:	86 05 c0 03 	add  %l7, %g3, %g3
40006aa8:	c6 08 c0 04 	ldub  [ %g3 + %g4 ], %g3
40006aac:	88 10 20 20 	mov  0x20, %g4
40006ab0:	b6 00 c0 1b 	add  %g3, %i3, %i3
40006ab4:	88 a1 00 1b 	subcc  %g4, %i3, %g4
40006ab8:	32 80 00 0c 	bne,a   40006ae8 <__moddi3+0x248>
40006abc:	83 28 40 04 	sll  %g1, %g4, %g1
40006ac0:	80 a7 00 02 	cmp  %i4, %g2
40006ac4:	1a 80 00 04 	bcc  40006ad4 <__moddi3+0x234>
40006ac8:	80 a0 40 1d 	cmp  %g1, %i5
40006acc:	3a 80 00 05 	bcc,a   40006ae0 <__moddi3+0x240>
40006ad0:	84 10 00 19 	mov  %i1, %g2
40006ad4:	b4 a7 00 02 	subcc  %i4, %g2, %i2
40006ad8:	b2 67 40 01 	subx  %i5, %g1, %i1
40006adc:	84 10 00 19 	mov  %i1, %g2
40006ae0:	10 80 00 57 	b  40006c3c <__moddi3+0x39c>
40006ae4:	86 10 00 1a 	mov  %i2, %g3
40006ae8:	87 30 80 1b 	srl  %g2, %i3, %g3
40006aec:	b4 10 40 03 	or  %g1, %g3, %i2
40006af0:	83 37 00 1b 	srl  %i4, %i3, %g1
40006af4:	87 37 40 1b 	srl  %i5, %i3, %g3
40006af8:	85 28 80 04 	sll  %g2, %g4, %g2
40006afc:	bb 2f 40 04 	sll  %i5, %g4, %i5
40006b00:	b9 2f 00 04 	sll  %i4, %g4, %i4
40006b04:	ba 17 40 01 	or  %i5, %g1, %i5
40006b08:	82 10 20 20 	mov  0x20, %g1
40006b0c:	80 a0 c0 1a 	cmp  %g3, %i2
40006b10:	0a 80 00 0c 	bcs  40006b40 <__moddi3+0x2a0>
40006b14:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006b18:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006b1c:	86 40 c0 03 	addx  %g3, %g3, %g3
40006b20:	82 a0 60 01 	deccc  %g1
40006b24:	12 bf ff fb 	bne  40006b10 <__moddi3+0x270>
40006b28:	80 a0 c0 1a 	cmp  %g3, %i2
40006b2c:	0a 80 00 0b 	bcs  40006b58 <__moddi3+0x2b8>
40006b30:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006b34:	10 80 00 09 	b  40006b58 <__moddi3+0x2b8>
40006b38:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006b3c:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006b40:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
40006b44:	1a bf ff f8 	bcc  40006b24 <__moddi3+0x284>
40006b48:	82 a0 60 01 	deccc  %g1
40006b4c:	12 bf ff fc 	bne  40006b3c <__moddi3+0x29c>
40006b50:	ba 87 40 1d 	addcc  %i5, %i5, %i5
40006b54:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006b58:	ba 3f 60 00 	xnor  %i5, 0, %i5
40006b5c:	81 80 00 1d 	mov  %i5, %y
40006b60:	9b 38 a0 1f 	sra  %g2, 0x1f, %o5
40006b64:	9a 0f 40 0d 	and  %i5, %o5, %o5
40006b68:	82 88 20 00 	andcc  %g0, 0, %g1
40006b6c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006b70:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006b74:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006b78:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006b7c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006b80:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006b84:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006b88:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006b8c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006b90:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006b94:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006b98:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006b9c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006ba0:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006ba4:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006ba8:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006bac:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006bb0:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006bb4:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006bb8:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006bbc:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006bc0:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006bc4:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006bc8:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006bcc:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006bd0:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006bd4:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006bd8:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006bdc:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006be0:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006be4:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006be8:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006bec:	83 20 60 00 	mulscc  %g1, 0, %g1
40006bf0:	ba 00 40 0d 	add  %g1, %o5, %i5
40006bf4:	b3 40 00 00 	rd  %y, %i1
40006bf8:	82 10 00 1d 	mov  %i5, %g1
40006bfc:	80 a7 40 03 	cmp  %i5, %g3
40006c00:	18 80 00 07 	bgu  40006c1c <__moddi3+0x37c>
40006c04:	b0 10 00 19 	mov  %i1, %i0
40006c08:	80 a7 00 19 	cmp  %i4, %i1
40006c0c:	1a 80 00 06 	bcc  40006c24 <__moddi3+0x384>
40006c10:	80 a7 40 03 	cmp  %i5, %g3
40006c14:	12 80 00 04 	bne  40006c24 <__moddi3+0x384>
40006c18:	01 00 00 00 	nop 
40006c1c:	b0 a6 40 02 	subcc  %i1, %g2, %i0
40006c20:	82 67 40 1a 	subx  %i5, %i2, %g1
40006c24:	84 a7 00 18 	subcc  %i4, %i0, %g2
40006c28:	b8 60 c0 01 	subx  %g3, %g1, %i4
40006c2c:	83 30 80 04 	srl  %g2, %g4, %g1
40006c30:	b7 2f 00 1b 	sll  %i4, %i3, %i3
40006c34:	85 37 00 04 	srl  %i4, %g4, %g2
40006c38:	86 10 40 1b 	or  %g1, %i3, %g3
40006c3c:	80 a4 20 00 	cmp  %l0, 0
40006c40:	02 80 00 04 	be  40006c50 <__moddi3+0x3b0>
40006c44:	01 00 00 00 	nop 
40006c48:	86 a0 00 03 	subcc  %g0, %g3, %g3
40006c4c:	84 60 00 02 	subx  %g0, %g2, %g2
40006c50:	b0 10 00 02 	mov  %g2, %i0
40006c54:	b2 10 00 03 	mov  %g3, %i1
40006c58:	81 c7 e0 08 	ret 
40006c5c:	81 e8 00 00 	restore 

40006c60 <__udivdi3>:
40006c60:	9d e3 bf a0 	save  %sp, -96, %sp
40006c64:	2f 00 00 26 	sethi  %hi(0x9800), %l7
40006c68:	40 00 0d 2f 	call  4000a124 <__sparc_get_pc_thunk.l7>
40006c6c:	ae 05 e3 30 	add  %l7, 0x330, %l7	! 9b30 <__DYNAMIC+0x9b30>
40006c70:	80 a6 a0 00 	cmp  %i2, 0
40006c74:	12 80 00 50 	bne  40006db4 <__udivdi3+0x154>
40006c78:	84 10 00 1b 	mov  %i3, %g2
40006c7c:	80 a6 c0 18 	cmp  %i3, %i0
40006c80:	08 80 00 1a 	bleu  40006ce8 <__udivdi3+0x88>
40006c84:	80 a6 e0 00 	cmp  %i3, 0
40006c88:	84 10 00 19 	mov  %i1, %g2
40006c8c:	82 10 20 20 	mov  0x20, %g1
40006c90:	80 a6 00 1b 	cmp  %i0, %i3
40006c94:	0a 80 00 0c 	bcs  40006cc4 <__udivdi3+0x64>
40006c98:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006c9c:	b0 26 00 1b 	sub  %i0, %i3, %i0
40006ca0:	b0 46 00 18 	addx  %i0, %i0, %i0
40006ca4:	82 a0 60 01 	deccc  %g1
40006ca8:	12 bf ff fb 	bne  40006c94 <__udivdi3+0x34>
40006cac:	80 a6 00 1b 	cmp  %i0, %i3
40006cb0:	0a 80 00 0b 	bcs  40006cdc <__udivdi3+0x7c>
40006cb4:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006cb8:	10 80 00 09 	b  40006cdc <__udivdi3+0x7c>
40006cbc:	b0 26 00 1b 	sub  %i0, %i3, %i0
40006cc0:	b0 26 00 1b 	sub  %i0, %i3, %i0
40006cc4:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40006cc8:	1a bf ff f8 	bcc  40006ca8 <__udivdi3+0x48>
40006ccc:	82 a0 60 01 	deccc  %g1
40006cd0:	12 bf ff fc 	bne  40006cc0 <__udivdi3+0x60>
40006cd4:	84 80 80 02 	addcc  %g2, %g2, %g2
40006cd8:	b0 26 00 1b 	sub  %i0, %i3, %i0
40006cdc:	84 38 a0 00 	xnor  %g2, 0, %g2
40006ce0:	10 80 00 aa 	b  40006f88 <__udivdi3+0x328>
40006ce4:	b0 10 20 00 	clr  %i0
40006ce8:	12 80 00 05 	bne  40006cfc <__udivdi3+0x9c>
40006cec:	90 10 20 01 	mov  1, %o0
40006cf0:	40 00 01 65 	call  40007284 <.udiv>
40006cf4:	92 10 20 00 	clr  %o1
40006cf8:	b6 10 00 08 	mov  %o0, %i3
40006cfc:	84 10 20 00 	clr  %g2
40006d00:	82 10 20 20 	mov  0x20, %g1
40006d04:	80 a0 80 1b 	cmp  %g2, %i3
40006d08:	0a 80 00 0c 	bcs  40006d38 <__udivdi3+0xd8>
40006d0c:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40006d10:	84 20 80 1b 	sub  %g2, %i3, %g2
40006d14:	84 40 80 02 	addx  %g2, %g2, %g2
40006d18:	82 a0 60 01 	deccc  %g1
40006d1c:	12 bf ff fb 	bne  40006d08 <__udivdi3+0xa8>
40006d20:	80 a0 80 1b 	cmp  %g2, %i3
40006d24:	0a 80 00 0b 	bcs  40006d50 <__udivdi3+0xf0>
40006d28:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40006d2c:	10 80 00 09 	b  40006d50 <__udivdi3+0xf0>
40006d30:	84 20 80 1b 	sub  %g2, %i3, %g2
40006d34:	84 20 80 1b 	sub  %g2, %i3, %g2
40006d38:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006d3c:	1a bf ff f8 	bcc  40006d1c <__udivdi3+0xbc>
40006d40:	82 a0 60 01 	deccc  %g1
40006d44:	12 bf ff fc 	bne  40006d34 <__udivdi3+0xd4>
40006d48:	b0 86 00 18 	addcc  %i0, %i0, %i0
40006d4c:	84 20 80 1b 	sub  %g2, %i3, %g2
40006d50:	b0 3e 20 00 	xnor  %i0, 0, %i0
40006d54:	86 10 00 02 	mov  %g2, %g3
40006d58:	84 10 00 19 	mov  %i1, %g2
40006d5c:	82 10 20 20 	mov  0x20, %g1
40006d60:	80 a0 c0 1b 	cmp  %g3, %i3
40006d64:	0a 80 00 0c 	bcs  40006d94 <__udivdi3+0x134>
40006d68:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006d6c:	86 20 c0 1b 	sub  %g3, %i3, %g3
40006d70:	86 40 c0 03 	addx  %g3, %g3, %g3
40006d74:	82 a0 60 01 	deccc  %g1
40006d78:	12 bf ff fb 	bne  40006d64 <__udivdi3+0x104>
40006d7c:	80 a0 c0 1b 	cmp  %g3, %i3
40006d80:	0a 80 00 0b 	bcs  40006dac <__udivdi3+0x14c>
40006d84:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006d88:	10 80 00 09 	b  40006dac <__udivdi3+0x14c>
40006d8c:	86 20 c0 1b 	sub  %g3, %i3, %g3
40006d90:	86 20 c0 1b 	sub  %g3, %i3, %g3
40006d94:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
40006d98:	1a bf ff f8 	bcc  40006d78 <__udivdi3+0x118>
40006d9c:	82 a0 60 01 	deccc  %g1
40006da0:	12 bf ff fc 	bne  40006d90 <__udivdi3+0x130>
40006da4:	84 80 80 02 	addcc  %g2, %g2, %g2
40006da8:	86 20 c0 1b 	sub  %g3, %i3, %g3
40006dac:	84 38 a0 00 	xnor  %g2, 0, %g2
40006db0:	30 80 00 76 	b,a   40006f88 <__udivdi3+0x328>
40006db4:	80 a6 80 18 	cmp  %i2, %i0
40006db8:	18 80 00 70 	bgu  40006f78 <__udivdi3+0x318>
40006dbc:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
40006dc0:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffff <__DYNAMIC+0xffff>
40006dc4:	80 a6 80 01 	cmp  %i2, %g1
40006dc8:	38 80 00 07 	bgu,a   40006de4 <__udivdi3+0x184>
40006dcc:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
40006dd0:	80 a6 a0 ff 	cmp  %i2, 0xff
40006dd4:	18 80 00 09 	bgu  40006df8 <__udivdi3+0x198>
40006dd8:	82 10 20 08 	mov  8, %g1
40006ddc:	10 80 00 07 	b  40006df8 <__udivdi3+0x198>
40006de0:	82 10 20 00 	clr  %g1
40006de4:	82 10 63 ff 	or  %g1, 0x3ff, %g1
40006de8:	80 a0 40 1a 	cmp  %g1, %i2
40006dec:	82 60 20 00 	subx  %g0, 0, %g1
40006df0:	82 08 60 08 	and  %g1, 8, %g1
40006df4:	82 00 60 10 	add  %g1, 0x10, %g1
40006df8:	89 36 80 01 	srl  %i2, %g1, %g4
40006dfc:	07 00 00 00 	sethi  %hi(0), %g3
40006e00:	86 18 fc f8 	xor  %g3, -776, %g3
40006e04:	86 05 c0 03 	add  %l7, %g3, %g3
40006e08:	c6 08 c0 04 	ldub  [ %g3 + %g4 ], %g3
40006e0c:	88 10 20 20 	mov  0x20, %g4
40006e10:	82 00 c0 01 	add  %g3, %g1, %g1
40006e14:	88 a1 00 01 	subcc  %g4, %g1, %g4
40006e18:	32 80 00 0a 	bne,a   40006e40 <__udivdi3+0x1e0>
40006e1c:	87 30 80 01 	srl  %g2, %g1, %g3
40006e20:	80 a6 40 02 	cmp  %i1, %g2
40006e24:	3a 80 00 05 	bcc,a   40006e38 <__udivdi3+0x1d8>
40006e28:	b0 10 20 00 	clr  %i0
40006e2c:	80 a6 80 18 	cmp  %i2, %i0
40006e30:	1a 80 00 53 	bcc  40006f7c <__udivdi3+0x31c>
40006e34:	b0 10 20 00 	clr  %i0
40006e38:	10 80 00 54 	b  40006f88 <__udivdi3+0x328>
40006e3c:	84 10 20 01 	mov  1, %g2
40006e40:	bb 28 80 04 	sll  %g2, %g4, %i5
40006e44:	b5 2e 80 04 	sll  %i2, %g4, %i2
40006e48:	b4 16 80 03 	or  %i2, %g3, %i2
40006e4c:	87 36 00 01 	srl  %i0, %g1, %g3
40006e50:	83 36 40 01 	srl  %i1, %g1, %g1
40006e54:	b1 2e 00 04 	sll  %i0, %g4, %i0
40006e58:	b0 16 00 01 	or  %i0, %g1, %i0
40006e5c:	82 10 20 20 	mov  0x20, %g1
40006e60:	80 a0 c0 1a 	cmp  %g3, %i2
40006e64:	0a 80 00 0c 	bcs  40006e94 <__udivdi3+0x234>
40006e68:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40006e6c:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006e70:	86 40 c0 03 	addx  %g3, %g3, %g3
40006e74:	82 a0 60 01 	deccc  %g1
40006e78:	12 bf ff fb 	bne  40006e64 <__udivdi3+0x204>
40006e7c:	80 a0 c0 1a 	cmp  %g3, %i2
40006e80:	0a 80 00 0b 	bcs  40006eac <__udivdi3+0x24c>
40006e84:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40006e88:	10 80 00 09 	b  40006eac <__udivdi3+0x24c>
40006e8c:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006e90:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006e94:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
40006e98:	1a bf ff f8 	bcc  40006e78 <__udivdi3+0x218>
40006e9c:	82 a0 60 01 	deccc  %g1
40006ea0:	12 bf ff fc 	bne  40006e90 <__udivdi3+0x230>
40006ea4:	b0 86 00 18 	addcc  %i0, %i0, %i0
40006ea8:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006eac:	b0 3e 20 00 	xnor  %i0, 0, %i0
40006eb0:	81 80 00 18 	mov  %i0, %y
40006eb4:	9b 3f 60 1f 	sra  %i5, 0x1f, %o5
40006eb8:	9a 0e 00 0d 	and  %i0, %o5, %o5
40006ebc:	82 88 20 00 	andcc  %g0, 0, %g1
40006ec0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006ec4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006ec8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006ecc:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006ed0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006ed4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006ed8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006edc:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006ee0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006ee4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006ee8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006eec:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006ef0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006ef4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006ef8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006efc:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f00:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f04:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f08:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f0c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f10:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f14:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f18:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f1c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f20:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f24:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f28:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f2c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f30:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f34:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f38:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f3c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f40:	83 20 60 00 	mulscc  %g1, 0, %g1
40006f44:	ba 00 40 0d 	add  %g1, %o5, %i5
40006f48:	b9 40 00 00 	rd  %y, %i4
40006f4c:	80 a7 40 03 	cmp  %i5, %g3
40006f50:	18 80 00 08 	bgu  40006f70 <__udivdi3+0x310>
40006f54:	84 10 00 18 	mov  %i0, %g2
40006f58:	b3 2e 40 04 	sll  %i1, %g4, %i1
40006f5c:	80 a6 40 1c 	cmp  %i1, %i4
40006f60:	1a 80 00 09 	bcc  40006f84 <__udivdi3+0x324>
40006f64:	80 a7 40 03 	cmp  %i5, %g3
40006f68:	32 80 00 08 	bne,a   40006f88 <__udivdi3+0x328>
40006f6c:	b0 10 20 00 	clr  %i0
40006f70:	10 80 00 05 	b  40006f84 <__udivdi3+0x324>
40006f74:	84 06 3f ff 	add  %i0, -1, %g2
40006f78:	b0 10 20 00 	clr  %i0
40006f7c:	10 80 00 03 	b  40006f88 <__udivdi3+0x328>
40006f80:	84 10 20 00 	clr  %g2
40006f84:	b0 10 20 00 	clr  %i0
40006f88:	b2 10 00 02 	mov  %g2, %i1
40006f8c:	81 c7 e0 08 	ret 
40006f90:	81 e8 00 00 	restore 

40006f94 <__umoddi3>:
40006f94:	9d e3 bf a0 	save  %sp, -96, %sp
40006f98:	2f 00 00 25 	sethi  %hi(0x9400), %l7
40006f9c:	40 00 0c 62 	call  4000a124 <__sparc_get_pc_thunk.l7>
40006fa0:	ae 05 e3 fc 	add  %l7, 0x3fc, %l7	! 97fc <__DYNAMIC+0x97fc>
40006fa4:	b8 10 00 1b 	mov  %i3, %i4
40006fa8:	84 10 00 19 	mov  %i1, %g2
40006fac:	80 a6 a0 00 	cmp  %i2, 0
40006fb0:	12 80 00 39 	bne  40007094 <__umoddi3+0x100>
40006fb4:	86 10 00 18 	mov  %i0, %g3
40006fb8:	80 a6 c0 18 	cmp  %i3, %i0
40006fbc:	18 80 00 1f 	bgu  40007038 <__umoddi3+0xa4>
40006fc0:	84 10 00 18 	mov  %i0, %g2
40006fc4:	80 a6 e0 00 	cmp  %i3, 0
40006fc8:	32 80 00 07 	bne,a   40006fe4 <__umoddi3+0x50>
40006fcc:	84 10 20 00 	clr  %g2
40006fd0:	90 10 20 01 	mov  1, %o0
40006fd4:	40 00 00 ac 	call  40007284 <.udiv>
40006fd8:	92 10 20 00 	clr  %o1
40006fdc:	b6 10 00 08 	mov  %o0, %i3
40006fe0:	84 10 20 00 	clr  %g2
40006fe4:	82 10 20 20 	mov  0x20, %g1
40006fe8:	80 a0 80 1b 	cmp  %g2, %i3
40006fec:	0a 80 00 0c 	bcs  4000701c <__umoddi3+0x88>
40006ff0:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40006ff4:	84 20 80 1b 	sub  %g2, %i3, %g2
40006ff8:	84 40 80 02 	addx  %g2, %g2, %g2
40006ffc:	82 a0 60 01 	deccc  %g1
40007000:	12 bf ff fb 	bne  40006fec <__umoddi3+0x58>
40007004:	80 a0 80 1b 	cmp  %g2, %i3
40007008:	0a 80 00 0b 	bcs  40007034 <__umoddi3+0xa0>
4000700c:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40007010:	10 80 00 09 	b  40007034 <__umoddi3+0xa0>
40007014:	84 20 80 1b 	sub  %g2, %i3, %g2
40007018:	84 20 80 1b 	sub  %g2, %i3, %g2
4000701c:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40007020:	1a bf ff f8 	bcc  40007000 <__umoddi3+0x6c>
40007024:	82 a0 60 01 	deccc  %g1
40007028:	12 bf ff fc 	bne  40007018 <__umoddi3+0x84>
4000702c:	b0 86 00 18 	addcc  %i0, %i0, %i0
40007030:	84 20 80 1b 	sub  %g2, %i3, %g2
40007034:	b0 3e 20 00 	xnor  %i0, 0, %i0
40007038:	82 10 20 20 	mov  0x20, %g1
4000703c:	80 a0 80 1b 	cmp  %g2, %i3
40007040:	0a 80 00 0c 	bcs  40007070 <__umoddi3+0xdc>
40007044:	b2 c6 40 19 	addxcc  %i1, %i1, %i1
40007048:	84 20 80 1b 	sub  %g2, %i3, %g2
4000704c:	84 40 80 02 	addx  %g2, %g2, %g2
40007050:	82 a0 60 01 	deccc  %g1
40007054:	12 bf ff fb 	bne  40007040 <__umoddi3+0xac>
40007058:	80 a0 80 1b 	cmp  %g2, %i3
4000705c:	0a 80 00 0b 	bcs  40007088 <__umoddi3+0xf4>
40007060:	b2 c6 40 19 	addxcc  %i1, %i1, %i1
40007064:	10 80 00 09 	b  40007088 <__umoddi3+0xf4>
40007068:	84 20 80 1b 	sub  %g2, %i3, %g2
4000706c:	84 20 80 1b 	sub  %g2, %i3, %g2
40007070:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40007074:	1a bf ff f8 	bcc  40007054 <__umoddi3+0xc0>
40007078:	82 a0 60 01 	deccc  %g1
4000707c:	12 bf ff fc 	bne  4000706c <__umoddi3+0xd8>
40007080:	b2 86 40 19 	addcc  %i1, %i1, %i1
40007084:	84 20 80 1b 	sub  %g2, %i3, %g2
40007088:	b2 3e 60 00 	xnor  %i1, 0, %i1
4000708c:	10 80 00 25 	b  40007120 <__umoddi3+0x18c>
40007090:	b0 10 20 00 	clr  %i0
40007094:	80 a6 80 18 	cmp  %i2, %i0
40007098:	18 80 00 79 	bgu  4000727c <__umoddi3+0x2e8>
4000709c:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
400070a0:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffff <__DYNAMIC+0xffff>
400070a4:	80 a6 80 01 	cmp  %i2, %g1
400070a8:	38 80 00 07 	bgu,a   400070c4 <__umoddi3+0x130>
400070ac:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
400070b0:	80 a6 a0 ff 	cmp  %i2, 0xff
400070b4:	18 80 00 09 	bgu  400070d8 <__umoddi3+0x144>
400070b8:	82 10 20 08 	mov  8, %g1
400070bc:	10 80 00 07 	b  400070d8 <__umoddi3+0x144>
400070c0:	82 10 20 00 	clr  %g1
400070c4:	82 10 63 ff 	or  %g1, 0x3ff, %g1
400070c8:	80 a0 40 1a 	cmp  %g1, %i2
400070cc:	82 60 20 00 	subx  %g0, 0, %g1
400070d0:	82 08 60 08 	and  %g1, 8, %g1
400070d4:	82 00 60 10 	add  %g1, 0x10, %g1
400070d8:	89 36 80 01 	srl  %i2, %g1, %g4
400070dc:	37 00 00 00 	sethi  %hi(0), %i3
400070e0:	b6 1e fc f8 	xor  %i3, -776, %i3
400070e4:	b6 05 c0 1b 	add  %l7, %i3, %i3
400070e8:	fa 0e c0 04 	ldub  [ %i3 + %g4 ], %i5
400070ec:	88 10 20 20 	mov  0x20, %g4
400070f0:	ba 07 40 01 	add  %i5, %g1, %i5
400070f4:	88 a1 00 1d 	subcc  %g4, %i5, %g4
400070f8:	32 80 00 0c 	bne,a   40007128 <__umoddi3+0x194>
400070fc:	83 37 00 1d 	srl  %i4, %i5, %g1
40007100:	80 a6 40 1c 	cmp  %i1, %i4
40007104:	1a 80 00 04 	bcc  40007114 <__umoddi3+0x180>
40007108:	80 a6 80 18 	cmp  %i2, %i0
4000710c:	3a 80 00 05 	bcc,a   40007120 <__umoddi3+0x18c>
40007110:	b0 10 00 03 	mov  %g3, %i0
40007114:	84 a6 40 1c 	subcc  %i1, %i4, %g2
40007118:	86 66 00 1a 	subx  %i0, %i2, %g3
4000711c:	b0 10 00 03 	mov  %g3, %i0
40007120:	10 80 00 57 	b  4000727c <__umoddi3+0x2e8>
40007124:	b2 10 00 02 	mov  %g2, %i1
40007128:	b5 2e 80 04 	sll  %i2, %g4, %i2
4000712c:	b4 16 80 01 	or  %i2, %g1, %i2
40007130:	83 36 40 1d 	srl  %i1, %i5, %g1
40007134:	87 36 00 1d 	srl  %i0, %i5, %g3
40007138:	85 2e 00 04 	sll  %i0, %g4, %g2
4000713c:	b9 2f 00 04 	sll  %i4, %g4, %i4
40007140:	84 10 80 01 	or  %g2, %g1, %g2
40007144:	b3 2e 40 04 	sll  %i1, %g4, %i1
40007148:	82 10 20 20 	mov  0x20, %g1
4000714c:	80 a0 c0 1a 	cmp  %g3, %i2
40007150:	0a 80 00 0c 	bcs  40007180 <__umoddi3+0x1ec>
40007154:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40007158:	86 20 c0 1a 	sub  %g3, %i2, %g3
4000715c:	86 40 c0 03 	addx  %g3, %g3, %g3
40007160:	82 a0 60 01 	deccc  %g1
40007164:	12 bf ff fb 	bne  40007150 <__umoddi3+0x1bc>
40007168:	80 a0 c0 1a 	cmp  %g3, %i2
4000716c:	0a 80 00 0b 	bcs  40007198 <__umoddi3+0x204>
40007170:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40007174:	10 80 00 09 	b  40007198 <__umoddi3+0x204>
40007178:	86 20 c0 1a 	sub  %g3, %i2, %g3
4000717c:	86 20 c0 1a 	sub  %g3, %i2, %g3
40007180:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
40007184:	1a bf ff f8 	bcc  40007164 <__umoddi3+0x1d0>
40007188:	82 a0 60 01 	deccc  %g1
4000718c:	12 bf ff fc 	bne  4000717c <__umoddi3+0x1e8>
40007190:	84 80 80 02 	addcc  %g2, %g2, %g2
40007194:	86 20 c0 1a 	sub  %g3, %i2, %g3
40007198:	84 38 a0 00 	xnor  %g2, 0, %g2
4000719c:	81 80 00 02 	mov  %g2, %y
400071a0:	9b 3f 20 1f 	sra  %i4, 0x1f, %o5
400071a4:	9a 08 80 0d 	and  %g2, %o5, %o5
400071a8:	82 88 20 00 	andcc  %g0, 0, %g1
400071ac:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071b0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071b4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071b8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071bc:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071c0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071c4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071c8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071cc:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071d0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071d4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071d8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071dc:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071e0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071e4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071e8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071ec:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071f0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071f4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071f8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071fc:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007200:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007204:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007208:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000720c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007210:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007214:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007218:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000721c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007220:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007224:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007228:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000722c:	83 20 60 00 	mulscc  %g1, 0, %g1
40007230:	84 00 40 0d 	add  %g1, %o5, %g2
40007234:	b7 40 00 00 	rd  %y, %i3
40007238:	82 10 00 02 	mov  %g2, %g1
4000723c:	80 a0 80 03 	cmp  %g2, %g3
40007240:	18 80 00 07 	bgu  4000725c <__umoddi3+0x2c8>
40007244:	b0 10 00 1b 	mov  %i3, %i0
40007248:	80 a6 40 1b 	cmp  %i1, %i3
4000724c:	1a 80 00 06 	bcc  40007264 <__umoddi3+0x2d0>
40007250:	80 a0 80 03 	cmp  %g2, %g3
40007254:	12 80 00 04 	bne  40007264 <__umoddi3+0x2d0>
40007258:	01 00 00 00 	nop 
4000725c:	b0 a6 c0 1c 	subcc  %i3, %i4, %i0
40007260:	82 60 80 1a 	subx  %g2, %i2, %g1
40007264:	84 a6 40 18 	subcc  %i1, %i0, %g2
40007268:	b0 60 c0 01 	subx  %g3, %g1, %i0
4000726c:	bb 2e 00 1d 	sll  %i0, %i5, %i5
40007270:	b3 30 80 04 	srl  %g2, %g4, %i1
40007274:	b1 36 00 04 	srl  %i0, %g4, %i0
40007278:	b2 16 40 1d 	or  %i1, %i5, %i1
4000727c:	81 c7 e0 08 	ret 
40007280:	81 e8 00 00 	restore 

40007284 <.udiv>:
40007284:	10 80 00 0b 	b  400072b0 <ready_to_divide>
40007288:	86 10 20 00 	clr  %g3

4000728c <.div>:
4000728c:	80 92 40 08 	orcc  %o1, %o0, %g0
40007290:	16 80 00 08 	bge  400072b0 <ready_to_divide>
40007294:	86 1a 40 08 	xor  %o1, %o0, %g3
40007298:	80 92 40 00 	tst  %o1
4000729c:	16 80 00 04 	bge  400072ac <.div+0x20>
400072a0:	80 92 00 00 	tst  %o0
400072a4:	16 80 00 03 	bge  400072b0 <ready_to_divide>
400072a8:	92 20 00 09 	neg  %o1
400072ac:	90 20 00 08 	neg  %o0

400072b0 <ready_to_divide>:
400072b0:	9a 92 40 00 	orcc  %o1, %g0, %o5
400072b4:	12 80 00 05 	bne  400072c8 <ready_to_divide+0x18>
400072b8:	96 10 00 08 	mov  %o0, %o3
400072bc:	91 d0 20 02 	ta  2
400072c0:	81 c3 e0 08 	retl 
400072c4:	90 10 00 00 	mov  %g0, %o0
400072c8:	80 a2 c0 0d 	cmp  %o3, %o5
400072cc:	0a 80 00 95 	bcs  40007520 <got_result>
400072d0:	94 10 00 00 	mov  %g0, %o2
400072d4:	03 02 00 00 	sethi  %hi(0x8000000), %g1
400072d8:	80 a2 c0 01 	cmp  %o3, %g1
400072dc:	0a 80 00 28 	bcs  4000737c <not_really_big>
400072e0:	98 10 00 00 	mov  %g0, %o4
400072e4:	80 a3 40 01 	cmp  %o5, %g1
400072e8:	1a 80 00 0d 	bcc  4000731c <not_too_big>
400072ec:	84 10 20 01 	mov  1, %g2
400072f0:	9b 2b 60 04 	sll  %o5, 4, %o5
400072f4:	10 bf ff fc 	b  400072e4 <ready_to_divide+0x34>
400072f8:	98 03 20 01 	inc  %o4
400072fc:	9a 83 40 0d 	addcc  %o5, %o5, %o5
40007300:	1a 80 00 07 	bcc  4000731c <not_too_big>
40007304:	84 00 a0 01 	inc  %g2
40007308:	83 28 60 04 	sll  %g1, 4, %g1
4000730c:	9b 33 60 01 	srl  %o5, 1, %o5
40007310:	9a 03 40 01 	add  %o5, %g1, %o5
40007314:	10 80 00 07 	b  40007330 <do_single_div>
40007318:	84 20 a0 01 	dec  %g2

4000731c <not_too_big>:
4000731c:	80 a3 40 0b 	cmp  %o5, %o3
40007320:	0a bf ff f7 	bcs  400072fc <ready_to_divide+0x4c>
40007324:	01 00 00 00 	nop 
40007328:	02 80 00 02 	be  40007330 <do_single_div>
4000732c:	01 00 00 00 	nop 

40007330 <do_single_div>:
40007330:	84 a0 a0 01 	deccc  %g2
40007334:	06 80 00 76 	bl  4000750c <end_regular_divide>
40007338:	01 00 00 00 	nop 
4000733c:	96 22 c0 0d 	sub  %o3, %o5, %o3
40007340:	94 10 20 01 	mov  1, %o2
40007344:	10 80 00 0a 	b  4000736c <end_single_divloop>
40007348:	01 00 00 00 	nop 

4000734c <single_divloop>:
4000734c:	95 2a a0 01 	sll  %o2, 1, %o2
40007350:	06 80 00 05 	bl  40007364 <single_divloop+0x18>
40007354:	9b 33 60 01 	srl  %o5, 1, %o5
40007358:	96 22 c0 0d 	sub  %o3, %o5, %o3
4000735c:	10 80 00 04 	b  4000736c <end_single_divloop>
40007360:	94 02 a0 01 	inc  %o2
40007364:	96 02 c0 0d 	add  %o3, %o5, %o3
40007368:	94 22 a0 01 	dec  %o2

4000736c <end_single_divloop>:
4000736c:	84 a0 a0 01 	deccc  %g2
40007370:	16 bf ff f7 	bge  4000734c <single_divloop>
40007374:	80 92 c0 00 	tst  %o3
40007378:	30 80 00 65 	b,a   4000750c <end_regular_divide>

4000737c <not_really_big>:
4000737c:	9b 2b 60 04 	sll  %o5, 4, %o5
40007380:	80 a3 40 0b 	cmp  %o5, %o3
40007384:	08 bf ff fe 	bleu  4000737c <not_really_big>
40007388:	98 83 20 01 	inccc  %o4
4000738c:	02 80 00 65 	be  40007520 <got_result>
40007390:	98 23 20 01 	dec  %o4
40007394:	80 92 c0 00 	tst  %o3

40007398 <divloop>:
40007398:	95 2a a0 04 	sll  %o2, 4, %o2
4000739c:	06 80 00 2f 	bl  40007458 <L1.16>
400073a0:	9b 33 60 01 	srl  %o5, 1, %o5
400073a4:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400073a8:	06 80 00 17 	bl  40007404 <L2.17>
400073ac:	9b 33 60 01 	srl  %o5, 1, %o5
400073b0:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400073b4:	06 80 00 0b 	bl  400073e0 <L3.19>
400073b8:	9b 33 60 01 	srl  %o5, 1, %o5
400073bc:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400073c0:	06 80 00 05 	bl  400073d4 <L4.23>
400073c4:	9b 33 60 01 	srl  %o5, 1, %o5
400073c8:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400073cc:	10 80 00 50 	b  4000750c <end_regular_divide>
400073d0:	94 02 a0 0f 	add  %o2, 0xf, %o2

400073d4 <L4.23>:
400073d4:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400073d8:	10 80 00 4d 	b  4000750c <end_regular_divide>
400073dc:	94 02 a0 0d 	add  %o2, 0xd, %o2

400073e0 <L3.19>:
400073e0:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400073e4:	06 80 00 05 	bl  400073f8 <L4.21>
400073e8:	9b 33 60 01 	srl  %o5, 1, %o5
400073ec:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400073f0:	10 80 00 47 	b  4000750c <end_regular_divide>
400073f4:	94 02 a0 0b 	add  %o2, 0xb, %o2

400073f8 <L4.21>:
400073f8:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400073fc:	10 80 00 44 	b  4000750c <end_regular_divide>
40007400:	94 02 a0 09 	add  %o2, 9, %o2

40007404 <L2.17>:
40007404:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007408:	06 80 00 0b 	bl  40007434 <L3.17>
4000740c:	9b 33 60 01 	srl  %o5, 1, %o5
40007410:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007414:	06 80 00 05 	bl  40007428 <L4.19>
40007418:	9b 33 60 01 	srl  %o5, 1, %o5
4000741c:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007420:	10 80 00 3b 	b  4000750c <end_regular_divide>
40007424:	94 02 a0 07 	add  %o2, 7, %o2

40007428 <L4.19>:
40007428:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000742c:	10 80 00 38 	b  4000750c <end_regular_divide>
40007430:	94 02 a0 05 	add  %o2, 5, %o2

40007434 <L3.17>:
40007434:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007438:	06 80 00 05 	bl  4000744c <L4.17>
4000743c:	9b 33 60 01 	srl  %o5, 1, %o5
40007440:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007444:	10 80 00 32 	b  4000750c <end_regular_divide>
40007448:	94 02 a0 03 	add  %o2, 3, %o2

4000744c <L4.17>:
4000744c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007450:	10 80 00 2f 	b  4000750c <end_regular_divide>
40007454:	94 02 a0 01 	inc  %o2

40007458 <L1.16>:
40007458:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000745c:	06 80 00 17 	bl  400074b8 <L2.15>
40007460:	9b 33 60 01 	srl  %o5, 1, %o5
40007464:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007468:	06 80 00 0b 	bl  40007494 <L3.15>
4000746c:	9b 33 60 01 	srl  %o5, 1, %o5
40007470:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007474:	06 80 00 05 	bl  40007488 <L4.15>
40007478:	9b 33 60 01 	srl  %o5, 1, %o5
4000747c:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007480:	10 80 00 23 	b  4000750c <end_regular_divide>
40007484:	94 02 bf ff 	add  %o2, -1, %o2

40007488 <L4.15>:
40007488:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000748c:	10 80 00 20 	b  4000750c <end_regular_divide>
40007490:	94 02 bf fd 	add  %o2, -3, %o2

40007494 <L3.15>:
40007494:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007498:	06 80 00 05 	bl  400074ac <L4.13>
4000749c:	9b 33 60 01 	srl  %o5, 1, %o5
400074a0:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400074a4:	10 80 00 1a 	b  4000750c <end_regular_divide>
400074a8:	94 02 bf fb 	add  %o2, -5, %o2

400074ac <L4.13>:
400074ac:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400074b0:	10 80 00 17 	b  4000750c <end_regular_divide>
400074b4:	94 02 bf f9 	add  %o2, -7, %o2

400074b8 <L2.15>:
400074b8:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400074bc:	06 80 00 0b 	bl  400074e8 <L3.13>
400074c0:	9b 33 60 01 	srl  %o5, 1, %o5
400074c4:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400074c8:	06 80 00 05 	bl  400074dc <L4.11>
400074cc:	9b 33 60 01 	srl  %o5, 1, %o5
400074d0:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400074d4:	10 80 00 0e 	b  4000750c <end_regular_divide>
400074d8:	94 02 bf f7 	add  %o2, -9, %o2

400074dc <L4.11>:
400074dc:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400074e0:	10 80 00 0b 	b  4000750c <end_regular_divide>
400074e4:	94 02 bf f5 	add  %o2, -11, %o2

400074e8 <L3.13>:
400074e8:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400074ec:	06 80 00 05 	bl  40007500 <L4.9>
400074f0:	9b 33 60 01 	srl  %o5, 1, %o5
400074f4:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400074f8:	10 80 00 05 	b  4000750c <end_regular_divide>
400074fc:	94 02 bf f3 	add  %o2, -13, %o2

40007500 <L4.9>:
40007500:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007504:	10 80 00 02 	b  4000750c <end_regular_divide>
40007508:	94 02 bf f1 	add  %o2, -15, %o2

4000750c <end_regular_divide>:
4000750c:	98 a3 20 01 	deccc  %o4
40007510:	16 bf ff a2 	bge  40007398 <divloop>
40007514:	80 92 c0 00 	tst  %o3
40007518:	26 80 00 02 	bl,a   40007520 <got_result>
4000751c:	94 22 a0 01 	dec  %o2

40007520 <got_result>:
40007520:	80 90 c0 00 	tst  %g3
40007524:	26 80 00 02 	bl,a   4000752c <got_result+0xc>
40007528:	94 20 00 0a 	neg  %o2
4000752c:	81 c3 e0 08 	retl 
40007530:	90 10 00 0a 	mov  %o2, %o0

40007534 <generic_vectored_isr>:
40007534:	a9 50 00 00 	rd  %wim, %l4
40007538:	a9 35 00 10 	srl  %l4, %l0, %l4
4000753c:	80 a5 20 01 	cmp  %l4, 1
40007540:	12 80 00 13 	bne  4000758c <continue_with_valid_T>
40007544:	01 00 00 00 	nop 

40007548 <handle_invalid_T>:
40007548:	a7 50 00 00 	rd  %wim, %l3
4000754c:	a9 2c e0 07 	sll  %l3, 7, %l4
40007550:	a7 34 e0 01 	srl  %l3, 1, %l3
40007554:	a6 14 c0 14 	or  %l3, %l4, %l3
40007558:	a6 0c e0 ff 	and  %l3, 0xff, %l3
4000755c:	81 90 00 00 	mov  %g0, %wim
40007560:	81 e0 00 00 	save 
40007564:	e0 3b a0 00 	std  %l0, [ %sp ]
40007568:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
4000756c:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
40007570:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40007574:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
40007578:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
4000757c:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
40007580:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40007584:	81 e8 00 00 	restore 
40007588:	81 90 00 13 	mov  %l3, %wim

4000758c <continue_with_valid_T>:
4000758c:	9c 27 a0 60 	sub  %fp, 0x60, %sp
40007590:	e0 23 80 00 	st  %l0, [ %sp ]
40007594:	c2 23 a0 04 	st  %g1, [ %sp + 4 ]
40007598:	c4 3b a0 08 	std  %g2, [ %sp + 8 ]
4000759c:	c8 3b a0 10 	std  %g4, [ %sp + 0x10 ]
400075a0:	cc 3b a0 18 	std  %g6, [ %sp + 0x18 ]
400075a4:	e2 23 a0 20 	st  %l1, [ %sp + 0x20 ]
400075a8:	e4 23 a0 24 	st  %l2, [ %sp + 0x24 ]
400075ac:	af 40 00 00 	rd  %y, %l7
400075b0:	ee 23 a0 28 	st  %l7, [ %sp + 0x28 ]
400075b4:	9c 23 a0 60 	sub  %sp, 0x60, %sp
400075b8:	91 58 00 00 	rd  %tbr, %o0
400075bc:	a7 32 20 04 	srl  %o0, 4, %l3
400075c0:	a6 0c e0 0f 	and  %l3, 0xf, %l3
400075c4:	a6 a4 e0 0f 	subcc  %l3, 0xf, %l3
400075c8:	02 80 00 05 	be  400075dc <continue_after_enabling_traps_or_nmi>
400075cc:	01 00 00 00 	nop 
400075d0:	ae 14 20 20 	or  %l0, 0x20, %l7
400075d4:	ae 15 ef 00 	or  %l7, 0xf00, %l7
400075d8:	81 88 00 17 	mov  %l7, %psr

400075dc <continue_after_enabling_traps_or_nmi>:
400075dc:	7f ff e4 d4 	call  4000092c <ajit_generic_interrupt_handler>
400075e0:	01 00 00 00 	nop 

400075e4 <prepare_window_for_rett>:
400075e4:	81 e8 00 00 	restore 
400075e8:	81 e0 00 00 	save 

400075ec <recover_and_leave>:
400075ec:	9c 03 a0 60 	add  %sp, 0x60, %sp
400075f0:	ee 03 80 00 	ld  [ %sp ], %l7
400075f4:	81 88 00 17 	mov  %l7, %psr
400075f8:	c2 03 a0 04 	ld  [ %sp + 4 ], %g1
400075fc:	c4 1b a0 08 	ldd  [ %sp + 8 ], %g2
40007600:	c8 1b a0 10 	ldd  [ %sp + 0x10 ], %g4
40007604:	cc 1b a0 18 	ldd  [ %sp + 0x18 ], %g6
40007608:	e2 03 a0 20 	ld  [ %sp + 0x20 ], %l1
4000760c:	e4 03 a0 24 	ld  [ %sp + 0x24 ], %l2
40007610:	ee 03 a0 28 	ld  [ %sp + 0x28 ], %l7
40007614:	81 80 00 17 	mov  %l7, %y

40007618 <jmpl_and_return>:
40007618:	81 c4 40 00 	jmp  %l1
4000761c:	81 cc 80 00 	rett  %l2
40007620:	01 00 00 00 	nop 

40007624 <generic_vectored_sw_trap>:
40007624:	a9 50 00 00 	rd  %wim, %l4
40007628:	a9 35 00 10 	srl  %l4, %l0, %l4
4000762c:	80 a5 20 01 	cmp  %l4, 1
40007630:	12 80 00 13 	bne  4000767c <continue_with_valid_T>
40007634:	01 00 00 00 	nop 

40007638 <handle_invalid_T>:
40007638:	a7 50 00 00 	rd  %wim, %l3
4000763c:	a9 2c e0 07 	sll  %l3, 7, %l4
40007640:	a7 34 e0 01 	srl  %l3, 1, %l3
40007644:	a6 14 c0 14 	or  %l3, %l4, %l3
40007648:	a6 0c e0 ff 	and  %l3, 0xff, %l3
4000764c:	81 90 00 00 	mov  %g0, %wim
40007650:	81 e0 00 00 	save 
40007654:	e0 3b a0 00 	std  %l0, [ %sp ]
40007658:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
4000765c:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
40007660:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40007664:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
40007668:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
4000766c:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
40007670:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40007674:	81 e8 00 00 	restore 
40007678:	81 90 00 13 	mov  %l3, %wim

4000767c <continue_with_valid_T>:
4000767c:	9c 27 a0 60 	sub  %fp, 0x60, %sp
40007680:	e0 23 80 00 	st  %l0, [ %sp ]
40007684:	c2 23 a0 04 	st  %g1, [ %sp + 4 ]
40007688:	c4 3b a0 08 	std  %g2, [ %sp + 8 ]
4000768c:	c8 3b a0 10 	std  %g4, [ %sp + 0x10 ]
40007690:	cc 3b a0 18 	std  %g6, [ %sp + 0x18 ]
40007694:	e2 23 a0 20 	st  %l1, [ %sp + 0x20 ]
40007698:	e4 23 a0 24 	st  %l2, [ %sp + 0x24 ]
4000769c:	af 40 00 00 	rd  %y, %l7
400076a0:	ee 23 a0 28 	st  %l7, [ %sp + 0x28 ]
400076a4:	9c 23 a0 60 	sub  %sp, 0x60, %sp
400076a8:	ae 14 20 20 	or  %l0, 0x20, %l7
400076ac:	ae 15 ef 00 	or  %l7, 0xf00, %l7
400076b0:	81 88 00 17 	mov  %l7, %psr
400076b4:	91 58 00 00 	rd  %tbr, %o0
400076b8:	81 e8 00 00 	restore 
400076bc:	90 10 00 18 	mov  %i0, %o0
400076c0:	92 10 00 19 	mov  %i1, %o1
400076c4:	94 10 00 1a 	mov  %i2, %o2
400076c8:	81 e0 00 00 	save 
400076cc:	92 10 00 18 	mov  %i0, %o1
400076d0:	94 10 00 19 	mov  %i1, %o2
400076d4:	96 10 00 1a 	mov  %i2, %o3
400076d8:	7f ff e5 22 	call  40000b60 <ajit_generic_sw_trap_handler>
400076dc:	01 00 00 00 	nop 
400076e0:	81 e8 00 00 	restore 
400076e4:	81 e0 00 00 	save 

400076e8 <recover_and_leave>:
400076e8:	9c 03 a0 60 	add  %sp, 0x60, %sp
400076ec:	ee 03 80 00 	ld  [ %sp ], %l7
400076f0:	81 88 00 17 	mov  %l7, %psr
400076f4:	c2 03 a0 04 	ld  [ %sp + 4 ], %g1
400076f8:	c4 1b a0 08 	ldd  [ %sp + 8 ], %g2
400076fc:	c8 1b a0 10 	ldd  [ %sp + 0x10 ], %g4
40007700:	cc 1b a0 18 	ldd  [ %sp + 0x18 ], %g6
40007704:	e2 03 a0 20 	ld  [ %sp + 0x20 ], %l1
40007708:	e4 03 a0 24 	ld  [ %sp + 0x24 ], %l2
4000770c:	ee 03 a0 28 	ld  [ %sp + 0x28 ], %l7
40007710:	81 80 00 17 	mov  %l7, %y

40007714 <jmpl_and_return>:
40007714:	81 c4 80 00 	jmp  %l2
40007718:	81 cc a0 04 	rett  %l2 + 4
4000771c:	01 00 00 00 	nop 

40007720 <generic_read_asr>:
40007720:	81 e8 00 00 	restore 
40007724:	80 a2 20 1f 	cmp  %o0, 0x1f
40007728:	02 80 00 62 	be  400078b0 <read_31>
4000772c:	01 00 00 00 	nop 
40007730:	80 a2 20 1e 	cmp  %o0, 0x1e
40007734:	02 80 00 62 	be  400078bc <read_30>
40007738:	01 00 00 00 	nop 
4000773c:	80 a2 20 1d 	cmp  %o0, 0x1d
40007740:	02 80 00 62 	be  400078c8 <read_29>
40007744:	01 00 00 00 	nop 
40007748:	80 a2 20 1c 	cmp  %o0, 0x1c
4000774c:	02 80 00 62 	be  400078d4 <read_28>
40007750:	01 00 00 00 	nop 
40007754:	80 a2 20 1b 	cmp  %o0, 0x1b
40007758:	02 80 00 62 	be  400078e0 <read_27>
4000775c:	01 00 00 00 	nop 
40007760:	80 a2 20 1a 	cmp  %o0, 0x1a
40007764:	02 80 00 62 	be  400078ec <read_26>
40007768:	01 00 00 00 	nop 
4000776c:	80 a2 20 19 	cmp  %o0, 0x19
40007770:	02 80 00 62 	be  400078f8 <read_25>
40007774:	01 00 00 00 	nop 
40007778:	80 a2 20 18 	cmp  %o0, 0x18
4000777c:	02 80 00 62 	be  40007904 <read_24>
40007780:	01 00 00 00 	nop 
40007784:	80 a2 20 17 	cmp  %o0, 0x17
40007788:	02 80 00 62 	be  40007910 <read_23>
4000778c:	01 00 00 00 	nop 
40007790:	80 a2 20 16 	cmp  %o0, 0x16
40007794:	02 80 00 62 	be  4000791c <read_22>
40007798:	01 00 00 00 	nop 
4000779c:	80 a2 20 15 	cmp  %o0, 0x15
400077a0:	02 80 00 62 	be  40007928 <read_21>
400077a4:	01 00 00 00 	nop 
400077a8:	80 a2 20 14 	cmp  %o0, 0x14
400077ac:	02 80 00 62 	be  40007934 <read_20>
400077b0:	01 00 00 00 	nop 
400077b4:	80 a2 20 13 	cmp  %o0, 0x13
400077b8:	02 80 00 62 	be  40007940 <read_19>
400077bc:	01 00 00 00 	nop 
400077c0:	80 a2 20 12 	cmp  %o0, 0x12
400077c4:	02 80 00 62 	be  4000794c <read_18>
400077c8:	01 00 00 00 	nop 
400077cc:	80 a2 20 11 	cmp  %o0, 0x11
400077d0:	02 80 00 62 	be  40007958 <read_17>
400077d4:	01 00 00 00 	nop 
400077d8:	80 a2 20 10 	cmp  %o0, 0x10
400077dc:	02 80 00 62 	be  40007964 <read_16>
400077e0:	01 00 00 00 	nop 
400077e4:	80 a2 20 0f 	cmp  %o0, 0xf
400077e8:	02 80 00 62 	be  40007970 <read_15>
400077ec:	01 00 00 00 	nop 
400077f0:	80 a2 20 0e 	cmp  %o0, 0xe
400077f4:	02 80 00 62 	be  4000797c <read_14>
400077f8:	01 00 00 00 	nop 
400077fc:	80 a2 20 0d 	cmp  %o0, 0xd
40007800:	02 80 00 62 	be  40007988 <read_13>
40007804:	01 00 00 00 	nop 
40007808:	80 a2 20 0c 	cmp  %o0, 0xc
4000780c:	02 80 00 62 	be  40007994 <read_12>
40007810:	01 00 00 00 	nop 
40007814:	80 a2 20 0b 	cmp  %o0, 0xb
40007818:	02 80 00 62 	be  400079a0 <read_11>
4000781c:	01 00 00 00 	nop 
40007820:	80 a2 20 0a 	cmp  %o0, 0xa
40007824:	02 80 00 62 	be  400079ac <read_10>
40007828:	01 00 00 00 	nop 
4000782c:	80 a2 20 09 	cmp  %o0, 9
40007830:	02 80 00 62 	be  400079b8 <read_9>
40007834:	01 00 00 00 	nop 
40007838:	80 a2 20 08 	cmp  %o0, 8
4000783c:	02 80 00 62 	be  400079c4 <read_8>
40007840:	01 00 00 00 	nop 
40007844:	80 a2 20 07 	cmp  %o0, 7
40007848:	02 80 00 62 	be  400079d0 <read_7>
4000784c:	01 00 00 00 	nop 
40007850:	80 a2 20 06 	cmp  %o0, 6
40007854:	02 80 00 62 	be  400079dc <read_6>
40007858:	01 00 00 00 	nop 
4000785c:	80 a2 20 05 	cmp  %o0, 5
40007860:	02 80 00 62 	be  400079e8 <read_5>
40007864:	01 00 00 00 	nop 
40007868:	80 a2 20 04 	cmp  %o0, 4
4000786c:	02 80 00 62 	be  400079f4 <read_4>
40007870:	01 00 00 00 	nop 
40007874:	80 a2 20 03 	cmp  %o0, 3
40007878:	02 80 00 62 	be  40007a00 <read_3>
4000787c:	01 00 00 00 	nop 
40007880:	80 a2 20 02 	cmp  %o0, 2
40007884:	02 80 00 62 	be  40007a0c <read_2>
40007888:	01 00 00 00 	nop 
4000788c:	80 a2 20 01 	cmp  %o0, 1
40007890:	02 80 00 62 	be  40007a18 <read_1>
40007894:	01 00 00 00 	nop 
40007898:	80 a2 20 00 	cmp  %o0, 0
4000789c:	02 80 00 62 	be  40007a24 <read_0>
400078a0:	01 00 00 00 	nop 
400078a4:	90 10 00 00 	mov  %g0, %o0
400078a8:	10 80 00 62 	b  40007a30 <ret_block>
400078ac:	01 00 00 00 	nop 

400078b0 <read_31>:
400078b0:	91 47 c0 00 	rd  %asr31, %o0
400078b4:	10 80 00 5f 	b  40007a30 <ret_block>
400078b8:	01 00 00 00 	nop 

400078bc <read_30>:
400078bc:	91 47 80 00 	rd  %asr30, %o0
400078c0:	10 80 00 5c 	b  40007a30 <ret_block>
400078c4:	01 00 00 00 	nop 

400078c8 <read_29>:
400078c8:	91 47 40 00 	rd  %asr29, %o0
400078cc:	10 80 00 59 	b  40007a30 <ret_block>
400078d0:	01 00 00 00 	nop 

400078d4 <read_28>:
400078d4:	91 47 00 00 	rd  %asr28, %o0
400078d8:	10 80 00 56 	b  40007a30 <ret_block>
400078dc:	01 00 00 00 	nop 

400078e0 <read_27>:
400078e0:	91 46 c0 00 	rd  %asr27, %o0
400078e4:	10 80 00 53 	b  40007a30 <ret_block>
400078e8:	01 00 00 00 	nop 

400078ec <read_26>:
400078ec:	91 46 80 00 	rd  %asr26, %o0
400078f0:	10 80 00 50 	b  40007a30 <ret_block>
400078f4:	01 00 00 00 	nop 

400078f8 <read_25>:
400078f8:	91 46 40 00 	rd  %asr25, %o0
400078fc:	10 80 00 4d 	b  40007a30 <ret_block>
40007900:	01 00 00 00 	nop 

40007904 <read_24>:
40007904:	91 46 00 00 	rd  %asr24, %o0
40007908:	10 80 00 4a 	b  40007a30 <ret_block>
4000790c:	01 00 00 00 	nop 

40007910 <read_23>:
40007910:	91 45 c0 00 	rd  %asr23, %o0
40007914:	10 80 00 47 	b  40007a30 <ret_block>
40007918:	01 00 00 00 	nop 

4000791c <read_22>:
4000791c:	91 45 80 00 	rd  %asr22, %o0
40007920:	10 80 00 44 	b  40007a30 <ret_block>
40007924:	01 00 00 00 	nop 

40007928 <read_21>:
40007928:	91 45 40 00 	rd  %asr21, %o0
4000792c:	10 80 00 41 	b  40007a30 <ret_block>
40007930:	01 00 00 00 	nop 

40007934 <read_20>:
40007934:	91 45 00 00 	rd  %asr20, %o0
40007938:	10 80 00 3e 	b  40007a30 <ret_block>
4000793c:	01 00 00 00 	nop 

40007940 <read_19>:
40007940:	91 44 c0 00 	rd  %asr19, %o0
40007944:	10 80 00 3b 	b  40007a30 <ret_block>
40007948:	01 00 00 00 	nop 

4000794c <read_18>:
4000794c:	91 44 80 00 	rd  %asr18, %o0
40007950:	10 80 00 38 	b  40007a30 <ret_block>
40007954:	01 00 00 00 	nop 

40007958 <read_17>:
40007958:	91 44 40 00 	rd  %asr17, %o0
4000795c:	10 80 00 35 	b  40007a30 <ret_block>
40007960:	01 00 00 00 	nop 

40007964 <read_16>:
40007964:	91 44 00 00 	rd  %asr16, %o0
40007968:	10 80 00 32 	b  40007a30 <ret_block>
4000796c:	01 00 00 00 	nop 

40007970 <read_15>:
40007970:	91 43 c0 00 	rd  %asr15, %o0
40007974:	10 80 00 2f 	b  40007a30 <ret_block>
40007978:	01 00 00 00 	nop 

4000797c <read_14>:
4000797c:	91 43 80 00 	rd  %asr14, %o0
40007980:	10 80 00 2c 	b  40007a30 <ret_block>
40007984:	01 00 00 00 	nop 

40007988 <read_13>:
40007988:	91 43 40 00 	rd  %asr13, %o0
4000798c:	10 80 00 29 	b  40007a30 <ret_block>
40007990:	01 00 00 00 	nop 

40007994 <read_12>:
40007994:	91 43 00 00 	rd  %asr12, %o0
40007998:	10 80 00 26 	b  40007a30 <ret_block>
4000799c:	01 00 00 00 	nop 

400079a0 <read_11>:
400079a0:	91 42 c0 00 	rd  %asr11, %o0
400079a4:	10 80 00 23 	b  40007a30 <ret_block>
400079a8:	01 00 00 00 	nop 

400079ac <read_10>:
400079ac:	91 42 80 00 	rd  %asr10, %o0
400079b0:	10 80 00 20 	b  40007a30 <ret_block>
400079b4:	01 00 00 00 	nop 

400079b8 <read_9>:
400079b8:	91 42 40 00 	rd  %asr9, %o0
400079bc:	10 80 00 1d 	b  40007a30 <ret_block>
400079c0:	01 00 00 00 	nop 

400079c4 <read_8>:
400079c4:	91 42 00 00 	rd  %asr8, %o0
400079c8:	10 80 00 1a 	b  40007a30 <ret_block>
400079cc:	01 00 00 00 	nop 

400079d0 <read_7>:
400079d0:	91 41 c0 00 	rd  %asr7, %o0
400079d4:	10 80 00 17 	b  40007a30 <ret_block>
400079d8:	01 00 00 00 	nop 

400079dc <read_6>:
400079dc:	91 41 80 00 	rd  %asr6, %o0
400079e0:	10 80 00 14 	b  40007a30 <ret_block>
400079e4:	01 00 00 00 	nop 

400079e8 <read_5>:
400079e8:	91 41 40 00 	rd  %asr5, %o0
400079ec:	10 80 00 11 	b  40007a30 <ret_block>
400079f0:	01 00 00 00 	nop 

400079f4 <read_4>:
400079f4:	91 41 00 00 	rd  %asr4, %o0
400079f8:	10 80 00 0e 	b  40007a30 <ret_block>
400079fc:	01 00 00 00 	nop 

40007a00 <read_3>:
40007a00:	91 40 c0 00 	rd  %asr3, %o0
40007a04:	10 80 00 0b 	b  40007a30 <ret_block>
40007a08:	01 00 00 00 	nop 

40007a0c <read_2>:
40007a0c:	91 40 80 00 	rd  %asr2, %o0
40007a10:	10 80 00 08 	b  40007a30 <ret_block>
40007a14:	01 00 00 00 	nop 

40007a18 <read_1>:
40007a18:	91 40 40 00 	rd  %asr1, %o0
40007a1c:	10 80 00 05 	b  40007a30 <ret_block>
40007a20:	01 00 00 00 	nop 

40007a24 <read_0>:
40007a24:	91 40 00 00 	rd  %y, %o0
40007a28:	10 80 00 02 	b  40007a30 <ret_block>
40007a2c:	01 00 00 00 	nop 

40007a30 <ret_block>:
40007a30:	81 e0 00 00 	save 
40007a34:	81 c4 80 00 	jmp  %l2
40007a38:	81 cc a0 04 	rett  %l2 + 4
40007a3c:	01 00 00 00 	nop 

40007a40 <ajit_sys_read_asr>:
40007a40:	91 d0 20 10 	ta  0x10
40007a44:	01 00 00 00 	nop 
40007a48:	81 c3 e0 08 	retl 
40007a4c:	01 00 00 00 	nop 

40007a50 <ajit_sys_go_to_supervisor_mode>:
40007a50:	91 d0 20 11 	ta  0x11
40007a54:	01 00 00 00 	nop 
40007a58:	81 c3 e0 08 	retl 
40007a5c:	01 00 00 00 	nop 

40007a60 <generic_sys_go_to_supervisor>:
40007a60:	ab 48 00 00 	rd  %psr, %l5
40007a64:	b1 2e 20 05 	sll  %i0, 5, %i0
40007a68:	b0 16 20 80 	or  %i0, 0x80, %i0
40007a6c:	aa 15 40 18 	or  %l5, %i0, %l5
40007a70:	81 88 00 15 	mov  %l5, %psr
40007a74:	81 c4 80 00 	jmp  %l2
40007a78:	81 e8 00 00 	restore 
40007a7c:	01 00 00 00 	nop 
	...

40007c00 <page_table_setup>:
40007c00:	03 10 00 20 	sethi  %hi(0x40008000), %g1
40007c04:	82 10 60 00 	mov  %g1, %g1	! 40008000 <PAGE_TABLE_BASE>
40007c08:	88 10 24 00 	mov  0x400, %g4
40007c0c:	88 00 40 04 	add  %g1, %g4, %g4
40007c10:	89 31 20 04 	srl  %g4, 4, %g4
40007c14:	88 11 20 01 	or  %g4, 1, %g4
40007c18:	8a 10 28 00 	mov  0x800, %g5
40007c1c:	86 01 40 01 	add  %g5, %g1, %g3
40007c20:	c8 20 c0 00 	st  %g4, [ %g3 ]
40007c24:	88 10 21 00 	mov  0x100, %g4
40007c28:	88 00 40 04 	add  %g1, %g4, %g4
40007c2c:	89 31 20 04 	srl  %g4, 4, %g4
40007c30:	88 11 20 01 	or  %g4, 1, %g4
40007c34:	8a 10 25 00 	mov  0x500, %g5
40007c38:	86 01 40 01 	add  %g5, %g1, %g3
40007c3c:	c8 20 c0 00 	st  %g4, [ %g3 ]
40007c40:	88 10 20 00 	clr  %g4
40007c44:	88 00 40 04 	add  %g1, %g4, %g4
40007c48:	89 31 20 04 	srl  %g4, 4, %g4
40007c4c:	88 11 20 01 	or  %g4, 1, %g4
40007c50:	8a 10 21 00 	mov  0x100, %g5
40007c54:	86 01 40 01 	add  %g5, %g1, %g3
40007c58:	c8 20 c0 00 	st  %g4, [ %g3 ]
40007c5c:	05 01 00 00 	sethi  %hi(0x4000000), %g2
40007c60:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400008a <__DYNAMIC+0x400008a>
40007c64:	8a 10 20 00 	clr  %g5
40007c68:	86 01 40 01 	add  %g5, %g1, %g3
40007c6c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007c70:	05 01 00 00 	sethi  %hi(0x4000000), %g2
40007c74:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400018a <__DYNAMIC+0x400018a>
40007c78:	8a 10 20 04 	mov  4, %g5
40007c7c:	86 01 40 01 	add  %g5, %g1, %g3
40007c80:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007c84:	05 01 00 00 	sethi  %hi(0x4000000), %g2
40007c88:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 400028a <__DYNAMIC+0x400028a>
40007c8c:	8a 10 20 08 	mov  8, %g5
40007c90:	86 01 40 01 	add  %g5, %g1, %g3
40007c94:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007c98:	05 01 00 00 	sethi  %hi(0x4000000), %g2
40007c9c:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 400038a <__DYNAMIC+0x400038a>
40007ca0:	8a 10 20 0c 	mov  0xc, %g5
40007ca4:	86 01 40 01 	add  %g5, %g1, %g3
40007ca8:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007cac:	05 01 00 01 	sethi  %hi(0x4000400), %g2
40007cb0:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400048a <__DYNAMIC+0x400048a>
40007cb4:	8a 10 20 10 	mov  0x10, %g5
40007cb8:	86 01 40 01 	add  %g5, %g1, %g3
40007cbc:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007cc0:	05 01 00 01 	sethi  %hi(0x4000400), %g2
40007cc4:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400058a <__DYNAMIC+0x400058a>
40007cc8:	8a 10 20 14 	mov  0x14, %g5
40007ccc:	86 01 40 01 	add  %g5, %g1, %g3
40007cd0:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007cd4:	05 01 00 01 	sethi  %hi(0x4000400), %g2
40007cd8:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 400068a <__DYNAMIC+0x400068a>
40007cdc:	8a 10 20 18 	mov  0x18, %g5
40007ce0:	86 01 40 01 	add  %g5, %g1, %g3
40007ce4:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007ce8:	05 01 00 01 	sethi  %hi(0x4000400), %g2
40007cec:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 400078a <__DYNAMIC+0x400078a>
40007cf0:	8a 10 20 1c 	mov  0x1c, %g5
40007cf4:	86 01 40 01 	add  %g5, %g1, %g3
40007cf8:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007cfc:	05 01 00 02 	sethi  %hi(0x4000800), %g2
40007d00:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400088a <__DYNAMIC+0x400088a>
40007d04:	8a 10 20 20 	mov  0x20, %g5
40007d08:	86 01 40 01 	add  %g5, %g1, %g3
40007d0c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d10:	05 01 00 02 	sethi  %hi(0x4000800), %g2
40007d14:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400098a <__DYNAMIC+0x400098a>
40007d18:	8a 10 20 24 	mov  0x24, %g5
40007d1c:	86 01 40 01 	add  %g5, %g1, %g3
40007d20:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d24:	05 01 00 02 	sethi  %hi(0x4000800), %g2
40007d28:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 4000a8a <__DYNAMIC+0x4000a8a>
40007d2c:	8a 10 20 28 	mov  0x28, %g5
40007d30:	86 01 40 01 	add  %g5, %g1, %g3
40007d34:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d38:	05 01 00 02 	sethi  %hi(0x4000800), %g2
40007d3c:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 4000b8a <__DYNAMIC+0x4000b8a>
40007d40:	8a 10 20 2c 	mov  0x2c, %g5
40007d44:	86 01 40 01 	add  %g5, %g1, %g3
40007d48:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d4c:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
40007d50:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 4000c8a <__DYNAMIC+0x4000c8a>
40007d54:	8a 10 20 30 	mov  0x30, %g5
40007d58:	86 01 40 01 	add  %g5, %g1, %g3
40007d5c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d60:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
40007d64:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 4000d8a <__DYNAMIC+0x4000d8a>
40007d68:	8a 10 20 34 	mov  0x34, %g5
40007d6c:	86 01 40 01 	add  %g5, %g1, %g3
40007d70:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d74:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
40007d78:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 4000e8a <__DYNAMIC+0x4000e8a>
40007d7c:	8a 10 20 38 	mov  0x38, %g5
40007d80:	86 01 40 01 	add  %g5, %g1, %g3
40007d84:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d88:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
40007d8c:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 4000f8a <__DYNAMIC+0x4000f8a>
40007d90:	8a 10 20 3c 	mov  0x3c, %g5
40007d94:	86 01 40 01 	add  %g5, %g1, %g3
40007d98:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d9c:	05 01 00 04 	sethi  %hi(0x4001000), %g2
40007da0:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 400108e <__DYNAMIC+0x400108e>
40007da4:	8a 10 20 40 	mov  0x40, %g5
40007da8:	86 01 40 01 	add  %g5, %g1, %g3
40007dac:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007db0:	05 01 00 04 	sethi  %hi(0x4001000), %g2
40007db4:	84 10 a1 8e 	or  %g2, 0x18e, %g2	! 400118e <__DYNAMIC+0x400118e>
40007db8:	8a 10 20 44 	mov  0x44, %g5
40007dbc:	86 01 40 01 	add  %g5, %g1, %g3
40007dc0:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007dc4:	05 01 00 04 	sethi  %hi(0x4001000), %g2
40007dc8:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 400128e <__DYNAMIC+0x400128e>
40007dcc:	8a 10 20 48 	mov  0x48, %g5
40007dd0:	86 01 40 01 	add  %g5, %g1, %g3
40007dd4:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007dd8:	05 01 00 04 	sethi  %hi(0x4001000), %g2
40007ddc:	84 10 a3 0e 	or  %g2, 0x30e, %g2	! 400130e <__DYNAMIC+0x400130e>
40007de0:	8a 10 20 4c 	mov  0x4c, %g5
40007de4:	86 01 40 01 	add  %g5, %g1, %g3
40007de8:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007dec:	05 01 00 05 	sethi  %hi(0x4001400), %g2
40007df0:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 400148e <__DYNAMIC+0x400148e>
40007df4:	8a 10 20 50 	mov  0x50, %g5
40007df8:	86 01 40 01 	add  %g5, %g1, %g3
40007dfc:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e00:	05 01 00 05 	sethi  %hi(0x4001400), %g2
40007e04:	84 10 a1 92 	or  %g2, 0x192, %g2	! 4001592 <__DYNAMIC+0x4001592>
40007e08:	8a 10 20 54 	mov  0x54, %g5
40007e0c:	86 01 40 01 	add  %g5, %g1, %g3
40007e10:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e14:	05 01 00 05 	sethi  %hi(0x4001400), %g2
40007e18:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 400168e <__DYNAMIC+0x400168e>
40007e1c:	8a 10 20 58 	mov  0x58, %g5
40007e20:	86 01 40 01 	add  %g5, %g1, %g3
40007e24:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e28:	05 01 00 05 	sethi  %hi(0x4001400), %g2
40007e2c:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 400178e <__DYNAMIC+0x400178e>
40007e30:	8a 10 20 5c 	mov  0x5c, %g5
40007e34:	86 01 40 01 	add  %g5, %g1, %g3
40007e38:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e3c:	05 01 00 06 	sethi  %hi(0x4001800), %g2
40007e40:	84 10 a0 92 	or  %g2, 0x92, %g2	! 4001892 <__DYNAMIC+0x4001892>
40007e44:	8a 10 20 60 	mov  0x60, %g5
40007e48:	86 01 40 01 	add  %g5, %g1, %g3
40007e4c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e50:	88 10 23 00 	mov  0x300, %g4
40007e54:	88 00 40 04 	add  %g1, %g4, %g4
40007e58:	89 31 20 04 	srl  %g4, 4, %g4
40007e5c:	88 11 20 01 	or  %g4, 1, %g4
40007e60:	8a 10 27 fc 	mov  0x7fc, %g5
40007e64:	86 01 40 01 	add  %g5, %g1, %g3
40007e68:	c8 20 c0 00 	st  %g4, [ %g3 ]
40007e6c:	88 10 22 00 	mov  0x200, %g4
40007e70:	88 00 40 04 	add  %g1, %g4, %g4
40007e74:	89 31 20 04 	srl  %g4, 4, %g4
40007e78:	88 11 20 01 	or  %g4, 1, %g4
40007e7c:	8a 10 23 fc 	mov  0x3fc, %g5
40007e80:	86 01 40 01 	add  %g5, %g1, %g3
40007e84:	c8 20 c0 00 	st  %g4, [ %g3 ]
40007e88:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
40007e8c:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffff016 <__DYNAMIC+0xffff016>
40007e90:	8a 10 22 c0 	mov  0x2c0, %g5
40007e94:	86 01 40 01 	add  %g5, %g1, %g3
40007e98:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e9c:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
40007ea0:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffff116 <__DYNAMIC+0xffff116>
40007ea4:	8a 10 22 c4 	mov  0x2c4, %g5
40007ea8:	86 01 40 01 	add  %g5, %g1, %g3
40007eac:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007eb0:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
40007eb4:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffff216 <__DYNAMIC+0xffff216>
40007eb8:	8a 10 22 c8 	mov  0x2c8, %g5
40007ebc:	86 01 40 01 	add  %g5, %g1, %g3
40007ec0:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007ec4:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
40007ec8:	84 10 a3 16 	or  %g2, 0x316, %g2	! ffff316 <__DYNAMIC+0xffff316>
40007ecc:	8a 10 22 cc 	mov  0x2cc, %g5
40007ed0:	86 01 40 01 	add  %g5, %g1, %g3
40007ed4:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007ed8:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
40007edc:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffff416 <__DYNAMIC+0xffff416>
40007ee0:	8a 10 22 d0 	mov  0x2d0, %g5
40007ee4:	86 01 40 01 	add  %g5, %g1, %g3
40007ee8:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007eec:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
40007ef0:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffff516 <__DYNAMIC+0xffff516>
40007ef4:	8a 10 22 d4 	mov  0x2d4, %g5
40007ef8:	86 01 40 01 	add  %g5, %g1, %g3
40007efc:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f00:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
40007f04:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffff616 <__DYNAMIC+0xffff616>
40007f08:	8a 10 22 d8 	mov  0x2d8, %g5
40007f0c:	86 01 40 01 	add  %g5, %g1, %g3
40007f10:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f14:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
40007f18:	84 10 a3 16 	or  %g2, 0x316, %g2	! ffff716 <__DYNAMIC+0xffff716>
40007f1c:	8a 10 22 dc 	mov  0x2dc, %g5
40007f20:	86 01 40 01 	add  %g5, %g1, %g3
40007f24:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f28:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
40007f2c:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffff816 <__DYNAMIC+0xffff816>
40007f30:	8a 10 22 e0 	mov  0x2e0, %g5
40007f34:	86 01 40 01 	add  %g5, %g1, %g3
40007f38:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f3c:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
40007f40:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffff916 <__DYNAMIC+0xffff916>
40007f44:	8a 10 22 e4 	mov  0x2e4, %g5
40007f48:	86 01 40 01 	add  %g5, %g1, %g3
40007f4c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f50:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
40007f54:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffffa16 <__DYNAMIC+0xffffa16>
40007f58:	8a 10 22 e8 	mov  0x2e8, %g5
40007f5c:	86 01 40 01 	add  %g5, %g1, %g3
40007f60:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f64:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
40007f68:	84 10 a3 16 	or  %g2, 0x316, %g2	! ffffb16 <__DYNAMIC+0xffffb16>
40007f6c:	8a 10 22 ec 	mov  0x2ec, %g5
40007f70:	86 01 40 01 	add  %g5, %g1, %g3
40007f74:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f78:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
40007f7c:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffffc16 <__DYNAMIC+0xffffc16>
40007f80:	8a 10 22 f0 	mov  0x2f0, %g5
40007f84:	86 01 40 01 	add  %g5, %g1, %g3
40007f88:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f8c:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
40007f90:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffffd16 <__DYNAMIC+0xffffd16>
40007f94:	8a 10 22 f4 	mov  0x2f4, %g5
40007f98:	86 01 40 01 	add  %g5, %g1, %g3
40007f9c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007fa0:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
40007fa4:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffffe16 <__DYNAMIC+0xffffe16>
40007fa8:	8a 10 22 f8 	mov  0x2f8, %g5
40007fac:	86 01 40 01 	add  %g5, %g1, %g3
40007fb0:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007fb4:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
40007fb8:	84 10 a3 16 	or  %g2, 0x316, %g2	! fffff16 <__DYNAMIC+0xfffff16>
40007fbc:	8a 10 22 fc 	mov  0x2fc, %g5
40007fc0:	86 01 40 01 	add  %g5, %g1, %g3
40007fc4:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007fc8:	81 c3 e0 08 	retl 
40007fcc:	01 00 00 00 	nop 

40007fd0 <set_context_table_pointer>:
40007fd0:	03 10 00 20 	sethi  %hi(0x40008000), %g1
40007fd4:	82 10 60 00 	mov  %g1, %g1	! 40008000 <PAGE_TABLE_BASE>
40007fd8:	8a 10 28 00 	mov  0x800, %g5
40007fdc:	84 01 40 01 	add  %g5, %g1, %g2
40007fe0:	85 30 a0 04 	srl  %g2, 4, %g2
40007fe4:	84 10 a0 01 	or  %g2, 1, %g2
40007fe8:	86 10 21 00 	mov  0x100, %g3
40007fec:	c4 a0 c0 80 	sta  %g2, [ %g3 ] #ASI_N
40007ff0:	81 c3 e0 08 	retl 
40007ff4:	01 00 00 00 	nop 
40007ff8:	01 00 00 00 	nop 
40007ffc:	01 00 00 00 	nop 

40008000 <PAGE_TABLE_BASE>:
	...

40008c00 <window_overflow_trap_handler>:
40008c00:	a7 50 00 00 	rd  %wim, %l3
40008c04:	a9 2c e0 07 	sll  %l3, 7, %l4
40008c08:	a7 34 e0 01 	srl  %l3, 1, %l3
40008c0c:	a6 14 c0 14 	or  %l3, %l4, %l3
40008c10:	a6 0c e0 ff 	and  %l3, 0xff, %l3
40008c14:	81 90 00 00 	mov  %g0, %wim
40008c18:	01 00 00 00 	nop 
40008c1c:	01 00 00 00 	nop 
40008c20:	01 00 00 00 	nop 
40008c24:	81 e0 00 00 	save 
40008c28:	e0 3b a0 00 	std  %l0, [ %sp ]
40008c2c:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
40008c30:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
40008c34:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40008c38:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
40008c3c:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
40008c40:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
40008c44:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40008c48:	81 e8 00 00 	restore 
40008c4c:	81 90 00 13 	mov  %l3, %wim
40008c50:	01 00 00 00 	nop 
40008c54:	01 00 00 00 	nop 
40008c58:	01 00 00 00 	nop 
40008c5c:	81 c4 40 00 	jmp  %l1
40008c60:	81 cc 80 00 	rett  %l2

40008c64 <window_underflow_trap_handler>:
40008c64:	a7 50 00 00 	rd  %wim, %l3
40008c68:	a9 34 e0 07 	srl  %l3, 7, %l4
40008c6c:	a7 2c e0 01 	sll  %l3, 1, %l3
40008c70:	a6 14 c0 14 	or  %l3, %l4, %l3
40008c74:	a6 0c e0 ff 	and  %l3, 0xff, %l3
40008c78:	81 90 00 00 	mov  %g0, %wim
40008c7c:	01 00 00 00 	nop 
40008c80:	01 00 00 00 	nop 
40008c84:	01 00 00 00 	nop 
40008c88:	81 e8 00 00 	restore 
40008c8c:	81 e8 00 00 	restore 
40008c90:	e0 1b a0 00 	ldd  [ %sp ], %l0
40008c94:	e4 1b a0 08 	ldd  [ %sp + 8 ], %l2
40008c98:	e8 1b a0 10 	ldd  [ %sp + 0x10 ], %l4
40008c9c:	ec 1b a0 18 	ldd  [ %sp + 0x18 ], %l6
40008ca0:	f0 1b a0 20 	ldd  [ %sp + 0x20 ], %i0
40008ca4:	f4 1b a0 28 	ldd  [ %sp + 0x28 ], %i2
40008ca8:	f8 1b a0 30 	ldd  [ %sp + 0x30 ], %i4
40008cac:	fc 1b a0 38 	ldd  [ %sp + 0x38 ], %fp
40008cb0:	81 e0 00 00 	save 
40008cb4:	81 e0 00 00 	save 
40008cb8:	81 90 00 13 	mov  %l3, %wim
40008cbc:	01 00 00 00 	nop 
40008cc0:	01 00 00 00 	nop 
40008cc4:	01 00 00 00 	nop 
40008cc8:	81 c4 40 00 	jmp  %l1
40008ccc:	81 cc 80 00 	rett  %l2
40008cd0:	00 00 00 00 	unimp  0
	...

40009000 <trap_table_base>:
40009000:	91 d0 20 00 	ta  0
40009004:	01 00 00 00 	nop 
40009008:	01 00 00 00 	nop 
4000900c:	01 00 00 00 	nop 

40009010 <HW_trap_0x01>:
40009010:	91 d0 20 00 	ta  0
40009014:	01 00 00 00 	nop 
40009018:	01 00 00 00 	nop 
4000901c:	01 00 00 00 	nop 

40009020 <HW_trap_0x02>:
40009020:	91 d0 20 00 	ta  0
40009024:	01 00 00 00 	nop 
40009028:	01 00 00 00 	nop 
4000902c:	01 00 00 00 	nop 

40009030 <HW_trap_0x03>:
40009030:	91 d0 20 00 	ta  0
40009034:	01 00 00 00 	nop 
40009038:	01 00 00 00 	nop 
4000903c:	01 00 00 00 	nop 

40009040 <HW_trap_0x04>:
40009040:	91 d0 20 00 	ta  0
40009044:	01 00 00 00 	nop 
40009048:	01 00 00 00 	nop 
4000904c:	01 00 00 00 	nop 

40009050 <HW_trap_0x05>:
40009050:	10 bf fe ec 	b  40008c00 <window_overflow_trap_handler>
40009054:	01 00 00 00 	nop 
40009058:	01 00 00 00 	nop 
4000905c:	01 00 00 00 	nop 

40009060 <HW_trap_0x06>:
40009060:	10 bf ff 01 	b  40008c64 <window_underflow_trap_handler>
40009064:	01 00 00 00 	nop 
40009068:	01 00 00 00 	nop 
4000906c:	01 00 00 00 	nop 

40009070 <HW_trap_0x07>:
40009070:	91 d0 20 00 	ta  0
40009074:	01 00 00 00 	nop 
40009078:	01 00 00 00 	nop 
4000907c:	01 00 00 00 	nop 

40009080 <HW_trap_0x08>:
40009080:	91 d0 20 00 	ta  0
40009084:	01 00 00 00 	nop 
40009088:	01 00 00 00 	nop 
4000908c:	01 00 00 00 	nop 

40009090 <HW_trap_0x09>:
40009090:	91 d0 20 00 	ta  0
40009094:	01 00 00 00 	nop 
40009098:	01 00 00 00 	nop 
4000909c:	01 00 00 00 	nop 

400090a0 <HW_trap_0x0a>:
400090a0:	91 d0 20 00 	ta  0
400090a4:	01 00 00 00 	nop 
400090a8:	01 00 00 00 	nop 
400090ac:	01 00 00 00 	nop 

400090b0 <HW_trap_0x0b>:
400090b0:	91 d0 20 00 	ta  0
400090b4:	01 00 00 00 	nop 
400090b8:	01 00 00 00 	nop 
400090bc:	01 00 00 00 	nop 

400090c0 <HW_trap_0x0c>:
400090c0:	91 d0 20 00 	ta  0
400090c4:	01 00 00 00 	nop 
400090c8:	01 00 00 00 	nop 
400090cc:	01 00 00 00 	nop 

400090d0 <HW_trap_0x0d>:
400090d0:	91 d0 20 00 	ta  0
400090d4:	01 00 00 00 	nop 
400090d8:	01 00 00 00 	nop 
400090dc:	01 00 00 00 	nop 

400090e0 <HW_trap_0x0e>:
400090e0:	91 d0 20 00 	ta  0
400090e4:	01 00 00 00 	nop 
400090e8:	01 00 00 00 	nop 
400090ec:	01 00 00 00 	nop 

400090f0 <HW_trap_0x0f>:
400090f0:	91 d0 20 00 	ta  0
400090f4:	01 00 00 00 	nop 
400090f8:	01 00 00 00 	nop 
400090fc:	01 00 00 00 	nop 

40009100 <HW_trap_0x10>:
40009100:	91 d0 20 00 	ta  0
40009104:	01 00 00 00 	nop 
40009108:	01 00 00 00 	nop 
4000910c:	01 00 00 00 	nop 

40009110 <HW_trap_0x11>:
40009110:	a1 48 00 00 	rd  %psr, %l0
40009114:	a7 58 00 00 	rd  %tbr, %l3
40009118:	10 bf f9 07 	b  40007534 <generic_vectored_isr>
4000911c:	01 00 00 00 	nop 

40009120 <HW_trap_0x12>:
40009120:	a1 48 00 00 	rd  %psr, %l0
40009124:	a7 58 00 00 	rd  %tbr, %l3
40009128:	10 bf f9 03 	b  40007534 <generic_vectored_isr>
4000912c:	01 00 00 00 	nop 

40009130 <HW_trap_0x13>:
40009130:	a1 48 00 00 	rd  %psr, %l0
40009134:	a7 58 00 00 	rd  %tbr, %l3
40009138:	10 bf f8 ff 	b  40007534 <generic_vectored_isr>
4000913c:	01 00 00 00 	nop 

40009140 <HW_trap_0x14>:
40009140:	a1 48 00 00 	rd  %psr, %l0
40009144:	a7 58 00 00 	rd  %tbr, %l3
40009148:	10 bf f8 fb 	b  40007534 <generic_vectored_isr>
4000914c:	01 00 00 00 	nop 

40009150 <HW_trap_0x15>:
40009150:	a1 48 00 00 	rd  %psr, %l0
40009154:	a7 58 00 00 	rd  %tbr, %l3
40009158:	10 bf f8 f7 	b  40007534 <generic_vectored_isr>
4000915c:	01 00 00 00 	nop 

40009160 <HW_trap_0x16>:
40009160:	a1 48 00 00 	rd  %psr, %l0
40009164:	a7 58 00 00 	rd  %tbr, %l3
40009168:	10 bf f8 f3 	b  40007534 <generic_vectored_isr>
4000916c:	01 00 00 00 	nop 

40009170 <HW_trap_0x17>:
40009170:	a1 48 00 00 	rd  %psr, %l0
40009174:	a7 58 00 00 	rd  %tbr, %l3
40009178:	10 bf f8 ef 	b  40007534 <generic_vectored_isr>
4000917c:	01 00 00 00 	nop 

40009180 <HW_trap_0x18>:
40009180:	a1 48 00 00 	rd  %psr, %l0
40009184:	a7 58 00 00 	rd  %tbr, %l3
40009188:	10 bf f8 eb 	b  40007534 <generic_vectored_isr>
4000918c:	01 00 00 00 	nop 

40009190 <HW_trap_0x19>:
40009190:	a1 48 00 00 	rd  %psr, %l0
40009194:	a7 58 00 00 	rd  %tbr, %l3
40009198:	10 bf f8 e7 	b  40007534 <generic_vectored_isr>
4000919c:	01 00 00 00 	nop 

400091a0 <HW_trap_0x1a>:
400091a0:	a1 48 00 00 	rd  %psr, %l0
400091a4:	a7 58 00 00 	rd  %tbr, %l3
400091a8:	10 bf f8 e3 	b  40007534 <generic_vectored_isr>
400091ac:	01 00 00 00 	nop 

400091b0 <HW_trap_0x1b>:
400091b0:	a1 48 00 00 	rd  %psr, %l0
400091b4:	a7 58 00 00 	rd  %tbr, %l3
400091b8:	10 bf f8 df 	b  40007534 <generic_vectored_isr>
400091bc:	01 00 00 00 	nop 

400091c0 <HW_trap_0x1c>:
400091c0:	a1 48 00 00 	rd  %psr, %l0
400091c4:	a7 58 00 00 	rd  %tbr, %l3
400091c8:	10 bf f8 db 	b  40007534 <generic_vectored_isr>
400091cc:	01 00 00 00 	nop 

400091d0 <HW_trap_0x1d>:
400091d0:	a1 48 00 00 	rd  %psr, %l0
400091d4:	a7 58 00 00 	rd  %tbr, %l3
400091d8:	10 bf f8 d7 	b  40007534 <generic_vectored_isr>
400091dc:	01 00 00 00 	nop 

400091e0 <HW_trap_0x1e>:
400091e0:	a1 48 00 00 	rd  %psr, %l0
400091e4:	a7 58 00 00 	rd  %tbr, %l3
400091e8:	10 bf f8 d3 	b  40007534 <generic_vectored_isr>
400091ec:	01 00 00 00 	nop 

400091f0 <HW_trap_0x1f>:
400091f0:	a1 48 00 00 	rd  %psr, %l0
400091f4:	a7 58 00 00 	rd  %tbr, %l3
400091f8:	10 bf f8 cf 	b  40007534 <generic_vectored_isr>
400091fc:	01 00 00 00 	nop 

40009200 <HW_trap_0x20>:
40009200:	91 d0 20 00 	ta  0
40009204:	01 00 00 00 	nop 
40009208:	01 00 00 00 	nop 
4000920c:	01 00 00 00 	nop 

40009210 <HW_trap_0x21>:
40009210:	91 d0 20 00 	ta  0
40009214:	01 00 00 00 	nop 
40009218:	01 00 00 00 	nop 
4000921c:	01 00 00 00 	nop 

40009220 <HW_trap_0x22>:
40009220:	91 d0 20 00 	ta  0
40009224:	01 00 00 00 	nop 
40009228:	01 00 00 00 	nop 
4000922c:	01 00 00 00 	nop 

40009230 <HW_trap_0x23>:
40009230:	91 d0 20 00 	ta  0
40009234:	01 00 00 00 	nop 
40009238:	01 00 00 00 	nop 
4000923c:	01 00 00 00 	nop 

40009240 <HW_trap_0x24>:
40009240:	91 d0 20 00 	ta  0
40009244:	01 00 00 00 	nop 
40009248:	01 00 00 00 	nop 
4000924c:	01 00 00 00 	nop 

40009250 <HW_trap_0x25>:
40009250:	91 d0 20 00 	ta  0
40009254:	01 00 00 00 	nop 
40009258:	01 00 00 00 	nop 
4000925c:	01 00 00 00 	nop 

40009260 <HW_trap_0x26>:
40009260:	91 d0 20 00 	ta  0
40009264:	01 00 00 00 	nop 
40009268:	01 00 00 00 	nop 
4000926c:	01 00 00 00 	nop 

40009270 <HW_trap_0x27>:
40009270:	91 d0 20 00 	ta  0
40009274:	01 00 00 00 	nop 
40009278:	01 00 00 00 	nop 
4000927c:	01 00 00 00 	nop 

40009280 <HW_trap_0x28>:
40009280:	91 d0 20 00 	ta  0
40009284:	01 00 00 00 	nop 
40009288:	01 00 00 00 	nop 
4000928c:	01 00 00 00 	nop 

40009290 <HW_trap_0x29>:
40009290:	91 d0 20 00 	ta  0
40009294:	01 00 00 00 	nop 
40009298:	01 00 00 00 	nop 
4000929c:	01 00 00 00 	nop 

400092a0 <HW_trap_0x2a>:
400092a0:	91 d0 20 00 	ta  0
400092a4:	01 00 00 00 	nop 
400092a8:	01 00 00 00 	nop 
400092ac:	01 00 00 00 	nop 

400092b0 <HW_trap_0x2b>:
400092b0:	91 d0 20 00 	ta  0
400092b4:	01 00 00 00 	nop 
400092b8:	01 00 00 00 	nop 
400092bc:	01 00 00 00 	nop 

400092c0 <HW_trap_0x2c>:
400092c0:	91 d0 20 00 	ta  0
400092c4:	01 00 00 00 	nop 
400092c8:	01 00 00 00 	nop 
400092cc:	01 00 00 00 	nop 

400092d0 <HW_trap_0x2d>:
400092d0:	91 d0 20 00 	ta  0
400092d4:	01 00 00 00 	nop 
400092d8:	01 00 00 00 	nop 
400092dc:	01 00 00 00 	nop 

400092e0 <HW_trap_0x2e>:
400092e0:	91 d0 20 00 	ta  0
400092e4:	01 00 00 00 	nop 
400092e8:	01 00 00 00 	nop 
400092ec:	01 00 00 00 	nop 

400092f0 <HW_trap_0x2f>:
400092f0:	91 d0 20 00 	ta  0
400092f4:	01 00 00 00 	nop 
400092f8:	01 00 00 00 	nop 
400092fc:	01 00 00 00 	nop 

40009300 <HW_trap_0x30>:
40009300:	91 d0 20 00 	ta  0
40009304:	01 00 00 00 	nop 
40009308:	01 00 00 00 	nop 
4000930c:	01 00 00 00 	nop 

40009310 <HW_trap_0x31>:
40009310:	91 d0 20 00 	ta  0
40009314:	01 00 00 00 	nop 
40009318:	01 00 00 00 	nop 
4000931c:	01 00 00 00 	nop 

40009320 <HW_trap_0x32>:
40009320:	91 d0 20 00 	ta  0
40009324:	01 00 00 00 	nop 
40009328:	01 00 00 00 	nop 
4000932c:	01 00 00 00 	nop 

40009330 <HW_trap_0x33>:
40009330:	91 d0 20 00 	ta  0
40009334:	01 00 00 00 	nop 
40009338:	01 00 00 00 	nop 
4000933c:	01 00 00 00 	nop 

40009340 <HW_trap_0x34>:
40009340:	91 d0 20 00 	ta  0
40009344:	01 00 00 00 	nop 
40009348:	01 00 00 00 	nop 
4000934c:	01 00 00 00 	nop 

40009350 <HW_trap_0x35>:
40009350:	91 d0 20 00 	ta  0
40009354:	01 00 00 00 	nop 
40009358:	01 00 00 00 	nop 
4000935c:	01 00 00 00 	nop 

40009360 <HW_trap_0x36>:
40009360:	91 d0 20 00 	ta  0
40009364:	01 00 00 00 	nop 
40009368:	01 00 00 00 	nop 
4000936c:	01 00 00 00 	nop 

40009370 <HW_trap_0x37>:
40009370:	91 d0 20 00 	ta  0
40009374:	01 00 00 00 	nop 
40009378:	01 00 00 00 	nop 
4000937c:	01 00 00 00 	nop 

40009380 <HW_trap_0x38>:
40009380:	91 d0 20 00 	ta  0
40009384:	01 00 00 00 	nop 
40009388:	01 00 00 00 	nop 
4000938c:	01 00 00 00 	nop 

40009390 <HW_trap_0x39>:
40009390:	91 d0 20 00 	ta  0
40009394:	01 00 00 00 	nop 
40009398:	01 00 00 00 	nop 
4000939c:	01 00 00 00 	nop 

400093a0 <HW_trap_0x3a>:
400093a0:	91 d0 20 00 	ta  0
400093a4:	01 00 00 00 	nop 
400093a8:	01 00 00 00 	nop 
400093ac:	01 00 00 00 	nop 

400093b0 <HW_trap_0x3b>:
400093b0:	91 d0 20 00 	ta  0
400093b4:	01 00 00 00 	nop 
400093b8:	01 00 00 00 	nop 
400093bc:	01 00 00 00 	nop 

400093c0 <HW_trap_0x3c>:
400093c0:	91 d0 20 00 	ta  0
400093c4:	01 00 00 00 	nop 
400093c8:	01 00 00 00 	nop 
400093cc:	01 00 00 00 	nop 

400093d0 <HW_trap_0x3d>:
400093d0:	91 d0 20 00 	ta  0
400093d4:	01 00 00 00 	nop 
400093d8:	01 00 00 00 	nop 
400093dc:	01 00 00 00 	nop 

400093e0 <HW_trap_0x3e>:
400093e0:	91 d0 20 00 	ta  0
400093e4:	01 00 00 00 	nop 
400093e8:	01 00 00 00 	nop 
400093ec:	01 00 00 00 	nop 

400093f0 <HW_trap_0x3f>:
400093f0:	91 d0 20 00 	ta  0
400093f4:	01 00 00 00 	nop 
400093f8:	01 00 00 00 	nop 
400093fc:	01 00 00 00 	nop 

40009400 <HW_trap_0x40>:
40009400:	91 d0 20 00 	ta  0
40009404:	01 00 00 00 	nop 
40009408:	01 00 00 00 	nop 
4000940c:	01 00 00 00 	nop 

40009410 <HW_trap_0x41>:
40009410:	91 d0 20 00 	ta  0
40009414:	01 00 00 00 	nop 
40009418:	01 00 00 00 	nop 
4000941c:	01 00 00 00 	nop 

40009420 <HW_trap_0x42>:
40009420:	91 d0 20 00 	ta  0
40009424:	01 00 00 00 	nop 
40009428:	01 00 00 00 	nop 
4000942c:	01 00 00 00 	nop 

40009430 <HW_trap_0x43>:
40009430:	91 d0 20 00 	ta  0
40009434:	01 00 00 00 	nop 
40009438:	01 00 00 00 	nop 
4000943c:	01 00 00 00 	nop 

40009440 <HW_trap_0x44>:
40009440:	91 d0 20 00 	ta  0
40009444:	01 00 00 00 	nop 
40009448:	01 00 00 00 	nop 
4000944c:	01 00 00 00 	nop 

40009450 <HW_trap_0x45>:
40009450:	91 d0 20 00 	ta  0
40009454:	01 00 00 00 	nop 
40009458:	01 00 00 00 	nop 
4000945c:	01 00 00 00 	nop 

40009460 <HW_trap_0x46>:
40009460:	91 d0 20 00 	ta  0
40009464:	01 00 00 00 	nop 
40009468:	01 00 00 00 	nop 
4000946c:	01 00 00 00 	nop 

40009470 <HW_trap_0x47>:
40009470:	91 d0 20 00 	ta  0
40009474:	01 00 00 00 	nop 
40009478:	01 00 00 00 	nop 
4000947c:	01 00 00 00 	nop 

40009480 <HW_trap_0x48>:
40009480:	91 d0 20 00 	ta  0
40009484:	01 00 00 00 	nop 
40009488:	01 00 00 00 	nop 
4000948c:	01 00 00 00 	nop 

40009490 <HW_trap_0x49>:
40009490:	91 d0 20 00 	ta  0
40009494:	01 00 00 00 	nop 
40009498:	01 00 00 00 	nop 
4000949c:	01 00 00 00 	nop 

400094a0 <HW_trap_0x4a>:
400094a0:	91 d0 20 00 	ta  0
400094a4:	01 00 00 00 	nop 
400094a8:	01 00 00 00 	nop 
400094ac:	01 00 00 00 	nop 

400094b0 <HW_trap_0x4b>:
400094b0:	91 d0 20 00 	ta  0
400094b4:	01 00 00 00 	nop 
400094b8:	01 00 00 00 	nop 
400094bc:	01 00 00 00 	nop 

400094c0 <HW_trap_0x4c>:
400094c0:	91 d0 20 00 	ta  0
400094c4:	01 00 00 00 	nop 
400094c8:	01 00 00 00 	nop 
400094cc:	01 00 00 00 	nop 

400094d0 <HW_trap_0x4d>:
400094d0:	91 d0 20 00 	ta  0
400094d4:	01 00 00 00 	nop 
400094d8:	01 00 00 00 	nop 
400094dc:	01 00 00 00 	nop 

400094e0 <HW_trap_0x4e>:
400094e0:	91 d0 20 00 	ta  0
400094e4:	01 00 00 00 	nop 
400094e8:	01 00 00 00 	nop 
400094ec:	01 00 00 00 	nop 

400094f0 <HW_trap_0x4f>:
400094f0:	91 d0 20 00 	ta  0
400094f4:	01 00 00 00 	nop 
400094f8:	01 00 00 00 	nop 
400094fc:	01 00 00 00 	nop 

40009500 <HW_trap_0x50>:
40009500:	91 d0 20 00 	ta  0
40009504:	01 00 00 00 	nop 
40009508:	01 00 00 00 	nop 
4000950c:	01 00 00 00 	nop 

40009510 <HW_trap_0x51>:
40009510:	91 d0 20 00 	ta  0
40009514:	01 00 00 00 	nop 
40009518:	01 00 00 00 	nop 
4000951c:	01 00 00 00 	nop 

40009520 <HW_trap_0x52>:
40009520:	91 d0 20 00 	ta  0
40009524:	01 00 00 00 	nop 
40009528:	01 00 00 00 	nop 
4000952c:	01 00 00 00 	nop 

40009530 <HW_trap_0x53>:
40009530:	91 d0 20 00 	ta  0
40009534:	01 00 00 00 	nop 
40009538:	01 00 00 00 	nop 
4000953c:	01 00 00 00 	nop 

40009540 <HW_trap_0x54>:
40009540:	91 d0 20 00 	ta  0
40009544:	01 00 00 00 	nop 
40009548:	01 00 00 00 	nop 
4000954c:	01 00 00 00 	nop 

40009550 <HW_trap_0x55>:
40009550:	91 d0 20 00 	ta  0
40009554:	01 00 00 00 	nop 
40009558:	01 00 00 00 	nop 
4000955c:	01 00 00 00 	nop 

40009560 <HW_trap_0x56>:
40009560:	91 d0 20 00 	ta  0
40009564:	01 00 00 00 	nop 
40009568:	01 00 00 00 	nop 
4000956c:	01 00 00 00 	nop 

40009570 <HW_trap_0x57>:
40009570:	91 d0 20 00 	ta  0
40009574:	01 00 00 00 	nop 
40009578:	01 00 00 00 	nop 
4000957c:	01 00 00 00 	nop 

40009580 <HW_trap_0x58>:
40009580:	91 d0 20 00 	ta  0
40009584:	01 00 00 00 	nop 
40009588:	01 00 00 00 	nop 
4000958c:	01 00 00 00 	nop 

40009590 <HW_trap_0x59>:
40009590:	91 d0 20 00 	ta  0
40009594:	01 00 00 00 	nop 
40009598:	01 00 00 00 	nop 
4000959c:	01 00 00 00 	nop 

400095a0 <HW_trap_0x5a>:
400095a0:	91 d0 20 00 	ta  0
400095a4:	01 00 00 00 	nop 
400095a8:	01 00 00 00 	nop 
400095ac:	01 00 00 00 	nop 

400095b0 <HW_trap_0x5b>:
400095b0:	91 d0 20 00 	ta  0
400095b4:	01 00 00 00 	nop 
400095b8:	01 00 00 00 	nop 
400095bc:	01 00 00 00 	nop 

400095c0 <HW_trap_0x5c>:
400095c0:	91 d0 20 00 	ta  0
400095c4:	01 00 00 00 	nop 
400095c8:	01 00 00 00 	nop 
400095cc:	01 00 00 00 	nop 

400095d0 <HW_trap_0x5d>:
400095d0:	91 d0 20 00 	ta  0
400095d4:	01 00 00 00 	nop 
400095d8:	01 00 00 00 	nop 
400095dc:	01 00 00 00 	nop 

400095e0 <HW_trap_0x5e>:
400095e0:	91 d0 20 00 	ta  0
400095e4:	01 00 00 00 	nop 
400095e8:	01 00 00 00 	nop 
400095ec:	01 00 00 00 	nop 

400095f0 <HW_trap_0x5f>:
400095f0:	91 d0 20 00 	ta  0
400095f4:	01 00 00 00 	nop 
400095f8:	01 00 00 00 	nop 
400095fc:	01 00 00 00 	nop 

40009600 <HW_trap_0x60>:
40009600:	91 d0 20 00 	ta  0
40009604:	01 00 00 00 	nop 
40009608:	01 00 00 00 	nop 
4000960c:	01 00 00 00 	nop 

40009610 <HW_trap_0x61>:
40009610:	91 d0 20 00 	ta  0
40009614:	01 00 00 00 	nop 
40009618:	01 00 00 00 	nop 
4000961c:	01 00 00 00 	nop 

40009620 <HW_trap_0x62>:
40009620:	91 d0 20 00 	ta  0
40009624:	01 00 00 00 	nop 
40009628:	01 00 00 00 	nop 
4000962c:	01 00 00 00 	nop 

40009630 <HW_trap_0x63>:
40009630:	91 d0 20 00 	ta  0
40009634:	01 00 00 00 	nop 
40009638:	01 00 00 00 	nop 
4000963c:	01 00 00 00 	nop 

40009640 <HW_trap_0x64>:
40009640:	91 d0 20 00 	ta  0
40009644:	01 00 00 00 	nop 
40009648:	01 00 00 00 	nop 
4000964c:	01 00 00 00 	nop 

40009650 <HW_trap_0x65>:
40009650:	91 d0 20 00 	ta  0
40009654:	01 00 00 00 	nop 
40009658:	01 00 00 00 	nop 
4000965c:	01 00 00 00 	nop 

40009660 <HW_trap_0x66>:
40009660:	91 d0 20 00 	ta  0
40009664:	01 00 00 00 	nop 
40009668:	01 00 00 00 	nop 
4000966c:	01 00 00 00 	nop 

40009670 <HW_trap_0x67>:
40009670:	91 d0 20 00 	ta  0
40009674:	01 00 00 00 	nop 
40009678:	01 00 00 00 	nop 
4000967c:	01 00 00 00 	nop 

40009680 <HW_trap_0x68>:
40009680:	91 d0 20 00 	ta  0
40009684:	01 00 00 00 	nop 
40009688:	01 00 00 00 	nop 
4000968c:	01 00 00 00 	nop 

40009690 <HW_trap_0x69>:
40009690:	91 d0 20 00 	ta  0
40009694:	01 00 00 00 	nop 
40009698:	01 00 00 00 	nop 
4000969c:	01 00 00 00 	nop 

400096a0 <HW_trap_0x6a>:
400096a0:	91 d0 20 00 	ta  0
400096a4:	01 00 00 00 	nop 
400096a8:	01 00 00 00 	nop 
400096ac:	01 00 00 00 	nop 

400096b0 <HW_trap_0x6b>:
400096b0:	91 d0 20 00 	ta  0
400096b4:	01 00 00 00 	nop 
400096b8:	01 00 00 00 	nop 
400096bc:	01 00 00 00 	nop 

400096c0 <HW_trap_0x6c>:
400096c0:	91 d0 20 00 	ta  0
400096c4:	01 00 00 00 	nop 
400096c8:	01 00 00 00 	nop 
400096cc:	01 00 00 00 	nop 

400096d0 <HW_trap_0x6d>:
400096d0:	91 d0 20 00 	ta  0
400096d4:	01 00 00 00 	nop 
400096d8:	01 00 00 00 	nop 
400096dc:	01 00 00 00 	nop 

400096e0 <HW_trap_0x6e>:
400096e0:	91 d0 20 00 	ta  0
400096e4:	01 00 00 00 	nop 
400096e8:	01 00 00 00 	nop 
400096ec:	01 00 00 00 	nop 

400096f0 <HW_trap_0x6f>:
400096f0:	91 d0 20 00 	ta  0
400096f4:	01 00 00 00 	nop 
400096f8:	01 00 00 00 	nop 
400096fc:	01 00 00 00 	nop 

40009700 <HW_trap_0x70>:
40009700:	91 d0 20 00 	ta  0
40009704:	01 00 00 00 	nop 
40009708:	01 00 00 00 	nop 
4000970c:	01 00 00 00 	nop 

40009710 <HW_trap_0x71>:
40009710:	91 d0 20 00 	ta  0
40009714:	01 00 00 00 	nop 
40009718:	01 00 00 00 	nop 
4000971c:	01 00 00 00 	nop 

40009720 <HW_trap_0x72>:
40009720:	91 d0 20 00 	ta  0
40009724:	01 00 00 00 	nop 
40009728:	01 00 00 00 	nop 
4000972c:	01 00 00 00 	nop 

40009730 <HW_trap_0x73>:
40009730:	91 d0 20 00 	ta  0
40009734:	01 00 00 00 	nop 
40009738:	01 00 00 00 	nop 
4000973c:	01 00 00 00 	nop 

40009740 <HW_trap_0x74>:
40009740:	91 d0 20 00 	ta  0
40009744:	01 00 00 00 	nop 
40009748:	01 00 00 00 	nop 
4000974c:	01 00 00 00 	nop 

40009750 <HW_trap_0x75>:
40009750:	91 d0 20 00 	ta  0
40009754:	01 00 00 00 	nop 
40009758:	01 00 00 00 	nop 
4000975c:	01 00 00 00 	nop 

40009760 <HW_trap_0x76>:
40009760:	91 d0 20 00 	ta  0
40009764:	01 00 00 00 	nop 
40009768:	01 00 00 00 	nop 
4000976c:	01 00 00 00 	nop 

40009770 <HW_trap_0x77>:
40009770:	91 d0 20 00 	ta  0
40009774:	01 00 00 00 	nop 
40009778:	01 00 00 00 	nop 
4000977c:	01 00 00 00 	nop 

40009780 <HW_trap_0x78>:
40009780:	91 d0 20 00 	ta  0
40009784:	01 00 00 00 	nop 
40009788:	01 00 00 00 	nop 
4000978c:	01 00 00 00 	nop 

40009790 <HW_trap_0x79>:
40009790:	91 d0 20 00 	ta  0
40009794:	01 00 00 00 	nop 
40009798:	01 00 00 00 	nop 
4000979c:	01 00 00 00 	nop 

400097a0 <HW_trap_0x7a>:
400097a0:	91 d0 20 00 	ta  0
400097a4:	01 00 00 00 	nop 
400097a8:	01 00 00 00 	nop 
400097ac:	01 00 00 00 	nop 

400097b0 <HW_trap_0x7b>:
400097b0:	91 d0 20 00 	ta  0
400097b4:	01 00 00 00 	nop 
400097b8:	01 00 00 00 	nop 
400097bc:	01 00 00 00 	nop 

400097c0 <HW_trap_0x7c>:
400097c0:	91 d0 20 00 	ta  0
400097c4:	01 00 00 00 	nop 
400097c8:	01 00 00 00 	nop 
400097cc:	01 00 00 00 	nop 

400097d0 <HW_trap_0x7d>:
400097d0:	91 d0 20 00 	ta  0
400097d4:	01 00 00 00 	nop 
400097d8:	01 00 00 00 	nop 
400097dc:	01 00 00 00 	nop 

400097e0 <HW_trap_0x7e>:
400097e0:	91 d0 20 00 	ta  0
400097e4:	01 00 00 00 	nop 
400097e8:	01 00 00 00 	nop 
400097ec:	01 00 00 00 	nop 

400097f0 <HW_trap_0x7f>:
400097f0:	91 d0 20 00 	ta  0
400097f4:	01 00 00 00 	nop 
400097f8:	01 00 00 00 	nop 
400097fc:	01 00 00 00 	nop 

40009800 <SW_trap_0x80>:
40009800:	91 d0 20 00 	ta  0
40009804:	01 00 00 00 	nop 
40009808:	01 00 00 00 	nop 
4000980c:	01 00 00 00 	nop 

40009810 <SW_trap_0x81>:
40009810:	a1 48 00 00 	rd  %psr, %l0
40009814:	a7 58 00 00 	rd  %tbr, %l3
40009818:	10 bf f7 83 	b  40007624 <generic_vectored_sw_trap>
4000981c:	01 00 00 00 	nop 

40009820 <SW_trap_0x82>:
40009820:	a1 48 00 00 	rd  %psr, %l0
40009824:	a7 58 00 00 	rd  %tbr, %l3
40009828:	10 bf f7 7f 	b  40007624 <generic_vectored_sw_trap>
4000982c:	01 00 00 00 	nop 

40009830 <SW_trap_0x83>:
40009830:	a1 48 00 00 	rd  %psr, %l0
40009834:	a7 58 00 00 	rd  %tbr, %l3
40009838:	10 bf f7 7b 	b  40007624 <generic_vectored_sw_trap>
4000983c:	01 00 00 00 	nop 

40009840 <SW_trap_0x84>:
40009840:	a1 48 00 00 	rd  %psr, %l0
40009844:	a7 58 00 00 	rd  %tbr, %l3
40009848:	10 bf f7 77 	b  40007624 <generic_vectored_sw_trap>
4000984c:	01 00 00 00 	nop 

40009850 <SW_trap_0x85>:
40009850:	a1 48 00 00 	rd  %psr, %l0
40009854:	a7 58 00 00 	rd  %tbr, %l3
40009858:	10 bf f7 73 	b  40007624 <generic_vectored_sw_trap>
4000985c:	01 00 00 00 	nop 

40009860 <SW_trap_0x86>:
40009860:	a1 48 00 00 	rd  %psr, %l0
40009864:	a7 58 00 00 	rd  %tbr, %l3
40009868:	10 bf f7 6f 	b  40007624 <generic_vectored_sw_trap>
4000986c:	01 00 00 00 	nop 

40009870 <SW_trap_0x87>:
40009870:	a1 48 00 00 	rd  %psr, %l0
40009874:	a7 58 00 00 	rd  %tbr, %l3
40009878:	10 bf f7 6b 	b  40007624 <generic_vectored_sw_trap>
4000987c:	01 00 00 00 	nop 

40009880 <SW_trap_0x88>:
40009880:	a1 48 00 00 	rd  %psr, %l0
40009884:	a7 58 00 00 	rd  %tbr, %l3
40009888:	10 bf f7 67 	b  40007624 <generic_vectored_sw_trap>
4000988c:	01 00 00 00 	nop 

40009890 <SW_trap_0x89>:
40009890:	a1 48 00 00 	rd  %psr, %l0
40009894:	a7 58 00 00 	rd  %tbr, %l3
40009898:	10 bf f7 63 	b  40007624 <generic_vectored_sw_trap>
4000989c:	01 00 00 00 	nop 

400098a0 <SW_trap_0x8a>:
400098a0:	a1 48 00 00 	rd  %psr, %l0
400098a4:	a7 58 00 00 	rd  %tbr, %l3
400098a8:	10 bf f7 5f 	b  40007624 <generic_vectored_sw_trap>
400098ac:	01 00 00 00 	nop 

400098b0 <SW_trap_0x8b>:
400098b0:	a1 48 00 00 	rd  %psr, %l0
400098b4:	a7 58 00 00 	rd  %tbr, %l3
400098b8:	10 bf f7 5b 	b  40007624 <generic_vectored_sw_trap>
400098bc:	01 00 00 00 	nop 

400098c0 <SW_trap_0x8c>:
400098c0:	a1 48 00 00 	rd  %psr, %l0
400098c4:	a7 58 00 00 	rd  %tbr, %l3
400098c8:	10 bf f7 57 	b  40007624 <generic_vectored_sw_trap>
400098cc:	01 00 00 00 	nop 

400098d0 <SW_trap_0x8d>:
400098d0:	a1 48 00 00 	rd  %psr, %l0
400098d4:	a7 58 00 00 	rd  %tbr, %l3
400098d8:	10 bf f7 53 	b  40007624 <generic_vectored_sw_trap>
400098dc:	01 00 00 00 	nop 

400098e0 <SW_trap_0x8e>:
400098e0:	a1 48 00 00 	rd  %psr, %l0
400098e4:	a7 58 00 00 	rd  %tbr, %l3
400098e8:	10 bf f7 4f 	b  40007624 <generic_vectored_sw_trap>
400098ec:	01 00 00 00 	nop 

400098f0 <SW_trap_0x8f>:
400098f0:	a1 48 00 00 	rd  %psr, %l0
400098f4:	a7 58 00 00 	rd  %tbr, %l3
400098f8:	10 bf f7 4b 	b  40007624 <generic_vectored_sw_trap>
400098fc:	01 00 00 00 	nop 

40009900 <SW_trap_0x90>:
40009900:	a1 48 00 00 	rd  %psr, %l0
40009904:	a7 58 00 00 	rd  %tbr, %l3
40009908:	10 bf f7 86 	b  40007720 <generic_read_asr>
4000990c:	01 00 00 00 	nop 

40009910 <SW_trap_0x91>:
40009910:	10 bf f8 54 	b  40007a60 <generic_sys_go_to_supervisor>
40009914:	01 00 00 00 	nop 
40009918:	01 00 00 00 	nop 
4000991c:	01 00 00 00 	nop 

40009920 <SW_trap_0x92>:
40009920:	91 d0 20 00 	ta  0
40009924:	01 00 00 00 	nop 
40009928:	01 00 00 00 	nop 
4000992c:	01 00 00 00 	nop 

40009930 <SW_trap_0x93>:
40009930:	91 d0 20 00 	ta  0
40009934:	01 00 00 00 	nop 
40009938:	01 00 00 00 	nop 
4000993c:	01 00 00 00 	nop 

40009940 <SW_trap_0x94>:
40009940:	91 d0 20 00 	ta  0
40009944:	01 00 00 00 	nop 
40009948:	01 00 00 00 	nop 
4000994c:	01 00 00 00 	nop 

40009950 <SW_trap_0x95>:
40009950:	91 d0 20 00 	ta  0
40009954:	01 00 00 00 	nop 
40009958:	01 00 00 00 	nop 
4000995c:	01 00 00 00 	nop 

40009960 <SW_trap_0x96>:
40009960:	91 d0 20 00 	ta  0
40009964:	01 00 00 00 	nop 
40009968:	01 00 00 00 	nop 
4000996c:	01 00 00 00 	nop 

40009970 <SW_trap_0x97>:
40009970:	91 d0 20 00 	ta  0
40009974:	01 00 00 00 	nop 
40009978:	01 00 00 00 	nop 
4000997c:	01 00 00 00 	nop 

40009980 <SW_trap_0x98>:
40009980:	91 d0 20 00 	ta  0
40009984:	01 00 00 00 	nop 
40009988:	01 00 00 00 	nop 
4000998c:	01 00 00 00 	nop 

40009990 <SW_trap_0x99>:
40009990:	91 d0 20 00 	ta  0
40009994:	01 00 00 00 	nop 
40009998:	01 00 00 00 	nop 
4000999c:	01 00 00 00 	nop 

400099a0 <SW_trap_0x9a>:
400099a0:	91 d0 20 00 	ta  0
400099a4:	01 00 00 00 	nop 
400099a8:	01 00 00 00 	nop 
400099ac:	01 00 00 00 	nop 

400099b0 <SW_trap_0x9b>:
400099b0:	91 d0 20 00 	ta  0
400099b4:	01 00 00 00 	nop 
400099b8:	01 00 00 00 	nop 
400099bc:	01 00 00 00 	nop 

400099c0 <SW_trap_0x9c>:
400099c0:	91 d0 20 00 	ta  0
400099c4:	01 00 00 00 	nop 
400099c8:	01 00 00 00 	nop 
400099cc:	01 00 00 00 	nop 

400099d0 <SW_trap_0x9d>:
400099d0:	91 d0 20 00 	ta  0
400099d4:	01 00 00 00 	nop 
400099d8:	01 00 00 00 	nop 
400099dc:	01 00 00 00 	nop 

400099e0 <SW_trap_0x9e>:
400099e0:	91 d0 20 00 	ta  0
400099e4:	01 00 00 00 	nop 
400099e8:	01 00 00 00 	nop 
400099ec:	01 00 00 00 	nop 

400099f0 <SW_trap_0x9f>:
400099f0:	91 d0 20 00 	ta  0
400099f4:	01 00 00 00 	nop 
400099f8:	01 00 00 00 	nop 
400099fc:	01 00 00 00 	nop 

40009a00 <SW_trap_0xa0>:
40009a00:	91 d0 20 00 	ta  0
40009a04:	01 00 00 00 	nop 
40009a08:	01 00 00 00 	nop 
40009a0c:	01 00 00 00 	nop 

40009a10 <SW_trap_0xa1>:
40009a10:	91 d0 20 00 	ta  0
40009a14:	01 00 00 00 	nop 
40009a18:	01 00 00 00 	nop 
40009a1c:	01 00 00 00 	nop 

40009a20 <SW_trap_0xa2>:
40009a20:	91 d0 20 00 	ta  0
40009a24:	01 00 00 00 	nop 
40009a28:	01 00 00 00 	nop 
40009a2c:	01 00 00 00 	nop 

40009a30 <SW_trap_0xa3>:
40009a30:	91 d0 20 00 	ta  0
40009a34:	01 00 00 00 	nop 
40009a38:	01 00 00 00 	nop 
40009a3c:	01 00 00 00 	nop 

40009a40 <SW_trap_0xa4>:
40009a40:	91 d0 20 00 	ta  0
40009a44:	01 00 00 00 	nop 
40009a48:	01 00 00 00 	nop 
40009a4c:	01 00 00 00 	nop 

40009a50 <SW_trap_0xa5>:
40009a50:	91 d0 20 00 	ta  0
40009a54:	01 00 00 00 	nop 
40009a58:	01 00 00 00 	nop 
40009a5c:	01 00 00 00 	nop 

40009a60 <SW_trap_0xa6>:
40009a60:	91 d0 20 00 	ta  0
40009a64:	01 00 00 00 	nop 
40009a68:	01 00 00 00 	nop 
40009a6c:	01 00 00 00 	nop 

40009a70 <SW_trap_0xa7>:
40009a70:	91 d0 20 00 	ta  0
40009a74:	01 00 00 00 	nop 
40009a78:	01 00 00 00 	nop 
40009a7c:	01 00 00 00 	nop 

40009a80 <SW_trap_0xa8>:
40009a80:	91 d0 20 00 	ta  0
40009a84:	01 00 00 00 	nop 
40009a88:	01 00 00 00 	nop 
40009a8c:	01 00 00 00 	nop 

40009a90 <SW_trap_0xa9>:
40009a90:	91 d0 20 00 	ta  0
40009a94:	01 00 00 00 	nop 
40009a98:	01 00 00 00 	nop 
40009a9c:	01 00 00 00 	nop 

40009aa0 <SW_trap_0xaa>:
40009aa0:	91 d0 20 00 	ta  0
40009aa4:	01 00 00 00 	nop 
40009aa8:	01 00 00 00 	nop 
40009aac:	01 00 00 00 	nop 

40009ab0 <SW_trap_0xab>:
40009ab0:	91 d0 20 00 	ta  0
40009ab4:	01 00 00 00 	nop 
40009ab8:	01 00 00 00 	nop 
40009abc:	01 00 00 00 	nop 

40009ac0 <SW_trap_0xac>:
40009ac0:	91 d0 20 00 	ta  0
40009ac4:	01 00 00 00 	nop 
40009ac8:	01 00 00 00 	nop 
40009acc:	01 00 00 00 	nop 

40009ad0 <SW_trap_0xad>:
40009ad0:	91 d0 20 00 	ta  0
40009ad4:	01 00 00 00 	nop 
40009ad8:	01 00 00 00 	nop 
40009adc:	01 00 00 00 	nop 

40009ae0 <SW_trap_0xae>:
40009ae0:	91 d0 20 00 	ta  0
40009ae4:	01 00 00 00 	nop 
40009ae8:	01 00 00 00 	nop 
40009aec:	01 00 00 00 	nop 

40009af0 <SW_trap_0xaf>:
40009af0:	91 d0 20 00 	ta  0
40009af4:	01 00 00 00 	nop 
40009af8:	01 00 00 00 	nop 
40009afc:	01 00 00 00 	nop 

40009b00 <SW_trap_0xb0>:
40009b00:	91 d0 20 00 	ta  0
40009b04:	01 00 00 00 	nop 
40009b08:	01 00 00 00 	nop 
40009b0c:	01 00 00 00 	nop 

40009b10 <SW_trap_0xb1>:
40009b10:	91 d0 20 00 	ta  0
40009b14:	01 00 00 00 	nop 
40009b18:	01 00 00 00 	nop 
40009b1c:	01 00 00 00 	nop 

40009b20 <SW_trap_0xb2>:
40009b20:	91 d0 20 00 	ta  0
40009b24:	01 00 00 00 	nop 
40009b28:	01 00 00 00 	nop 
40009b2c:	01 00 00 00 	nop 

40009b30 <SW_trap_0xb3>:
40009b30:	91 d0 20 00 	ta  0
40009b34:	01 00 00 00 	nop 
40009b38:	01 00 00 00 	nop 
40009b3c:	01 00 00 00 	nop 

40009b40 <SW_trap_0xb4>:
40009b40:	91 d0 20 00 	ta  0
40009b44:	01 00 00 00 	nop 
40009b48:	01 00 00 00 	nop 
40009b4c:	01 00 00 00 	nop 

40009b50 <SW_trap_0xb5>:
40009b50:	91 d0 20 00 	ta  0
40009b54:	01 00 00 00 	nop 
40009b58:	01 00 00 00 	nop 
40009b5c:	01 00 00 00 	nop 

40009b60 <SW_trap_0xb6>:
40009b60:	91 d0 20 00 	ta  0
40009b64:	01 00 00 00 	nop 
40009b68:	01 00 00 00 	nop 
40009b6c:	01 00 00 00 	nop 

40009b70 <SW_trap_0xb7>:
40009b70:	91 d0 20 00 	ta  0
40009b74:	01 00 00 00 	nop 
40009b78:	01 00 00 00 	nop 
40009b7c:	01 00 00 00 	nop 

40009b80 <SW_trap_0xb8>:
40009b80:	91 d0 20 00 	ta  0
40009b84:	01 00 00 00 	nop 
40009b88:	01 00 00 00 	nop 
40009b8c:	01 00 00 00 	nop 

40009b90 <SW_trap_0xb9>:
40009b90:	91 d0 20 00 	ta  0
40009b94:	01 00 00 00 	nop 
40009b98:	01 00 00 00 	nop 
40009b9c:	01 00 00 00 	nop 

40009ba0 <SW_trap_0xba>:
40009ba0:	91 d0 20 00 	ta  0
40009ba4:	01 00 00 00 	nop 
40009ba8:	01 00 00 00 	nop 
40009bac:	01 00 00 00 	nop 

40009bb0 <SW_trap_0xbb>:
40009bb0:	91 d0 20 00 	ta  0
40009bb4:	01 00 00 00 	nop 
40009bb8:	01 00 00 00 	nop 
40009bbc:	01 00 00 00 	nop 

40009bc0 <SW_trap_0xbc>:
40009bc0:	91 d0 20 00 	ta  0
40009bc4:	01 00 00 00 	nop 
40009bc8:	01 00 00 00 	nop 
40009bcc:	01 00 00 00 	nop 

40009bd0 <SW_trap_0xbd>:
40009bd0:	91 d0 20 00 	ta  0
40009bd4:	01 00 00 00 	nop 
40009bd8:	01 00 00 00 	nop 
40009bdc:	01 00 00 00 	nop 

40009be0 <SW_trap_0xbe>:
40009be0:	91 d0 20 00 	ta  0
40009be4:	01 00 00 00 	nop 
40009be8:	01 00 00 00 	nop 
40009bec:	01 00 00 00 	nop 

40009bf0 <SW_trap_0xbf>:
40009bf0:	91 d0 20 00 	ta  0
40009bf4:	01 00 00 00 	nop 
40009bf8:	01 00 00 00 	nop 
40009bfc:	01 00 00 00 	nop 

40009c00 <SW_trap_0xc0>:
40009c00:	91 d0 20 00 	ta  0
40009c04:	01 00 00 00 	nop 
40009c08:	01 00 00 00 	nop 
40009c0c:	01 00 00 00 	nop 

40009c10 <SW_trap_0xc1>:
40009c10:	91 d0 20 00 	ta  0
40009c14:	01 00 00 00 	nop 
40009c18:	01 00 00 00 	nop 
40009c1c:	01 00 00 00 	nop 

40009c20 <SW_trap_0xc2>:
40009c20:	91 d0 20 00 	ta  0
40009c24:	01 00 00 00 	nop 
40009c28:	01 00 00 00 	nop 
40009c2c:	01 00 00 00 	nop 

40009c30 <SW_trap_0xc3>:
40009c30:	91 d0 20 00 	ta  0
40009c34:	01 00 00 00 	nop 
40009c38:	01 00 00 00 	nop 
40009c3c:	01 00 00 00 	nop 

40009c40 <SW_trap_0xc4>:
40009c40:	91 d0 20 00 	ta  0
40009c44:	01 00 00 00 	nop 
40009c48:	01 00 00 00 	nop 
40009c4c:	01 00 00 00 	nop 

40009c50 <SW_trap_0xc5>:
40009c50:	91 d0 20 00 	ta  0
40009c54:	01 00 00 00 	nop 
40009c58:	01 00 00 00 	nop 
40009c5c:	01 00 00 00 	nop 

40009c60 <SW_trap_0xc6>:
40009c60:	91 d0 20 00 	ta  0
40009c64:	01 00 00 00 	nop 
40009c68:	01 00 00 00 	nop 
40009c6c:	01 00 00 00 	nop 

40009c70 <SW_trap_0xc7>:
40009c70:	91 d0 20 00 	ta  0
40009c74:	01 00 00 00 	nop 
40009c78:	01 00 00 00 	nop 
40009c7c:	01 00 00 00 	nop 

40009c80 <SW_trap_0xc8>:
40009c80:	91 d0 20 00 	ta  0
40009c84:	01 00 00 00 	nop 
40009c88:	01 00 00 00 	nop 
40009c8c:	01 00 00 00 	nop 

40009c90 <SW_trap_0xc9>:
40009c90:	91 d0 20 00 	ta  0
40009c94:	01 00 00 00 	nop 
40009c98:	01 00 00 00 	nop 
40009c9c:	01 00 00 00 	nop 

40009ca0 <SW_trap_0xca>:
40009ca0:	91 d0 20 00 	ta  0
40009ca4:	01 00 00 00 	nop 
40009ca8:	01 00 00 00 	nop 
40009cac:	01 00 00 00 	nop 

40009cb0 <SW_trap_0xcb>:
40009cb0:	91 d0 20 00 	ta  0
40009cb4:	01 00 00 00 	nop 
40009cb8:	01 00 00 00 	nop 
40009cbc:	01 00 00 00 	nop 

40009cc0 <SW_trap_0xcc>:
40009cc0:	91 d0 20 00 	ta  0
40009cc4:	01 00 00 00 	nop 
40009cc8:	01 00 00 00 	nop 
40009ccc:	01 00 00 00 	nop 

40009cd0 <SW_trap_0xcd>:
40009cd0:	91 d0 20 00 	ta  0
40009cd4:	01 00 00 00 	nop 
40009cd8:	01 00 00 00 	nop 
40009cdc:	01 00 00 00 	nop 

40009ce0 <SW_trap_0xce>:
40009ce0:	91 d0 20 00 	ta  0
40009ce4:	01 00 00 00 	nop 
40009ce8:	01 00 00 00 	nop 
40009cec:	01 00 00 00 	nop 

40009cf0 <SW_trap_0xcf>:
40009cf0:	91 d0 20 00 	ta  0
40009cf4:	01 00 00 00 	nop 
40009cf8:	01 00 00 00 	nop 
40009cfc:	01 00 00 00 	nop 

40009d00 <SW_trap_0xd0>:
40009d00:	91 d0 20 00 	ta  0
40009d04:	01 00 00 00 	nop 
40009d08:	01 00 00 00 	nop 
40009d0c:	01 00 00 00 	nop 

40009d10 <SW_trap_0xd1>:
40009d10:	91 d0 20 00 	ta  0
40009d14:	01 00 00 00 	nop 
40009d18:	01 00 00 00 	nop 
40009d1c:	01 00 00 00 	nop 

40009d20 <SW_trap_0xd2>:
40009d20:	91 d0 20 00 	ta  0
40009d24:	01 00 00 00 	nop 
40009d28:	01 00 00 00 	nop 
40009d2c:	01 00 00 00 	nop 

40009d30 <SW_trap_0xd3>:
40009d30:	91 d0 20 00 	ta  0
40009d34:	01 00 00 00 	nop 
40009d38:	01 00 00 00 	nop 
40009d3c:	01 00 00 00 	nop 

40009d40 <SW_trap_0xd4>:
40009d40:	91 d0 20 00 	ta  0
40009d44:	01 00 00 00 	nop 
40009d48:	01 00 00 00 	nop 
40009d4c:	01 00 00 00 	nop 

40009d50 <SW_trap_0xd5>:
40009d50:	91 d0 20 00 	ta  0
40009d54:	01 00 00 00 	nop 
40009d58:	01 00 00 00 	nop 
40009d5c:	01 00 00 00 	nop 

40009d60 <SW_trap_0xd6>:
40009d60:	91 d0 20 00 	ta  0
40009d64:	01 00 00 00 	nop 
40009d68:	01 00 00 00 	nop 
40009d6c:	01 00 00 00 	nop 

40009d70 <SW_trap_0xd7>:
40009d70:	91 d0 20 00 	ta  0
40009d74:	01 00 00 00 	nop 
40009d78:	01 00 00 00 	nop 
40009d7c:	01 00 00 00 	nop 

40009d80 <SW_trap_0xd8>:
40009d80:	91 d0 20 00 	ta  0
40009d84:	01 00 00 00 	nop 
40009d88:	01 00 00 00 	nop 
40009d8c:	01 00 00 00 	nop 

40009d90 <SW_trap_0xd9>:
40009d90:	91 d0 20 00 	ta  0
40009d94:	01 00 00 00 	nop 
40009d98:	01 00 00 00 	nop 
40009d9c:	01 00 00 00 	nop 

40009da0 <SW_trap_0xda>:
40009da0:	91 d0 20 00 	ta  0
40009da4:	01 00 00 00 	nop 
40009da8:	01 00 00 00 	nop 
40009dac:	01 00 00 00 	nop 

40009db0 <SW_trap_0xdb>:
40009db0:	91 d0 20 00 	ta  0
40009db4:	01 00 00 00 	nop 
40009db8:	01 00 00 00 	nop 
40009dbc:	01 00 00 00 	nop 

40009dc0 <SW_trap_0xdc>:
40009dc0:	91 d0 20 00 	ta  0
40009dc4:	01 00 00 00 	nop 
40009dc8:	01 00 00 00 	nop 
40009dcc:	01 00 00 00 	nop 

40009dd0 <SW_trap_0xdd>:
40009dd0:	91 d0 20 00 	ta  0
40009dd4:	01 00 00 00 	nop 
40009dd8:	01 00 00 00 	nop 
40009ddc:	01 00 00 00 	nop 

40009de0 <SW_trap_0xde>:
40009de0:	91 d0 20 00 	ta  0
40009de4:	01 00 00 00 	nop 
40009de8:	01 00 00 00 	nop 
40009dec:	01 00 00 00 	nop 

40009df0 <SW_trap_0xdf>:
40009df0:	91 d0 20 00 	ta  0
40009df4:	01 00 00 00 	nop 
40009df8:	01 00 00 00 	nop 
40009dfc:	01 00 00 00 	nop 

40009e00 <SW_trap_0xe0>:
40009e00:	91 d0 20 00 	ta  0
40009e04:	01 00 00 00 	nop 
40009e08:	01 00 00 00 	nop 
40009e0c:	01 00 00 00 	nop 

40009e10 <SW_trap_0xe1>:
40009e10:	91 d0 20 00 	ta  0
40009e14:	01 00 00 00 	nop 
40009e18:	01 00 00 00 	nop 
40009e1c:	01 00 00 00 	nop 

40009e20 <SW_trap_0xe2>:
40009e20:	91 d0 20 00 	ta  0
40009e24:	01 00 00 00 	nop 
40009e28:	01 00 00 00 	nop 
40009e2c:	01 00 00 00 	nop 

40009e30 <SW_trap_0xe3>:
40009e30:	91 d0 20 00 	ta  0
40009e34:	01 00 00 00 	nop 
40009e38:	01 00 00 00 	nop 
40009e3c:	01 00 00 00 	nop 

40009e40 <SW_trap_0xe4>:
40009e40:	91 d0 20 00 	ta  0
40009e44:	01 00 00 00 	nop 
40009e48:	01 00 00 00 	nop 
40009e4c:	01 00 00 00 	nop 

40009e50 <SW_trap_0xe5>:
40009e50:	91 d0 20 00 	ta  0
40009e54:	01 00 00 00 	nop 
40009e58:	01 00 00 00 	nop 
40009e5c:	01 00 00 00 	nop 

40009e60 <SW_trap_0xe6>:
40009e60:	91 d0 20 00 	ta  0
40009e64:	01 00 00 00 	nop 
40009e68:	01 00 00 00 	nop 
40009e6c:	01 00 00 00 	nop 

40009e70 <SW_trap_0xe7>:
40009e70:	91 d0 20 00 	ta  0
40009e74:	01 00 00 00 	nop 
40009e78:	01 00 00 00 	nop 
40009e7c:	01 00 00 00 	nop 

40009e80 <SW_trap_0xe8>:
40009e80:	91 d0 20 00 	ta  0
40009e84:	01 00 00 00 	nop 
40009e88:	01 00 00 00 	nop 
40009e8c:	01 00 00 00 	nop 

40009e90 <SW_trap_0xe9>:
40009e90:	91 d0 20 00 	ta  0
40009e94:	01 00 00 00 	nop 
40009e98:	01 00 00 00 	nop 
40009e9c:	01 00 00 00 	nop 

40009ea0 <SW_trap_0xea>:
40009ea0:	91 d0 20 00 	ta  0
40009ea4:	01 00 00 00 	nop 
40009ea8:	01 00 00 00 	nop 
40009eac:	01 00 00 00 	nop 

40009eb0 <SW_trap_0xeb>:
40009eb0:	91 d0 20 00 	ta  0
40009eb4:	01 00 00 00 	nop 
40009eb8:	01 00 00 00 	nop 
40009ebc:	01 00 00 00 	nop 

40009ec0 <SW_trap_0xec>:
40009ec0:	91 d0 20 00 	ta  0
40009ec4:	01 00 00 00 	nop 
40009ec8:	01 00 00 00 	nop 
40009ecc:	01 00 00 00 	nop 

40009ed0 <SW_trap_0xed>:
40009ed0:	91 d0 20 00 	ta  0
40009ed4:	01 00 00 00 	nop 
40009ed8:	01 00 00 00 	nop 
40009edc:	01 00 00 00 	nop 

40009ee0 <SW_trap_0xee>:
40009ee0:	91 d0 20 00 	ta  0
40009ee4:	01 00 00 00 	nop 
40009ee8:	01 00 00 00 	nop 
40009eec:	01 00 00 00 	nop 

40009ef0 <SW_trap_0xef>:
40009ef0:	91 d0 20 00 	ta  0
40009ef4:	01 00 00 00 	nop 
40009ef8:	01 00 00 00 	nop 
40009efc:	01 00 00 00 	nop 

40009f00 <SW_trap_0xf0>:
40009f00:	91 d0 20 00 	ta  0
40009f04:	01 00 00 00 	nop 
40009f08:	01 00 00 00 	nop 
40009f0c:	01 00 00 00 	nop 

40009f10 <SW_trap_0xf1>:
40009f10:	91 d0 20 00 	ta  0
40009f14:	01 00 00 00 	nop 
40009f18:	01 00 00 00 	nop 
40009f1c:	01 00 00 00 	nop 

40009f20 <SW_trap_0xf2>:
40009f20:	91 d0 20 00 	ta  0
40009f24:	01 00 00 00 	nop 
40009f28:	01 00 00 00 	nop 
40009f2c:	01 00 00 00 	nop 

40009f30 <SW_trap_0xf3>:
40009f30:	91 d0 20 00 	ta  0
40009f34:	01 00 00 00 	nop 
40009f38:	01 00 00 00 	nop 
40009f3c:	01 00 00 00 	nop 

40009f40 <SW_trap_0xf4>:
40009f40:	91 d0 20 00 	ta  0
40009f44:	01 00 00 00 	nop 
40009f48:	01 00 00 00 	nop 
40009f4c:	01 00 00 00 	nop 

40009f50 <SW_trap_0xf5>:
40009f50:	91 d0 20 00 	ta  0
40009f54:	01 00 00 00 	nop 
40009f58:	01 00 00 00 	nop 
40009f5c:	01 00 00 00 	nop 

40009f60 <SW_trap_0xf6>:
40009f60:	91 d0 20 00 	ta  0
40009f64:	01 00 00 00 	nop 
40009f68:	01 00 00 00 	nop 
40009f6c:	01 00 00 00 	nop 

40009f70 <SW_trap_0xf7>:
40009f70:	91 d0 20 00 	ta  0
40009f74:	01 00 00 00 	nop 
40009f78:	01 00 00 00 	nop 
40009f7c:	01 00 00 00 	nop 

40009f80 <SW_trap_0xf8>:
40009f80:	91 d0 20 00 	ta  0
40009f84:	01 00 00 00 	nop 
40009f88:	01 00 00 00 	nop 
40009f8c:	01 00 00 00 	nop 

40009f90 <SW_trap_0xf9>:
40009f90:	91 d0 20 00 	ta  0
40009f94:	01 00 00 00 	nop 
40009f98:	01 00 00 00 	nop 
40009f9c:	01 00 00 00 	nop 

40009fa0 <SW_trap_0xfa>:
40009fa0:	91 d0 20 00 	ta  0
40009fa4:	01 00 00 00 	nop 
40009fa8:	01 00 00 00 	nop 
40009fac:	01 00 00 00 	nop 

40009fb0 <SW_trap_0xfb>:
40009fb0:	91 d0 20 00 	ta  0
40009fb4:	01 00 00 00 	nop 
40009fb8:	01 00 00 00 	nop 
40009fbc:	01 00 00 00 	nop 

40009fc0 <SW_trap_0xfc>:
40009fc0:	91 d0 20 00 	ta  0
40009fc4:	01 00 00 00 	nop 
40009fc8:	01 00 00 00 	nop 
40009fcc:	01 00 00 00 	nop 

40009fd0 <SW_trap_0xfd>:
40009fd0:	91 d0 20 00 	ta  0
40009fd4:	01 00 00 00 	nop 
40009fd8:	01 00 00 00 	nop 
40009fdc:	01 00 00 00 	nop 

40009fe0 <SW_trap_0xfe>:
40009fe0:	91 d0 20 00 	ta  0
40009fe4:	01 00 00 00 	nop 
40009fe8:	01 00 00 00 	nop 
40009fec:	01 00 00 00 	nop 
40009ff0:	01 00 00 00 	nop 
40009ff4:	01 00 00 00 	nop 
40009ff8:	01 00 00 00 	nop 
40009ffc:	01 00 00 00 	nop 

4000a000 <main>:
4000a000:	9d e3 b3 98 	save  %sp, -3176, %sp
4000a004:	92 07 b6 00 	add  %fp, -2560, %o1
4000a008:	7f ff e9 f7 	call  400047e4 <gen_tf>
4000a00c:	90 07 b4 00 	add  %fp, -3072, %o0
4000a010:	b4 07 bc 00 	add  %fp, -1024, %i2
4000a014:	13 10 00 40 	sethi  %hi(0x40010000), %o1
4000a018:	90 10 00 1a 	mov  %i2, %o0
4000a01c:	92 12 60 00 	mov  %o1, %o1
4000a020:	7f ff ec 8b 	call  4000524c <__GI_memcpy>
4000a024:	94 10 24 00 	mov  0x400, %o2
4000a028:	b6 10 00 1a 	mov  %i2, %i3
4000a02c:	a0 10 00 1e 	mov  %fp, %l0
4000a030:	82 10 00 1a 	mov  %i2, %g1
4000a034:	84 10 20 00 	clr  %g2
4000a038:	b0 07 b8 00 	add  %fp, -2048, %i0
4000a03c:	b2 07 ba 00 	add  %fp, -1536, %i1
4000a040:	c8 00 40 00 	ld  [ %g1 ], %g4
4000a044:	c6 00 60 04 	ld  [ %g1 + 4 ], %g3
4000a048:	c8 26 00 02 	st  %g4, [ %i0 + %g2 ]
4000a04c:	c6 26 40 02 	st  %g3, [ %i1 + %g2 ]
4000a050:	82 00 60 08 	add  %g1, 8, %g1
4000a054:	80 a0 40 10 	cmp  %g1, %l0
4000a058:	12 bf ff fa 	bne  4000a040 <main+0x40>
4000a05c:	84 00 a0 04 	add  %g2, 4, %g2
4000a060:	7f ff e4 ea 	call  40003408 <__ajit_get_clock_time>
4000a064:	01 00 00 00 	nop 
4000a068:	b8 10 00 08 	mov  %o0, %i4
4000a06c:	ba 10 00 09 	mov  %o1, %i5
4000a070:	90 10 00 18 	mov  %i0, %o0
4000a074:	7f ff e9 86 	call  4000468c <ct_ntt>
4000a078:	92 07 b4 00 	add  %fp, -3072, %o1
4000a07c:	90 10 00 19 	mov  %i1, %o0
4000a080:	7f ff e9 83 	call  4000468c <ct_ntt>
4000a084:	92 07 b4 00 	add  %fp, -3072, %o1
4000a088:	82 10 20 00 	clr  %g1
4000a08c:	c4 06 00 01 	ld  [ %i0 + %g1 ], %g2
4000a090:	c4 26 80 01 	st  %g2, [ %i2 + %g1 ]
4000a094:	c6 06 40 01 	ld  [ %i1 + %g1 ], %g3
4000a098:	84 06 80 01 	add  %i2, %g1, %g2
4000a09c:	82 00 60 04 	add  %g1, 4, %g1
4000a0a0:	80 a0 62 00 	cmp  %g1, 0x200
4000a0a4:	12 bf ff fa 	bne  4000a08c <main+0x8c>
4000a0a8:	c6 20 a2 00 	st  %g3, [ %g2 + 0x200 ]
4000a0ac:	7f ff e4 d7 	call  40003408 <__ajit_get_clock_time>
4000a0b0:	01 00 00 00 	nop 
4000a0b4:	92 a2 40 1d 	subcc  %o1, %i5, %o1
4000a0b8:	7f ff f0 f5 	call  4000648c <__floatundidf>
4000a0bc:	90 62 00 1c 	subx  %o0, %i4, %o0
4000a0c0:	c1 3f b3 f8 	std  %f0, [ %fp + -3080 ]
4000a0c4:	c4 1f b3 f8 	ldd  [ %fp + -3080 ], %g2
4000a0c8:	11 10 00 41 	sethi  %hi(0x40010400), %o0
4000a0cc:	92 10 00 02 	mov  %g2, %o1
4000a0d0:	94 10 00 03 	mov  %g3, %o2
4000a0d4:	7f ff e9 18 	call  40004534 <cortos_printf>
4000a0d8:	90 12 21 c8 	or  %o0, 0x1c8, %o0
4000a0dc:	11 10 00 41 	sethi  %hi(0x40010400), %o0
4000a0e0:	3b 10 00 41 	sethi  %hi(0x40010400), %i5
4000a0e4:	90 12 21 e8 	or  %o0, 0x1e8, %o0
4000a0e8:	7f ff e9 13 	call  40004534 <cortos_printf>
4000a0ec:	ba 17 62 10 	or  %i5, 0x210, %i5
4000a0f0:	d2 06 c0 00 	ld  [ %i3 ], %o1
4000a0f4:	7f ff e9 10 	call  40004534 <cortos_printf>
4000a0f8:	90 10 00 1d 	mov  %i5, %o0
4000a0fc:	b6 06 e0 04 	add  %i3, 4, %i3
4000a100:	80 a6 c0 10 	cmp  %i3, %l0
4000a104:	32 bf ff fc 	bne,a   4000a0f4 <main+0xf4>
4000a108:	d2 06 c0 00 	ld  [ %i3 ], %o1
4000a10c:	b0 10 20 00 	clr  %i0
4000a110:	11 10 00 41 	sethi  %hi(0x40010400), %o0
4000a114:	7f ff e9 08 	call  40004534 <cortos_printf>
4000a118:	90 12 21 c0 	or  %o0, 0x1c0, %o0	! 400105c0 <__clz_tab+0x130>
4000a11c:	81 c7 e0 08 	ret 
4000a120:	81 e8 00 00 	restore 

4000a124 <__sparc_get_pc_thunk.l7>:
4000a124:	81 c3 e0 08 	retl 
4000a128:	ae 03 c0 17 	add  %o7, %l7, %l7
