Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: nexys3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "nexys3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "nexys3"
Output Format                      : NGC
Target Device                      : xc3sd1800a-4-fg676

---- Source Options
Top Module Name                    : nexys3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "seq_mult.v" in library work
Compiling verilog include file "seq_definitions.v"
Compiling verilog file "seq_add.v" in library work
Module <seq_mult> compiled
Compiling verilog include file "seq_definitions.v"
Compiling verilog file "uart_fifo.v" in library work
Module <seq_add> compiled
Compiling verilog file "uart.v" in library work
Module <uart_fifo> compiled
Compiling verilog file "seq_rf.v" in library work
Module <uart> compiled
Compiling verilog include file "seq_definitions.v"
Compiling verilog file "seq_alu.v" in library work
Module <seq_rf> compiled
Compiling verilog include file "seq_definitions.v"
Compiling verilog file "uart_top.v" in library work
Module <seq_alu> compiled
Compiling verilog include file "seq_definitions.v"
Compiling verilog file "seq.v" in library work
Module <uart_top> compiled
Compiling verilog include file "seq_definitions.v"
Compiling verilog file "nexys3.v" in library work
Module <seq> compiled
Compiling verilog include file "seq_definitions.v"
Module <nexys3> compiled
No errors in compilation
Analysis of file <"nexys3.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <nexys3> in library <work> with parameters.
	alu_width = "00000000000000000000000000010000"
	seq_dp_width = "00000000000000000000000000010000"
	seq_im_width = "00000000000000000000000000000100"
	seq_in_width = "00000000000000000000000000001000"
	seq_num_regs = "00000000000000000000000000000100"
	seq_op_add = "01"
	seq_op_mult = "10"
	seq_op_push = "00"
	seq_op_send = "11"
	seq_op_width = "00000000000000000000000000000010"
	seq_rf_width = "00000000000000000000000000010000"
	seq_rn_width = "00000000000000000000000000000010"
	uart_num_nib = "00000000000000000000000000000100"

Analyzing hierarchy for module <seq> in library <work> with parameters.
	alu_width = "00000000000000000000000000010000"
	seq_dp_width = "00000000000000000000000000010000"
	seq_im_width = "00000000000000000000000000000100"
	seq_in_width = "00000000000000000000000000001000"
	seq_num_regs = "00000000000000000000000000000100"
	seq_op_add = "01"
	seq_op_mult = "10"
	seq_op_push = "00"
	seq_op_send = "11"
	seq_op_width = "00000000000000000000000000000010"
	seq_rf_width = "00000000000000000000000000010000"
	seq_rn_width = "00000000000000000000000000000010"
	uart_num_nib = "00000000000000000000000000000100"

Analyzing hierarchy for module <uart_top> in library <work> with parameters.
	alu_width = "00000000000000000000000000010000"
	seq_dp_width = "00000000000000000000000000010000"
	seq_im_width = "00000000000000000000000000000100"
	seq_in_width = "00000000000000000000000000001000"
	seq_num_regs = "00000000000000000000000000000100"
	seq_op_add = "01"
	seq_op_mult = "10"
	seq_op_push = "00"
	seq_op_send = "11"
	seq_op_width = "00000000000000000000000000000010"
	seq_rf_width = "00000000000000000000000000010000"
	seq_rn_width = "00000000000000000000000000000010"
	stCR = "00000000000000000000000000001001"
	stIdle = "00000000000000000000000000000000"
	stNL = "00000000000000000000000000001000"
	stNib1 = "00000000000000000000000000000100"
	stReg1 = "00000000000000000000000000000001"
	stReg2 = "00000000000000000000000000000010"
	stReg3 = "00000000000000000000000000000011"
	uart_num_nib = "00000000000000000000000000000100"

Analyzing hierarchy for module <seq_rf> in library <work> with parameters.
	alu_width = "00000000000000000000000000010000"
	seq_dp_width = "00000000000000000000000000010000"
	seq_im_width = "00000000000000000000000000000100"
	seq_in_width = "00000000000000000000000000001000"
	seq_num_regs = "00000000000000000000000000000100"
	seq_op_add = "01"
	seq_op_mult = "10"
	seq_op_push = "00"
	seq_op_send = "11"
	seq_op_width = "00000000000000000000000000000010"
	seq_rf_width = "00000000000000000000000000010000"
	seq_rn_width = "00000000000000000000000000000010"
	uart_num_nib = "00000000000000000000000000000100"

Analyzing hierarchy for module <seq_alu> in library <work> with parameters.
	alu_width = "00000000000000000000000000010000"
	seq_dp_width = "00000000000000000000000000010000"
	seq_im_width = "00000000000000000000000000000100"
	seq_in_width = "00000000000000000000000000001000"
	seq_num_regs = "00000000000000000000000000000100"
	seq_op_add = "01"
	seq_op_mult = "10"
	seq_op_push = "00"
	seq_op_send = "11"
	seq_op_width = "00000000000000000000000000000010"
	seq_rf_width = "00000000000000000000000000010000"
	seq_rn_width = "00000000000000000000000000000010"
	uart_num_nib = "00000000000000000000000000000100"

Analyzing hierarchy for module <uart_fifo> in library <work> with parameters.
	size = "00000000000000000000010000000000"
	sizew = "00000000000000000000000000001010"

Analyzing hierarchy for module <uart> in library <work> with parameters.
	CLOCK_DIVIDE = "00000000000000000000000000011001"
	RX_CHECK_START = "00000000000000000000000000000001"
	RX_CHECK_STOP = "00000000000000000000000000000011"
	RX_DELAY_RESTART = "00000000000000000000000000000100"
	RX_ERROR = "00000000000000000000000000000101"
	RX_IDLE = "00000000000000000000000000000000"
	RX_READ_BITS = "00000000000000000000000000000010"
	RX_RECEIVED = "00000000000000000000000000000110"
	TX_DELAY_RESTART = "00000000000000000000000000000010"
	TX_IDLE = "00000000000000000000000000000000"
	TX_SENDING = "00000000000000000000000000000001"

Analyzing hierarchy for module <seq_add> in library <work> with parameters.
	alu_width = "00000000000000000000000000010000"
	seq_dp_width = "00000000000000000000000000010000"
	seq_im_width = "00000000000000000000000000000100"
	seq_in_width = "00000000000000000000000000001000"
	seq_num_regs = "00000000000000000000000000000100"
	seq_op_add = "01"
	seq_op_mult = "10"
	seq_op_push = "00"
	seq_op_send = "11"
	seq_op_width = "00000000000000000000000000000010"
	seq_rf_width = "00000000000000000000000000010000"
	seq_rn_width = "00000000000000000000000000000010"
	uart_num_nib = "00000000000000000000000000000100"

Analyzing hierarchy for module <seq_mult> in library <work> with parameters.
	alu_width = "00000000000000000000000000010000"
	seq_dp_width = "00000000000000000000000000010000"
	seq_im_width = "00000000000000000000000000000100"
	seq_in_width = "00000000000000000000000000001000"
	seq_num_regs = "00000000000000000000000000000100"
	seq_op_add = "01"
	seq_op_mult = "10"
	seq_op_push = "00"
	seq_op_send = "11"
	seq_op_width = "00000000000000000000000000000010"
	seq_rf_width = "00000000000000000000000000010000"
	seq_rn_width = "00000000000000000000000000000010"
	uart_num_nib = "00000000000000000000000000000100"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <nexys3>.
	alu_width = 32'sb00000000000000000000000000010000
	seq_dp_width = 32'sb00000000000000000000000000010000
	seq_im_width = 32'sb00000000000000000000000000000100
	seq_in_width = 32'sb00000000000000000000000000001000
	seq_num_regs = 32'sb00000000000000000000000000000100
	seq_op_add = 2'b01
	seq_op_mult = 2'b10
	seq_op_push = 2'b00
	seq_op_send = 2'b11
	seq_op_width = 32'sb00000000000000000000000000000010
	seq_rf_width = 32'sb00000000000000000000000000010000
	seq_rn_width = 32'sb00000000000000000000000000000010
	uart_num_nib = 32'sb00000000000000000000000000000100
Module <nexys3> is correct for synthesis.
 
Analyzing module <seq> in library <work>.
	alu_width = 32'sb00000000000000000000000000010000
	seq_dp_width = 32'sb00000000000000000000000000010000
	seq_im_width = 32'sb00000000000000000000000000000100
	seq_in_width = 32'sb00000000000000000000000000001000
	seq_num_regs = 32'sb00000000000000000000000000000100
	seq_op_add = 2'b01
	seq_op_mult = 2'b10
	seq_op_push = 2'b00
	seq_op_send = 2'b11
	seq_op_width = 32'sb00000000000000000000000000000010
	seq_rf_width = 32'sb00000000000000000000000000010000
	seq_rn_width = 32'sb00000000000000000000000000000010
	uart_num_nib = 32'sb00000000000000000000000000000100
Module <seq> is correct for synthesis.
 
Analyzing module <seq_rf> in library <work>.
	alu_width = 32'sb00000000000000000000000000010000
	seq_dp_width = 32'sb00000000000000000000000000010000
	seq_im_width = 32'sb00000000000000000000000000000100
	seq_in_width = 32'sb00000000000000000000000000001000
	seq_num_regs = 32'sb00000000000000000000000000000100
	seq_op_add = 2'b01
	seq_op_mult = 2'b10
	seq_op_push = 2'b00
	seq_op_send = 2'b11
	seq_op_width = 32'sb00000000000000000000000000000010
	seq_rf_width = 32'sb00000000000000000000000000010000
	seq_rn_width = 32'sb00000000000000000000000000000010
	uart_num_nib = 32'sb00000000000000000000000000000100
Module <seq_rf> is correct for synthesis.
 
Analyzing module <seq_alu> in library <work>.
	alu_width = 32'sb00000000000000000000000000010000
	seq_dp_width = 32'sb00000000000000000000000000010000
	seq_im_width = 32'sb00000000000000000000000000000100
	seq_in_width = 32'sb00000000000000000000000000001000
	seq_num_regs = 32'sb00000000000000000000000000000100
	seq_op_add = 2'b01
	seq_op_mult = 2'b10
	seq_op_push = 2'b00
	seq_op_send = 2'b11
	seq_op_width = 32'sb00000000000000000000000000000010
	seq_rf_width = 32'sb00000000000000000000000000010000
	seq_rn_width = 32'sb00000000000000000000000000000010
	uart_num_nib = 32'sb00000000000000000000000000000100
Module <seq_alu> is correct for synthesis.
 
Analyzing module <seq_add> in library <work>.
	alu_width = 32'sb00000000000000000000000000010000
	seq_dp_width = 32'sb00000000000000000000000000010000
	seq_im_width = 32'sb00000000000000000000000000000100
	seq_in_width = 32'sb00000000000000000000000000001000
	seq_num_regs = 32'sb00000000000000000000000000000100
	seq_op_add = 2'b01
	seq_op_mult = 2'b10
	seq_op_push = 2'b00
	seq_op_send = 2'b11
	seq_op_width = 32'sb00000000000000000000000000000010
	seq_rf_width = 32'sb00000000000000000000000000010000
	seq_rn_width = 32'sb00000000000000000000000000000010
	uart_num_nib = 32'sb00000000000000000000000000000100
Module <seq_add> is correct for synthesis.
 
Analyzing module <seq_mult> in library <work>.
	alu_width = 32'sb00000000000000000000000000010000
	seq_dp_width = 32'sb00000000000000000000000000010000
	seq_im_width = 32'sb00000000000000000000000000000100
	seq_in_width = 32'sb00000000000000000000000000001000
	seq_num_regs = 32'sb00000000000000000000000000000100
	seq_op_add = 2'b01
	seq_op_mult = 2'b10
	seq_op_push = 2'b00
	seq_op_send = 2'b11
	seq_op_width = 32'sb00000000000000000000000000000010
	seq_rf_width = 32'sb00000000000000000000000000010000
	seq_rn_width = 32'sb00000000000000000000000000000010
	uart_num_nib = 32'sb00000000000000000000000000000100
Module <seq_mult> is correct for synthesis.
 
Analyzing module <uart_top> in library <work>.
	alu_width = 32'sb00000000000000000000000000010000
	seq_dp_width = 32'sb00000000000000000000000000010000
	seq_im_width = 32'sb00000000000000000000000000000100
	seq_in_width = 32'sb00000000000000000000000000001000
	seq_num_regs = 32'sb00000000000000000000000000000100
	seq_op_add = 2'b01
	seq_op_mult = 2'b10
	seq_op_push = 2'b00
	seq_op_send = 2'b11
	seq_op_width = 32'sb00000000000000000000000000000010
	seq_rf_width = 32'sb00000000000000000000000000010000
	seq_rn_width = 32'sb00000000000000000000000000000010
	stCR = 32'sb00000000000000000000000000001001
	stIdle = 32'sb00000000000000000000000000000000
	stNL = 32'sb00000000000000000000000000001000
	stNib1 = 32'sb00000000000000000000000000000100
	stReg1 = 32'sb00000000000000000000000000000001
	stReg2 = 32'sb00000000000000000000000000000010
	stReg3 = 32'sb00000000000000000000000000000011
	uart_num_nib = 32'sb00000000000000000000000000000100
	Calling function <fnNib2ASCII>.
	Calling function <fnNib2ASCII>.
Module <uart_top> is correct for synthesis.
 
Analyzing module <uart_fifo> in library <work>.
	size = 32'sb00000000000000000000010000000000
	sizew = 32'sb00000000000000000000000000001010
Module <uart_fifo> is correct for synthesis.
 
    Set property "ram_style = block" for signal <mem>.
Analyzing module <uart> in library <work>.
	CLOCK_DIVIDE = 32'sb00000000000000000000000000011001
	RX_CHECK_START = 32'sb00000000000000000000000000000001
	RX_CHECK_STOP = 32'sb00000000000000000000000000000011
	RX_DELAY_RESTART = 32'sb00000000000000000000000000000100
	RX_ERROR = 32'sb00000000000000000000000000000101
	RX_IDLE = 32'sb00000000000000000000000000000000
	RX_READ_BITS = 32'sb00000000000000000000000000000010
	RX_RECEIVED = 32'sb00000000000000000000000000000110
	TX_DELAY_RESTART = 32'sb00000000000000000000000000000010
	TX_IDLE = 32'sb00000000000000000000000000000000
	TX_SENDING = 32'sb00000000000000000000000000000001
Module <uart> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <seq_rf> has a constant value of 100 during circuit operation. The register is replaced by logic.

Synthesizing Unit <seq_rf>.
    Related source file is "seq_rf.v".
    Found 16-bit 4-to-1 multiplexer for signal <o_data_a>.
    Found 16-bit 4-to-1 multiplexer for signal <o_data_b>.
    Found 64-bit register for signal <rf>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <seq_rf> synthesized.


Synthesizing Unit <seq_add>.
    Related source file is "seq_add.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <o_data>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <seq_add> synthesized.


Synthesizing Unit <seq_mult>.
    Related source file is "seq_mult.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:643 - "seq_mult.v" line 21: The result of a 16x16-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 16x16-bit multiplier for signal <o_data$mult0001> created at line 21.
    Summary:
	inferred   1 Multiplier(s).
Unit <seq_mult> synthesized.


Synthesizing Unit <uart_fifo>.
    Related source file is "uart_fifo.v".
    Found 1024x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <fifo_out>.
    Found 10-bit register for signal <fifo_cnt>.
    Found 1-bit register for signal <fifo_empty>.
    Found 1-bit register for signal <fifo_full>.
    Found 10-bit addsub for signal <fifo_cnt$addsub0000>.
    Found 1-bit 4-to-1 multiplexer for signal <fifo_empty$mux0000> created at line 52.
    Found 1-bit 4-to-1 multiplexer for signal <fifo_full$mux0000> created at line 52.
    Found 10-bit up counter for signal <rp>.
    Found 10-bit up counter for signal <wp>.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Counter(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <uart_fifo> synthesized.


Synthesizing Unit <uart>.
    Related source file is "uart.v".
    Found 4-bit subtractor for signal <old_rx_bits_remaining_12$sub0000> created at line 138.
    Found 11-bit subtractor for signal <old_rx_clk_divider_7$sub0000> created at line 90.
    Found 6-bit subtractor for signal <old_rx_countdown_10$sub0000> created at line 93.
    Found 11-bit subtractor for signal <old_tx_clk_divider_8$sub0000> created at line 95.
    Found 6-bit subtractor for signal <old_tx_countdown_18$sub0000> created at line 98.
    Found 3-bit register for signal <recv_state>.
    Found 4-bit register for signal <rx_bits_remaining>.
    Found 11-bit register for signal <rx_clk_divider>.
    Found 6-bit register for signal <rx_countdown>.
    Found 8-bit register for signal <rx_data>.
    Found 4-bit register for signal <tx_bits_remaining>.
    Found 4-bit subtractor for signal <tx_bits_remaining$addsub0000> created at line 192.
    Found 11-bit register for signal <tx_clk_divider>.
    Found 6-bit register for signal <tx_countdown>.
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <tx_out>.
    Found 2-bit register for signal <tx_state>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <uart> synthesized.


Synthesizing Unit <uart_top>.
    Related source file is "uart_top.v".
    Found 16x8-bit ROM for signal <fnNib2ASCII/1/fnNib2ASCII>.
    Found 16x8-bit ROM for signal <fnNib2ASCII/2/fnNib2ASCII>.
    Found 4-bit register for signal <state>.
    Found 4-bit adder for signal <state$addsub0000>.
    Found 1-bit register for signal <tfifo_rd_z>.
    Found 16-bit register for signal <tx_data>.
    Summary:
	inferred   2 ROM(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <uart_top> synthesized.


Synthesizing Unit <seq_alu>.
    Related source file is "seq_alu.v".
    Found 1-bit 4-to-1 multiplexer for signal <o_valid>.
    Found 16-bit 4-to-1 multiplexer for signal <o_data>.
    Summary:
	inferred  17 Multiplexer(s).
Unit <seq_alu> synthesized.


Synthesizing Unit <seq>.
    Related source file is "seq.v".
Unit <seq> synthesized.


Synthesizing Unit <nexys3>.
    Related source file is "nexys3.v".
WARNING:Xst:646 - Signal <uart_rx_valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <uart_rx_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <arst_ff>.
    Found 17-bit register for signal <clk_dv>.
    Found 17-bit adder carry out for signal <clk_dv_inc$addsub0000>.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <clk_en_d>.
    Found 3-bit register for signal <go_d>.
    Found 8-bit up counter for signal <inst_cnt>.
    Found 1-bit register for signal <inst_vld>.
    Found 8-bit register for signal <inst_wd>.
    Found 3-bit register for signal <step_d>.
    Summary:
	inferred   1 Counter(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <nexys3> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x8-bit dual-port RAM                              : 1
# ROMs                                                 : 2
 16x8-bit ROM                                          : 2
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 10
 10-bit addsub                                         : 1
 11-bit subtractor                                     : 2
 16-bit adder                                          : 1
 17-bit adder carry out                                : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 2
 6-bit subtractor                                      : 2
# Counters                                             : 3
 10-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Registers                                            : 37
 1-bit register                                        : 15
 10-bit register                                       : 1
 11-bit register                                       : 2
 16-bit register                                       : 5
 17-bit register                                       : 1
 2-bit register                                        : 2
 3-bit register                                        : 3
 4-bit register                                        : 3
 6-bit register                                        : 2
 8-bit register                                        : 3
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 3
 16-bit 4-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <uart_fifo>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <fifo_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr>            | high     |
    |     addrA          | connected to signal <wp>            |          |
    |     diA            | connected to signal <fifo_in>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rp>            |          |
    |     doB            | connected to signal <fifo_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <uart_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <uart_top>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_fnNib2ASCII_2_fnNib2ASCII> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <uart_top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x8-bit dual-port block RAM                        : 1
# ROMs                                                 : 2
 16x8-bit ROM                                          : 2
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 10
 10-bit addsub                                         : 1
 11-bit subtractor                                     : 2
 16-bit adder                                          : 1
 17-bit adder carry out                                : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 2
 6-bit subtractor                                      : 2
# Counters                                             : 3
 10-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Registers                                            : 197
 Flip-Flops                                            : 197
# Multiplexers                                         : 36
 1-bit 4-to-1 multiplexer                              : 35
 16-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <nexys3> ...

Optimizing unit <seq_rf> ...

Optimizing unit <uart_fifo> ...

Optimizing unit <uart> ...

Optimizing unit <uart_top> ...

Optimizing unit <seq> ...
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_0> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_1> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_2> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_3> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_4> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_5> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_6> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_7> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_8> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_9> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_10> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/recv_state_0> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/recv_state_1> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/recv_state_2> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_countdown_0> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_countdown_1> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_countdown_2> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_countdown_3> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_countdown_4> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_countdown_5> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_bits_remaining_0> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_bits_remaining_1> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_bits_remaining_2> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_bits_remaining_3> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_data_0> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_data_1> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_data_2> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_data_3> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_data_4> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_data_5> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_data_6> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_data_7> of sequential type is unconnected in block <nexys3>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block nexys3, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 193
 Flip-Flops                                            : 193

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : nexys3.ngr
Top Level Output File Name         : nexys3
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 561
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 42
#      LUT2                        : 46
#      LUT3                        : 128
#      LUT3_L                      : 1
#      LUT4                        : 101
#      LUT4_D                      : 3
#      LUT4_L                      : 6
#      MUXCY                       : 76
#      MUXF5                       : 59
#      VCC                         : 1
#      XORCY                       : 82
# FlipFlops/Latches                : 193
#      FD                          : 18
#      FDE                         : 16
#      FDP                         : 2
#      FDR                         : 25
#      FDRE                        : 116
#      FDRS                        : 1
#      FDS                         : 15
# RAMS                             : 1
#      RAMB16BWER                  : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 11
#      OBUF                        : 9
# DSPs                             : 1
#      DSP48A                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd1800afg676-4 

 Number of Slices:                      198  out of  16640     1%  
 Number of Slice Flip Flops:            193  out of  33280     0%  
 Number of 4 input LUTs:                342  out of  33280     1%  
 Number of IOs:                          22
 Number of bonded IOBs:                  21  out of    519     4%  
 Number of BRAMs:                         1  out of     84     1%  
 Number of GCLKs:                         1  out of     24     4%  
 Number of DSP48s:                        1  out of     84     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 194   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
btnR                               | IBUF                   | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.055ns (Maximum Frequency: 76.599MHz)
   Minimum input arrival time before clock: 2.172ns
   Maximum output required time after clock: 5.558ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.055ns (frequency: 76.599MHz)
  Total number of paths / destination ports: 34429 / 505
-------------------------------------------------------------------------
Delay:               13.055ns (Levels of Logic = 17)
  Source:            uart_top_/uart_/tx_clk_divider_0 (FF)
  Destination:       uart_top_/uart_/tx_data_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: uart_top_/uart_/tx_clk_divider_0 to uart_top_/uart_/tx_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.591   0.563  uart_top_/uart_/tx_clk_divider_0 (uart_top_/uart_/tx_clk_divider_0)
     LUT1:I0->O            1   0.648   0.000  uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<0>_rt (uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<0>_rt)
     MUXCY:S->O            1   0.632   0.000  uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<0> (uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<1> (uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<2> (uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<3> (uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<4> (uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<5> (uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<6> (uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<7> (uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<8> (uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_cy<8>)
     XORCY:CI->O           2   0.844   0.450  uart_top_/uart_/Msub_old_tx_clk_divider_8_sub0000_xor<9> (uart_top_/uart_/old_tx_clk_divider_8_sub0000<9>)
     LUT4:I3->O            1   0.648   0.423  uart_top_/uart_/old_tx_countdown_18_cmp_eq0000115 (uart_top_/uart_/old_tx_countdown_18_cmp_eq0000115)
     LUT4:I3->O           10   0.648   0.914  uart_top_/uart_/old_tx_countdown_18_cmp_eq0000150 (uart_top_/uart_/old_tx_countdown_18_cmp_eq0000)
     LUT3:I2->O            3   0.648   0.534  uart_top_/uart_/_old_tx_countdown_18<3>1 (uart_top_/uart_/_old_tx_countdown_18<3>)
     LUT4_D:I3->O         11   0.648   0.936  uart_top_/uart_/tx_state_and000171 (uart_top_/uart_/tx_state_and0001)
     LUT4:I3->O            9   0.648   0.823  uart_top_/uart_/tx_bits_remaining_mux0000<2>11 (uart_top_/uart_/N9)
     LUT4:I3->O            1   0.648   0.420  uart_top_/uart_/tx_data_mux0000<6>_SW0 (N22)
     FDS:S                     0.869          uart_top_/uart_/tx_data_6
    ----------------------------------------
    Total                     13.055ns (7.992ns logic, 5.063ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              2.172ns (Levels of Logic = 2)
  Source:            sw<7> (PAD)
  Destination:       inst_wd_7 (FF)
  Destination Clock: clk rising

  Data Path: sw<7> to inst_wd_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.423  sw_7_IBUF (sw_7_IBUF)
     LUT4:I3->O            1   0.648   0.000  inst_wd_7_mux00001 (inst_wd_7_mux0000)
     FDRE:D                    0.252          inst_wd_7
    ----------------------------------------
    Total                      2.172ns (1.749ns logic, 0.423ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 1)
  Source:            uart_top_/uart_/tx_out (FF)
  Destination:       RsTx (PAD)
  Source Clock:      clk rising

  Data Path: uart_top_/uart_/tx_out to RsTx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.591   0.447  uart_top_/uart_/tx_out (uart_top_/uart_/tx_out)
     OBUF:I->O                 4.520          RsTx_OBUF (RsTx)
    ----------------------------------------
    Total                      5.558ns (5.111ns logic, 0.447ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.64 secs
 
--> 


Total memory usage is 532204 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   39 (   0 filtered)
Number of infos    :    4 (   0 filtered)

