{"vcs1":{"timestamp_begin":1680796548.897638453, "rt":1.47, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1680796550.398522604, "rt":1.16, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680796551.782812805, "rt":1.19, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680796548.621074522}
{"VCS_COMP_START_TIME": 1680796548.621074522}
{"VCS_COMP_END_TIME": 1680796553.623227948}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338308}}
{"stitch_vcselab": {"peak_mem": 222604}}
