$comment
	File created using the following command:
		vcd file aula7.msim.vcd -direction
$end
$date
	Sun Apr 17 16:29:01 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula7_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & PC_OUT [8] $end
$var wire 1 ' PC_OUT [7] $end
$var wire 1 ( PC_OUT [6] $end
$var wire 1 ) PC_OUT [5] $end
$var wire 1 * PC_OUT [4] $end
$var wire 1 + PC_OUT [3] $end
$var wire 1 , PC_OUT [2] $end
$var wire 1 - PC_OUT [1] $end
$var wire 1 . PC_OUT [0] $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var wire 1 2 devoe $end
$var wire 1 3 devclrn $end
$var wire 1 4 devpor $end
$var wire 1 5 ww_devoe $end
$var wire 1 6 ww_devclrn $end
$var wire 1 7 ww_devpor $end
$var wire 1 8 ww_CLOCK_50 $end
$var wire 1 9 ww_KEY [3] $end
$var wire 1 : ww_KEY [2] $end
$var wire 1 ; ww_KEY [1] $end
$var wire 1 < ww_KEY [0] $end
$var wire 1 = ww_PC_OUT [8] $end
$var wire 1 > ww_PC_OUT [7] $end
$var wire 1 ? ww_PC_OUT [6] $end
$var wire 1 @ ww_PC_OUT [5] $end
$var wire 1 A ww_PC_OUT [4] $end
$var wire 1 B ww_PC_OUT [3] $end
$var wire 1 C ww_PC_OUT [2] $end
$var wire 1 D ww_PC_OUT [1] $end
$var wire 1 E ww_PC_OUT [0] $end
$var wire 1 F \CLOCK_50~input_o\ $end
$var wire 1 G \KEY[1]~input_o\ $end
$var wire 1 H \KEY[2]~input_o\ $end
$var wire 1 I \KEY[3]~input_o\ $end
$var wire 1 J \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 K \KEY[0]~input_o\ $end
$var wire 1 L \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 M \CPU|incrementaPC|Add0~2\ $end
$var wire 1 N \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 O \CPU|ROM1|memROM~7_combout\ $end
$var wire 1 P \CPU|ROM1|memROM~3_combout\ $end
$var wire 1 Q \CPU|ROM1|memROM~5_combout\ $end
$var wire 1 R \CPU|DECODER1|Equal9~2_combout\ $end
$var wire 1 S \CPU|ROM1|memROM~8_combout\ $end
$var wire 1 T \CPU|ROM1|memROM~4_combout\ $end
$var wire 1 U \CPU|ROM1|memROM~6_combout\ $end
$var wire 1 V \CPU|DECODER1|Equal9~0_combout\ $end
$var wire 1 W \CPU|PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 X \CPU|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 Y \CPU|incrementaPC|Add0~10\ $end
$var wire 1 Z \CPU|incrementaPC|Add0~14\ $end
$var wire 1 [ \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 \ \CPU|MUXPC|saida_MUX[4]~4_combout\ $end
$var wire 1 ] \CPU|incrementaPC|Add0~18\ $end
$var wire 1 ^ \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 _ \CPU|MUXPC|saida_MUX[5]~5_combout\ $end
$var wire 1 ` \CPU|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 a \CPU|incrementaPC|Add0~22\ $end
$var wire 1 b \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 c \CPU|MUXPC|saida_MUX[6]~6_combout\ $end
$var wire 1 d \CPU|incrementaPC|Add0~26\ $end
$var wire 1 e \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 f \CPU|MUXPC|saida_MUX[7]~7_combout\ $end
$var wire 1 g \CPU|PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 h \CPU|ROM1|memROM~15_combout\ $end
$var wire 1 i \CPU|ROM1|memROM~10_combout\ $end
$var wire 1 j \CPU|MUXPC|saida_MUX[1]~1_combout\ $end
$var wire 1 k \CPU|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 l \CPU|incrementaPC|Add0~6\ $end
$var wire 1 m \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 n \CPU|ROM1|memROM~11_combout\ $end
$var wire 1 o \CPU|MUXPC|saida_MUX[2]~2_combout\ $end
$var wire 1 p \CPU|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 q \CPU|ROM1|memROM~1_combout\ $end
$var wire 1 r \CPU|ROM1|memROM~2_combout\ $end
$var wire 1 s \CPU|DECODER1|saida[7]~0_combout\ $end
$var wire 1 t \CPU|DECODER1|selMuxPC~0_combout\ $end
$var wire 1 u \CPU|MUXPC|Equal1~0_combout\ $end
$var wire 1 v \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 w \CPU|ROM1|memROM~12_combout\ $end
$var wire 1 x \CPU|MUXPC|saida_MUX[3]~3_combout\ $end
$var wire 1 y \CPU|ROM1|memROM~13_combout\ $end
$var wire 1 z \CPU|PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 { \CPU|incrementaPC|Add0~30\ $end
$var wire 1 | \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 } \CPU|MUXPC|saida_MUX[8]~8_combout\ $end
$var wire 1 ~ \CPU|ROM1|memROM~0_combout\ $end
$var wire 1 !! \CPU|DECODER1|Equal9~1_combout\ $end
$var wire 1 "! \CPU|ROM1|memROM~14_combout\ $end
$var wire 1 #! \CPU|ROM1|memROM~9_combout\ $end
$var wire 1 $! \CPU|MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 %! \CPU|DECODER1|Operacao_ULA~0_combout\ $end
$var wire 1 &! \CPU|DECODER1|saida[5]~1_combout\ $end
$var wire 1 '! \CPU|RAM1|process_0~0_combout\ $end
$var wire 1 (! \CPU|RAM1|ram~175_combout\ $end
$var wire 1 )! \CPU|RAM1|ram~38_q\ $end
$var wire 1 *! \CPU|RAM1|ram~163_combout\ $end
$var wire 1 +! \CPU|RAM1|ram~174_combout\ $end
$var wire 1 ,! \CPU|RAM1|ram~30_q\ $end
$var wire 1 -! \CPU|RAM1|ram~162_combout\ $end
$var wire 1 .! \CPU|RAM1|ram~176_combout\ $end
$var wire 1 /! \CPU|RAM1|ram~46_q\ $end
$var wire 1 0! \CPU|RAM1|ram~164_combout\ $end
$var wire 1 1! \CPU|RAM1|ram~173_combout\ $end
$var wire 1 2! \CPU|RAM1|ram~22_q\ $end
$var wire 1 3! \CPU|RAM1|ram~161_combout\ $end
$var wire 1 4! \CPU|RAM1|ram~165_combout\ $end
$var wire 1 5! \CPU|RAM1|ram~43_q\ $end
$var wire 1 6! \CPU|RAM1|ram~27_q\ $end
$var wire 1 7! \CPU|RAM1|ram~35_q\ $end
$var wire 1 8! \CPU|RAM1|ram~19_q\ $end
$var wire 1 9! \CPU|RAM1|ram~150_combout\ $end
$var wire 1 :! \CPU|RAM1|ram~151_combout\ $end
$var wire 1 ;! \CPU|ULA1|Add0~34_cout\ $end
$var wire 1 <! \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 =! \CPU|MUX1|saida_MUX[0]~3_combout\ $end
$var wire 1 >! \CPU|RAM1|ram~33_q\ $end
$var wire 1 ?! \CPU|RAM1|ram~41_q\ $end
$var wire 1 @! \CPU|RAM1|ram~17_q\ $end
$var wire 1 A! \CPU|RAM1|ram~25_q\ $end
$var wire 1 B! \CPU|RAM1|ram~157_combout\ $end
$var wire 1 C! \CPU|RAM1|ram~158_combout\ $end
$var wire 1 D! \CPU|ULA1|Add0~18\ $end
$var wire 1 E! \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 F! \CPU|MUX1|saida_MUX[1]~2_combout\ $end
$var wire 1 G! \CPU|RAM1|ram~34_q\ $end
$var wire 1 H! \CPU|RAM1|ram~154_combout\ $end
$var wire 1 I! \CPU|RAM1|ram~42_q\ $end
$var wire 1 J! \CPU|RAM1|ram~155_combout\ $end
$var wire 1 K! \CPU|RAM1|ram~26_q\ $end
$var wire 1 L! \CPU|RAM1|ram~153_combout\ $end
$var wire 1 M! \CPU|RAM1|ram~18_q\ $end
$var wire 1 N! \CPU|RAM1|ram~152_combout\ $end
$var wire 1 O! \CPU|RAM1|ram~156_combout\ $end
$var wire 1 P! \CPU|ULA1|Add0~22\ $end
$var wire 1 Q! \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 R! \CPU|MUX1|saida_MUX[2]~1_combout\ $end
$var wire 1 S! \CPU|ULA1|Add0~26\ $end
$var wire 1 T! \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 U! \CPU|MUX1|saida_MUX[3]~0_combout\ $end
$var wire 1 V! \CPU|RAM1|ram~20_q\ $end
$var wire 1 W! \CPU|RAM1|ram~145_combout\ $end
$var wire 1 X! \CPU|RAM1|ram~44_q\ $end
$var wire 1 Y! \CPU|RAM1|ram~148_combout\ $end
$var wire 1 Z! \CPU|RAM1|ram~36_q\ $end
$var wire 1 [! \CPU|RAM1|ram~147_combout\ $end
$var wire 1 \! \CPU|RAM1|ram~28_q\ $end
$var wire 1 ]! \CPU|RAM1|ram~146_combout\ $end
$var wire 1 ^! \CPU|RAM1|ram~149_combout\ $end
$var wire 1 _! \CPU|ULA1|Add0~30\ $end
$var wire 1 `! \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 a! \CPU|MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 b! \CPU|RAM1|ram~37_q\ $end
$var wire 1 c! \CPU|RAM1|ram~21_q\ $end
$var wire 1 d! \CPU|RAM1|ram~45_q\ $end
$var wire 1 e! \CPU|RAM1|ram~29_q\ $end
$var wire 1 f! \CPU|RAM1|ram~159_combout\ $end
$var wire 1 g! \CPU|RAM1|ram~160_combout\ $end
$var wire 1 h! \CPU|ULA1|Add0~2\ $end
$var wire 1 i! \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 j! \CPU|REG_FLAG_EQ|DOUT~2_combout\ $end
$var wire 1 k! \CPU|MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 l! \CPU|RAM1|ram~39_q\ $end
$var wire 1 m! \CPU|RAM1|ram~47_q\ $end
$var wire 1 n! \CPU|RAM1|ram~23_q\ $end
$var wire 1 o! \CPU|RAM1|ram~31_q\ $end
$var wire 1 p! \CPU|RAM1|ram~166_combout\ $end
$var wire 1 q! \CPU|RAM1|ram~167_combout\ $end
$var wire 1 r! \CPU|ULA1|Add0~6\ $end
$var wire 1 s! \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 t! \CPU|MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 u! \CPU|RAM1|ram~48_q\ $end
$var wire 1 v! \CPU|RAM1|ram~171_combout\ $end
$var wire 1 w! \CPU|RAM1|ram~40_q\ $end
$var wire 1 x! \CPU|RAM1|ram~170_combout\ $end
$var wire 1 y! \CPU|RAM1|ram~32_q\ $end
$var wire 1 z! \CPU|RAM1|ram~169_combout\ $end
$var wire 1 {! \CPU|RAM1|ram~24_q\ $end
$var wire 1 |! \CPU|RAM1|ram~168_combout\ $end
$var wire 1 }! \CPU|RAM1|ram~172_combout\ $end
$var wire 1 ~! \CPU|ULA1|Add0~10\ $end
$var wire 1 !" \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 "" \CPU|REG_FLAG_EQ|DOUT~0_combout\ $end
$var wire 1 #" \CPU|REG_FLAG_EQ|DOUT~1_combout\ $end
$var wire 1 $" \CPU|REG_FLAG_EQ|DOUT~3_combout\ $end
$var wire 1 %" \CPU|REG_FLAG_EQ|DOUT~q\ $end
$var wire 1 &" \CPU|PC|DOUT[0]~0_combout\ $end
$var wire 1 '" \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 (" \CPU|MUXPC|saida_MUX[0]~0_combout\ $end
$var wire 1 )" \CPU|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 *" \CPU|REG_ADDR_RET|DOUT\ [8] $end
$var wire 1 +" \CPU|REG_ADDR_RET|DOUT\ [7] $end
$var wire 1 ," \CPU|REG_ADDR_RET|DOUT\ [6] $end
$var wire 1 -" \CPU|REG_ADDR_RET|DOUT\ [5] $end
$var wire 1 ." \CPU|REG_ADDR_RET|DOUT\ [4] $end
$var wire 1 /" \CPU|REG_ADDR_RET|DOUT\ [3] $end
$var wire 1 0" \CPU|REG_ADDR_RET|DOUT\ [2] $end
$var wire 1 1" \CPU|REG_ADDR_RET|DOUT\ [1] $end
$var wire 1 2" \CPU|REG_ADDR_RET|DOUT\ [0] $end
$var wire 1 3" \CPU|PC|DOUT\ [8] $end
$var wire 1 4" \CPU|PC|DOUT\ [7] $end
$var wire 1 5" \CPU|PC|DOUT\ [6] $end
$var wire 1 6" \CPU|PC|DOUT\ [5] $end
$var wire 1 7" \CPU|PC|DOUT\ [4] $end
$var wire 1 8" \CPU|PC|DOUT\ [3] $end
$var wire 1 9" \CPU|PC|DOUT\ [2] $end
$var wire 1 :" \CPU|PC|DOUT\ [1] $end
$var wire 1 ;" \CPU|PC|DOUT\ [0] $end
$var wire 1 <" \CPU|REG1|DOUT\ [7] $end
$var wire 1 =" \CPU|REG1|DOUT\ [6] $end
$var wire 1 >" \CPU|REG1|DOUT\ [5] $end
$var wire 1 ?" \CPU|REG1|DOUT\ [4] $end
$var wire 1 @" \CPU|REG1|DOUT\ [3] $end
$var wire 1 A" \CPU|REG1|DOUT\ [2] $end
$var wire 1 B" \CPU|REG1|DOUT\ [1] $end
$var wire 1 C" \CPU|REG1|DOUT\ [0] $end
$var wire 1 D" \CPU|RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 E" \CPU|RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 F" \CPU|RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 G" \CPU|RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 H" \CPU|RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 I" \CPU|RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 J" \CPU|RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 K" \CPU|RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 L" \CPU|RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 M" \CPU|RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 N" \CPU|RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 O" \CPU|RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 P" \CPU|RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 Q" \CPU|RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 R" \CPU|RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 S" \CPU|RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 T" \CPU|DECODER1|ALT_INV_Equal9~1_combout\ $end
$var wire 1 U" \CPU|REG_FLAG_EQ|ALT_INV_DOUT~1_combout\ $end
$var wire 1 V" \CPU|REG_FLAG_EQ|ALT_INV_DOUT~0_combout\ $end
$var wire 1 W" \CPU|DECODER1|ALT_INV_Operacao_ULA~0_combout\ $end
$var wire 1 X" \CPU|ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 Y" \CPU|REG_ADDR_RET|ALT_INV_DOUT\ [8] $end
$var wire 1 Z" \CPU|REG_ADDR_RET|ALT_INV_DOUT\ [7] $end
$var wire 1 [" \CPU|REG_ADDR_RET|ALT_INV_DOUT\ [6] $end
$var wire 1 \" \CPU|REG_ADDR_RET|ALT_INV_DOUT\ [5] $end
$var wire 1 ]" \CPU|REG_ADDR_RET|ALT_INV_DOUT\ [4] $end
$var wire 1 ^" \CPU|REG_ADDR_RET|ALT_INV_DOUT\ [3] $end
$var wire 1 _" \CPU|REG_ADDR_RET|ALT_INV_DOUT\ [2] $end
$var wire 1 `" \CPU|REG_ADDR_RET|ALT_INV_DOUT\ [1] $end
$var wire 1 a" \CPU|REG_ADDR_RET|ALT_INV_DOUT\ [0] $end
$var wire 1 b" \CPU|ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 c" \CPU|ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 d" \CPU|ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 e" \CPU|MUXPC|ALT_INV_Equal1~0_combout\ $end
$var wire 1 f" \CPU|ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 g" \CPU|PC|ALT_INV_DOUT[0]~0_combout\ $end
$var wire 1 h" \CPU|DECODER1|ALT_INV_selMuxPC~0_combout\ $end
$var wire 1 i" \CPU|DECODER1|ALT_INV_saida[7]~0_combout\ $end
$var wire 1 j" \CPU|REG_FLAG_EQ|ALT_INV_DOUT~q\ $end
$var wire 1 k" \CPU|DECODER1|ALT_INV_Equal9~0_combout\ $end
$var wire 1 l" \CPU|ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 m" \CPU|ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 n" \CPU|ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 o" \CPU|ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 p" \CPU|ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 q" \CPU|ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 r" \CPU|ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 s" \CPU|ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 t" \CPU|ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 u" \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 v" \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 w" \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 x" \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 y" \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 z" \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 {" \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 |" \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 }" \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 ~" \CPU|REG1|ALT_INV_DOUT\ [7] $end
$var wire 1 !# \CPU|REG1|ALT_INV_DOUT\ [6] $end
$var wire 1 "# \CPU|REG1|ALT_INV_DOUT\ [5] $end
$var wire 1 ## \CPU|REG1|ALT_INV_DOUT\ [4] $end
$var wire 1 $# \CPU|REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 %# \CPU|REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 &# \CPU|REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 '# \CPU|REG1|ALT_INV_DOUT\ [0] $end
$var wire 1 (# \CPU|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 )# \CPU|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 *# \CPU|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 +# \CPU|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 ,# \CPU|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 -# \CPU|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 .# \CPU|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 /# \CPU|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 0# \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 1# \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 2# \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 3# \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 4# \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 5# \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 6# \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 7# \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 8# \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 9# \CPU|PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 :# \CPU|PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 ;# \CPU|PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 <# \CPU|PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 =# \CPU|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 ># \CPU|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 ?# \CPU|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 @# \CPU|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 A# \CPU|RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 B# \CPU|ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 C# \CPU|ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 D# \CPU|RAM1|ALT_INV_ram~172_combout\ $end
$var wire 1 E# \CPU|RAM1|ALT_INV_ram~171_combout\ $end
$var wire 1 F# \CPU|RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 G# \CPU|RAM1|ALT_INV_ram~170_combout\ $end
$var wire 1 H# \CPU|RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 I# \CPU|RAM1|ALT_INV_ram~169_combout\ $end
$var wire 1 J# \CPU|RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 K# \CPU|RAM1|ALT_INV_ram~168_combout\ $end
$var wire 1 L# \CPU|RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 M# \CPU|RAM1|ALT_INV_ram~167_combout\ $end
$var wire 1 N# \CPU|RAM1|ALT_INV_ram~166_combout\ $end
$var wire 1 O# \CPU|RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 P# \CPU|RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 Q# \CPU|RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 R# \CPU|RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 S# \CPU|RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 T# \CPU|RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 U# \CPU|RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 V# \CPU|RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 W# \CPU|RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 X# \CPU|RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 Y# \CPU|RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 Z# \CPU|RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 [# \CPU|RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 \# \CPU|RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 ]# \CPU|RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 ^# \CPU|RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 _# \CPU|RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 `# \CPU|RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 a# \CPU|RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 b# \CPU|REG_FLAG_EQ|ALT_INV_DOUT~2_combout\ $end
$var wire 1 c# \CPU|RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 d# \CPU|RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 e# \CPU|RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 f# \CPU|RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 g# \CPU|RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 h# \CPU|RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 i# \CPU|RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 j# \CPU|RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 k# \CPU|RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 l# \CPU|RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 m# \CPU|RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 n# \CPU|RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 o# \CPU|RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 p# \CPU|RAM1|ALT_INV_ram~152_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0/
10
x1
12
13
14
15
16
17
x8
xF
xG
xH
xI
xJ
1K
1L
0M
0N
1O
1P
0Q
1R
1S
1T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
1h
1i
1j
0k
0l
0m
1n
1o
0p
0q
0r
0s
1t
1u
0v
1w
1x
0y
0z
0{
0|
0}
1~
0!!
0"!
0#!
0$!
1%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
1;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
1D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
1S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
1_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
1h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
1r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
1~!
0!"
0""
0#"
0$"
0%"
0&"
1'"
0("
0)"
1D"
1E"
1F"
1G"
1H"
1I"
1J"
1K"
1L"
1M"
1N"
1O"
1P"
1Q"
1R"
1S"
1T"
1U"
1V"
0W"
1X"
0b"
0c"
0d"
0e"
1f"
1g"
0h"
1i"
1j"
1k"
0l"
0m"
1n"
1o"
0p"
0q"
1r"
1s"
0t"
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
08#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
0B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
x"
x#
x$
1%
x9
x:
x;
1<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
1Y"
1Z"
1["
1\"
1]"
1^"
1_"
1`"
1a"
1u"
xv"
1w"
xx"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
0&
0'
0(
0)
0*
0+
0,
0-
0.
$end
#10000
0%
0<
0K
0L
#20000
1%
1<
1K
1L
1:"
1X
19"
1k
1p
18"
12"
0a"
0z"
0>#
0?#
0{"
0=#
0|"
1v
1N
0h
1m
0n
0w
0O
0P
1q"
1m"
1b"
1c"
06#
1B#
07#
05#
1B
1C
1D
0i
0o
0x
0S
0R
0T
1-
1,
1+
1p"
1l"
1d"
0j
0t
1h"
0u
1&"
0g"
1e"
1j
1o
1x
1("
#30000
0%
0<
0K
0L
#40000
1%
1<
1K
1L
1;"
1)"
0@#
0}"
1P
1q
0'"
1M
18#
0s"
0q"
1E
0N
1l
1T
1r
0("
17#
1.
0m
1Y
0r"
0p"
0j
16#
1V
0v
1Z
0o
15#
0k"
1[
0&"
0x
04#
1g"
1\
0\
1("
#50000
0%
0<
0K
0L
#60000
1%
1<
1K
1L
0:"
0X
09"
0k
0p
08"
1z"
1>#
1?#
1{"
1=#
1|"
1v
0Z
1N
0l
1m
0Y
1n
1"!
0P
1Q
0o"
1q"
0C#
0c"
06#
07#
05#
0B
0C
0D
0v
0m
0[
1#!
0T
1U
14#
16#
15#
0-
0,
0+
0n"
1p"
0f"
0V
1t
0h"
1k"
1u
0e"
1o
#70000
0%
0<
0K
0L
#80000
1%
1<
1K
1L
19"
1p
0>#
0{"
1m
0q
1s"
06#
1C
0r
1!!
1,
0T"
1r"
0t
1&!
1<!
0D!
1=!
1Q!
0S!
1R!
0)#
0+#
1h"
1T!
0_!
1E!
0P!
0u
1&"
0*#
0(#
0Q!
1`!
0h!
0g"
1e"
0/#
1)#
1j
0("
1i!
0r!
0.#
1s!
0~!
0-#
1!"
0,#
#90000
0%
0<
0K
0L
#100000
1%
1<
1K
1L
0;"
1:"
1k
1C"
1A"
0)"
1@#
0%#
0'#
0?#
0|"
1}"
1O
0N
1l
1y
0<!
1D!
1Q!
1'"
0M
0n
0"!
1'!
0A#
1C#
1c"
08#
0)#
1+#
0X"
17#
0m"
0E
1D
1N
0l
0E!
1P!
0m
1Y
1S
1s
0!!
0j
1("
0Q!
1S!
0R!
0#!
1+!
16#
1*#
07#
0.
1-
1v
1Q!
1m
0Y
1f"
1)#
1T"
0i"
0l"
1j
0o
0T!
1_!
06#
0)#
05#
0&!
0+!
11!
1<!
0=!
0v
1(#
1x
1o
0`!
1h!
15#
0+#
1/#
0x
0i!
1r!
1.#
0s!
1~!
1-#
0!"
1,#
#110000
0%
0<
0K
0L
#120000
1%
1<
1K
1L
1;"
18!
1@!
1)"
0@#
0h#
0J"
0}"
0O
1P
0Q
19!
1B!
0'"
1M
0'!
1A#
18#
0d#
0F"
1o"
0q"
1m"
1E
0N
1l
0S
1T
0U
0s
1:!
1C!
0("
01!
17#
1.
0m
1Y
0c#
0E"
1i"
1n"
0p"
1l"
0j
16#
0%!
0Q!
1R!
0<!
1=!
1v
0o
05#
1+#
1)#
1W"
1""
1x
0V"
1#"
0U"
1$"
#130000
0%
0<
0K
0L
#140000
1%
1<
1K
1L
0;"
0:"
1X
09"
0k
0p
18"
1%"
0)"
1@#
0j"
0z"
1>#
1?#
1{"
0=#
1|"
1}"
0v
1Z
1N
0l
1m
0Y
0P
1Q
1q
0y
1'"
0M
1h
0B#
08#
1X"
0s"
0o"
1q"
06#
07#
15#
0E
1B
0C
0D
0N
1v
0Z
0m
1[
0x
1j
1o
0T
1U
1r
1("
1i
04#
16#
05#
17#
0.
0-
0,
1+
0[
0d"
0r"
0n"
1p"
0j
1x
0o
1\
14#
1t
1%!
1j!
0""
09!
0B!
0\
1d#
1F"
1V"
0b#
0W"
0h"
1u
0&"
0#"
0:!
0C!
1c#
1E"
1U"
1g"
0e"
1j
0x
0("
1Q!
0R!
1<!
0=!
0+#
0)#
#150000
0%
0<
0K
0L
#160000
1%
1<
1K
1L
1:"
0X
1k
08"
1z"
0?#
1=#
0|"
0v
1N
0h
1w
1"!
1O
0m"
0C#
0b"
1B#
07#
15#
0B
1D
0i
1x
1#!
1S
1s
1-
0+
0i"
0l"
0f"
1d"
0j
1("
0t
1h"
#170000
0%
0<
0K
0L
#180000
1%
1<
1K
1L
1;"
0:"
1X
0k
18"
1)"
0@#
0z"
1?#
0=#
1|"
0}"
1v
0N
0w
0O
0Q
0q
0'"
1M
0"!
1C#
18#
1s"
1o"
1m"
1b"
17#
05#
1E
1B
0D
1N
0x
0S
0U
0s
0r
0#!
07#
1.
0-
1+
1f"
1r"
1i"
1n"
1l"
0u
1&"
19!
1B!
0("
0d#
0F"
0g"
1e"
1j
1x
1:!
1C!
0c#
0E"
0Q!
1R!
0<!
1=!
1+#
1)#
#190000
0%
0<
0K
0L
#200000
1%
1<
1K
1L
0;"
1:"
1k
0)"
1@#
0?#
0|"
1}"
1Q
0N
1l
1'"
0M
1n
0c"
08#
17#
0o"
0E
1D
1N
0l
1m
1U
1!!
0j
1("
0:!
0C!
06#
07#
0.
1-
0m
1c#
1E"
0T"
0n"
1j
1o
16#
1&!
1<!
0=!
0o
0+#
#210000
0%
0<
0K
0L
#220000
1%
1<
1K
1L
1;"
0C"
1)"
0@#
1'#
0}"
1P
0Q
1y
0<!
0'"
1M
0n
1c"
18#
1+#
0X"
1o"
0q"
1E
0N
1l
1T
0U
0!!
0("
1:!
1C!
1Q!
0R!
17#
1.
1m
0)#
0c#
0E"
1T"
1n"
0p"
0j
06#
0%!
0&!
0j!
0Q!
1R!
1<!
0D!
1=!
1o
0+#
1)#
1b#
1W"
1E!
0P!
1""
0$"
0*#
1Q!
0S!
0V"
0)#
1T!
0_!
0(#
1`!
0h!
0/#
1i!
0r!
0.#
1s!
0~!
0-#
1!"
0,#
#230000
0%
0<
0K
0L
#240000
1%
1<
1K
1L
0;"
0:"
19"
0k
1p
0%"
0)"
1@#
1j"
0>#
1?#
0{"
1|"
1}"
1N
0l
1O
0P
1Q
0m
1Y
1q
0y
1'"
0M
1h
1"!
0C#
0B#
08#
1X"
0s"
16#
0o"
1q"
0m"
07#
0E
1C
0D
0N
0v
1Z
1m
0Y
1j
1S
0T
1U
1s
0o
1r
1("
1i
1#!
06#
15#
17#
0.
0-
1,
1v
0Z
1[
0f"
0d"
0r"
0i"
0n"
1p"
0l"
0j
0x
1o
04#
05#
1%!
0""
09!
0B!
0[
1x
1\
14#
1d#
1F"
1V"
0W"
0:!
0C!
0\
1c#
1E"
0Q!
1S!
0R!
0<!
1D!
0=!
1+#
1)#
0E!
1P!
0T!
1_!
1(#
1*#
0`!
1h!
1Q!
0)#
1/#
0i!
1r!
1.#
0s!
1~!
1-#
0!"
1,#
#250000
0%
0<
0K
0L
#260000
1%
1<
1K
1L
1;"
1)"
0@#
0}"
0O
1w
0'"
1M
0h
1n
0c"
1B#
18#
0b"
1m"
1E
1N
0S
0s
0("
0i
07#
1.
1d"
1i"
1l"
1j
1t
0h"
1u
0&"
1g"
0e"
0j
1("
#270000
0%
0<
0K
0L
#280000
1%
1<
1K
1L
#290000
0%
0<
0K
0L
#300000
1%
1<
1K
1L
#310000
0%
0<
0K
0L
#320000
1%
1<
1K
1L
#330000
0%
0<
0K
0L
#340000
1%
1<
1K
1L
#350000
0%
0<
0K
0L
#360000
1%
1<
1K
1L
#370000
0%
0<
0K
0L
#380000
1%
1<
1K
1L
#390000
0%
0<
0K
0L
#400000
1%
1<
1K
1L
#410000
0%
0<
0K
0L
#420000
1%
1<
1K
1L
#430000
0%
0<
0K
0L
#440000
1%
1<
1K
1L
#450000
0%
0<
0K
0L
#460000
1%
1<
1K
1L
#470000
0%
0<
0K
0L
#480000
1%
1<
1K
1L
#490000
0%
0<
0K
0L
#500000
1%
1<
1K
1L
#510000
0%
0<
0K
0L
#520000
1%
1<
1K
1L
#530000
0%
0<
0K
0L
#540000
1%
1<
1K
1L
#550000
0%
0<
0K
0L
#560000
1%
1<
1K
1L
#570000
0%
0<
0K
0L
#580000
1%
1<
1K
1L
#590000
0%
0<
0K
0L
#600000
1%
1<
1K
1L
#610000
0%
0<
0K
0L
#620000
1%
1<
1K
1L
#630000
0%
0<
0K
0L
#640000
1%
1<
1K
1L
#650000
0%
0<
0K
0L
#660000
1%
1<
1K
1L
#670000
0%
0<
0K
0L
#680000
1%
1<
1K
1L
#690000
0%
0<
0K
0L
#700000
1%
1<
1K
1L
#710000
0%
0<
0K
0L
#720000
1%
1<
1K
1L
#730000
0%
0<
0K
0L
#740000
1%
1<
1K
1L
#750000
0%
0<
0K
0L
#760000
1%
1<
1K
1L
#770000
0%
0<
0K
0L
#780000
1%
1<
1K
1L
#790000
0%
0<
0K
0L
#800000
1%
1<
1K
1L
#810000
0%
0<
0K
0L
#820000
1%
1<
1K
1L
#830000
0%
0<
0K
0L
#840000
1%
1<
1K
1L
#850000
0%
0<
0K
0L
#860000
1%
1<
1K
1L
#870000
0%
0<
0K
0L
#880000
1%
1<
1K
1L
#890000
0%
0<
0K
0L
#900000
1%
1<
1K
1L
#910000
0%
0<
0K
0L
#920000
1%
1<
1K
1L
#930000
0%
0<
0K
0L
#940000
1%
1<
1K
1L
#950000
0%
0<
0K
0L
#960000
1%
1<
1K
1L
#970000
0%
0<
0K
0L
#980000
1%
1<
1K
1L
#990000
0%
0<
0K
0L
#1000000
