<DOC>
<DOCNO>EP-0642084</DOCNO> 
<TEXT>
<INVENTION-TITLE>
Testable integrated logic circuit.
</INVENTION-TITLE>
<CLASSIFICATIONS>G01R3128	G01R313185	G06F1122	G06F1122	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>G01R	G01R	G06F	G06F	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>G01R31	G01R31	G06F11	G06F11	</CLASSIFICATIONS-FOURTH>
<ABSTRACT>
Integrated logic circuit having a plurality of circuit blocks (SB1 to SB5) which are coupled to one another, can each be deactivated and can each be tested per se by comparison of input bit patterns (ebm), applied at the block inputs, with output bit patterns (abm) resulting therefrom at the block outputs, and having a test mode controller (TMS) which, for the purpose of testing an individual circuit block selected by a select signal (sel), uses a switching device (SE) to connect the block inputs and block outputs of the individual circuit block to connection pins to which the input bit patterns (ebm) are applied and which emit the output bit patterns (abm), and to deactivate the remaining circuit blocks. 
<
IMAGE
>
</ABSTRACT>
<APPLICANTS>
<APPLICANT-NAME>
SIEMENS AG
</APPLICANT-NAME>
<APPLICANT-NAME>
SIEMENS AKTIENGESELLSCHAFT
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
BODE HANS-JOERGEN DIPL-ING
</INVENTOR-NAME>
<INVENTOR-NAME>
HECHLER EGBERT DR DIPL-ING
</INVENTOR-NAME>
<INVENTOR-NAME>
KLEBSCH WOLFGANG DR DIPL-PHYS
</INVENTOR-NAME>
<INVENTOR-NAME>
BODE, HANS-JOERGEN, DIPL.-ING.
</INVENTOR-NAME>
<INVENTOR-NAME>
HECHLER, EGBERT, DR. DIPL.-ING.
</INVENTOR-NAME>
<INVENTOR-NAME>
KLEBSCH, WOLFGANG, DR., DIPL.-PHYS.
</INVENTOR-NAME>
</INVENTORS>
</TEXT>
</DOC>
