ENOMEM	,	V_68
pm_genpd_syscore_poweron	,	F_31
"cannot get clock\n"	,	L_8
reg_nr	,	V_3
dev_info	,	F_27
dev_pm_syscore_device	,	F_12
platform_driver_unregister	,	F_66
raw_spin_unlock_irqrestore	,	F_9
HZ	,	V_23
dev	,	V_21
clk_put	,	F_54
lock	,	V_15
TSTR	,	V_5
"tgi%ua"	,	L_4
clk	,	V_22
"failed to get I/O memory\n"	,	L_6
pm_runtime_put	,	F_20
clk_enable	,	F_13
index	,	V_16
request_irq	,	F_37
IRQ_HANDLED	,	V_39
"failed to remap I/O memory\n"	,	L_9
set_state_periodic	,	V_48
GFP_KERNEL	,	V_67
sh_mtu2_disable	,	F_18
pm_genpd_syscore_poweroff	,	F_29
TGR	,	V_10
TIOR	,	V_27
sh_mtu2_clock_event_set_periodic	,	F_26
ioremap_nocache	,	F_41
sh_mtu2_enable	,	F_10
sh_mtu2_setup	,	F_43
ced	,	V_37
kfree	,	F_51
err_unmap	,	V_69
periodic	,	V_17
TMDR_MD_NORMAL	,	V_30
flags	,	V_14
IRQF_TIMER	,	V_54
sh_mtu2_device	,	V_52
out	,	V_70
TCNT	,	V_9
CLOCK_EVT_FEAT_PERIODIC	,	V_43
channel_offsets	,	V_53
EBUSY	,	V_71
sh_mtu2_read	,	F_1
IRQF_IRQPOLL	,	V_55
TIER_TGIEA	,	V_32
cpumask	,	V_45
TCR_CCLR_TGRA	,	V_25
resume	,	V_50
iowrite16	,	F_6
ch	,	V_2
platform_get_irq_byname	,	F_36
iowrite8	,	F_5
"ch%u: used for periodic clock events\n"	,	L_2
err_clk_unprepare	,	V_64
irq	,	V_33
clock_event_device	,	V_40
i	,	V_62
pm_runtime_get_sync	,	F_11
"ch%u: failed to request irq %d\n"	,	L_5
TCR_TPSC_P64	,	V_26
clk_prepare	,	F_48
__init	,	T_2
__exit	,	T_3
platform_device	,	V_61
num_channels	,	V_65
sh_mtu2_clock_event_resume	,	F_30
rating	,	V_44
sh_mtu2_clock_event_suspend	,	F_28
set_state_shutdown	,	V_47
sh_mtu2_register	,	F_34
pdev	,	V_20
features	,	V_42
mtu2_reg_offs	,	V_8
ioread16	,	F_3
sh_mtu2_probe	,	F_55
sh_mtu2_remove	,	F_62
is_early_platform_device	,	F_57
event_handler	,	V_38
ret	,	V_19
suspend	,	V_49
res	,	V_58
sh_mtu2_write	,	F_4
sh_mtu2_channel	,	V_1
resource	,	V_57
"ch%u: cannot enable clock\n"	,	L_1
platform_driver_register	,	F_64
has_clockevent	,	V_51
raw_spin_lock_init	,	F_44
TSR_TGFA	,	V_36
PTR_ERR	,	F_47
mtu	,	V_6
clk_get_rate	,	F_15
sh_mtu2_interrupt	,	F_21
ioread8	,	F_2
TSR	,	V_35
sh_mtu2_clock_event_shutdown	,	F_24
IRQF_NOBALANCING	,	V_56
channels	,	V_66
raw_spin_lock_irqsave	,	F_8
name	,	V_41
"fck"	,	L_7
pm_runtime_idle	,	F_60
platform_get_resource	,	F_40
platform_set_drvdata	,	F_50
clockevent_state_periodic	,	F_25
clockevents_register_device	,	F_33
iounmap	,	F_52
TCR	,	V_24
platform_get_drvdata	,	F_56
sh_mtu2_start_stop_ch	,	F_7
ENXIO	,	V_60
err_clk_put	,	V_63
TIER	,	V_31
sh_mtu2_map_memory	,	F_39
mapbase	,	V_7
ced_to_sh_mtu2	,	F_22
dev_err	,	F_14
offs	,	V_4
pm_runtime_set_active	,	F_58
rate	,	V_18
TIOR_OC_0_CLEAR	,	V_28
kzalloc	,	F_49
pm_runtime_irq_safe	,	F_61
sh_mtu2_exit	,	F_65
sh_mtu2_init	,	F_63
IORESOURCE_MEM	,	V_59
value	,	V_12
clk_get	,	F_45
pm_runtime_enable	,	F_59
TMDR	,	V_29
dev_name	,	F_38
sh_mtu2_device_driver	,	V_72
sh_mtu2_register_clockevent	,	F_32
"kept as earlytimer\n"	,	L_10
irqreturn_t	,	T_1
"ch%u: used for clock events\n"	,	L_3
start	,	V_13
TIOC_IOCH	,	F_16
TIOC_IOCL	,	F_17
dev_id	,	V_34
resource_size	,	F_42
container_of	,	F_23
clk_unprepare	,	F_53
cpu_possible_mask	,	V_46
sh_mtu2_setup_channel	,	F_35
clk_disable	,	F_19
base	,	V_11
IS_ERR	,	F_46
