Analysis & Synthesis report for Apollo_9
Tue Jun  2 11:10:02 2015
Quartus II 64-Bit Version 14.1.1 Build 190 01/19/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. State Machine - |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 12. State Machine - |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 13. State Machine - |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 14. State Machine - |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state
 15. State Machine - |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr
 16. State Machine - |god_bless_apollo|Vga:apollo_video_processment_unit_0|read_state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component
 25. Source assignments for Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated
 26. Source assignments for Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|a_graycounter_8g6:rdptr_g1p
 27. Source assignments for Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|a_graycounter_4ub:wrptr_g1p
 28. Source assignments for Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram
 29. Source assignments for Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|alt_synch_pipe_3u7:rs_dgwp
 30. Source assignments for Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|alt_synch_pipe_3u7:rs_dgwp|dffpipe_tu8:dffpipe10
 31. Source assignments for Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|alt_synch_pipe_4u7:ws_dgrp
 32. Source assignments for Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|alt_synch_pipe_4u7:ws_dgrp|dffpipe_uu8:dffpipe13
 33. Source assignments for god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 34. Source assignments for god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 35. Source assignments for god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 36. Source assignments for god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 37. Source assignments for god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 38. Source assignments for god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 39. Source assignments for god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 40. Source assignments for god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 41. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0
 42. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0
 43. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy
 44. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset
 45. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk
 46. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk
 47. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk
 48. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_resync_clk
 49. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_seq_clk
 50. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_scc_clk
 51. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk
 52. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk
 53. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk
 54. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:read_capture_reset[2].ureset_read_capture_clk
 55. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:read_capture_reset[3].ureset_read_capture_clk
 56. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 57. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 58. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 59. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 60. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 61. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 62. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst
 63. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated
 64. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated
 65. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated
 66. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_j1m1:auto_generated
 67. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux
 68. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 69. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 70. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002:rsp_demux
 71. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 72. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002:rsp_demux_002
 73. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 74. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 75. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 76. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 77. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 78. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 79. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 80. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
 81. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
 82. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 83. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 84. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 85. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 86. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 87. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0
 88. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0
 89. Source assignments for god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_cmd_demux:cmd_demux
 90. Source assignments for god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_cmd_demux:rsp_demux
 91. Source assignments for god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_demux:cmd_demux
 92. Source assignments for god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_demux:cmd_demux_001
 93. Source assignments for god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_rsp_demux:rsp_demux
 94. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 95. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 96. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 97. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 98. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 99. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
100. Source assignments for god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated
101. Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
102. Parameter Settings for User Entity Instance: Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component
103. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0
104. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
105. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
106. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
107. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
108. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
109. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
110. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
111. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
112. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
113. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
114. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
115. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
116. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
117. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
118. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
119. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
120. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
121. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
122. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
123. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
124. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
125. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
126. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
127. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
128. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
129. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
130. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
131. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
132. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
133. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
134. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
135. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
136. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
137. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
138. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
139. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
140. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
141. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
142. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
143. Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
144. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0
145. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0
146. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy
147. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset
148. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk
149. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk
150. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk
151. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_resync_clk
152. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_seq_clk
153. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_scc_clk
154. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk
155. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk
156. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk
157. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:read_capture_reset[2].ureset_read_capture_clk
158. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:read_capture_reset[3].ureset_read_capture_clk
159. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc
160. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads
161. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
162. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc
163. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[1].acv_ac_ldc
164. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[2].acv_ac_ldc
165. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[3].acv_ac_ldc
166. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[4].acv_ac_ldc
167. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[5].acv_ac_ldc
168. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[6].acv_ac_ldc
169. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[7].acv_ac_ldc
170. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc
171. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[9].acv_ac_ldc
172. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[10].acv_ac_ldc
173. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[11].acv_ac_ldc
174. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[12].acv_ac_ldc
175. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[13].acv_ac_ldc
176. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc
177. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[15].acv_ac_ldc
178. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[16].acv_ac_ldc
179. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[17].acv_ac_ldc
180. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[18].acv_ac_ldc
181. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[19].acv_ac_ldc
182. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[20].acv_ac_ldc
183. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[21].acv_ac_ldc
184. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[22].acv_ac_ldc
185. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[23].acv_ac_ldc
186. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[24].acv_ac_ldc
187. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad
188. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad
189. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad
190. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad
191. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
192. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
193. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
194. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
195. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
196. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
197. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
198. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
199. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
200. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst
201. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst
202. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a
203. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram
204. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b
205. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram
206. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst
207. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst
208. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component
209. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper
210. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst
211. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst
212. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component
213. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge
214. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem
215. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram
216. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge
217. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator
218. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator
219. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator
220. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator
221. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator
222. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator
223. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator
224. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent
225. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent
226. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent
227. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent
228. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor
229. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo
230. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent
231. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
232. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo
233. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent
234. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
235. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo
236. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent
237. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
238. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo
239. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode
240. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode
241. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode
242. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode
243. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode
244. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_005|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode
245. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode
246. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter
247. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
248. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
249. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
250. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
251. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
252. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
253. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
254. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
255. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster
256. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
257. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
258. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
259. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
260. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
261. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
262. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
263. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
264. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
265. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
266. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
267. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
268. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
269. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
270. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
271. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
272. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
273. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo
274. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p
275. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b
276. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto
277. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
278. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller
279. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
280. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
281. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0
282. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0
283. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0
284. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator
285. Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator
286. Parameter Settings for User Entity Instance: god_bless_apollo_pll_0:pll_0|altera_pll:altera_pll_i
287. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:apollo_video_processment_unit_0_avalon_master_translator
288. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_0_translator
289. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:apollo_video_processment_unit_0_avalon_master_agent
290. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent
291. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor
292. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo
293. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_router:router|god_bless_apollo_mm_interconnect_0_router_default_decode:the_default_decode
294. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_router_001:router_001|god_bless_apollo_mm_interconnect_0_router_001_default_decode:the_default_decode
295. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_1_translator
296. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent
297. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
298. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent
299. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor
300. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo
301. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo
302. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_router:router|god_bless_apollo_mm_interconnect_1_router_default_decode:the_default_decode
303. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_router:router_001|god_bless_apollo_mm_interconnect_1_router_default_decode:the_default_decode
304. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_router_002:router_002|god_bless_apollo_mm_interconnect_1_router_002_default_decode:the_default_decode
305. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter
306. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
307. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
308. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
309. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
310. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
311. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
312. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
313. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
314. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
315. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
316. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
317. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
318. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
319. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
320. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
321. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
322. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
323. Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
324. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
325. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
326. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
327. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
328. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
329. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
330. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002
331. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
332. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
333. Parameter Settings for Inferred Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0
334. Parameter Settings for Inferred Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
335. dcfifo Parameter Settings by Entity Instance
336. altsyncram Parameter Settings by Entity Instance
337. Port Connectivity Checks: "altera_reset_controller:rst_controller_002"
338. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
339. Port Connectivity Checks: "altera_reset_controller:rst_controller"
340. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
341. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
342. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
343. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
344. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
345. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
346. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
347. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
348. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
349. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
350. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_router_002:router_002|god_bless_apollo_mm_interconnect_1_router_002_default_decode:the_default_decode"
351. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_router:router|god_bless_apollo_mm_interconnect_1_router_default_decode:the_default_decode"
352. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo"
353. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo"
354. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent"
355. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
356. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"
357. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_1_translator"
358. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_router_001:router_001|god_bless_apollo_mm_interconnect_0_router_001_default_decode:the_default_decode"
359. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_router:router|god_bless_apollo_mm_interconnect_0_router_default_decode:the_default_decode"
360. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo"
361. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent"
362. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:apollo_video_processment_unit_0_avalon_master_agent"
363. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_0_translator"
364. Port Connectivity Checks: "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:apollo_video_processment_unit_0_avalon_master_translator"
365. Port Connectivity Checks: "god_bless_apollo_pll_0:pll_0|altera_pll:altera_pll_i"
366. Port Connectivity Checks: "god_bless_apollo_pll_0:pll_0"
367. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator"
368. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator"
369. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
370. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
371. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller"
372. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo"
373. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
374. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
375. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
376. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
377. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
378. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
379. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
380. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
381. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
382. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
383. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
384. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
385. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
386. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
387. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
388. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode"
389. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode"
390. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode"
391. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode"
392. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode"
393. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode"
394. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo"
395. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent"
396. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo"
397. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent"
398. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo"
399. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent"
400. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo"
401. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent"
402. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent"
403. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent"
404. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent"
405. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator"
406. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator"
407. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator"
408. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator"
409. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator"
410. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator"
411. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator"
412. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge"
413. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst"
414. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst"
415. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench"
416. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst"
417. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0"
418. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
419. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
420. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad"
421. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad"
422. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad"
423. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad"
424. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[24].acv_ac_ldc"
425. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[23].acv_ac_ldc"
426. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[22].acv_ac_ldc"
427. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[21].acv_ac_ldc"
428. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[20].acv_ac_ldc"
429. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[19].acv_ac_ldc"
430. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[18].acv_ac_ldc"
431. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[17].acv_ac_ldc"
432. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[16].acv_ac_ldc"
433. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[15].acv_ac_ldc"
434. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc"
435. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[13].acv_ac_ldc"
436. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[12].acv_ac_ldc"
437. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[11].acv_ac_ldc"
438. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[10].acv_ac_ldc"
439. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[9].acv_ac_ldc"
440. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc"
441. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[7].acv_ac_ldc"
442. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[6].acv_ac_ldc"
443. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[5].acv_ac_ldc"
444. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[4].acv_ac_ldc"
445. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[3].acv_ac_ldc"
446. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[2].acv_ac_ldc"
447. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[1].acv_ac_ldc"
448. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc"
449. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
450. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"
451. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc"
452. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset"
453. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0"
454. Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0"
455. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
456. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
457. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
458. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
459. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
460. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
461. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
462. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
463. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
464. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
465. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
466. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
467. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
468. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
469. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
470. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
471. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
472. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
473. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
474. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
475. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
476. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
477. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
478. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
479. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
480. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
481. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
482. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
483. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
484. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
485. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
486. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
487. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
488. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
489. Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
490. Port Connectivity Checks: "Vga:apollo_video_processment_unit_0|ap:fifo_inst"
491. Post-Synthesis Netlist Statistics for Top Partition
492. Post-Synthesis Netlist Statistics for Partition god_bless_apollo_hps_0_hps_io_border:border
493. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
494. Elapsed Time Per Partition
495. Analysis & Synthesis Messages
496. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jun  2 11:10:01 2015       ;
; Quartus II 64-Bit Version       ; 14.1.1 Build 190 01/19/2015 SJ Full Version ;
; Revision Name                   ; Apollo_9                                    ;
; Top-level Entity Name           ; god_bless_apollo                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3300                                        ;
; Total pins                      ; 144                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 207,552                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 2                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C8ES   ;                    ;
; Top-level entity name                                                           ; god_bless_apollo   ; Apollo_9           ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   1.4%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+
; File Name with User-Entered Path                                                                                               ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                   ; Library          ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+
; ap.vhd                                                                                                                         ; yes             ; User Wizard-Generated File                   ; /home/vigas/Apollo/ap.vhd                                                                                                      ;                  ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v                                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/god_bless_apollo.v                                                                   ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd                                                                   ; yes             ; Auto-Found VHDL File                         ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/Vga.vhd                                                                   ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                            ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_mm_bridge.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_mm_bridge.v                                                 ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v                                         ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_sc_fifo.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_sc_fifo.v                                                   ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_bytes_to_packets.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_bytes_to_packets.v                                       ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_clock_crosser.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_clock_crosser.v                                          ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_idle_inserter.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_idle_inserter.v                                          ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_idle_remover.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_idle_remover.v                                           ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_jtag_interface.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_jtag_interface.v                                         ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_packets_to_bytes.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_packets_to_bytes.v                                       ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_pipeline_base.v                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_pipeline_base.v                                          ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v                                                ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_sld_node.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_sld_node.v                                                    ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_streaming.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_jtag_streaming.v                                                   ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_dll_cyclonev.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_dll_cyclonev.sv                                             ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                      ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hhp_qseq_synth_top.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hhp_qseq_synth_top.v                                        ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_oct_cyclonev.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_oct_cyclonev.sv                                             ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v                           ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v                ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v                ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv                            ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_rst.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_rst.sv                                            ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_simple_avalon_mm_bridge.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_simple_avalon_mm_bridge.sv                                  ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_address_alignment.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_address_alignment.sv                                        ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv                                               ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_axi_master_ni.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_axi_master_ni.sv                                            ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter.sv                                            ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv                                       ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_uncompressor.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_uncompressor.sv                                       ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_master_agent.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_master_agent.sv                                             ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_master_translator.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_master_translator.sv                                        ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_slave_agent.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_slave_agent.sv                                              ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_slave_translator.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_slave_translator.sv                                         ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_traffic_limiter.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_traffic_limiter.sv                                          ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_reset_controller.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_reset_controller.v                                                 ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_reset_synchronizer.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_reset_synchronizer.v                                               ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0.v                                                  ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_fpga_interfaces.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_fpga_interfaces.sv                                 ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_hps_io.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_hps_io.v                                           ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_hps_io_border.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_hps_io_border.sv                                   ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v                                     ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v                             ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv                ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv                ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt.sv                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt.sv                 ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1.v                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1.v                   ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0.sv                                 ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v           ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v           ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v                 ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v                  ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc.v                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc.v                          ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs.v                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs.v                         ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_clock_pair_generator.v             ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_clock_pair_generator.v             ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio.v                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio.v                     ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset.v                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset.v                            ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync.v                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync.v                       ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_pll0.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_pll0.sv                               ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v                                  ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_irq_mapper.sv                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_irq_mapper.sv                      ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v                ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v                ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv     ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv       ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv   ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv   ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv        ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv    ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv    ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv    ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv    ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv    ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv       ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv   ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv   ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_sequencer_mem.hex                  ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_sequencer_mem.hex                  ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v                                      ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_cmd_demux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_cmd_demux.sv                           ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_cmd_mux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_cmd_mux.sv                             ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router.sv                              ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router_001.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router_001.sv                          ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_rsp_mux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_rsp_mux.sv                             ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v                                      ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_cmd_demux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_cmd_demux.sv                           ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_cmd_mux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_cmd_mux.sv                             ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router.sv                              ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router_002.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router_002.sv                          ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_rsp_demux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_rsp_demux.sv                           ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_rsp_mux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_rsp_mux.sv                             ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_pll_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/god_bless_apollo_pll_0.v                                                  ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram.v                                                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram.v                                                               ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sv                                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0.sv                                                           ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                     ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_io_pads.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_io_pads.v                                           ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v                                            ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_ldc.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_ldc.v                                                    ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_altdqdqs.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_altdqdqs.v                                                   ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_clock_pair_generator.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_clock_pair_generator.v                                       ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_generic_ddio.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_p0_generic_ddio.v                                               ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_pll.sv                                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/hps_sdram_pll.sv                                                          ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_reg_file.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_reg_file.sv                                                     ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_acv_phase_decode.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_acv_phase_decode.v                                          ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_acv_wrapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_acv_wrapper.sv                                              ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_mgr.sv                                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_mgr.sv                                                      ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_reg_file.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_reg_file.v                                                  ; god_bless_apollo ;
; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_sv_wrapper.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/sequencer_scc_sv_wrapper.sv                                               ; god_bless_apollo ;
; dcfifo.tdf                                                                                                                     ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                    ;                  ;
; lpm_counter.inc                                                                                                                ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/lpm_counter.inc                                                               ;                  ;
; lpm_add_sub.inc                                                                                                                ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                               ;                  ;
; altdpram.inc                                                                                                                   ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                                                                  ;                  ;
; a_graycounter.inc                                                                                                              ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/a_graycounter.inc                                                             ;                  ;
; a_fefifo.inc                                                                                                                   ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                  ;                  ;
; a_gray2bin.inc                                                                                                                 ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                ;                  ;
; dffpipe.inc                                                                                                                    ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/dffpipe.inc                                                                   ;                  ;
; alt_sync_fifo.inc                                                                                                              ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                             ;                  ;
; lpm_compare.inc                                                                                                                ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/lpm_compare.inc                                                               ;                  ;
; altsyncram_fifo.inc                                                                                                            ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                           ;                  ;
; aglobal141.inc                                                                                                                 ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                                                ;                  ;
; db/dcfifo_vgl1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/vigas/Apollo/db/dcfifo_vgl1.tdf                                                                                          ;                  ;
; db/a_graycounter_8g6.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/vigas/Apollo/db/a_graycounter_8g6.tdf                                                                                    ;                  ;
; db/a_graycounter_4ub.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/vigas/Apollo/db/a_graycounter_4ub.tdf                                                                                    ;                  ;
; db/altsyncram_a671.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/vigas/Apollo/db/altsyncram_a671.tdf                                                                                      ;                  ;
; db/alt_synch_pipe_3u7.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/vigas/Apollo/db/alt_synch_pipe_3u7.tdf                                                                                   ;                  ;
; db/dffpipe_tu8.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/vigas/Apollo/db/dffpipe_tu8.tdf                                                                                          ;                  ;
; db/alt_synch_pipe_4u7.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/vigas/Apollo/db/alt_synch_pipe_4u7.tdf                                                                                   ;                  ;
; db/dffpipe_uu8.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/vigas/Apollo/db/dffpipe_uu8.tdf                                                                                          ;                  ;
; db/cmpr_su5.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/vigas/Apollo/db/cmpr_su5.tdf                                                                                             ;                  ;
; altddio_out.tdf                                                                                                                ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/altddio_out.tdf                                                               ;                  ;
; stratix_ddio.inc                                                                                                               ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                              ;                  ;
; cyclone_ddio.inc                                                                                                               ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                              ;                  ;
; lpm_mux.inc                                                                                                                    ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                   ;                  ;
; stratix_lcell.inc                                                                                                              ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                             ;                  ;
; db/ddio_out_uqe.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vigas/Apollo/db/ddio_out_uqe.tdf                                                                                         ;                  ;
; altsyncram.tdf                                                                                                                 ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                ;                  ;
; stratix_ram_block.inc                                                                                                          ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                         ;                  ;
; lpm_decode.inc                                                                                                                 ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                ;                  ;
; a_rdenreg.inc                                                                                                                  ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                 ;                  ;
; altrom.inc                                                                                                                     ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/altrom.inc                                                                    ;                  ;
; altram.inc                                                                                                                     ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/altram.inc                                                                    ;                  ;
; db/altsyncram_mri1.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/vigas/Apollo/db/altsyncram_mri1.tdf                                                                                      ;                  ;
; altdpram.tdf                                                                                                                   ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/altdpram.tdf                                                                  ;                  ;
; memmodes.inc                                                                                                                   ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                ;                  ;
; a_hdffe.inc                                                                                                                    ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                   ;                  ;
; alt_le_rden_reg.inc                                                                                                            ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                           ;                  ;
; altsyncram.inc                                                                                                                 ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/altsyncram.inc                                                                ;                  ;
; db/dpram_k3s1.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/vigas/Apollo/db/dpram_k3s1.tdf                                                                                           ;                  ;
; db/decode_5la.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/vigas/Apollo/db/decode_5la.tdf                                                                                           ;                  ;
; db/mux_7hb.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/vigas/Apollo/db/mux_7hb.tdf                                                                                              ;                  ;
; db/altsyncram_c9v1.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/vigas/Apollo/db/altsyncram_c9v1.tdf                                                                                      ;                  ;
; db/altsyncram_j1m1.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/vigas/Apollo/db/altsyncram_j1m1.tdf                                                                                      ;                  ;
; sld_virtual_jtag_basic.v                                                                                                       ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                      ;                  ;
; sld_jtag_endpoint_adapter.sv                                                                                                   ; yes             ; Encrypted Megafunction                       ; /opt/altera/14.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.sv                                                  ;                  ;
; altera_std_synchronizer.v                                                                                                      ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                     ;                  ;
; altera_pll.v                                                                                                                   ; yes             ; Megafunction                                 ; /opt/altera/14.1/quartus/libraries/megafunctions/altera_pll.v                                                                  ;                  ;
; sld_hub.vhd                                                                                                                    ; yes             ; Encrypted Megafunction                       ; /opt/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                   ; work             ;
; db/ip/sld9aefec44/alt_sld_fab.v                                                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/vigas/Apollo/db/ip/sld9aefec44/alt_sld_fab.v                                                                             ; alt_sld_fab      ;
; db/ip/sld9aefec44/submodules/alt_sld_fab_ident.sv                                                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vigas/Apollo/db/ip/sld9aefec44/submodules/alt_sld_fab_ident.sv                                                           ; alt_sld_fab      ;
; db/ip/sld9aefec44/submodules/alt_sld_fab_presplit.sv                                                                           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/vigas/Apollo/db/ip/sld9aefec44/submodules/alt_sld_fab_presplit.sv                                                        ; alt_sld_fab      ;
; db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd                                                                         ; yes             ; Encrypted Auto-Found VHDL File               ; /home/vigas/Apollo/db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd                                                      ; alt_sld_fab      ;
; db/ip/sld9aefec44/submodules/alt_sld_fab_splitter.sv                                                                           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/vigas/Apollo/db/ip/sld9aefec44/submodules/alt_sld_fab_splitter.sv                                                        ; alt_sld_fab      ;
; sld_jtag_hub.vhd                                                                                                               ; yes             ; Encrypted Megafunction                       ; /opt/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                              ;                  ;
; sld_rom_sr.vhd                                                                                                                 ; yes             ; Encrypted Megafunction                       ; /opt/altera/14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                ;                  ;
; db/altsyncram_k6n1.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/vigas/Apollo/db/altsyncram_k6n1.tdf                                                                                      ;                  ;
; db/altsyncram_g0n1.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/vigas/Apollo/db/altsyncram_g0n1.tdf                                                                                      ;                  ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------+
; Resource                                    ; Usage                                                               ;
+---------------------------------------------+---------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2289                                                                ;
;                                             ;                                                                     ;
; Combinational ALUT usage for logic          ; 2503                                                                ;
;     -- 7 input functions                    ; 22                                                                  ;
;     -- 6 input functions                    ; 594                                                                 ;
;     -- 5 input functions                    ; 407                                                                 ;
;     -- 4 input functions                    ; 508                                                                 ;
;     -- <=3 input functions                  ; 972                                                                 ;
; Memory ALUT usage                           ; 70                                                                  ;
;     -- 64-address deep                      ; 0                                                                   ;
;     -- 32-address deep                      ; 70                                                                  ;
;                                             ;                                                                     ;
; Dedicated logic registers                   ; 3034                                                                ;
;                                             ;                                                                     ;
; I/O pins                                    ; 144                                                                 ;
; I/O registers                               ; 266                                                                 ;
; Total MLAB memory bits                      ; 1728                                                                ;
; Total block memory bits                     ; 207552                                                              ;
;                                             ;                                                                     ;
; Total DSP Blocks                            ; 0                                                                   ;
;                                             ;                                                                     ;
; Total PLLs                                  ; 8                                                                   ;
;     -- PLLs                                 ; 8                                                                   ;
;                                             ;                                                                     ;
; Total DLLs                                  ; 2                                                                   ;
; Maximum fan-out node                        ; god_bless_apollo_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 1572                                                                ;
; Total fan-out                               ; 30481                                                               ;
; Average fan-out                             ; 4.33                                                                ;
+---------------------------------------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Compilation Hierarchy Node                                                                                                                       ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                     ; Library Name     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |god_bless_apollo                                                                                                                                ; 2503 (18)         ; 3034 (0)     ; 207552            ; 0          ; 144  ; 0            ; |god_bless_apollo                                                                                                                                                                                                                                                                                                                                                                                                       ; god_bless_apollo ;
;    |Vga:apollo_video_processment_unit_0|                                                                                                         ; 155 (132)         ; 95 (57)      ; 192               ; 0          ; 0    ; 0            ; |god_bless_apollo|Vga:apollo_video_processment_unit_0                                                                                                                                                                                                                                                                                                                                                                   ; god_bless_apollo ;
;       |ap:fifo_inst|                                                                                                                             ; 23 (0)            ; 38 (0)       ; 192               ; 0          ; 0    ; 0            ; |god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst                                                                                                                                                                                                                                                                                                                                                      ; work             ;
;          |dcfifo:dcfifo_component|                                                                                                               ; 23 (0)            ; 38 (0)       ; 192               ; 0          ; 0    ; 0            ; |god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                              ; work             ;
;             |dcfifo_vgl1:auto_generated|                                                                                                         ; 23 (5)            ; 38 (12)      ; 192               ; 0          ; 0    ; 0            ; |god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated                                                                                                                                                                                                                                                                                                   ; work             ;
;                |a_graycounter_4ub:wrptr_g1p|                                                                                                     ; 5 (5)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|a_graycounter_4ub:wrptr_g1p                                                                                                                                                                                                                                                                       ; work             ;
;                |a_graycounter_8g6:rdptr_g1p|                                                                                                     ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|a_graycounter_8g6:rdptr_g1p                                                                                                                                                                                                                                                                       ; work             ;
;                |alt_synch_pipe_3u7:rs_dgwp|                                                                                                      ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|alt_synch_pipe_3u7:rs_dgwp                                                                                                                                                                                                                                                                        ; work             ;
;                   |dffpipe_tu8:dffpipe10|                                                                                                        ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|alt_synch_pipe_3u7:rs_dgwp|dffpipe_tu8:dffpipe10                                                                                                                                                                                                                                                  ; work             ;
;                |alt_synch_pipe_4u7:ws_dgrp|                                                                                                      ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|alt_synch_pipe_4u7:ws_dgrp                                                                                                                                                                                                                                                                        ; work             ;
;                   |dffpipe_uu8:dffpipe13|                                                                                                        ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|alt_synch_pipe_4u7:ws_dgrp|dffpipe_uu8:dffpipe13                                                                                                                                                                                                                                                  ; work             ;
;                |altsyncram_a671:fifo_ram|                                                                                                        ; 0 (0)             ; 0 (0)        ; 192               ; 0          ; 0    ; 0            ; |god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram                                                                                                                                                                                                                                                                          ; work             ;
;                |cmpr_su5:rdempty_eq_comp|                                                                                                        ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|cmpr_su5:rdempty_eq_comp                                                                                                                                                                                                                                                                          ; work             ;
;                |cmpr_su5:wrfull_eq_comp|                                                                                                         ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|cmpr_su5:wrfull_eq_comp                                                                                                                                                                                                                                                                           ; work             ;
;    |altera_reset_controller:rst_controller_001|                                                                                                  ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                            ; god_bless_apollo ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                 ; god_bless_apollo ;
;    |altera_reset_controller:rst_controller_002|                                                                                                  ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                            ; god_bless_apollo ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                 ; god_bless_apollo ;
;    |altera_reset_controller:rst_controller|                                                                                                      ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                ; god_bless_apollo ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                     ; god_bless_apollo ;
;    |god_bless_apollo_hps_0:hps_0|                                                                                                                ; 1 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                                          ; god_bless_apollo ;
;       |god_bless_apollo_hps_0_fpga_interfaces:fpga_interfaces|                                                                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                   ; god_bless_apollo ;
;       |god_bless_apollo_hps_0_hps_io:hps_io|                                                                                                     ; 1 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                     ; god_bless_apollo ;
;          |god_bless_apollo_hps_0_hps_io_border:border|                                                                                           ; 1 (1)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                         ; god_bless_apollo ;
;             |hps_sdram:hps_sdram_inst|                                                                                                           ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                ; god_bless_apollo ;
;                |altera_mem_if_dll_cyclonev:dll|                                                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                 ; god_bless_apollo ;
;                |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                           ; god_bless_apollo ;
;                |altera_mem_if_oct_cyclonev:oct|                                                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                 ; god_bless_apollo ;
;                |hps_sdram_p0:p0|                                                                                                                 ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                ; god_bless_apollo ;
;                   |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                                         ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                           ; god_bless_apollo ;
;                      |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                                    ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                    ; god_bless_apollo ;
;                         |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                 ; god_bless_apollo ;
;                            |altddio_out:clock_gen[0].umem_ck_pad|                                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                            ; work             ;
;                               |ddio_out_uqe:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                ; work             ;
;                            |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                  ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                                                                 ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                                                                 ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                                                                 ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                                                                 ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                                                                 ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                                                                 ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                                                                 ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                                                                 ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                                                                 ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                 ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                                                                  ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                                 ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                                                                 ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                                                                 ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                                                                  ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                                                                  ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                                                                  ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                                                                  ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                                                                  ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                                                                  ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                  ; god_bless_apollo ;
;                            |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                                                                  ; god_bless_apollo ;
;                            |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                   ; god_bless_apollo ;
;                            |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                          ; god_bless_apollo ;
;                            |hps_sdram_p0_generic_ddio:ubank_pad|                                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                             ; god_bless_apollo ;
;                            |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                              ; god_bless_apollo ;
;                            |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                          ; god_bless_apollo ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                         ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                     ; god_bless_apollo ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                         ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                         ; god_bless_apollo ;
;                      |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                                           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                           ; god_bless_apollo ;
;                |hps_sdram_pll:pll|                                                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                              ; god_bless_apollo ;
;    |god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|                                                                                      ; 1576 (0)          ; 1354 (0)     ; 199168            ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0                                                                                                                                                                                                                                                                                                                                                ; god_bless_apollo ;
;       |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                                                                                                ; god_bless_apollo ;
;       |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                                                                           ; god_bless_apollo ;
;       |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                                                                                                ; god_bless_apollo ;
;       |god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|                                                                                      ; 541 (0)           ; 457 (0)      ; 512               ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster                                                                                                                                                                                                                                                                                            ; god_bless_apollo ;
;          |altera_avalon_packets_to_master:transacto|                                                                                             ; 187 (0)           ; 139 (0)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                  ; god_bless_apollo ;
;             |packets_to_master:p2m|                                                                                                              ; 187 (187)         ; 139 (139)    ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                            ; god_bless_apollo ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                            ; 26 (26)           ; 24 (24)      ; 512               ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                 ; god_bless_apollo ;
;             |altsyncram:mem_rtl_0|                                                                                                               ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                            ; work             ;
;                |altsyncram_g0n1:auto_generated|                                                                                                  ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                             ; work             ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                                 ; 11 (11)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                      ; god_bless_apollo ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                      ; 290 (0)           ; 264 (0)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                           ; god_bless_apollo ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                  ; 287 (0)           ; 264 (0)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                         ; god_bless_apollo ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                                     ; 7 (4)             ; 47 (18)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                             ; god_bless_apollo ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                                  ; 3 (3)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                 ; god_bless_apollo ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                                                                              ; work             ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                                               ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                                                                              ; work             ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                          ; 1 (0)             ; 27 (18)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                  ; god_bless_apollo ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                                   ; 1 (1)             ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                       ; god_bless_apollo ;
;                      |altera_std_synchronizer:synchronizer|                                                                                      ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                  ; work             ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                            ; 279 (270)         ; 187 (168)    ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                    ; god_bless_apollo ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                                 ; 5 (5)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                       ; god_bless_apollo ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                                   ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                         ; god_bless_apollo ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                     ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                           ; work             ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                            ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                  ; work             ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                    ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                          ; work             ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                         ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                               ; work             ;
;                |altera_std_synchronizer:synchronizer|                                                                                            ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                    ; work             ;
;             |altera_jtag_sld_node:node|                                                                                                          ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                 ; god_bless_apollo ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                               ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                               ; work             ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                                 ; 27 (27)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                      ; god_bless_apollo ;
;          |altera_reset_controller:rst_controller|                                                                                                ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                     ; god_bless_apollo ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                          ; god_bless_apollo ;
;       |god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|                                                                                                ; 14 (1)            ; 65 (0)       ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0                                                                                                                                                                                                                                                                                                      ; god_bless_apollo ;
;          |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|                                                                        ; 13 (12)           ; 65 (12)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                       ; god_bless_apollo ;
;             |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|                                                                   ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                      ; god_bless_apollo ;
;                |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                         ; god_bless_apollo ;
;                   |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                    ; work             ;
;                      |ddio_out_uqe:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                        ; work             ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc                ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[10].acv_ac_ldc               ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[11].acv_ac_ldc               ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[12].acv_ac_ldc               ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[13].acv_ac_ldc               ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc               ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[15].acv_ac_ldc               ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[16].acv_ac_ldc               ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[17].acv_ac_ldc               ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[18].acv_ac_ldc               ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[19].acv_ac_ldc               ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[1].acv_ac_ldc                ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[20].acv_ac_ldc               ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[21].acv_ac_ldc               ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[22].acv_ac_ldc               ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[23].acv_ac_ldc               ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[24].acv_ac_ldc               ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[2].acv_ac_ldc                ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[3].acv_ac_ldc                ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[4].acv_ac_ldc                ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[5].acv_ac_ldc                ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[6].acv_ac_ldc                ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[7].acv_ac_ldc                ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc                ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[9].acv_ac_ldc                ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad|                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad                        ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad                           ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad|                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad                            ; god_bless_apollo ;
;                   |god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad|                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad                        ; god_bless_apollo ;
;                |god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                        ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                             ; god_bless_apollo ;
;                   |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                  ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                 ; god_bless_apollo ;
;                |god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                        ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                             ; god_bless_apollo ;
;                   |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                  ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                 ; god_bless_apollo ;
;                |god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                        ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                             ; god_bless_apollo ;
;                   |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                  ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                 ; god_bless_apollo ;
;                |god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                        ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                             ; god_bless_apollo ;
;                   |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                  ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                 ; god_bless_apollo ;
;             |god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc                                                                                                                                                                             ; god_bless_apollo ;
;             |god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|                                                                                ; 1 (1)             ; 17 (0)       ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset                                                                                                                                                                                   ; god_bless_apollo ;
;                |god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk                                                                                                                  ; god_bless_apollo ;
;                |god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_scc_clk|                                                                ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_scc_clk                                                                                                                  ; god_bless_apollo ;
;       |god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0|                                                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0                                                                                                                                                                                                                                                                                                  ; god_bless_apollo ;
;       |god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|                                                                                                ; 1021 (0)          ; 832 (0)      ; 198656            ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0                                                                                                                                                                                                                                                                                                      ; god_bless_apollo ;
;          |altera_avalon_mm_bridge:seq_bridge|                                                                                                    ; 13 (13)           ; 145 (145)    ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge                                                                                                                                                                                                                                                                   ; god_bless_apollo ;
;          |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 390 (390)         ; 299 (298)    ; 2048              ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                                                                               ; god_bless_apollo ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                                                                            ; god_bless_apollo ;
;                |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                                                                  ; work             ;
;                   |altsyncram_mri1:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                                   ; work             ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                                                                            ; god_bless_apollo ;
;                |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                                                                  ; work             ;
;                   |altsyncram_mri1:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                                   ; work             ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                                                                         ; god_bless_apollo ;
;          |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 1 (1)             ; 0 (0)        ; 196608            ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                                                                            ; god_bless_apollo ;
;             |altsyncram:the_altsyncram|                                                                                                          ; 0 (0)             ; 0 (0)        ; 196608            ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                  ; work             ;
;                |altsyncram_j1m1:auto_generated|                                                                                                  ; 0 (0)             ; 0 (0)        ; 196608            ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_j1m1:auto_generated                                                                                                                                                                                   ; work             ;
;          |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                             ; 9 (9)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                                                                            ; god_bless_apollo ;
;          |altera_mem_if_simple_avalon_mm_bridge:hphy_bridge|                                                                                     ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge                                                                                                                                                                                                                                                    ; god_bless_apollo ;
;          |god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|                                                            ; 266 (0)           ; 118 (0)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                           ; god_bless_apollo ;
;             |altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|                                                                                ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo                                                                                                                                                                       ; god_bless_apollo ;
;             |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                              ; 8 (8)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                                                     ; god_bless_apollo ;
;             |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                   ; 7 (7)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                                                          ; god_bless_apollo ;
;             |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                           ; god_bless_apollo ;
;             |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                              ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                                                     ; god_bless_apollo ;
;             |altera_merlin_master_agent:cpu_inst_instruction_master_agent|                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent                                                                                                                                                              ; god_bless_apollo ;
;             |altera_merlin_master_agent:seq_bridge_m0_agent|                                                                                     ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent                                                                                                                                                                            ; god_bless_apollo ;
;             |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                    ; 7 (7)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                                           ; god_bless_apollo ;
;             |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                             ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                                                    ; god_bless_apollo ;
;             |altera_merlin_slave_agent:hphy_bridge_s0_agent|                                                                                     ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent                                                                                                                                                                            ; god_bless_apollo ;
;             |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                        ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                                                               ; god_bless_apollo ;
;             |altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|                                                                         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent                                                                                                                                                                ; god_bless_apollo ;
;             |altera_merlin_slave_translator:hphy_bridge_s0_translator|                                                                           ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator                                                                                                                                                                  ; god_bless_apollo ;
;             |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                         ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                                                ; god_bless_apollo ;
;             |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                              ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                                                     ; god_bless_apollo ;
;             |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                               ; 5 (5)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                                                      ; god_bless_apollo ;
;             |altera_merlin_traffic_limiter:seq_bridge_m0_limiter|                                                                                ; 7 (7)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter                                                                                                                                                                       ; god_bless_apollo ;
;             |god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                       ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                              ; god_bless_apollo ;
;             |god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                               ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                      ; god_bless_apollo ;
;             |god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                   ; 69 (58)           ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                          ; god_bless_apollo ;
;                |altera_merlin_arbitrator:arb|                                                                                                    ; 11 (9)            ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                             ; god_bless_apollo ;
;                   |altera_merlin_arb_adder:adder|                                                                                                ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                               ; god_bless_apollo ;
;             |god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                   ; 51 (47)           ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                          ; god_bless_apollo ;
;                |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                             ; god_bless_apollo ;
;             |god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router|                                                             ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router                                                                                                                                                    ; god_bless_apollo ;
;             |god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001|                                                     ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001                                                                                                                                            ; god_bless_apollo ;
;             |god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                               ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                      ; god_bless_apollo ;
;             |god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                               ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                      ; god_bless_apollo ;
;             |god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                           ; 25 (25)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                  ; god_bless_apollo ;
;             |god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                   ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                          ; god_bless_apollo ;
;          |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 7 (7)             ; 8 (4)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                                                                           ; god_bless_apollo ;
;             |altsyncram:altsyncram_component|                                                                                                    ; 0 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                           ; work             ;
;                |altsyncram_c9v1:auto_generated|                                                                                                  ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                                                                            ; work             ;
;          |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 331 (305)         ; 245 (221)    ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                                                                             ; god_bless_apollo ;
;             |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 5 (3)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                                                                      ; god_bless_apollo ;
;                |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                                                                   ; god_bless_apollo ;
;             |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                                                                          ; god_bless_apollo ;
;                |altdpram:altdpram_component|                                                                                                     ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                                                                              ; work             ;
;                   |dpram_k3s1:auto_generated|                                                                                                    ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                                                                    ; work             ;
;                      |decode_5la:wr_decode|                                                                                                      ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                                                                               ; work             ;
;                      |mux_7hb:rd_mux|                                                                                                            ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                                                                     ; work             ;
;    |god_bless_apollo_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 11 (0)            ; 51 (0)       ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                  ; god_bless_apollo ;
;       |altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|                                                                            ; 6 (6)             ; 49 (49)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; god_bless_apollo ;
;       |altera_merlin_master_agent:apollo_video_processment_unit_0_avalon_master_agent|                                                           ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:apollo_video_processment_unit_0_avalon_master_agent                                                                                                                                                                                                                                                                   ; god_bless_apollo ;
;       |altera_merlin_master_translator:apollo_video_processment_unit_0_avalon_master_translator|                                                 ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:apollo_video_processment_unit_0_avalon_master_translator                                                                                                                                                                                                                                                         ; god_bless_apollo ;
;       |altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|                                                                                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent                                                                                                                                                                                                                                                                                         ; god_bless_apollo ;
;    |god_bless_apollo_mm_interconnect_1:mm_interconnect_1|                                                                                        ; 640 (0)           ; 1436 (0)     ; 8192              ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                  ; god_bless_apollo ;
;       |altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|                                                                          ; 41 (41)           ; 52 (52)      ; 8192              ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo                                                                                                                                                                                                                                                                                  ; god_bless_apollo ;
;          |altsyncram:mem_rtl_0|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                             ; work             ;
;             |altsyncram_k6n1:auto_generated|                                                                                                     ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated                                                                                                                                                                                                                              ; work             ;
;       |altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|                                                                            ; 76 (76)           ; 1176 (1176)  ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; god_bless_apollo ;
;       |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                                                   ; 123 (49)          ; 36 (6)       ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                                                                           ; god_bless_apollo ;
;          |altera_merlin_address_alignment:align_address_to_size|                                                                                 ; 74 (74)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                     ; god_bless_apollo ;
;       |altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|                                                                       ; 218 (0)           ; 158 (0)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter                                                                                                                                                                                                                                                                               ; god_bless_apollo ;
;          |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                       ; 218 (186)         ; 158 (158)    ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                               ; god_bless_apollo ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                         ; god_bless_apollo ;
;             |altera_merlin_burst_adapter_min:the_min|                                                                                            ; 29 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                                                                       ; god_bless_apollo ;
;                |altera_merlin_burst_adapter_subtractor:ac_sub|                                                                                   ; 9 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                                                                         ; god_bless_apollo ;
;                   |altera_merlin_burst_adapter_adder:subtract|                                                                                   ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract                                                              ; god_bless_apollo ;
;                |altera_merlin_burst_adapter_subtractor:bc_sub|                                                                                   ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                                                                                         ; god_bless_apollo ;
;                   |altera_merlin_burst_adapter_adder:subtract|                                                                                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract                                                              ; god_bless_apollo ;
;                |altera_merlin_burst_adapter_subtractor:da_sub|                                                                                   ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                                                         ; god_bless_apollo ;
;                   |altera_merlin_burst_adapter_adder:subtract|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract                                                              ; god_bless_apollo ;
;       |altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent|                                                                                 ; 29 (7)            ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent                                                                                                                                                                                                                                                                                         ; god_bless_apollo ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                         ; 22 (22)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                           ; god_bless_apollo ;
;       |god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                       ; 150 (145)         ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                               ; god_bless_apollo ;
;          |altera_merlin_arbitrator:arb|                                                                                                          ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; god_bless_apollo ;
;       |god_bless_apollo_mm_interconnect_1_router_002:router_002|                                                                                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_router_002:router_002                                                                                                                                                                                                                                                                                         ; god_bless_apollo ;
;       |god_bless_apollo_mm_interconnect_1_rsp_demux:rsp_demux|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                           ; god_bless_apollo ;
;    |god_bless_apollo_pll_0:pll_0|                                                                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                          ; god_bless_apollo ;
;       |altera_pll:altera_pll_i|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|god_bless_apollo_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                  ; work             ;
;    |sld_hub:auto_hub|                                                                                                                            ; 102 (1)           ; 80 (0)       ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                      ; work             ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                                              ; 101 (1)           ; 80 (5)       ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                                          ; alt_sld_fab      ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                                                                       ; 100 (0)           ; 75 (0)       ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                          ; alt_sld_fab      ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                       ; 100 (65)          ; 75 (47)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                             ; work             ;
;                |sld_rom_sr:hub_info_reg|                                                                                                         ; 16 (16)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                     ; work             ;
;                |sld_shadow_jsm:shadow_jsm|                                                                                                       ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |god_bless_apollo|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                   ; work             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------------+
; Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                                     ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                     ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                                     ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                                     ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_j1m1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Single Port      ; 6144         ; 32           ; --           ; --           ; 196608 ; god_bless_apollo_mem_if_ddr3_emif_0_s0_sequencer_mem.hex ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                   ; MLAB ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None                                                     ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                           ; MLAB ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216   ; None                                                     ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ALTSYNCRAM                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------+--------------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; Vendor ; IP Core Name                              ; Version      ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                      ; IP Include File                                   ;
+--------+-------------------------------------------+--------------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; N/A    ; Qsys                                      ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo                                                                                                                                                                                                                                                    ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; FIFO                                      ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|Vga:apollo_video_processment_unit_0|ap:fifo_inst                                                                                                                                                                                                   ; ap.vhd                                            ;
; Altera ; Signal Tap                                ; N/A          ; N/A          ; Licensed     ; |god_bless_apollo|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                       ;                                                   ;
; Altera ; Signal Tap                                ; N/A          ; N/A          ; Licensed     ; |god_bless_apollo|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit                                                                                                         ;                                                   ;
; Altera ; Signal Tap                                ; N/A          ; N/A          ; Licensed     ; |god_bless_apollo|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                       ;                                                   ;
; Altera ; Signal Tap                                ; N/A          ; N/A          ; Licensed     ; |god_bless_apollo|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter                                                                                                         ;                                                   ;
; Altera ; altera_hps                                ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0                                                                                                                                                                                                                       ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_hps_io                             ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io                                                                                                                                                                                  ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_mem_if_ddr3_hard_memory_controller ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                        ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_mem_if_dll                         ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                              ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_mem_if_oct                         ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                              ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_mem_if_ddr3_emif                   ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0                                                                                                                                                                                             ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_mem_if_ddr3_hard_memory_controller ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                        ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_mem_if_dll                         ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                             ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_jtag_avalon_master                 ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster                                                                                                                                         ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets         ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                   ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; channel_adapter                           ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter                                                                     ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_avalon_sc_fifo                     ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo                                                                                                              ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_jtag_dc_streaming                  ; 100.99.98.97 ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                        ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes         ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                   ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; channel_adapter                           ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|god_bless_apollo_mem_if_ddr3_emif_0_dmaster_p2b_adapter:p2b_adapter                                                                     ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_reset_controller                   ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller                                                                                                  ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; timing_adapter                            ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt                                                                       ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_avalon_packets_to_master           ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto                                                                                               ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_mm_interconnect                    ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1                                                                                                                     ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_master_translator           ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator                                                           ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_slave_translator            ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator                                                              ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_mem_if_oct                         ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                             ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_mem_if_ddr3_hard_phy_core          ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0                                                                                                                                                   ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_mem_if_ddr3_pll                    ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0                                                                                                                                               ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_mem_if_ddr3_qseq                   ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0                                                                                                                                                   ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_master_agent                ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                  ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_master_translator           ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator        ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_master_agent                ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent           ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_master_translator           ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_slave_agent                 ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent                         ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_avalon_sc_fifo                     ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo                    ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_slave_translator            ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator               ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_master_agent                ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent                         ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_master_translator           ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator               ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_slave_agent                 ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent                       ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_avalon_sc_fifo                     ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                  ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_slave_translator            ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator             ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_slave_agent                 ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent            ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_avalon_sc_fifo                     ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo       ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_slave_translator            ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator  ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_slave_agent                 ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent             ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_avalon_sc_fifo                     ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo        ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_slave_translator            ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator   ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_mm_interconnect                    ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                               ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_master_agent                ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:apollo_video_processment_unit_0_avalon_master_agent                                                                                                                ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_master_translator           ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:apollo_video_processment_unit_0_avalon_master_translator                                                                                                      ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_demultiplexer               ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                        ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_multiplexer                 ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                            ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_slave_agent                 ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent                                                                                                                                      ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_avalon_sc_fifo                     ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo                                                                                                                                 ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_slave_translator            ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_0_translator                                                                                                                            ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_router                      ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_router:router                                                                                                                                              ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_router                      ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_router_001:router_001                                                                                                                                      ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_demultiplexer               ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_cmd_demux:rsp_demux                                                                                                                                        ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_multiplexer                 ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                            ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_mm_interconnect                    ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                               ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_demultiplexer               ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                        ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_demultiplexer               ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                    ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_multiplexer                 ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                            ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_axi_master_ni               ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                        ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_slave_agent                 ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent                                                                                                                                      ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_avalon_sc_fifo                     ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo                                                                                                                               ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_avalon_sc_fifo                     ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo                                                                                                                                 ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_burst_adapter               ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter                                                                                                                            ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_slave_translator            ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_1_translator                                                                                                                            ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_router                      ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_router:router                                                                                                                                              ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_router                      ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_router:router_001                                                                                                                                          ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_router                      ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_router_002:router_002                                                                                                                                      ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_demultiplexer               ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                        ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_multiplexer                 ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                            ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_merlin_multiplexer                 ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                        ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_pll                                ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|god_bless_apollo_pll_0:pll_0                                                                                                                                                                                                                       ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_reset_controller                   ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|altera_reset_controller:rst_controller                                                                                                                                                                                                             ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_reset_controller                   ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|altera_reset_controller:rst_controller_001                                                                                                                                                                                                         ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
; Altera ; altera_reset_controller                   ; 14.1         ; N/A          ; N/A          ; |god_bless_apollo|altera_reset_controller:rst_controller_002                                                                                                                                                                                                         ; /home/vigas/Apollo/Apollo_9/god_bless_apollo.qsys ;
+--------+-------------------------------------------+--------------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                           ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                           ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                           ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                               ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                                                                                 ;
+-------------------------+----------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                                                                    ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                                                                    ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                                                                    ;
+-------------------------+----------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                                                                                ;
+---------------------------+---------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                                                                    ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                                                                    ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                                                                    ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                                                                    ;
+---------------------------+---------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state ;
+--------------+-------------+-------------+-------------+--------------+------------+------------------------------------------------------------------------------------------------+
; Name         ; state.READ4 ; state.READ3 ; state.READ2 ; state.WRITE2 ; state.IDLE ; state.INIT                                                                                     ;
+--------------+-------------+-------------+-------------+--------------+------------+------------------------------------------------------------------------------------------------+
; state.INIT   ; 0           ; 0           ; 0           ; 0            ; 0          ; 0                                                                                              ;
; state.IDLE   ; 0           ; 0           ; 0           ; 0            ; 1          ; 1                                                                                              ;
; state.WRITE2 ; 0           ; 0           ; 0           ; 1            ; 0          ; 1                                                                                              ;
; state.READ2  ; 0           ; 0           ; 1           ; 0            ; 0          ; 1                                                                                              ;
; state.READ3  ; 0           ; 1           ; 0           ; 0            ; 0          ; 1                                                                                              ;
; state.READ4  ; 1           ; 0           ; 0           ; 0            ; 0          ; 1                                                                                              ;
+--------------+-------------+-------------+-------------+--------------+------------+------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr ;
+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------------+
; Name                          ; scc_state_curr.STATE_SCC_IDLE ; scc_state_curr.STATE_SCC_DONE ; scc_state_curr.STATE_SCC_LOAD                                                              ;
+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------------+
; scc_state_curr.STATE_SCC_IDLE ; 0                             ; 0                             ; 0                                                                                          ;
; scc_state_curr.STATE_SCC_LOAD ; 1                             ; 0                             ; 1                                                                                          ;
; scc_state_curr.STATE_SCC_DONE ; 1                             ; 1                             ; 0                                                                                          ;
+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |god_bless_apollo|Vga:apollo_video_processment_unit_0|read_state ;
+---------------------+---------------------+--------------------+-----------------+
; Name                ; read_state.stopping ; read_state.running ; read_state.idle ;
+---------------------+---------------------+--------------------+-----------------+
; read_state.idle     ; 0                   ; 0                  ; 0               ;
; read_state.running  ; 0                   ; 1                  ; 1               ;
; read_state.stopping ; 1                   ; 0                  ; 1               ;
+---------------------+---------------------+--------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|afi_clk_reg                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|afi_half_clk_reg                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|avl_clk_reg                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|config_clk_reg                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[6]                             ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[5]                             ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[4]                             ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[3]                             ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[1]                                                                                                                                     ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[2]                                                                                                                                     ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[3]                                                                                                                                     ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[2]                             ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67,95]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[8..31]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|av_chipselect_pre                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_burstcount[0]                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_burstcount[0]                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r2                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r3                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[21..24]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[25..29]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[0..31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ipending_reg[0..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_custom                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|internal_out_payload[32,33]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][89]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][89]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0..2]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][90]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][89]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][90]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][89]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[1..31]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|out_payload[32,33]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][89]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][90]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][89]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][90]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][89]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                                        ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                     ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                        ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                     ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                        ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                     ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                        ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                     ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                        ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                     ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                        ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                     ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                        ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                     ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]                                                                                                   ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                                                                                ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                                                ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                                ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[0]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[1]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][104]                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_channel[1]                                                                           ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[1]                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_channel[0]                                                                           ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[0]                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][76]                                                                   ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][107]                                                               ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][74]                                                                   ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][68]                                                                   ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][75]                                                                   ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][68]                                                                    ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                                                                 ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][74]                                                                    ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                                                                 ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][76]                                                                              ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][107]                                                                          ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][68]                                                                              ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][75]                                                                           ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][74]                                                                              ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][75]                                                                           ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][74]                                                                                ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][75]                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][68]                                                                                ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][75]                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[5]                                                                                                           ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[0]                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[9]                                                                                                            ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[14]                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[21]                                                                                                          ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[14]                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[8]                                                                                                            ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[13]                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[20]                                                                                                          ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[13]                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[7]                                                                                                            ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[12]                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[19]                                                                                                          ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[12]                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[6]                                                                                                            ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[11]                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[18]                                                                                                          ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[11]                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[5]                                                                                                            ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[10]                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[17]                                                                                                          ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[10]                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[4]                                                                                                           ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[9]                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[3]                                                                                                           ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[8]                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[2]                                                                                                           ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[7]                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[1]                                                                                                           ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[6]                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[48][66]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[48][69]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                          ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                                                                  ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                                                   ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                                                   ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                                                   ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                                                   ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                                   ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                                   ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                                   ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                   ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent|hold_waitrequest                                                                 ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent|hold_waitrequest                                                                               ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator|waitrequest_reset_override                                                           ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|waitrequest_reset_override                                                         ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|waitrequest_reset_override                                              ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|waitrequest_reset_override                                               ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][74]                                                                              ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68]                                                                           ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][75]                                                                              ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68]                                                                           ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][74]                                                                   ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][75]                                                                   ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][89]                                                                   ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][76]                                                                              ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][107]                                                                          ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][76]                                                                   ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][107]                                                               ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                          ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][74]                                                                                ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][75]                                                                                ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][74]                                                                    ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68]                                                                 ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][75]                                                                    ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68]                                                                 ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                          ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][74]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][75]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][77]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][78]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                          ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][74]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][75]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][77]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][78]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                          ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][74]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][75]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][77]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][78]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                          ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][74]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][75]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][77]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][78]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                          ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][74]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][75]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][77]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][78]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                          ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][74]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][75]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][77]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][78]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[8][69]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[8][66]                                                                                                                                                                                          ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][68]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][70]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][74]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][75]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][77]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][78]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[9][69]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[9][66]                                                                                                                                                                                          ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][68]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][70]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][74]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][75]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][77]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][78]                                                                                                                                                                                             ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][104]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[39][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[39][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[40][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[40][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[41][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[41][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[42][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[42][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[43][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[43][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[44][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[44][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[45][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[45][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[46][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[46][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[47][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[47][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][104]                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[0]                                                                                                            ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[23]                                                                                                       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[10][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[10][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[38][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[38][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[37][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[37][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[11][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[11][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[36][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[36][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[12][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[12][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[35][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[35][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[13][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[13][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[34][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[34][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[14][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[14][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[33][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[33][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[15][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[15][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[32][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[32][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[16][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[16][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[31][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[31][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[17][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[17][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[30][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[30][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[18][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[18][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[29][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[29][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[19][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[19][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[28][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[28][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[20][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[20][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[27][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[27][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[21][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[21][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[26][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[26][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[22][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[22][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[25][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[25][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[23][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[23][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[24][69]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[24][66]                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][68]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][70]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][74]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][75]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][77]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][78]                                                                                                                                                                                            ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][104]                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ; Merged with god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                           ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]     ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]  ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]            ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                 ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]              ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[48][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[1]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|prev_request[0,1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[0..2]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][75]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][75]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[47][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3] ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][76]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]  ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][76]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]              ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[46][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[45][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[44][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[43][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[42][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[41][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[40][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[39][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[38][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[37][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[36][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[35][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[34][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[33][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[32][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[31][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[30][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[29][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[28][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[27][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[26][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[25][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[24][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[23][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[22][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[21][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[20][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[19][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[18][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[17][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[16][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[15][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[14][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[13][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[12][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[11][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[10][95]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][104]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[9][95]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][104]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[8][95]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][104]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[7][95]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][104]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[6][95]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][104]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[5][95]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][104]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[4][95]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][104]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[3][95]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][104]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[2][95]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][104]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][76]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][76]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][76]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][76]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][76]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][76]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][76]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][76]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][76]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][76]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][76]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_group[0..5]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][106]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][106]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][106]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][106]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][106]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][106]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][106]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][106]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[7]                                                                                                           ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[20]                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[11]                                                                                                          ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[17]                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[9]                                                                                                           ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[16]                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[8]                                                                                                           ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[15]                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[6]                                                                                                           ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[4]                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[0]                                                                                                           ; Merged with god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[3]                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.INIT                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.READ4                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~6                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~7                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~8                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~9                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~10                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~11                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~12                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~13                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~14                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~15                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~16                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~17                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~18                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~19                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~20                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~21                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~22                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~23                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~24                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~25                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~26                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~27                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~28                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~29                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~30                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~31                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~32                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~33                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~34                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~35                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~36                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~37                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~6                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~7                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~8                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~9                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~10                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~11                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~12                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~13                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~14                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~15                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~16                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~17                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~18                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~19                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~20                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~21                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~22                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~23                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~24                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~25                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~26                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~27                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~28                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~29                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~30                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~31                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~32                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~33                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~34                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~35                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19..31]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                        ;
; Total Number of Removed Registers = 987                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                 ; Stuck at GND              ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][76],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][76],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][76],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][76],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][76],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][76],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][76],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][76],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][76],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][76],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][76],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][76]                                                                                                                                                                                          ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]                                                        ; Stuck at GND              ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[48][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[47][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[46][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[45][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[44][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[43][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[42][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[41][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[40][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[39][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[38][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[37][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[36][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[35][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[34][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[33][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[32][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[31][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[30][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[29][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[28][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[27][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[26][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[25][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[24][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[23][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[22][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[21][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[20][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[19][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[18][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[17][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[16][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[15][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[14][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[13][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[12][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[11][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[10][95],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[9][95],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[8][95],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[7][95],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[6][95],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[5][95],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[4][95],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[3][95],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[2][95],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[1][95],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                           ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                  ; Lost Fanouts              ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][89],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][89],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][89],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][89],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][89],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][89],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][89],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][89],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][89]                                                                                                                                                                                          ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][104]                                                                                                                                                ; Stuck at GND              ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][104],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][104],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][104],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][104],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][104],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][104],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][104],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][104],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][104],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][104],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ;
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                  ; Lost Fanouts              ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[1][71],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[2][71],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[3][71],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[4][71],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[5][71],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[6][71],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[7][71],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[8][71],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[9][71],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[10][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[11][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[12][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[13][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[14][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[15][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[16][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[17][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[18][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[19][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[20][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[21][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[22][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[23][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[24][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[25][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[26][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[27][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[28][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[29][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[30][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[31][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[32][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[33][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[34][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[35][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[36][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[37][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[38][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[39][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[40][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[41][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[42][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[43][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[44][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[45][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[46][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[47][71],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[48][71]                                                                                                                                                                                          ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                                  ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][75]                                   ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68],                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],            ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                        ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[1]         ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[1],                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][106],                                                                          ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][106]                                                                           ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[1]         ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|prev_request[1],                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][106],                                                               ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][106]                                                                ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                        ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68],                                                                ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy             ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                         ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68],                                                                 ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]   ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][75]                                     ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68],                                                                             ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]               ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][90]                                     ; Lost Fanouts              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][90],                                                                             ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][90]                         ; Lost Fanouts              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][90],                                                                 ;
;                                                                                                                                                                                                                                                                                ;                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r                                                                                                                       ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r2,                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r3                                                                                                                                                               ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[2]                                                                                                       ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[2]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|internal_out_payload[33]                                                                                                                                  ; Stuck at GND              ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|out_payload[33]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|internal_out_payload[32]                                                                                                                                  ; Stuck at GND              ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|out_payload[32]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[1]                                                                                                       ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[1]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[4]                                                                                                       ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[4]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0]         ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|prev_request[0]                                            ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[2]         ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[2]                                            ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0]         ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[0]                                            ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][89]                         ; Lost Fanouts              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][89]                                                                  ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][89]                                     ; Lost Fanouts              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][89]                                                                              ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][76]                         ; Lost Fanouts              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][76]                                                                  ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][76]                                     ; Lost Fanouts              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][76]                                                                              ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][106]                                    ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][106]                                                                             ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][106]                        ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][106]                                                                 ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                  ; Stuck at VCC              ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[18]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[18]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_burstcount[0]                                                                                                                       ; Stuck at VCC              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_burstcount[0]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[31]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[31]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[30]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[30]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[29]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[29]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[28]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[28]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[27]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[27]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[26]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[26]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[25]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[25]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[24]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[24]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[23]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[23]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[22]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[22]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[21]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[21]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[20]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[20]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[19]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[19]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[3]                                                                                                       ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[3]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[17]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[17]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[16]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[16]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[15]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[15]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[14]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[14]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[13]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[13]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[12]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[12]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[11]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[11]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[10]                                                                                                      ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[10]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[9]                                                                                                       ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[9]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[8]                                                                                                       ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[8]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[7]                                                                                                       ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[7]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[6]                                                                                                       ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[6]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[5]                                                                                                       ; Stuck at GND              ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[5]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3034  ;
; Number of registers using Synchronous Clear  ; 194   ;
; Number of registers using Synchronous Load   ; 1546  ;
; Number of registers using Asynchronous Clear ; 2625  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2092  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                             ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:apollo_video_processment_unit_0_avalon_master_agent|hold_waitrequest                                                                                                                                                          ; 2       ;
; Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|a_graycounter_8g6:rdptr_g1p|counter5a0                                                                                                                                                                    ; 7       ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                      ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                 ; 1451    ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                                        ; 78      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 35      ;
; Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|a_graycounter_4ub:wrptr_g1p|counter7a0                                                                                                                                                                    ; 6       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                  ; 1       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                 ; 36      ;
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|empty                                                                                                                                                                                    ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                          ; 229     ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                  ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                         ; 601     ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                            ; 11      ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 8       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|i_read                                                                                                                                                ; 4       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 8       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                  ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                           ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_dly                                                                                                                                                     ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[1]                                                                                                                                                ; 2       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|use_reg                                                                                                                                                                   ; 56      ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                  ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                           ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                            ; 3       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[9]                                                                                                                                                ; 2       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[2]                                                                                                                                                ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]                                                                                                                             ; 9       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_waitrequest                                                                                                                                                        ; 12      ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[14]                                                                                                                                              ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                        ; 32      ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[0]                                                                                                                                                         ; 2       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[3]                                                                                                                                                ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                             ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[1]                                                                                                                                                         ; 2       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[2]                                                                                                                                                         ; 2       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[3]                                                                                                                                                         ; 2       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[0]                                                                                                                                                      ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[4]                                                                                                                                                ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[0]                                                                                                                             ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                   ; 2       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[1]                                                                                                                                                      ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[2]                                                                                                                                                      ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[3]                                                                                                                                                      ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                        ; 8       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[5]                                                                                                                                                ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[6]                                                                                                                                                ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[7]                                                                                                                                                ; 1       ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[8]                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                      ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                      ; 3       ;
; Total number of inverted registers = 54                                                                                                                                                                                                                                                                       ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                    ; Megafunction                                                                                                                                    ; Type ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------+
; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|internal_out_payload[0..31]                 ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|mem_rtl_0                  ; RAM  ;
; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_ena[0]                                                                                                                                                      ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr[12]                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_curr[22]                                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_curr[17]                                                                                                                                                 ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo|mem_used[10]                                                                                                                                                                               ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[45]                                                                                                                                                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[4]                                                                                                                                             ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[17]                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[0]                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[17]                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[26]                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[5]                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte2_data[3]                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[5]                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][26]                                                                                                                                           ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][11]                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[0]                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[0]                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dm_ena[0]                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[8]                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2] ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[27]                                                                                                                                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[1]                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]                                                                                                            ;
; 5:1                ; 28 bits   ; 84 LEs        ; 0 LEs                ; 84 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[26]                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_byteenable[2]                                                                                                                                       ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[6]                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[2]                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|out_data[3]                                                                                                                                                  ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]                                                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                         ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                      ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                    ;
; 13:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                             ;
; 18:1               ; 7 bits    ; 84 LEs        ; 35 LEs               ; 49 LEs                 ; Yes        ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_next                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |god_bless_apollo|Vga:apollo_video_processment_unit_0|read_state                                                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[13]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[0]                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft1                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; No name available in netlist                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; No name available in netlist                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[12]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router|src_channel[0]                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_logic_result[21]                                                                                                                                    ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wr_data[29]                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_dst_regnum[2]                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector6                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector12                                                                                                                                                                                        ;
; 28:1               ; 5 bits    ; 90 LEs        ; 20 LEs               ; 70 LEs                 ; No         ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|Selector3                                                     ;
; 28:1               ; 2 bits    ; 36 LEs        ; 4 LEs                ; 32 LEs                 ; No         ; |god_bless_apollo|god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|Selector4                                                     ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr_decode[0]                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                 ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Selector0                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |god_bless_apollo|god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |god_bless_apollo|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |god_bless_apollo|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |god_bless_apollo|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |god_bless_apollo|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |god_bless_apollo|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |god_bless_apollo|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |god_bless_apollo|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                                                                                                ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |god_bless_apollo|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                  ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |god_bless_apollo|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|a_graycounter_8g6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|a_graycounter_4ub:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|alt_synch_pipe_3u7:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|alt_synch_pipe_3u7:rs_dgwp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|alt_synch_pipe_4u7:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|alt_synch_pipe_4u7:ws_dgrp|dffpipe_uu8:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                       ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                        ;
; IP_TOOL_VERSION                       ; 14.1                  ; -    ; -                                                                                                        ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                        ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                        ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                        ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                          ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                           ;
; IP_TOOL_VERSION                       ; 14.1                             ; -    ; -                                                                                           ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                           ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                          ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                           ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                        ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                         ;
; IP_TOOL_VERSION                       ; 14.1              ; -    ; -                                                                                                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                         ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                         ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                        ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                         ;
; IP_TOOL_VERSION                       ; 14.1              ; -    ; -                                                                                                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                         ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                         ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0 ;
+---------------------------------------+--------+------+---------------------------------------------------------------------+
; Assignment                            ; Value  ; From ; To                                                                  ;
+---------------------------------------+--------+------+---------------------------------------------------------------------+
; IP_TOOL_NAME                          ; common ; -    ; -                                                                   ;
; IP_TOOL_VERSION                       ; 14.1   ; -    ; -                                                                   ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100    ; -    ; -                                                                   ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF    ; -    ; -                                                                   ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF    ; -    ; -                                                                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF    ; -    ; -                                                                   ;
; IGNORE_LCELL_BUFFERS                  ; off    ; -    ; pll_afi_clk                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS          ; off    ; -    ; pll_afi_clk                                                         ;
+---------------------------------------+--------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0 ;
+---------------------------------------+----------------------------------+------+---------------------------------------+
; Assignment                            ; Value                            ; From ; To                                    ;
+---------------------------------------+----------------------------------+------+---------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                     ;
; IP_TOOL_VERSION                       ; 14.1                             ; -    ; -                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                     ;
+---------------------------------------+----------------------------------+------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[0]                                                                                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[0]                                                                                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[0]                                                                                                                       ;
; DONT_MERGE_REGISTER       ; on    ; -    ; afi_clk_reg                                                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_clk_reg                                                                                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; afi_clk_reg                                                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_clk_reg                                                                                                                                 ;
; DONT_MERGE_REGISTER       ; on    ; -    ; afi_half_clk_reg                                                                                                                            ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_half_clk_reg                                                                                                                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; afi_half_clk_reg                                                                                                                            ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_half_clk_reg                                                                                                                            ;
; DONT_MERGE_REGISTER       ; on    ; -    ; avl_clk_reg                                                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; avl_clk_reg                                                                                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; avl_clk_reg                                                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; avl_clk_reg                                                                                                                                 ;
; DONT_MERGE_REGISTER       ; on    ; -    ; config_clk_reg                                                                                                                              ;
; PRESERVE_REGISTER         ; on    ; -    ; config_clk_reg                                                                                                                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; config_clk_reg                                                                                                                              ;
; PRESERVE_REGISTER         ; on    ; -    ; config_clk_reg                                                                                                                              ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[1]                                                                                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[1]                                                                                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[1]                                                                                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[2]                                                                                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[2]                                                                                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[2]                                                                                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[3]                                                                                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[3]                                                                                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[3]                                                                                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[4]                                                                                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[4]                                                                                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[4]                                                                                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[5]                                                                                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[5]                                                                                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[5]                                                                                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[6]                                                                                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[6]                                                                                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[6]                                                                                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[7]                                                                                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[7]                                                                                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[7]                                                                                                                       ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                                                           ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL                ; OFF   ; -    ; -                                                                                                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phy_reset_mem_stable_n                                                                                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phy_reset_mem_stable_n                                                                                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phy_reset_n                                                                                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phy_reset_n                                                                                                                                                                                  ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[17]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[17]                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[17]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[15]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[15]                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[15]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[16]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[16]                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[16]                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[15]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[15]                                                                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[15]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                                                                      ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                                                                      ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                                                                      ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                                                                      ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                                                                      ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_resync_clk ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_seq_clk ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_scc_clk ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:read_capture_reset[2].ureset_read_capture_clk ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:read_capture_reset[3].ureset_read_capture_clk ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_j1m1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002:rsp_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                                                                         ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                                                                        ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                          ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                           ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0 ;
+---------------------------------------+-------------------+------+--------------------------------------------+
; Assignment                            ; Value             ; From ; To                                         ;
+---------------------------------------+-------------------+------+--------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                          ;
; IP_TOOL_VERSION                       ; 14.1              ; -    ; -                                          ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                          ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                          ;
+---------------------------------------+-------------------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0 ;
+---------------------------------------+-------------------+------+--------------------------------------------+
; Assignment                            ; Value             ; From ; To                                         ;
+---------------------------------------+-------------------+------+--------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                          ;
; IP_TOOL_VERSION                       ; 14.1              ; -    ; -                                          ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                          ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                          ;
+---------------------------------------+-------------------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_cmd_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                       ;
; CBXI_PARAMETER          ; dcfifo_vgl1 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; F2S_Width      ; 0     ; Signed Integer                                   ;
; S2F_Width      ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                         ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                       ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                       ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                       ;
; REF_CLK_FREQ               ; 50.0 MHz  ; String                                                                                                                                                       ;
; REF_CLK_PERIOD_PS          ; 20000     ; Signed Integer                                                                                                                                               ;
; PLL_MEM_CLK_FREQ_STR       ; 300.0 MHz ; String                                                                                                                                                       ;
; PLL_WRITE_CLK_FREQ_STR     ; 300.0 MHz ; String                                                                                                                                                       ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                       ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 3334 ps   ; String                                                                                                                                                       ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 3334 ps   ; String                                                                                                                                                       ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                       ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                       ;
; WRITE_CLK_PHASE            ; 2500 ps   ; String                                                                                                                                                       ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                       ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                      ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                    ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                    ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                            ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                            ;
; MEM_IF_ADDR_WIDTH                    ; 13               ; Signed Integer                                                                                                                            ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                            ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                            ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                            ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                            ;
; MEM_IF_DM_WIDTH                      ; 1                ; Signed Integer                                                                                                                            ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                            ;
; MEM_IF_DQ_WIDTH                      ; 8                ; Signed Integer                                                                                                                            ;
; MEM_IF_DQS_WIDTH                     ; 1                ; Signed Integer                                                                                                                            ;
; MEM_IF_READ_DQS_WIDTH                ; 1                ; Signed Integer                                                                                                                            ;
; MEM_IF_WRITE_DQS_WIDTH               ; 1                ; Signed Integer                                                                                                                            ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                            ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                            ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                            ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                            ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                            ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                            ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                                            ;
; MR2_RTT_WR                           ; 1                ; Signed Integer                                                                                                                            ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                            ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                            ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                    ;
; TB_MEM_CLK_FREQ                      ; 300.0            ; String                                                                                                                                    ;
; TB_RATE                              ; FULL             ; String                                                                                                                                    ;
; TB_MEM_DQ_WIDTH                      ; 8                ; String                                                                                                                                    ;
; TB_MEM_DQS_WIDTH                     ; 1                ; String                                                                                                                                    ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                    ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                    ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                    ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                    ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                              ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                      ;
; MEM_ADDRESS_WIDTH               ; 13               ; Signed Integer                                                                                                                                                                      ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                      ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                      ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                      ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                      ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                      ;
; MEM_DQS_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                      ;
; MEM_DM_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                      ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                      ;
; MEM_DQ_WIDTH                    ; 8                ; Signed Integer                                                                                                                                                                      ;
; MEM_READ_DQS_WIDTH              ; 1                ; Signed Integer                                                                                                                                                                      ;
; MEM_WRITE_DQS_WIDTH             ; 1                ; Signed Integer                                                                                                                                                                      ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                      ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                                      ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                                      ;
; MR2_RTT_WR                      ; 1                ; Signed Integer                                                                                                                                                                      ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                              ;
; TB_MEM_CLK_FREQ                 ; 300.0            ; String                                                                                                                                                                              ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                              ;
; TB_MEM_DQ_WIDTH                 ; 8                ; String                                                                                                                                                                              ;
; TB_MEM_DQS_WIDTH                ; 1                ; String                                                                                                                                                                              ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                              ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                      ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                              ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                      ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                              ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                              ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                              ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                            ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_ADDRESS_WIDTH               ; 13        ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_DQS_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_DM_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_DQ_WIDTH                    ; 8         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_READ_DQS_WIDTH              ; 1         ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_WRITE_DQS_WIDTH             ; 1         ; Signed Integer                                                                                                                                                                                                                    ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                            ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                            ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                           ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                         ;
; MEM_ADDRESS_WIDTH     ; 13        ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; AFI_ADDRESS_WIDTH     ; 52        ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                         ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                         ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 300.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 3333 ps ; String                                                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                              ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                              ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                              ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                              ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                              ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                              ;
; MEM_IF_DQS_WIDTH   ; 1     ; Signed Integer                                                                                                                                                                              ;
; MEM_IF_DQ_WIDTH    ; 8     ; Signed Integer                                                                                                                                                                              ;
; MEM_IF_DM_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                              ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                        ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                              ;
; AVL_ADDR_WIDTH                          ; 22                                                               ; Signed Integer                                                                                                              ;
; AVL_DATA_WIDTH                          ; 16                                                               ; Signed Integer                                                                                                              ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                              ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                              ;
; MEM_IF_DQS_WIDTH                        ; 1                                                                ; Signed Integer                                                                                                              ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                              ;
; AFI_ADDR_WIDTH                          ; 13                                                               ; Signed Integer                                                                                                              ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                              ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                              ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                              ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                              ;
; AFI_DM_WIDTH                            ; 2                                                                ; Signed Integer                                                                                                              ;
; AFI_DQ_WIDTH                            ; 16                                                               ; Signed Integer                                                                                                              ;
; AFI_WRITE_DQS_WIDTH                     ; 1                                                                ; Signed Integer                                                                                                              ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                              ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                              ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                              ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                              ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                              ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                              ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                              ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                              ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                              ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                              ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                              ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                      ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_8                                                         ; String                                                                                                                      ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                      ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                      ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                      ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                      ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                      ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                      ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                      ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                      ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                      ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                      ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                      ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                      ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                      ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                      ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                      ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_16_BIT                                                ; String                                                                                                                      ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                      ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                      ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                      ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                      ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                      ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                      ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                      ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                      ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                      ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                      ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                      ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                      ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_8                                                     ; String                                                                                                                      ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                      ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                      ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                      ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_1                                                      ; String                                                                                                                      ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_8                                                  ; String                                                                                                                      ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                      ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_12                                                    ; String                                                                                                                      ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_800_5_5_5                                                   ; String                                                                                                                      ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                      ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                                      ;
; ENUM_MEM_IF_TCWL                        ; TCWL_6                                                           ; String                                                                                                                      ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                                      ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                      ;
; ENUM_MEM_IF_TRAS                        ; TRAS_13                                                          ; String                                                                                                                      ;
; ENUM_MEM_IF_TRC                         ; TRC_17                                                           ; String                                                                                                                      ;
; ENUM_MEM_IF_TRCD                        ; TRCD_5                                                           ; String                                                                                                                      ;
; ENUM_MEM_IF_TRP                         ; TRP_5                                                            ; String                                                                                                                      ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                      ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                      ;
; ENUM_MEM_IF_TWR                         ; TWR_5                                                            ; String                                                                                                                      ;
; ENUM_MEM_IF_TWTR                        ; TWTR_2                                                           ; String                                                                                                                      ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                      ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                      ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                      ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                      ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                      ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                      ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                      ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                      ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                      ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                      ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                      ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                      ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                      ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                      ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                      ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                      ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                      ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                      ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                      ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                      ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                      ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                      ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                      ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                      ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                      ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                      ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                      ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                      ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                      ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                      ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                      ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                      ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                      ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                      ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                      ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                      ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                      ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                      ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                      ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                      ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                              ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                              ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_MEM_IF_TREFI                       ; 2101                                                             ; Signed Integer                                                                                                              ;
; INTG_MEM_IF_TRFC                        ; 23                                                               ; Signed Integer                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                              ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                              ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                             ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                             ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                             ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                             ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                             ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                              ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                    ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                        ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                              ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                      ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                              ;
; DLL_INPUT_FREQUENCY_PS_STR ; 3333 ps ; String                                                                                                                                                                      ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                              ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0 ;
+--------------------------------------+-----------+------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value     ; Type                                                                                           ;
+--------------------------------------+-----------+------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V ; String                                                                                         ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0         ; Signed Integer                                                                                 ;
; REF_CLK_FREQ                         ; 50.0 MHz  ; String                                                                                         ;
; REF_CLK_PERIOD_PS                    ; 20000     ; Signed Integer                                                                                 ;
; PLL_AFI_CLK_FREQ_STR                 ; 300.0 MHz ; String                                                                                         ;
; PLL_MEM_CLK_FREQ_STR                 ; 300.0 MHz ; String                                                                                         ;
; PLL_WRITE_CLK_FREQ_STR               ; 300.0 MHz ; String                                                                                         ;
; PLL_ADDR_CMD_CLK_FREQ_STR            ; 300.0 MHz ; String                                                                                         ;
; PLL_AFI_HALF_CLK_FREQ_STR            ; 150.0 MHz ; String                                                                                         ;
; PLL_NIOS_CLK_FREQ_STR                ; 60.0 MHz  ; String                                                                                         ;
; PLL_CONFIG_CLK_FREQ_STR              ; 20.0 MHz  ; String                                                                                         ;
; PLL_P2C_READ_CLK_FREQ_STR            ;           ; String                                                                                         ;
; PLL_C2P_WRITE_CLK_FREQ_STR           ;           ; String                                                                                         ;
; PLL_HR_CLK_FREQ_STR                  ;           ; String                                                                                         ;
; PLL_DR_CLK_FREQ_STR                  ;           ; String                                                                                         ;
; PLL_AFI_CLK_FREQ_SIM_STR             ; 3334 ps   ; String                                                                                         ;
; PLL_MEM_CLK_FREQ_SIM_STR             ; 3334 ps   ; String                                                                                         ;
; PLL_WRITE_CLK_FREQ_SIM_STR           ; 3334 ps   ; String                                                                                         ;
; PLL_ADDR_CMD_CLK_FREQ_SIM_STR        ; 3334 ps   ; String                                                                                         ;
; PLL_AFI_HALF_CLK_FREQ_SIM_STR        ; 6668 ps   ; String                                                                                         ;
; PLL_NIOS_CLK_FREQ_SIM_STR            ; 16670 ps  ; String                                                                                         ;
; PLL_CONFIG_CLK_FREQ_SIM_STR          ; 50010 ps  ; String                                                                                         ;
; PLL_P2C_READ_CLK_FREQ_SIM_STR        ; 0 ps      ; String                                                                                         ;
; PLL_C2P_WRITE_CLK_FREQ_SIM_STR       ; 0 ps      ; String                                                                                         ;
; PLL_HR_CLK_FREQ_SIM_STR              ; 0 ps      ; String                                                                                         ;
; PLL_DR_CLK_FREQ_SIM_STR              ; 0 ps      ; String                                                                                         ;
; AFI_CLK_PHASE                        ; 0 ps      ; String                                                                                         ;
; AFI_PHY_CLK_PHASE                    ; 0 ps      ; String                                                                                         ;
; MEM_CLK_PHASE                        ; 0 ps      ; String                                                                                         ;
; WRITE_CLK_PHASE                      ; 2500 ps   ; String                                                                                         ;
; ADDR_CMD_CLK_PHASE                   ; 2500 ps   ; String                                                                                         ;
; AFI_HALF_CLK_PHASE                   ; 0 ps      ; String                                                                                         ;
; AVL_CLK_PHASE                        ; 416 ps    ; String                                                                                         ;
; CONFIG_CLK_PHASE                     ; 0 ps      ; String                                                                                         ;
; MEM_CLK_PHASE_SIM                    ; 0 ps      ; String                                                                                         ;
; WRITE_CLK_PHASE_SIM                  ; 2500 ps   ; String                                                                                         ;
; ADDR_CMD_CLK_PHASE_SIM               ; 2500 ps   ; String                                                                                         ;
; ABSTRACT_REAL_COMPARE_TEST           ; false     ; String                                                                                         ;
+--------------------------------------+-----------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0 ;
+--------------------------------------+-----------------------------------------------------+--------------------------------------------------+
; Parameter Name                       ; Value                                               ; Type                                             ;
+--------------------------------------+-----------------------------------------------------+--------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V                                           ; String                                           ;
; IS_HHP_HPS                           ; false                                               ; String                                           ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                                                   ; Signed Integer                                   ;
; OCT_TERM_CONTROL_WIDTH               ; 16                                                  ; Signed Integer                                   ;
; MEM_IF_ADDR_WIDTH                    ; 15                                                  ; Signed Integer                                   ;
; MEM_IF_BANKADDR_WIDTH                ; 3                                                   ; Signed Integer                                   ;
; MEM_IF_CK_WIDTH                      ; 1                                                   ; Signed Integer                                   ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                                                   ; Signed Integer                                   ;
; MEM_IF_CS_WIDTH                      ; 1                                                   ; Signed Integer                                   ;
; MEM_IF_DM_WIDTH                      ; 4                                                   ; Signed Integer                                   ;
; MEM_IF_CONTROL_WIDTH                 ; 1                                                   ; Signed Integer                                   ;
; MEM_IF_DQ_WIDTH                      ; 32                                                  ; Signed Integer                                   ;
; MEM_IF_DQS_WIDTH                     ; 4                                                   ; Signed Integer                                   ;
; MEM_IF_READ_DQS_WIDTH                ; 4                                                   ; Signed Integer                                   ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                                                   ; Signed Integer                                   ;
; MEM_IF_ODT_WIDTH                     ; 1                                                   ; Signed Integer                                   ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                                                   ; Signed Integer                                   ;
; SCC_DATA_WIDTH                       ; 1                                                   ; Signed Integer                                   ;
; READ_VALID_FIFO_SIZE                 ; 16                                                  ; Signed Integer                                   ;
; READ_FIFO_SIZE                       ; 8                                                   ; Signed Integer                                   ;
; MR1_ODS                              ; 1                                                   ; Signed Integer                                   ;
; MR1_RTT                              ; 3                                                   ; Signed Integer                                   ;
; MR2_RTT_WR                           ; 1                                                   ; Signed Integer                                   ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                                                   ; Signed Integer                                   ;
; CALIB_REG_WIDTH                      ; 8                                                   ; Signed Integer                                   ;
; TB_PROTOCOL                          ; DDR3                                                ; String                                           ;
; TB_MEM_CLK_FREQ                      ; 300.0                                               ; String                                           ;
; TB_RATE                              ; FULL                                                ; String                                           ;
; TB_MEM_DQ_WIDTH                      ; 32                                                  ; String                                           ;
; TB_MEM_DQS_WIDTH                     ; 4                                                   ; String                                           ;
; TB_PLL_DLL_MASTER                    ; true                                                ; String                                           ;
; FAST_SIM_CALIBRATION                 ; false                                               ; String                                           ;
; AC_ROM_INIT_FILE_NAME                ; god_bless_apollo_mem_if_ddr3_emif_0_s0_AC_ROM.hex   ; String                                           ;
; INST_ROM_INIT_FILE_NAME              ; god_bless_apollo_mem_if_ddr3_emif_0_s0_inst_ROM.hex ; String                                           ;
+--------------------------------------+-----------------------------------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy ;
+---------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value                                               ; Type                                                                                                                 ;
+---------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V                                           ; String                                                                                                               ;
; IS_HHP_HPS                      ; false                                               ; String                                                                                                               ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16                                                  ; Signed Integer                                                                                                       ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16                                                  ; Signed Integer                                                                                                       ;
; MEM_ADDRESS_WIDTH               ; 15                                                  ; Signed Integer                                                                                                       ;
; MEM_BANK_WIDTH                  ; 3                                                   ; Signed Integer                                                                                                       ;
; MEM_IF_CS_WIDTH                 ; 1                                                   ; Signed Integer                                                                                                       ;
; MEM_CLK_EN_WIDTH                ; 1                                                   ; Signed Integer                                                                                                       ;
; MEM_CK_WIDTH                    ; 1                                                   ; Signed Integer                                                                                                       ;
; MEM_ODT_WIDTH                   ; 1                                                   ; Signed Integer                                                                                                       ;
; MEM_DQS_WIDTH                   ; 4                                                   ; Signed Integer                                                                                                       ;
; MEM_DM_WIDTH                    ; 4                                                   ; Signed Integer                                                                                                       ;
; MEM_CONTROL_WIDTH               ; 1                                                   ; Signed Integer                                                                                                       ;
; MEM_DQ_WIDTH                    ; 32                                                  ; Signed Integer                                                                                                       ;
; MEM_READ_DQS_WIDTH              ; 4                                                   ; Signed Integer                                                                                                       ;
; MEM_WRITE_DQS_WIDTH             ; 4                                                   ; Signed Integer                                                                                                       ;
; DLL_DELAY_CTRL_WIDTH            ; 7                                                   ; Signed Integer                                                                                                       ;
; MR1_ODS                         ; 1                                                   ; Signed Integer                                                                                                       ;
; MR1_RTT                         ; 3                                                   ; Signed Integer                                                                                                       ;
; MR2_RTT_WR                      ; 1                                                   ; Signed Integer                                                                                                       ;
; TB_PROTOCOL                     ; DDR3                                                ; String                                                                                                               ;
; TB_MEM_CLK_FREQ                 ; 300.0                                               ; String                                                                                                               ;
; TB_RATE                         ; FULL                                                ; String                                                                                                               ;
; TB_MEM_DQ_WIDTH                 ; 32                                                  ; String                                                                                                               ;
; TB_MEM_DQS_WIDTH                ; 4                                                   ; String                                                                                                               ;
; TB_PLL_DLL_MASTER               ; true                                                ; String                                                                                                               ;
; FAST_SIM_MODEL                  ; 0                                                   ; Signed Integer                                                                                                       ;
; FAST_SIM_CALIBRATION            ; false                                               ; String                                                                                                               ;
; CALIB_REG_WIDTH                 ; 8                                                   ; Signed Integer                                                                                                       ;
; AC_ROM_INIT_FILE_NAME           ; god_bless_apollo_mem_if_ddr3_emif_0_s0_AC_ROM.hex   ; String                                                                                                               ;
; INST_ROM_INIT_FILE_NAME         ; god_bless_apollo_mem_if_ddr3_emif_0_s0_inst_ROM.hex ; String                                                                                                               ;
+---------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_READ_DQS_WIDTH ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
; NUM_AFI_RESET      ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; NUM_RESET_OUTPUT  ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; NUM_RESET_OUTPUT  ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_resync_clk ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_seq_clk ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_scc_clk ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:read_capture_reset[2].ureset_read_capture_clk ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:read_capture_reset[3].ureset_read_capture_clk ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                            ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                          ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                  ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                  ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                          ;
; IS_HHP_HPS                      ; false     ; String                                                                                                                                                                                                                          ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                                   ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                                 ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS            ; false     ; String                                                                                                                                                                                                                                                                                                                 ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ                       ; 300.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ_PS                    ; 3333 ps ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_TRACKING                 ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; HHP_HPS                          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ                       ; 300.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ_PS                    ; 3333 ps ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_TRACKING                 ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; HHP_HPS                          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ                       ; 300.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ_PS                    ; 3333 ps ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_TRACKING                 ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; HHP_HPS                          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ                       ; 300.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ_PS                    ; 3333 ps ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_TRACKING                 ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; HHP_HPS                          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                         ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH            ; 10    ; Signed Integer                                                                                                                                               ;
; CLKEN_LAGS_RESET ; 0     ; Signed Integer                                                                                                                                               ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                                                     ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY  ; CYCLONEV ; String                                                                                                                                                                   ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a ;
+------------------------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                                                      ; Type                                                                                                                                                                                                                                              ;
+------------------------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file               ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_rf_ram_a.mif ; String                                                                                                                                                                                                                                            ;
; intended_device_family ; CYCLONEV                                                   ; String                                                                                                                                                                                                                                            ;
+------------------------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; CYCLONEV             ; Untyped                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_mri1      ; Untyped                                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b ;
+------------------------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                                                      ; Type                                                                                                                                                                                                                                              ;
+------------------------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file               ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_rf_ram_b.mif ; String                                                                                                                                                                                                                                            ;
; intended_device_family ; CYCLONEV                                                   ; String                                                                                                                                                                                                                                            ;
+------------------------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; CYCLONEV             ; Untyped                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_mri1      ; Untyped                                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst ;
+------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                                                                               ;
+------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_DATA_WIDTH         ; 32       ; Signed Integer                                                                                                                                     ;
; AVL_ADDR_WIDTH         ; 13       ; Signed Integer                                                                                                                                     ;
; MEM_IF_READ_DQS_WIDTH  ; 4        ; Signed Integer                                                                                                                                     ;
; MEM_IF_WRITE_DQS_WIDTH ; 4        ; Signed Integer                                                                                                                                     ;
; MEM_IF_DQ_WIDTH        ; 32       ; Signed Integer                                                                                                                                     ;
; MEM_IF_DM_WIDTH        ; 4        ; Signed Integer                                                                                                                                     ;
; MEM_NUMBER_OF_RANKS    ; 1        ; Signed Integer                                                                                                                                     ;
; DLL_DELAY_CHAIN_LENGTH ; 8        ; Signed Integer                                                                                                                                     ;
; FAMILY                 ; CYCLONEV ; String                                                                                                                                             ;
; USE_2X_DLL             ; false    ; String                                                                                                                                             ;
; USE_DQS_TRACKING       ; 0        ; Signed Integer                                                                                                                                     ;
; USE_SHADOW_REGS        ; 0        ; Signed Integer                                                                                                                                     ;
; DUAL_WRITE_CLOCK       ; 0        ; Signed Integer                                                                                                                                     ;
; TRK_PARALLEL_SCC_LOAD  ; 0        ; Signed Integer                                                                                                                                     ;
; SCC_DATA_WIDTH         ; 1        ; Signed Integer                                                                                                                                     ;
+------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 19    ; Signed Integer                                                                                                                                                                                                   ;
; DEPTH          ; 6     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component ;
+-------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                                                                                                                                             ;
+-------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                                                                                                                                          ;
; WIDTH                               ; 19           ; Signed Integer                                                                                                                                                                                                   ;
; WIDTHAD                             ; 6            ; Signed Integer                                                                                                                                                                                                   ;
; NUMWORDS                            ; 64           ; Untyped                                                                                                                                                                                                          ;
; FILE                                ; UNUSED       ; Untyped                                                                                                                                                                                                          ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                                                                                                                                          ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                                                                                                                                          ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                                                                                                                                          ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                          ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                          ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                          ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                          ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                          ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_REG                         ; UNREGISTERED ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                                                                                                                                                                                                          ;
; USE_EAB                             ; ON           ; Untyped                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                                                                                                                                          ;
; DEVICE_FAMILY                       ; Cyclone V    ; Untyped                                                                                                                                                                                                          ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                                                                                                                                          ;
; INTENDED_DEVICE_FAMILY              ; Stratix IV   ; Untyped                                                                                                                                                                                                          ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                      ; MLAB         ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                                                                                                                                          ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                                                                                                                                          ;
; WIDTH_BYTEENA                       ; 1            ; Signed Integer                                                                                                                                                                                                   ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                                                                                                                                          ;
; CBXI_PARAMETER                      ; dpram_k3s1   ; Untyped                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                   ;
+-------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                         ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATAWIDTH              ; 19    ; Signed Integer                                                                                                                                                                                               ;
; IO_SDATA_BITS          ; 25    ; Signed Integer                                                                                                                                                                                               ;
; DQS_SDATA_BITS         ; 30    ; Signed Integer                                                                                                                                                                                               ;
; AVL_DATA_WIDTH         ; 32    ; Signed Integer                                                                                                                                                                                               ;
; DLL_DELAY_CHAIN_LENGTH ; 8     ; Signed Integer                                                                                                                                                                                               ;
; USE_2X_DLL             ; false ; String                                                                                                                                                                                                       ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                                                                            ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_DATA_WIDTH         ; 19    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; DLL_DELAY_CHAIN_LENGTH ; 8     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; USE_2X_DLL             ; false ; String                                                                                                                                                                                                                                                                          ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_DATA_WIDTH      ; 32    ; Signed Integer                                                                                                                                             ;
; AVL_ADDR_WIDTH      ; 4     ; Signed Integer                                                                                                                                             ;
; AVL_NUM_SYMBOLS     ; 4     ; Signed Integer                                                                                                                                             ;
; AVL_SYMBOL_WIDTH    ; 8     ; Signed Integer                                                                                                                                             ;
; REGISTER_RDATA      ; 0     ; Signed Integer                                                                                                                                             ;
; NUM_REGFILE_WORDS   ; 16    ; Signed Integer                                                                                                                                             ;
; DEBUG_REG_FILE_WORD ; 2     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                               ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                               ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                               ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                               ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; MLAB                 ; Untyped                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_c9v1      ; Untyped                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 32    ; Signed Integer                                                                                                                                              ;
; MASTER_DATA_WIDTH         ; 32    ; Signed Integer                                                                                                                                              ;
; SLAVE_DATA_WIDTH          ; 32    ; Signed Integer                                                                                                                                              ;
; SYMBOL_WIDTH              ; 8     ; Signed Integer                                                                                                                                              ;
; ADDRESS_WIDTH             ; 16    ; Signed Integer                                                                                                                                              ;
; BURSTCOUNT_WIDTH          ; 3     ; Signed Integer                                                                                                                                              ;
; MASTER_ADDRESS_WIDTH      ; 10    ; Signed Integer                                                                                                                                              ;
; SLAVE_ADDRESS_WIDTH       ; 10    ; Signed Integer                                                                                                                                              ;
; WORKAROUND_HARD_PHY_ISSUE ; 1     ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem ;
+------------------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value                                                    ; Type                                                                                                                      ;
+------------------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; AVL_ADDR_WIDTH   ; 13                                                       ; Signed Integer                                                                                                            ;
; AVL_DATA_WIDTH   ; 32                                                       ; Signed Integer                                                                                                            ;
; AVL_SYMBOL_WIDTH ; 8                                                        ; Signed Integer                                                                                                            ;
; AVL_NUM_SYMBOLS  ; 4                                                        ; Signed Integer                                                                                                            ;
; MEM_SIZE         ; 24576                                                    ; Signed Integer                                                                                                            ;
; INIT_FILE        ; god_bless_apollo_mem_if_ddr3_emif_0_s0_sequencer_mem.hex ; String                                                                                                                    ;
; RAM_BLOCK_TYPE   ; AUTO                                                     ; String                                                                                                                    ;
+------------------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                    ; Type                                                                                                                              ;
+------------------------------------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped                                                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT                                              ; Untyped                                                                                                                           ;
; WIDTH_A                            ; 32                                                       ; Signed Integer                                                                                                                    ;
; WIDTHAD_A                          ; 13                                                       ; Signed Integer                                                                                                                    ;
; NUMWORDS_A                         ; 6144                                                     ; Signed Integer                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped                                                                                                                           ;
; WIDTH_B                            ; 1                                                        ; Untyped                                                                                                                           ;
; WIDTHAD_B                          ; 1                                                        ; Untyped                                                                                                                           ;
; NUMWORDS_B                         ; 1                                                        ; Untyped                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                                   ; Untyped                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 4                                                        ; Signed Integer                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped                                                                                                                           ;
; BYTE_SIZE                          ; 8                                                        ; Signed Integer                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                                                                           ;
; INIT_FILE                          ; god_bless_apollo_mem_if_ddr3_emif_0_s0_sequencer_mem.hex ; Untyped                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 6144                                                     ; Signed Integer                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                                ; Untyped                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_j1m1                                          ; Untyped                                                                                                                           ;
+------------------------------------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                                                                                                       ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                                                                                                       ;
; HDL_ADDR_WIDTH    ; 32    ; Signed Integer                                                                                                                                       ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                                                                                                       ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                                                                                                       ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                                                                                                       ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                                                              ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                                                              ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
; ID                        ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                                        ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_005|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                                           ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                                           ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                                           ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                                           ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                                           ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                           ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                                                                                                                           ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                                                                                                                  ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                                                                                                                  ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                                                                 ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                                                                 ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                            ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                            ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                            ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                            ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                                                                            ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                                                                    ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                                                                    ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                                                                    ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                    ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                            ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                                                                    ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                    ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                            ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                    ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                            ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                            ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                              ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                              ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                                                       ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                                                       ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                                    ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                                                                    ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                                                                    ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                                                    ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                                          ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                        ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                              ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                              ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                              ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                              ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                              ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                              ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                              ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                              ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                              ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                              ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                              ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                              ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                              ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                              ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                              ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                              ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                              ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                              ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                              ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                              ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                              ;
; AVL_DATA_WIDTH_PORT_0                   ; 32                                                               ; Signed Integer                              ;
; AVL_DATA_WIDTH_PORT_1                   ; 32                                                               ; Signed Integer                              ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                              ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                              ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                              ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                              ;
; AVL_ADDR_WIDTH_PORT_0                   ; 28                                                               ; Signed Integer                              ;
; AVL_ADDR_WIDTH_PORT_1                   ; 28                                                               ; Signed Integer                              ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                              ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                              ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                              ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                              ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 4                                                                ; Signed Integer                              ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 4                                                                ; Signed Integer                              ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                              ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                              ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                              ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                              ;
; LSB_WFIFO_PORT_0                        ; 0                                                                ; Signed Integer                              ;
; MSB_WFIFO_PORT_0                        ; 0                                                                ; Signed Integer                              ;
; LSB_RFIFO_PORT_0                        ; 0                                                                ; Signed Integer                              ;
; MSB_RFIFO_PORT_0                        ; 0                                                                ; Signed Integer                              ;
; LSB_WFIFO_PORT_1                        ; 1                                                                ; Signed Integer                              ;
; MSB_WFIFO_PORT_1                        ; 1                                                                ; Signed Integer                              ;
; LSB_RFIFO_PORT_1                        ; 1                                                                ; Signed Integer                              ;
; MSB_RFIFO_PORT_1                        ; 1                                                                ; Signed Integer                              ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                              ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                              ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                              ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                              ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                              ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                              ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                              ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                              ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                              ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                              ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                              ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                              ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                              ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                              ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                              ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                              ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                              ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                      ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                      ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                      ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                      ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                      ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                      ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                      ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                      ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                      ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                      ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                      ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                      ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                      ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                      ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                      ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                      ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                      ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                      ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                      ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                      ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                      ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                      ;
; ENUM_CMD_PORT_IN_USE_0                  ; TRUE                                                             ; String                                      ;
; ENUM_CMD_PORT_IN_USE_1                  ; TRUE                                                             ; String                                      ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                      ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                      ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                      ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                      ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT0_TYPE                        ; BI_DIRECTION                                                     ; String                                      ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_1                                                           ; String                                      ;
; ENUM_CPORT1_TYPE                        ; BI_DIRECTION                                                     ; String                                      ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_1                                                           ; String                                      ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                      ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                      ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                      ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                      ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                      ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                      ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                      ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                      ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                      ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                      ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                      ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                      ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                      ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                      ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_DQS_TRACKING                ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                      ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                      ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                      ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                      ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                      ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                      ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                      ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                      ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                      ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                      ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                      ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                      ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                      ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                      ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                      ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                      ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                      ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                      ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                      ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                      ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_800_5_5_5                                                   ; String                                      ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                      ;
; ENUM_MEM_IF_TCL                         ; TCL_6                                                            ; String                                      ;
; ENUM_MEM_IF_TCWL                        ; TCWL_5                                                           ; String                                      ;
; ENUM_MEM_IF_TFAW                        ; TFAW_16                                                          ; String                                      ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                      ;
; ENUM_MEM_IF_TRAS                        ; TRAS_12                                                          ; String                                      ;
; ENUM_MEM_IF_TRC                         ; TRC_16                                                           ; String                                      ;
; ENUM_MEM_IF_TRCD                        ; TRCD_5                                                           ; String                                      ;
; ENUM_MEM_IF_TRP                         ; TRP_5                                                            ; String                                      ;
; ENUM_MEM_IF_TRRD                        ; TRRD_4                                                           ; String                                      ;
; ENUM_MEM_IF_TRTP                        ; TRTP_4                                                           ; String                                      ;
; ENUM_MEM_IF_TWR                         ; TWR_5                                                            ; String                                      ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                      ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                      ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                      ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                      ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                      ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                      ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                      ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                      ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                      ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                      ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                      ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                      ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                      ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                      ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                      ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                      ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                      ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                      ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                      ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                      ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                      ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                      ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_32                                                        ; String                                      ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_32                                                        ; String                                      ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                      ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                      ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                      ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                      ;
; ENUM_RD_FIFO_IN_USE_0                   ; TRUE                                                             ; String                                      ;
; ENUM_RD_FIFO_IN_USE_1                   ; TRUE                                                             ; String                                      ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                      ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                      ;
; ENUM_RD_PORT_INFO_0                     ; USE_0                                                            ; String                                      ;
; ENUM_RD_PORT_INFO_1                     ; USE_1                                                            ; String                                      ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                      ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                      ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                      ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                      ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                      ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                      ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                      ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_1                                                       ; String                                      ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                      ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                      ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                      ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                      ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                      ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                      ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                      ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                      ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                      ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                      ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                      ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                      ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                      ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                      ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                      ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                      ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                      ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                      ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                      ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                      ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                      ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                      ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                      ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                      ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                      ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                      ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                      ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                      ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                      ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                      ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                      ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                      ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                      ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                      ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                      ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                      ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                      ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                      ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                      ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                      ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                      ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                      ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                      ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_1                                                       ; String                                      ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                      ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                      ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_32                                                        ; String                                      ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_32                                                        ; String                                      ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                      ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                      ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                      ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                      ;
; ENUM_WR_FIFO_IN_USE_0                   ; TRUE                                                             ; String                                      ;
; ENUM_WR_FIFO_IN_USE_1                   ; TRUE                                                             ; String                                      ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                      ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                      ;
; ENUM_WR_PORT_INFO_0                     ; USE_0                                                            ; String                                      ;
; ENUM_WR_PORT_INFO_1                     ; USE_1                                                            ; String                                      ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                      ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                      ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                      ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                      ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                      ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                      ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                              ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                              ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                              ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                              ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                              ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                              ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                              ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                              ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                              ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                              ;
; INTG_MEM_IF_TREFI                       ; 2341                                                             ; Signed Integer                              ;
; INTG_MEM_IF_TRFC                        ; 91                                                               ; Signed Integer                              ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                              ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                              ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                              ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                              ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                              ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                              ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                              ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                              ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                              ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                              ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                              ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                              ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                              ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                              ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                              ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                              ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                             ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                             ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                             ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                             ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                             ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0 ;
+------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                               ;
+------------------------+-------+----------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                     ;
+------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0 ;
+----------------------------+---------+----------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                         ;
+----------------------------+---------+----------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                               ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                       ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                               ;
; DLL_INPUT_FREQUENCY_PS_STR ; 3333 ps ; String                                                                                       ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                               ;
+----------------------------+---------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                                  ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 32    ; Signed Integer                                                                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------+
; Parameter Name                       ; Value                  ; Type                              ;
+--------------------------------------+------------------------+-----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                            ;
; fractional_vco_multiplier            ; false                  ; String                            ;
; pll_type                             ; General                ; String                            ;
; pll_subtype                          ; General                ; String                            ;
; number_of_clocks                     ; 2                      ; Signed Integer                    ;
; operation_mode                       ; direct                 ; String                            ;
; deserialization_factor               ; 4                      ; Signed Integer                    ;
; data_rate                            ; 0                      ; Signed Integer                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                    ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                            ;
; phase_shift0                         ; 0 ps                   ; String                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency1              ; 200.000000 MHz         ; String                            ;
; phase_shift1                         ; 0 ps                   ; String                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                            ;
; phase_shift2                         ; 0 ps                   ; String                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                            ;
; phase_shift3                         ; 0 ps                   ; String                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                            ;
; phase_shift4                         ; 0 ps                   ; String                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                            ;
; phase_shift5                         ; 0 ps                   ; String                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                            ;
; phase_shift6                         ; 0 ps                   ; String                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                            ;
; phase_shift7                         ; 0 ps                   ; String                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                            ;
; phase_shift8                         ; 0 ps                   ; String                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                            ;
; phase_shift9                         ; 0 ps                   ; String                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                            ;
; phase_shift10                        ; 0 ps                   ; String                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                            ;
; phase_shift11                        ; 0 ps                   ; String                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                            ;
; phase_shift12                        ; 0 ps                   ; String                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                            ;
; phase_shift13                        ; 0 ps                   ; String                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                            ;
; phase_shift14                        ; 0 ps                   ; String                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                            ;
; phase_shift15                        ; 0 ps                   ; String                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                            ;
; phase_shift16                        ; 0 ps                   ; String                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                            ;
; phase_shift17                        ; 0 ps                   ; String                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                    ;
; clock_name_0                         ;                        ; String                            ;
; clock_name_1                         ;                        ; String                            ;
; clock_name_2                         ;                        ; String                            ;
; clock_name_3                         ;                        ; String                            ;
; clock_name_4                         ;                        ; String                            ;
; clock_name_5                         ;                        ; String                            ;
; clock_name_6                         ;                        ; String                            ;
; clock_name_7                         ;                        ; String                            ;
; clock_name_8                         ;                        ; String                            ;
; clock_name_global_0                  ; false                  ; String                            ;
; clock_name_global_1                  ; false                  ; String                            ;
; clock_name_global_2                  ; false                  ; String                            ;
; clock_name_global_3                  ; false                  ; String                            ;
; clock_name_global_4                  ; false                  ; String                            ;
; clock_name_global_5                  ; false                  ; String                            ;
; clock_name_global_6                  ; false                  ; String                            ;
; clock_name_global_7                  ; false                  ; String                            ;
; clock_name_global_8                  ; false                  ; String                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                    ;
; m_cnt_bypass_en                      ; false                  ; String                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                    ;
; n_cnt_bypass_en                      ; false                  ; String                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en0                     ; false                  ; String                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en1                     ; false                  ; String                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en2                     ; false                  ; String                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en3                     ; false                  ; String                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en4                     ; false                  ; String                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en5                     ; false                  ; String                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en6                     ; false                  ; String                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en7                     ; false                  ; String                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en8                     ; false                  ; String                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en9                     ; false                  ; String                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en10                    ; false                  ; String                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en11                    ; false                  ; String                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en12                    ; false                  ; String                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en13                    ; false                  ; String                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en14                    ; false                  ; String                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en15                    ; false                  ; String                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en16                    ; false                  ; String                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en17                    ; false                  ; String                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                    ;
; pll_slf_rst                          ; false                  ; String                            ;
; pll_bw_sel                           ; low                    ; String                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                            ;
; mimic_fbclk_type                     ; gclk                   ; String                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                            ;
+--------------------------------------+------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:apollo_video_processment_unit_0_avalon_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 28    ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 3     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 5     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:apollo_video_processment_unit_0_avalon_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                               ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                               ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                               ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                               ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                               ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                               ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                               ;
; ID                        ; 0     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                               ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 5     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 49    ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_router:router|god_bless_apollo_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_router_001:router_001|god_bless_apollo_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 28    ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 3     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 5     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                       ;
; ADDR_WIDTH                ; 30    ; Signed Integer                                                                                                       ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                       ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                       ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                       ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                       ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                       ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                       ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                       ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                       ;
; AXI_VERSION               ; AXI3  ; String                                                                                                               ;
; PKT_THREAD_ID_H           ; 108   ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                       ;
; PKT_QOS_H                 ; 94    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 94    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 115   ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 112   ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 92    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 92    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 111   ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 109   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 116   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 117   ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 120   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 118   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 121   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                     ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                     ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                     ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                     ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                     ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                     ;
; IN_DATA_W         ; 41    ; Signed Integer                                                                                                                                                                     ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 111   ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 109   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 117   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 116   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 118   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 120   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 121   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 5     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 122   ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 49    ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 122   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 256   ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_router:router|god_bless_apollo_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_router:router_001|god_bless_apollo_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_router_002:router_002|god_bless_apollo_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 121   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; ST_DATA_W                 ; 121   ; Signed Integer                                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                        ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_k6n1      ; Untyped                                                                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                         ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                          ;
+----------------------------+--------------------------------------------------------------------------+
; Name                       ; Value                                                                    ;
+----------------------------+--------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                        ;
; Entity Instance            ; Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 32                                                                       ;
;     -- LPM_NUMWORDS        ; 8                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
+----------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 6144                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-----------------------------------+
; Port           ; Type   ; Severity ; Details                           ;
+----------------+--------+----------+-----------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                      ;
+----------------+--------+----------+-----------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------+
; Port           ; Type   ; Severity ; Details                           ;
+----------------+--------+----------+-----------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                      ;
+----------------+--------+----------+-----------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------+
; Port           ; Type   ; Severity ; Details                       ;
+----------------+--------+----------+-------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                  ;
+----------------+--------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                   ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                   ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                             ;
; out_data[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_router_002:router_002|god_bless_apollo_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_router:router|god_bless_apollo_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                             ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                             ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_router_001:router_001|god_bless_apollo_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_router:router|god_bless_apollo_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:apollo_video_processment_unit_0_avalon_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                             ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:apollo_video_processment_unit_0_avalon_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_pll_0:pll_0" ;
+--------+--------+----------+-----------------------------+
; Port   ; Type   ; Severity ; Details                     ;
+--------+--------+----------+-----------------------------+
; locked ; Output ; Info     ; Explicitly unconnected      ;
+--------+--------+----------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"                ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                  ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; afi_seq_busy            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                             ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                            ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                    ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                         ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                                                       ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND.                                           ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                          ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                          ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                              ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                  ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                            ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                            ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; s0_waitrequest_n      ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; s0_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; s0_burstcount         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; s0_byteenable         ; Input  ; Info     ; Stuck at VCC                                                                                                                       ;
; s0_readdatavalid      ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; m0_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; m0_burstcount         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; m0_byteenable         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; m0_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                                                                                                               ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avl_writedata[18..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst" ;
+------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                                                            ;
+------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; scc_sr_dqsenable_delayctrl   ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; scc_sr_dqsdisablen_delayctrl ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; scc_sr_multirank_delayctrl   ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                                                                             ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                 ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0" ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                 ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------+
; seq_debugaccess ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                        ;
; capture_strobe_in       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                        ;
; capture_strobe_n_in     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                        ;
; capture_strobe_ena      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                        ;
; output_strobe_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; output_strobe_n_out     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; dr_clock_in             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                        ;
; read_data_in            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                        ;
; write_data_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; capture_strobe_tracking ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                  ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                    ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                    ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                    ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                     ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                 ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                                                          ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_capture_clk         ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "read_capture_clk[3..1]" will be connected to GND.                                         ;
; reset_n_afi_clk[3..2]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; reset_n_resync_clk       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; seq_reset_mem_stable     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                     ;
; ctl_reset_n              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                         ;
; reset_n_read_capture_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                         ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0"                             ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                  ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0" ;
+---------------------------+--------+----------+------------------------------------+
; Port                      ; Type   ; Severity ; Details                            ;
+---------------------------+--------+----------+------------------------------------+
; afi_clk                   ; Output ; Info     ; Explicitly unconnected             ;
; afi_half_clk              ; Output ; Info     ; Explicitly unconnected             ;
; afi_reset_n               ; Output ; Info     ; Explicitly unconnected             ;
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected             ;
; local_init_done           ; Output ; Info     ; Explicitly unconnected             ;
; local_cal_success         ; Output ; Info     ; Explicitly unconnected             ;
; local_cal_fail            ; Output ; Info     ; Explicitly unconnected             ;
; pll_mem_clk               ; Output ; Info     ; Explicitly unconnected             ;
; pll_write_clk             ; Output ; Info     ; Explicitly unconnected             ;
; pll_locked                ; Output ; Info     ; Explicitly unconnected             ;
; pll_write_clk_pre_phy_clk ; Output ; Info     ; Explicitly unconnected             ;
; pll_addr_cmd_clk          ; Output ; Info     ; Explicitly unconnected             ;
; pll_avl_clk               ; Output ; Info     ; Explicitly unconnected             ;
; pll_config_clk            ; Output ; Info     ; Explicitly unconnected             ;
; pll_mem_phy_clk           ; Output ; Info     ; Explicitly unconnected             ;
; afi_phy_clk               ; Output ; Info     ; Explicitly unconnected             ;
; pll_avl_phy_clk           ; Output ; Info     ; Explicitly unconnected             ;
+---------------------------+--------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                   ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                    ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                    ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                    ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                    ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                    ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                    ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (52 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                         ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                            ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                            ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                            ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                       ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                   ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                  ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                  ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                  ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                    ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                            ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                             ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                           ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                           ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"               ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Vga:apollo_video_processment_unit_0|ap:fifo_inst"                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition            ;
+--------------------------------------------------------+-------+
; Type                                                   ; Count ;
+--------------------------------------------------------+-------+
; arriav_clk_phase_select                                ; 46    ;
; arriav_ddio_in                                         ; 32    ;
; arriav_ddio_oe                                         ; 4     ;
; arriav_ddio_out                                        ; 252   ;
; arriav_delay_chain                                     ; 124   ;
; arriav_dll                                             ; 1     ;
; arriav_dqs_config                                      ; 4     ;
; arriav_dqs_delay_chain                                 ; 4     ;
; arriav_dqs_enable_ctrl                                 ; 4     ;
; arriav_ff                                              ; 2945  ;
;     CLR                                                ; 542   ;
;     CLR SCLR                                           ; 69    ;
;     CLR SCLR SLD                                       ; 16    ;
;     CLR SLD                                            ; 100   ;
;     ENA                                                ; 121   ;
;     ENA CLR                                            ; 495   ;
;     ENA CLR SCLR SLD                                   ; 37    ;
;     ENA CLR SLD                                        ; 1338  ;
;     ENA SCLR                                           ; 22    ;
;     ENA SLD                                            ; 26    ;
;     SCLR                                               ; 15    ;
;     SCLR SLD                                           ; 28    ;
;     plain                                              ; 136   ;
; arriav_hps_interface_boot_from_fpga                    ; 1     ;
; arriav_hps_interface_clocks_resets                     ; 1     ;
; arriav_hps_interface_dbg_apb                           ; 1     ;
; arriav_hps_interface_fpga2hps                          ; 1     ;
; arriav_hps_interface_fpga2sdram                        ; 1     ;
; arriav_hps_interface_hps2fpga                          ; 1     ;
; arriav_hps_interface_tpiu_trace                        ; 1     ;
; arriav_io_config                                       ; 40    ;
; arriav_io_ibuf                                         ; 36    ;
; arriav_io_obuf                                         ; 46    ;
; arriav_ir_fifo_userdes                                 ; 32    ;
; arriav_lcell_comb                                      ; 2401  ;
;     arith                                              ; 351   ;
;         0 data inputs                                  ; 4     ;
;         1 data inputs                                  ; 244   ;
;         2 data inputs                                  ; 25    ;
;         3 data inputs                                  ; 55    ;
;         4 data inputs                                  ; 21    ;
;         5 data inputs                                  ; 2     ;
;     extend                                             ; 21    ;
;         7 data inputs                                  ; 21    ;
;     normal                                             ; 2022  ;
;         0 data inputs                                  ; 10    ;
;         1 data inputs                                  ; 22    ;
;         2 data inputs                                  ; 207   ;
;         3 data inputs                                  ; 346   ;
;         4 data inputs                                  ; 472   ;
;         5 data inputs                                  ; 384   ;
;         6 data inputs                                  ; 581   ;
;     shared                                             ; 7     ;
;         2 data inputs                                  ; 7     ;
; arriav_leveling_delay_chain                            ; 40    ;
; arriav_lfifo                                           ; 4     ;
; arriav_mem_phy                                         ; 1     ;
; arriav_mlab_cell                                       ; 70    ;
; arriav_phy_clkbuf                                      ; 31    ;
; arriav_read_fifo_read_clock_select                     ; 32    ;
; arriav_vfifo                                           ; 4     ;
; blackbox                                               ; 1     ;
;             od_bless_apollo_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                          ; 173   ;
; cyclonev_hmc                                           ; 1     ;
; cyclonev_termination                                   ; 1     ;
; cyclonev_termination_logic                             ; 1     ;
; generic_pll                                            ; 8     ;
; stratixv_pseudo_diff_out                               ; 5     ;
; stratixv_ram_block                                     ; 160   ;
;                                                        ;       ;
; Max LUT depth                                          ; 11.80 ;
; Average LUT depth                                      ; 1.81  ;
+--------------------------------------------------------+-------+


+---------------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition god_bless_apollo_hps_0_hps_io_border:border ;
+------------------------------------+--------------------------------------------------------+
; Type                               ; Count                                                  ;
+------------------------------------+--------------------------------------------------------+
; arriav_clk_phase_select            ; 29                                                     ;
; arriav_ddio_in                     ; 8                                                      ;
; arriav_ddio_oe                     ; 1                                                      ;
; arriav_ddio_out                    ; 114                                                    ;
; arriav_delay_chain                 ; 31                                                     ;
; arriav_dll                         ; 1                                                      ;
; arriav_dqs_config                  ; 1                                                      ;
; arriav_dqs_delay_chain             ; 1                                                      ;
; arriav_dqs_enable_ctrl             ; 1                                                      ;
; arriav_ff                          ; 9                                                      ;
;     plain                          ; 9                                                      ;
; arriav_hps_sdram_pll               ; 1                                                      ;
; arriav_io_config                   ; 10                                                     ;
; arriav_io_ibuf                     ; 9                                                      ;
; arriav_io_obuf                     ; 13                                                     ;
; arriav_ir_fifo_userdes             ; 8                                                      ;
; arriav_lcell_comb                  ; 1                                                      ;
;     normal                         ; 1                                                      ;
;         0 data inputs              ; 1                                                      ;
; arriav_leveling_delay_chain        ; 29                                                     ;
; arriav_lfifo                       ; 1                                                      ;
; arriav_mem_phy                     ; 1                                                      ;
; arriav_read_fifo_read_clock_select ; 8                                                      ;
; arriav_vfifo                       ; 1                                                      ;
; boundary_port                      ; 37                                                     ;
; cyclonev_hmc                       ; 1                                                      ;
; cyclonev_termination               ; 1                                                      ;
; cyclonev_termination_logic         ; 1                                                      ;
; stratixv_pseudo_diff_out           ; 2                                                      ;
;                                    ;                                                        ;
; Max LUT depth                      ; 0.00                                                   ;
; Average LUT depth                  ; 0.00                                                   ;
+------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 80                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; arriav_lcell_comb     ; 102                                      ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 101                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 23                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 21                                       ;
;         6 data inputs ; 13                                       ;
; boundary_port         ; 92                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.51                                     ;
+-----------------------+------------------------------------------+


+------------------------------------------------------------+
; Elapsed Time Per Partition                                 ;
+---------------------------------------------+--------------+
; Partition Name                              ; Elapsed Time ;
+---------------------------------------------+--------------+
; Top                                         ; 00:00:12     ;
; sld_hub:auto_hub                            ; 00:00:01     ;
; god_bless_apollo_hps_0_hps_io_border:border ; 00:00:02     ;
+---------------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.1 Build 190 01/19/2015 SJ Full Version
    Info: Processing started: Tue Jun  2 11:07:24 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Apollo_9 -c Apollo_9
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "god_bless_apollo.qsys"
Info (12250): 2015.06.02.11:07:40 Progress: Loading Apollo_9/god_bless_apollo.qsys
Info (12250): 2015.06.02.11:07:41 Progress: Reading input file
Info (12250): 2015.06.02.11:07:41 Progress: Adding Apollo_VIdeo_Processment_Unit_0 [Apollo_VIdeo_Processment_Unit 1.1]
Info (12250): 2015.06.02.11:07:42 Progress: Parameterizing module Apollo_VIdeo_Processment_Unit_0
Info (12250): 2015.06.02.11:07:42 Progress: Adding clk_0 [clock_source 14.1]
Info (12250): 2015.06.02.11:07:42 Progress: Parameterizing module clk_0
Info (12250): 2015.06.02.11:07:42 Progress: Adding hps_0 [altera_hps 14.1]
Info (12250): 2015.06.02.11:07:43 Progress: Parameterizing module hps_0
Info (12250): 2015.06.02.11:07:43 Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 14.1]
Info (12250): 2015.06.02.11:07:43 Progress: Parameterizing module mem_if_ddr3_emif_0
Info (12250): 2015.06.02.11:07:43 Progress: Adding pll_0 [altera_pll 14.1]
Info (12250): 2015.06.02.11:07:45 Progress: Parameterizing module pll_0
Info (12250): 2015.06.02.11:07:45 Progress: Building connections
Info (12250): 2015.06.02.11:07:45 Progress: Parameterizing connections
Info (12250): 2015.06.02.11:07:45 Progress: Validating
Info (12250): 2015.06.02.11:08:00 Progress: Done reading input file
Info (12250): God_bless_apollo.hps_0: HPS Main PLL counter settings: n = 0  m = 31
Info (12250): God_bless_apollo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning (12251): God_bless_apollo.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning (12251): God_bless_apollo.mem_if_ddr3_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning (12251): God_bless_apollo.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info (12250): God_bless_apollo.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info (12250): God_bless_apollo.pll_0: Able to implement PLL with user settings
Warning (12251): God_bless_apollo.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.status must be exported, or connected to a matching conduit.
Warning (12251): God_bless_apollo.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit.
Warning (12251): God_bless_apollo.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info (12250): God_bless_apollo: Generating god_bless_apollo "god_bless_apollo" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master Apollo_VIdeo_Processment_Unit_0.avalon_master and slave mem_if_ddr3_emif_0.avl_0 because the master has address signal 32 bit wide, but the slave is 28 bit wide.
Info (12250): Interconnect is inserted between master hps_0.h2f_axi_master and slave mem_if_ddr3_emif_0.avl_1 because the master is of type axi and the slave is of type avalon.
Info (12250): Apollo_VIdeo_Processment_Unit_0: "god_bless_apollo" instantiated Apollo_VIdeo_Processment_Unit "Apollo_VIdeo_Processment_Unit_0"
Info (12250): Hps_0: "Running  for module: hps_0"
Info (12250): Hps_0: HPS Main PLL counter settings: n = 0  m = 31
Info (12250): Hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning (12251): Hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info (12250): Hps_0: "god_bless_apollo" instantiated altera_hps "hps_0"
Info (12250): Mem_if_ddr3_emif_0: "god_bless_apollo" instantiated altera_mem_if_ddr3_emif "mem_if_ddr3_emif_0"
Info (12250): Pll_0: "god_bless_apollo" instantiated altera_pll "pll_0"
Info (12250): Mm_interconnect_0: "god_bless_apollo" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Mm_interconnect_1: "god_bless_apollo" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Rst_controller: "god_bless_apollo" instantiated altera_reset_controller "rst_controller"
Info (12250): Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info (12250): Pll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_pll "pll0"
Info (12250): P0: Generating clock pair generator
Info (12250): P0: Generating god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs
Info (12250): P0: 
Info (12250): P0: *****************************
Info (12250): P0: 
Info (12250): P0: Remember to run the god_bless_apollo_mem_if_ddr3_emif_0_p0_pin_assignments.tcl
Info (12250): P0: script after running Synthesis and before Fitting.
Info (12250): P0: 
Info (12250): P0: *****************************
Info (12250): P0: 
Info (12250): P0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Info (12250): S0: Generating Qsys sequencer system
Info (12250): S0: QSYS sequencer system generated successfully
Info (12250): S0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_qseq "s0"
Info (12250): Dmaster: "mem_if_ddr3_emif_0" instantiated altera_jtag_avalon_master "dmaster"
Info (12250): C0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_hard_memory_controller "c0"
Info (12250): Oct0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_oct "oct0"
Info (12250): Dll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_dll "dll0"
Info (12250): Mm_interconnect_1: "mem_if_ddr3_emif_0" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Apollo_VIdeo_Processment_Unit_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Apollo_VIdeo_Processment_Unit_0_avalon_master_translator"
Info (12250): Mem_if_ddr3_emif_0_avl_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mem_if_ddr3_emif_0_avl_0_translator"
Info (12250): Apollo_VIdeo_Processment_Unit_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Apollo_VIdeo_Processment_Unit_0_avalon_master_agent"
Info (12250): Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_master_agent.sv
Info (12250): Mem_if_ddr3_emif_0_avl_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mem_if_ddr3_emif_0_avl_0_agent"
Info (12250): Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_slave_agent.sv
Info (12250): Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv
Info (12250): Hps_0_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info (12250): Mem_if_ddr3_emif_0_avl_1_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "mem_if_ddr3_emif_0_avl_1_burst_adapter"
Info (12250): Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_address_alignment.sv
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_dll_cyclonev.sv
Info (12250): Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_oct_cyclonev.sv
Info (12250): Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
Info (12250): Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
Info (12250): Jtag_phy_embedded_in_jtag_master: "dmaster" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Reusing file /home/vigas/Apollo/db/ip/god_bless_apollo/submodules/altera_avalon_st_pipeline_stage.sv
Info (12250): Timing_adt: "dmaster" instantiated timing_adapter "timing_adt"
Info (12250): B2p: "dmaster" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "dmaster" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "dmaster" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "dmaster" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "dmaster" instantiated channel_adapter "p2b_adapter"
Info (12250): God_bless_apollo: Done "god_bless_apollo" with 44 modules, 164 files
Info (12249): Finished elaborating Qsys system entity "god_bless_apollo.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file ap.vhd
    Info (12022): Found design unit 1: ap-SYN
    Info (12023): Found entity 1: ap
Info (12021): Found 2 design units, including 1 entities, in source file Apollo_9/Vga.vhd
    Info (12022): Found design unit 1: Vga-behavior
    Info (12023): Found entity 1: Vga
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/god_bless_apollo.v
    Info (12023): Found entity 1: god_bless_apollo
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/Vga.vhd
    Info (12022): Found design unit 1: Vga-behavior
    Info (12023): Found entity 1: Vga
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master
    Info (12023): Found entity 2: packets_to_fifo
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls
    Info (12023): Found entity 5: fifo_buffer
    Info (12023): Found entity 6: fifo_to_packet
    Info (12023): Found entity 7: packets_to_master
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/god_bless_apollo/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser
    Info (12023): Found entity 2: altera_jtag_src_crosser
    Info (12023): Found entity 3: altera_jtag_dc_streaming
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module
    Info (12023): Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module
    Info (12023): Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_mem_if_sequencer_rst.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_rst
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_mem_if_simple_avalon_mm_bridge.sv
    Info (12023): Found entity 1: altera_mem_if_simple_avalon_mm_bridge
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0.v
    Info (12023): Found entity 1: god_bless_apollo_hps_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: god_bless_apollo_hps_0_fpga_interfaces
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_hps_io.v
    Info (12023): Found entity 1: god_bless_apollo_hps_0_hps_io
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: god_bless_apollo_hps_0_hps_io_border
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0.v
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster.v
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_dmaster
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_dmaster_p2b_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1.v
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc.v
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs.v
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_clock_pair_generator.v
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_clock_pair_generator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio.v
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_iss_probe.v
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_iss_probe
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_phy_csr.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_phy_csr
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset.v
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_reset
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync.v
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_pll0.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_pll0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0.v
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_irq_mapper.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode
    Info (12023): Found entity 2: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0.v
    Info (12023): Found entity 1: god_bless_apollo_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: god_bless_apollo_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: god_bless_apollo_mm_interconnect_0_cmd_mux
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: god_bless_apollo_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: god_bless_apollo_mm_interconnect_0_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: god_bless_apollo_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: god_bless_apollo_mm_interconnect_0_router_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: god_bless_apollo_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1.v
    Info (12023): Found entity 1: god_bless_apollo_mm_interconnect_1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: god_bless_apollo_mm_interconnect_1_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: god_bless_apollo_mm_interconnect_1_cmd_mux
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: god_bless_apollo_mm_interconnect_1_router_default_decode
    Info (12023): Found entity 2: god_bless_apollo_mm_interconnect_1_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: god_bless_apollo_mm_interconnect_1_router_002_default_decode
    Info (12023): Found entity 2: god_bless_apollo_mm_interconnect_1_router_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: god_bless_apollo_mm_interconnect_1_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: god_bless_apollo_mm_interconnect_1_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/god_bless_apollo_pll_0.v
    Info (12023): Found entity 1: god_bless_apollo_pll_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/sequencer_reg_file.sv
    Info (12023): Found entity 1: sequencer_reg_file
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/sequencer_scc_acv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_acv_phase_decode
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/sequencer_scc_acv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_acv_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/sequencer_scc_mgr.sv
    Info (12023): Found entity 1: sequencer_scc_mgr
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/sequencer_scc_reg_file.v
    Info (12023): Found entity 1: sequencer_scc_reg_file
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/sequencer_scc_siii_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_siii_phase_decode
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/sequencer_scc_siii_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_siii_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/sequencer_scc_sv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_sv_phase_decode
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/god_bless_apollo/submodules/sequencer_scc_sv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_sv_wrapper
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk"
Info (12127): Elaborating entity "god_bless_apollo" for the top level hierarchy
Info (12128): Elaborating entity "Vga" for hierarchy "Vga:apollo_video_processment_unit_0"
Warning (10540): VHDL Signal Declaration warning at Vga.vhd(18): used explicit default value for signal "VGA_SYNC_n" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Vga.vhd(19): used explicit default value for signal "VGA_BLANK_n" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at Vga.vhd(83): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Vga.vhd(159): signal "Vga_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Vga.vhd(160): signal "Vga_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Vga.vhd(161): signal "Vga_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "ap" for hierarchy "Vga:apollo_video_processment_unit_0|ap:fifo_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_vgl1.tdf
    Info (12023): Found entity 1: dcfifo_vgl1
Info (12128): Elaborating entity "dcfifo_vgl1" for hierarchy "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_8g6.tdf
    Info (12023): Found entity 1: a_graycounter_8g6
Info (12128): Elaborating entity "a_graycounter_8g6" for hierarchy "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|a_graycounter_8g6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_4ub.tdf
    Info (12023): Found entity 1: a_graycounter_4ub
Info (12128): Elaborating entity "a_graycounter_4ub" for hierarchy "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|a_graycounter_4ub:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a671.tdf
    Info (12023): Found entity 1: altsyncram_a671
Info (12128): Elaborating entity "altsyncram_a671" for hierarchy "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3u7
Info (12128): Elaborating entity "alt_synch_pipe_3u7" for hierarchy "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|alt_synch_pipe_3u7:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf
    Info (12023): Found entity 1: dffpipe_tu8
Info (12128): Elaborating entity "dffpipe_tu8" for hierarchy "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|alt_synch_pipe_3u7:rs_dgwp|dffpipe_tu8:dffpipe10"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_4u7
Info (12128): Elaborating entity "alt_synch_pipe_4u7" for hierarchy "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|alt_synch_pipe_4u7:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf
    Info (12023): Found entity 1: dffpipe_uu8
Info (12128): Elaborating entity "dffpipe_uu8" for hierarchy "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|alt_synch_pipe_4u7:ws_dgrp|dffpipe_uu8:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf
    Info (12023): Found entity 1: cmpr_su5
Info (12128): Elaborating entity "cmpr_su5" for hierarchy "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|cmpr_su5:rdempty_eq_comp"
Info (12128): Elaborating entity "god_bless_apollo_hps_0" for hierarchy "god_bless_apollo_hps_0:hps_0"
Info (12128): Elaborating entity "god_bless_apollo_hps_0_fpga_interfaces" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_fpga_interfaces:fpga_interfaces"
Info (12128): Elaborating entity "god_bless_apollo_hps_0_hps_io" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io"
Info (12128): Elaborating entity "god_bless_apollo_hps_0_hps_io_border" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border"
Info (12128): Elaborating entity "hps_sdram" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/vigas/Apollo/hps_AC_ROM.hex -- setting all initial values to 0
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/vigas/Apollo/hps_inst_ROM.hex -- setting all initial values to 0
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
Warning (10034): Output port "ddio_phy_dqdin[179..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
Info (12128): Elaborating entity "altddio_out" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12130): Elaborated megafunction instantiation "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12133): Instantiated megafunction "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated"
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator"
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct"
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_pll0" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0"
Info (10648): Verilog HDL Display System Task info at god_bless_apollo_mem_if_ddr3_emif_0_pll0.sv(157): Using Regular pll emif simulation models
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_p0" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0"
Info (10648): Verilog HDL Display System Task info at god_bless_apollo_mem_if_ddr3_emif_0_p0.sv(405): Using Regular core emif simulation models
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy"
Warning (10036): Verilog HDL or VHDL warning at god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(436): object "seq_calib_init_reg" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_p0_reset" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset:ureset|god_bless_apollo_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_p0_clock_pair_generator" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_p0:p0|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|god_bless_apollo_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|god_bless_apollo_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0"
Info (12128): Elaborating entity "altera_mem_if_sequencer_rst" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst"
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst"
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench"
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf
    Info (12023): Found entity 1: altsyncram_mri1
Info (12128): Elaborating entity "altsyncram_mri1" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated"
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b"
Info (12128): Elaborating entity "sequencer_scc_mgr" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst"
Info (12128): Elaborating entity "sequencer_scc_reg_file" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst"
Info (12128): Elaborating entity "altdpram" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component"
Info (12130): Elaborated megafunction instantiation "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component"
Info (12133): Instantiated megafunction "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" with the following parameter:
    Info (12134): Parameter "indata_aclr" = "OFF"
    Info (12134): Parameter "indata_reg" = "INCLOCK"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_type" = "altdpram"
    Info (12134): Parameter "outdata_aclr" = "OFF"
    Info (12134): Parameter "outdata_reg" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "rdaddress_aclr" = "OFF"
    Info (12134): Parameter "rdaddress_reg" = "UNREGISTERED"
    Info (12134): Parameter "rdcontrol_aclr" = "OFF"
    Info (12134): Parameter "rdcontrol_reg" = "UNREGISTERED"
    Info (12134): Parameter "width" = "19"
    Info (12134): Parameter "widthad" = "6"
    Info (12134): Parameter "width_byteena" = "1"
    Info (12134): Parameter "wraddress_aclr" = "OFF"
    Info (12134): Parameter "wraddress_reg" = "INCLOCK"
    Info (12134): Parameter "wrcontrol_aclr" = "OFF"
    Info (12134): Parameter "wrcontrol_reg" = "INCLOCK"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf
    Info (12023): Found entity 1: dpram_k3s1
Info (12128): Elaborating entity "dpram_k3s1" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la
Info (12128): Elaborating entity "decode_5la" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb
Info (12128): Elaborating entity "mux_7hb" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux"
Info (12128): Elaborating entity "sequencer_scc_acv_wrapper" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper"
Info (12128): Elaborating entity "sequencer_scc_acv_phase_decode" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst"
Info (12128): Elaborating entity "sequencer_reg_file" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf
    Info (12023): Found entity 1: altsyncram_c9v1
Info (12128): Elaborating entity "altsyncram_c9v1" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated"
Info (12128): Elaborating entity "altera_mem_if_simple_avalon_mm_bridge" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge"
Info (12128): Elaborating entity "altera_mem_if_sequencer_mem_no_ifdef_params" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "6144"
    Info (12134): Parameter "numwords_a" = "6144"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "init_file" = "god_bless_apollo_mem_if_ddr3_emif_0_s0_sequencer_mem.hex"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j1m1.tdf
    Info (12023): Found entity 1: altsyncram_j1m1
Info (12128): Elaborating entity "altsyncram_j1m1" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_j1m1:auto_generated"
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_s0_irq_mapper" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_s0:s0|god_bless_apollo_mem_if_ddr3_emif_0_s0_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_dmaster" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster"
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12130): Elaborated megafunction instantiation "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12133): Instantiated megafunction "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter:
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info (12130): Elaborated megafunction instantiation "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info (12133): Instantiated megafunction "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info (12130): Elaborated megafunction instantiation "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info (12133): Instantiated megafunction "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage"
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser"
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt"
Warning (10036): Verilog HDL or VHDL warning at god_bless_apollo_mem_if_ddr3_emif_0_dmaster_timing_adt.sv(82): object "in_ready" assigned a value but never read
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo"
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p"
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b"
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto"
Info (12128): Elaborating entity "packets_to_master" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m"
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter"
Warning (10036): Verilog HDL or VHDL warning at god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(78): object "out_channel" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at god_bless_apollo_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_dmaster_p2b_adapter" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|god_bless_apollo_mem_if_ddr3_emif_0_dmaster_p2b_adapter:p2b_adapter"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)
Info (12128): Elaborating entity "god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator"
Info (12128): Elaborating entity "god_bless_apollo_pll_0" for hierarchy "god_bless_apollo_pll_0:pll_0"
Info (12128): Elaborating entity "altera_pll" for hierarchy "god_bless_apollo_pll_0:pll_0|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "god_bless_apollo_pll_0:pll_0|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "god_bless_apollo_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "god_bless_apollo_mm_interconnect_0" for hierarchy "god_bless_apollo_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:apollo_video_processment_unit_0_avalon_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_0_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:apollo_video_processment_unit_0_avalon_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo"
Info (12128): Elaborating entity "god_bless_apollo_mm_interconnect_0_router" for hierarchy "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "god_bless_apollo_mm_interconnect_0_router_default_decode" for hierarchy "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_router:router|god_bless_apollo_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "god_bless_apollo_mm_interconnect_0_router_001" for hierarchy "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "god_bless_apollo_mm_interconnect_0_router_001_default_decode" for hierarchy "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_router_001:router_001|god_bless_apollo_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "god_bless_apollo_mm_interconnect_0_cmd_demux" for hierarchy "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "god_bless_apollo_mm_interconnect_0_cmd_mux" for hierarchy "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "god_bless_apollo_mm_interconnect_0_rsp_mux" for hierarchy "god_bless_apollo_mm_interconnect_0:mm_interconnect_0|god_bless_apollo_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "god_bless_apollo_mm_interconnect_1" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_1_translator"
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo"
Info (12128): Elaborating entity "god_bless_apollo_mm_interconnect_1_router" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_router:router"
Info (12128): Elaborating entity "god_bless_apollo_mm_interconnect_1_router_default_decode" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_router:router|god_bless_apollo_mm_interconnect_1_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "god_bless_apollo_mm_interconnect_1_router_002" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_router_002:router_002"
Info (12128): Elaborating entity "god_bless_apollo_mm_interconnect_1_router_002_default_decode" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_router_002:router_002|god_bless_apollo_mm_interconnect_1_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "god_bless_apollo_mm_interconnect_1_cmd_demux" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "god_bless_apollo_mm_interconnect_1_cmd_mux" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "god_bless_apollo_mm_interconnect_1_rsp_demux" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "god_bless_apollo_mm_interconnect_1_rsp_mux" for hierarchy "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|god_bless_apollo_mm_interconnect_1_rsp_mux:rsp_mux"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9aefec44/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9aefec44/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9aefec44/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9aefec44/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram|q_b[24]"
        Warning (14320): Synthesized away node "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram|q_b[25]"
        Warning (14320): Synthesized away node "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram|q_b[26]"
        Warning (14320): Synthesized away node "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram|q_b[27]"
        Warning (14320): Synthesized away node "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram|q_b[28]"
        Warning (14320): Synthesized away node "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram|q_b[29]"
        Warning (14320): Synthesized away node "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram|q_b[30]"
        Warning (14320): Synthesized away node "Vga:apollo_video_processment_unit_0|ap:fifo_inst|dcfifo:dcfifo_component|dcfifo_vgl1:auto_generated|altsyncram_a671:fifo_ram|q_b[31]"
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0|afi_phy_clk"
        Warning (14320): Synthesized away node "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0|pll_mem_clk"
        Warning (14320): Synthesized away node "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_pll0:pll0|pll_addr_cmd_clk"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "god_bless_apollo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k6n1.tdf
    Info (12023): Found entity 1: altsyncram_k6n1
Info (12130): Elaborated megafunction instantiation "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "god_bless_apollo_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|god_bless_apollo_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1
Warning (12241): 66 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "memory_0_mem_dq[0]~synth"
    Warning (13010): Node "memory_0_mem_dq[1]~synth"
    Warning (13010): Node "memory_0_mem_dq[2]~synth"
    Warning (13010): Node "memory_0_mem_dq[3]~synth"
    Warning (13010): Node "memory_0_mem_dq[4]~synth"
    Warning (13010): Node "memory_0_mem_dq[5]~synth"
    Warning (13010): Node "memory_0_mem_dq[6]~synth"
    Warning (13010): Node "memory_0_mem_dq[7]~synth"
    Warning (13010): Node "memory_0_mem_dqs~synth"
    Warning (13010): Node "memory_0_mem_dqs_n~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_sync" is stuck at GND
    Warning (13410): Pin "vga_blank" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 265 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "god_bless_apollo_hps_0_hps_io_border:border"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/vigas/Apollo/output_files/Apollo_9.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1333 node(s), including 284 DDIO, 8 PLL, 0 transceiver and 172 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "vga_sw[1]"
    Warning (15610): No output dependent on input pin "vga_sw[2]"
    Warning (15610): No output dependent on input pin "vga_sw[3]"
Info (21057): Implemented 5972 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 87 output pins
    Info (21060): Implemented 50 bidirectional pins
    Info (21061): Implemented 4664 logic cells
    Info (21064): Implemented 230 RAM segments
    Info (21065): Implemented 8 PLLs
    Info (21066): Implemented 2 delay-locked loops
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 80 warnings
    Info: Peak virtual memory: 1550 megabytes
    Info: Processing ended: Tue Jun  2 11:10:02 2015
    Info: Elapsed time: 00:02:38
    Info: Total CPU time (on all processors): 00:05:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/vigas/Apollo/output_files/Apollo_9.map.smsg.


