module reg_file (
    input wire clk,
    input wire we,
    input wire [4:0] ra1, ra2, wa,
    input wire [31:0] wd,
    output wire [31:0] rd1, rd2
);
    reg [31:0] registers [0:31];
    initial begin
        registers[0] = 32'b0;
    end
    assign rd1 = registers[ra1];
    assign rd2 = registers[ra2];
    always @(posedge clk) begin
        if (we && wa != 5'b0)
            registers[wa] <= wd;
    end
