

================================================================
== Vivado HLS Report for 'StreamingMatrixVecto_5'
================================================================
* Date:           Tue Jul  7 16:27:51 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  36890|  36890|  36890|  36890|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |      2|      2|         1|          -|          -|      2|    no    |
        |- Loop 2  |  36885|  36885|        24|          2|          1|  18432|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|    814|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     118|      1|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    216|
|Register         |        0|      -|    1189|    160|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      4|    1307|   1191|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      1|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+-------+-----+----+
    |               Instance              |             Module             | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------------------+--------------------------------+---------+-------+-----+----+
    |BlackBoxJam_mul_24s_24s_48_4_1_U578  |BlackBoxJam_mul_24s_24s_48_4_1  |        0|      2|  118|   1|
    +-------------------------------------+--------------------------------+---------+-------+-----+----+
    |Total                                |                                |        0|      2|  118|   1|
    +-------------------------------------+--------------------------------+---------+-------+-----+----+

    * DSP48: 
    +------------------------------------------------+-------------------------------------------+--------------+
    |                    Instance                    |                   Module                  |  Expression  |
    +------------------------------------------------+-------------------------------------------+--------------+
    |BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1_U580  |BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1  | i0 + i1 * i2 |
    |BlackBoxJam_mul_mul_16s_24s_24_3_1_U579         |BlackBoxJam_mul_mul_16s_24s_24_3_1         |    i0 * i1   |
    +------------------------------------------------+-------------------------------------------+--------------+

    * Memory: 
    +--------------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |               Module              | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |inputBuf_V_U  |StreamingMatrixVecto_5_inputBuf_V  |        1|  0|   0|   144|   32|     1|         4608|
    +--------------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                                   |        1|  0|   0|   144|   32|     1|         4608|
    +--------------+-----------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |addconv_fu_1200_p2                  |     +    |      0|  0|  31|          24|          24|
    |agg_result_V_i_fu_1096_p2           |     +    |      0|  0|  15|           7|           7|
    |i_fu_368_p2                         |     +    |      0|  0|  21|          15|           1|
    |in_idx_3_fu_316_p2                  |     +    |      0|  0|  10|           2|           1|
    |nf_4_fu_418_p2                      |     +    |      0|  0|  39|          32|           1|
    |pct_V_i_fu_1080_p2                  |     +    |      0|  0|  15|           6|           6|
    |sf_3_fu_374_p2                      |     +    |      0|  0|  39|           1|          32|
    |tmp10_fu_976_p2                     |     +    |      0|  0|  12|           3|           3|
    |tmp11_fu_963_p2                     |     +    |      0|  0|  10|           2|           2|
    |tmp12_fu_655_p2                     |     +    |      0|  0|   5|           2|           2|
    |tmp13_fu_649_p2                     |     +    |      0|  0|   5|           2|           2|
    |tmp14_fu_1060_p2                    |     +    |      0|  0|   5|           5|           5|
    |tmp15_fu_1051_p2                    |     +    |      0|  0|   5|           5|           5|
    |tmp16_fu_1042_p2                    |     +    |      0|  0|   5|           5|           5|
    |tmp17_fu_1030_p2                    |     +    |      0|  0|  10|           2|           2|
    |tmp18_fu_861_p2                     |     +    |      0|  0|  12|           3|           3|
    |tmp19_fu_841_p2                     |     +    |      0|  0|  10|           2|           2|
    |tmp1_fu_398_p2                      |     +    |      0|  0|   5|          32|          32|
    |tmp20_fu_851_p2                     |     +    |      0|  0|  10|           2|           2|
    |tmp21_fu_1001_p2                    |     +    |      0|  0|  13|           4|           4|
    |tmp22_fu_887_p2                     |     +    |      0|  0|  12|           3|           3|
    |tmp23_fu_867_p2                     |     +    |      0|  0|  10|           2|           2|
    |tmp24_fu_877_p2                     |     +    |      0|  0|  10|           2|           2|
    |tmp25_fu_991_p2                     |     +    |      0|  0|  12|           3|           3|
    |tmp26_fu_893_p2                     |     +    |      0|  0|  10|           2|           2|
    |tmp27_fu_905_p2                     |     +    |      0|  0|   5|           2|           2|
    |tmp28_fu_899_p2                     |     +    |      0|  0|   5|           2|           2|
    |tmp3_fu_505_p2                      |     +    |      0|  0|   5|           2|           2|
    |tmp4_fu_917_p2                      |     +    |      0|  0|   5|           3|           3|
    |tmp5_fu_567_p2                      |     +    |      0|  0|   5|           2|           2|
    |tmp6_fu_561_p2                      |     +    |      0|  0|   5|           2|           2|
    |tmp7_fu_1010_p2                     |     +    |      0|  0|   5|           4|           4|
    |tmp8_fu_951_p2                      |     +    |      0|  0|  13|           4|           4|
    |tmp9_fu_957_p2                      |     +    |      0|  0|  10|           2|           2|
    |tmp_36_fu_403_p2                    |     +    |      0|  0|   5|          32|          32|
    |tmp_373_i_fu_511_p2                 |     +    |      0|  0|   5|           2|           2|
    |tmp_381_i_fu_926_p2                 |     +    |      0|  0|   5|           3|           3|
    |tmp_38_fu_1106_p2                   |     +    |      0|  0|  23|          16|          16|
    |tmp_397_i_fu_1018_p2                |     +    |      0|  0|   5|           4|           4|
    |tmp_429_i_fu_1068_p2                |     +    |      0|  0|   5|           5|           5|
    |tmp_48_fu_1170_p2                   |     +    |      0|  0|  56|          49|          49|
    |tmp_50_fu_1195_p2                   |     -    |      0|  0|  31|          24|          24|
    |ap_block_pp0_stage1_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state25_pp0_stage0_iter11  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state26_pp0_stage1_iter11  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1245                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1249                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_222                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op261_write_state25    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op263_write_state26    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op84_read_state5       |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_362_p2                  |   icmp   |      0|  0|  13|          15|          15|
    |tmp_39_fu_409_p2                    |   icmp   |      0|  0|  18|          32|           7|
    |tmp_51_fu_436_p2                    |   icmp   |      0|  0|  18|          32|           9|
    |tmp_V_10_fu_1186_p2                 |   icmp   |      0|  0|  18|          24|           1|
    |tmp_V_11_fu_1210_p2                 |   icmp   |      0|  0|  18|          24|           1|
    |tmp_fu_310_p2                       |   icmp   |      0|  0|   9|           2|           3|
    |tmp_s_fu_380_p2                     |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |accPopCount_V_0_0_1_fu_334_p3       |  select  |      0|  0|  16|           1|          16|
    |accPopCount_V_1_0_1_fu_326_p3       |  select  |      0|  0|  16|           1|           1|
    |accResidual_0_V_fu_1205_p3          |  select  |      0|  0|  24|           1|          24|
    |p_nf_1_fu_442_p3                    |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |masked_V_fu_460_p2                  |    xor   |      0|  0|  32|          32|          32|
    |tmp2_fu_454_p2                      |    xor   |      0|  0|  32|          32|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 814|         568|         438|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |accPopCount_V_0_0_2_fu_164         |  15|          3|   16|         48|
    |accPopCount_V_1_0_2_fu_168         |   9|          2|   16|         32|
    |ap_NS_fsm                          |  33|          6|    1|          6|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11           |   9|          2|    1|          2|
    |ap_phi_mux_i4_phi_fu_270_p4        |   9|          2|   15|         30|
    |ap_phi_mux_nf_phi_fu_258_p4        |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_nf_1_reg_277  |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_p_s_reg_287   |  15|          3|   32|         96|
    |i4_reg_266                         |   9|          2|   15|         30|
    |in_V_V_blk_n                       |   9|          2|    1|          2|
    |in_idx_reg_243                     |   9|          2|    2|          4|
    |inputBuf_V_address0                |  15|          3|    8|         24|
    |nf_reg_254                         |   9|          2|   32|         64|
    |out_V_V_blk_n                      |   9|          2|    1|          2|
    |out_V_V_din                        |  15|          3|    1|          3|
    |real_start                         |   9|          2|    1|          2|
    |sf_fu_160                          |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 216|         45|  239|        571|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |accPopCount_V_0_0_2_fu_164         |  16|   0|   16|          0|
    |accPopCount_V_1_0_2_fu_168         |  16|   0|   16|          0|
    |accPopCount_V_1_fu_152             |  16|   0|   16|          0|
    |accPopCount_V_fu_148               |  16|   0|   16|          0|
    |addconv_reg_1572                   |  24|   0|   24|          0|
    |alphaMem_V_load_reg_1519           |  24|   0|   24|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_nf_1_reg_277  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_p_s_reg_287   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_p_s_reg_287   |  32|   0|   32|          0|
    |exitcond_reg_1272                  |   1|   0|    1|          0|
    |i4_reg_266                         |  15|   0|   15|          0|
    |i_reg_1276                         |  15|   0|   15|          0|
    |in_idx_reg_243                     |   2|   0|    2|          0|
    |inputBuf_V_load_reg_1343           |  32|   0|   32|          0|
    |nf_reg_254                         |  32|   0|   32|          0|
    |p_nf_1_reg_1338                    |  32|   0|   32|          0|
    |pct_V_i_reg_1478                   |   6|   0|    6|          0|
    |sf_3_reg_1286                      |  32|   0|   32|          0|
    |sf_fu_160                          |  32|   0|   32|          0|
    |sf_load_3_reg_1296                 |  32|   0|   32|          0|
    |sf_load_reg_1281                   |  32|   0|   32|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |thresMem_V_load_reg_1544           |  24|   0|   24|          0|
    |tmp10_reg_1448                     |   3|   0|    3|          0|
    |tmp12_reg_1398                     |   2|   0|    2|          0|
    |tmp15_reg_1468                     |   5|   0|    5|          0|
    |tmp17_reg_1463                     |   2|   0|    2|          0|
    |tmp18_reg_1418                     |   3|   0|    3|          0|
    |tmp18_reg_1418_pp0_iter3_reg       |   3|   0|    3|          0|
    |tmp21_reg_1453                     |   4|   0|    4|          0|
    |tmp21_reg_1453_pp0_iter4_reg       |   4|   0|    4|          0|
    |tmp22_reg_1423                     |   3|   0|    3|          0|
    |tmp26_reg_1428                     |   2|   0|    2|          0|
    |tmp27_reg_1433                     |   2|   0|    2|          0|
    |tmp5_reg_1368                      |   2|   0|    2|          0|
    |tmp8_reg_1438                      |   4|   0|    4|          0|
    |tmp9_reg_1443                      |   2|   0|    2|          0|
    |tmp_1173_reg_1353                  |   1|   0|    1|          0|
    |tmp_1177_reg_1363                  |   1|   0|    1|          0|
    |tmp_1178_reg_1373                  |   1|   0|    1|          0|
    |tmp_1179_reg_1378                  |   1|   0|    1|          0|
    |tmp_1180_reg_1383                  |   1|   0|    1|          0|
    |tmp_1181_reg_1388                  |   1|   0|    1|          0|
    |tmp_1185_reg_1393                  |   1|   0|    1|          0|
    |tmp_1185_reg_1393_pp0_iter3_reg    |   1|   0|    1|          0|
    |tmp_1186_reg_1403                  |   1|   0|    1|          0|
    |tmp_1187_reg_1408                  |   1|   0|    1|          0|
    |tmp_1201_reg_1413                  |   1|   0|    1|          0|
    |tmp_241_1_reg_1524                 |  24|   0|   24|          0|
    |tmp_36_reg_1302                    |  32|   0|   32|          0|
    |tmp_373_i_reg_1358                 |   2|   0|    2|          0|
    |tmp_38_reg_1483                    |  16|   0|   16|          0|
    |tmp_397_i_reg_1458                 |   4|   0|    4|          0|
    |tmp_39_reg_1307                    |   1|   0|    1|          0|
    |tmp_41_reg_1514                    |  24|   0|   24|          0|
    |tmp_429_i_reg_1473                 |   5|   0|    5|          0|
    |tmp_42_reg_1332                    |  32|   0|   64|         32|
    |tmp_45_reg_1549                    |  48|   0|   48|          0|
    |tmp_49_reg_1554                    |  24|   0|   24|          0|
    |tmp_50_reg_1567                    |  24|   0|   24|          0|
    |tmp_V_10_reg_1561                  |   1|   0|    1|          0|
    |tmp_V_11_reg_1577                  |   1|   0|    1|          0|
    |tmp_V_reg_1321                     |  32|   0|   32|          0|
    |tmp_s_reg_1292                     |   1|   0|    1|          0|
    |weightMem_V_load_reg_1348          |  32|   0|   32|          0|
    |exitcond_reg_1272                  |  64|  32|    1|          0|
    |tmp_1201_reg_1413                  |  64|  32|    1|          0|
    |tmp_39_reg_1307                    |  64|  32|    1|          0|
    |tmp_42_reg_1332                    |  64|  32|   64|         32|
    |tmp_s_reg_1292                     |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1189| 160|  969|         64|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|start_full_n          |  in |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|ap_done               | out |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|start_out             | out |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|start_write           | out |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|in_V_V_dout           |  in |   32|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n        |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read           | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din           | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n        |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write         | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|weightMem_V_address0  | out |   15|  ap_memory |       weightMem_V      |     array    |
|weightMem_V_ce0       | out |    1|  ap_memory |       weightMem_V      |     array    |
|weightMem_V_q0        |  in |   32|  ap_memory |       weightMem_V      |     array    |
|thresMem_V_address0   | out |    8|  ap_memory |       thresMem_V       |     array    |
|thresMem_V_ce0        | out |    1|  ap_memory |       thresMem_V       |     array    |
|thresMem_V_q0         |  in |   24|  ap_memory |       thresMem_V       |     array    |
|alphaMem_V_address0   | out |    8|  ap_memory |       alphaMem_V       |     array    |
|alphaMem_V_ce0        | out |    1|  ap_memory |       alphaMem_V       |     array    |
|alphaMem_V_q0         |  in |   24|  ap_memory |       alphaMem_V       |     array    |
|means_in5_V_0         |  in |   24|   ap_none  |      means_in5_V_0     |    pointer   |
|means_in5_V_1         |  in |   24|   ap_none  |      means_in5_V_1     |    pointer   |
|means_out5_V_0        |  in |   24|   ap_none  |     means_out5_V_0     |    pointer   |
+----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 2, D = 24, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp)
	3  / (tmp)
3 --> 
	27  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	3  / true
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%accPopCount_V = alloca i16"   --->   Operation 28 'alloca' 'accPopCount_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%accPopCount_V_1 = alloca i16"   --->   Operation 29 'alloca' 'accPopCount_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i24]* %thresMem_V, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%inputBuf_V = alloca [144 x i32], align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88]   --->   Operation 33 'alloca' 'inputBuf_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%in_idx = phi i2 [ 0, %arrayctor.loop4.preheader ], [ %in_idx_3, %1 ]"   --->   Operation 35 'phi' 'in_idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.95ns)   --->   "%tmp = icmp eq i2 %in_idx, -2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 36 'icmp' 'tmp' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.56ns)   --->   "%in_idx_3 = add i2 %in_idx, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 38 'add' 'in_idx_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader, label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%accPopCount_V_load31 = load i16* %accPopCount_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 40 'load' 'accPopCount_V_load31' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%accPopCount_V_1_load_3 = load i16* %accPopCount_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 41 'load' 'accPopCount_V_1_load_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1167 = trunc i2 %in_idx to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 42 'trunc' 'tmp_1167' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.80ns)   --->   "%accPopCount_V_1_0_1 = select i1 %tmp_1167, i16 0, i16 %accPopCount_V_1_load_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 43 'select' 'accPopCount_V_1_0_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.80ns)   --->   "%accPopCount_V_0_0_1 = select i1 %tmp_1167, i16 %accPopCount_V_load31, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 44 'select' 'accPopCount_V_0_0_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_0_1, i16* %accPopCount_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 45 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_0_1, i16* %accPopCount_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 46 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 47 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%accPopCount_V_load = load i16* %accPopCount_V"   --->   Operation 48 'load' 'accPopCount_V_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%accPopCount_V_1_load = load i16* %accPopCount_V_1"   --->   Operation 49 'load' 'accPopCount_V_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sf = alloca i32"   --->   Operation 50 'alloca' 'sf' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%accPopCount_V_0_0_2 = alloca i16"   --->   Operation 51 'alloca' 'accPopCount_V_0_0_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%accPopCount_V_1_0_2 = alloca i16"   --->   Operation 52 'alloca' 'accPopCount_V_1_0_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_load, i16* %accPopCount_V_1_0_2"   --->   Operation 53 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 54 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_load, i16* %accPopCount_V_0_0_2"   --->   Operation 54 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 55 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf"   --->   Operation 55 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 56 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 56 'br' <Predicate = (tmp)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%nf = phi i32 [ %p_nf_1, %._crit_edge ], [ 0, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 57 'phi' 'nf' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%i4 = phi i15 [ %i, %._crit_edge ], [ 0, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader ]"   --->   Operation 58 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.31ns)   --->   "%exitcond = icmp eq i15 %i4, -14336" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 59 'icmp' 'exitcond' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_1156 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18432, i64 18432, i64 18432)"   --->   Operation 60 'speclooptripcount' 'empty_1156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.94ns)   --->   "%i = add i15 %i4, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 61 'add' 'i' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sf_load = load i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 63 'load' 'sf_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.55ns)   --->   "%sf_3 = add i32 1, %sf_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 64 'add' 'sf_3' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str100)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:128]   --->   Operation 65 'specregionbegin' 'tmp_33' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:129]   --->   Operation 66 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %nf, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:134]   --->   Operation 67 'icmp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%sf_load_3 = load i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 68 'load' 'sf_load_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %4, label %5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:134]   --->   Operation 69 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_1168 = shl i32 %nf, 6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 70 'shl' 'tmp_1168' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1169 = shl i32 %nf, 3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 71 'shl' 'tmp_1169' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp_1169, %sf_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 72 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_36 = add i32 %tmp1, %tmp_1168" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 73 'add' 'tmp_36' <Predicate = (!exitcond)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (2.47ns)   --->   "%tmp_39 = icmp eq i32 %sf_3, 72" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 74 'icmp' 'tmp_39' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_39, label %_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0, label %.._crit_edge_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 75 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.76ns)   --->   "store i32 %sf_3, i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 76 'store' <Predicate = (!exitcond & !tmp_39)> <Delay = 1.76>
ST_4 : Operation 77 [1/1] (1.76ns)   --->   "br label %._crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 77 'br' <Predicate = (!exitcond & !tmp_39)> <Delay = 1.76>
ST_4 : Operation 78 [1/1] (2.55ns)   --->   "%nf_4 = add i32 %nf, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:197]   --->   Operation 78 'add' 'nf_4' <Predicate = (!exitcond & tmp_39)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf"   --->   Operation 79 'store' <Predicate = (!exitcond & tmp_39)> <Delay = 1.76>
ST_4 : Operation 80 [1/1] (1.76ns)   --->   "br label %._crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:198]   --->   Operation 80 'br' <Predicate = (!exitcond & tmp_39)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_35 = zext i32 %sf_load_3 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 81 'zext' 'tmp_35' <Predicate = (!exitcond & !tmp_s)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_3 = getelementptr [144 x i32]* %inputBuf_V, i64 0, i64 %tmp_35" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 82 'getelementptr' 'inputBuf_V_addr_3' <Predicate = (!exitcond & !tmp_s)> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (3.25ns)   --->   "%inputBuf_V_load = load i32* %inputBuf_V_addr_3, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 83 'load' 'inputBuf_V_load' <Predicate = (!exitcond & !tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_5 : Operation 84 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:136]   --->   Operation 84 'read' 'tmp_V' <Predicate = (!exitcond & tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_37 = zext i32 %tmp_36 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 85 'zext' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%weightMem_V_addr = getelementptr [18432 x i32]* %weightMem_V, i64 0, i64 %tmp_37" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 86 'getelementptr' 'weightMem_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (3.25ns)   --->   "%weightMem_V_load = load i32* %weightMem_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 87 'load' 'weightMem_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_42 = zext i32 %nf to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 88 'zext' 'tmp_42' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%nf_1 = phi i32 [ %nf_4, %_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0 ], [ %nf, %.._crit_edge_crit_edge ]"   --->   Operation 89 'phi' 'nf_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (2.47ns)   --->   "%tmp_51 = icmp eq i32 %nf_1, 256" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 90 'icmp' 'tmp_51' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.69ns)   --->   "%p_nf_1 = select i1 %tmp_51, i32 0, i32 %nf_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 91 'select' 'p_nf_1' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%empty_1157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str100, i32 %tmp_33)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:205]   --->   Operation 92 'specregionend' 'empty_1157' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 93 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 94 [1/2] (3.25ns)   --->   "%inputBuf_V_load = load i32* %inputBuf_V_addr_3, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 94 'load' 'inputBuf_V_load' <Predicate = (!exitcond & !tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_34 = zext i32 %sf_load_3 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 95 'zext' 'tmp_34' <Predicate = (!exitcond & tmp_s)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%inputBuf_V_addr = getelementptr [144 x i32]* %inputBuf_V, i64 0, i64 %tmp_34" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 96 'getelementptr' 'inputBuf_V_addr' <Predicate = (!exitcond & tmp_s)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (3.25ns)   --->   "store i32 %tmp_V, i32* %inputBuf_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 97 'store' <Predicate = (!exitcond & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_6 : Operation 98 [1/1] (1.76ns)   --->   "br label %3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:139]   --->   Operation 98 'br' <Predicate = (!exitcond & tmp_s)> <Delay = 1.76>
ST_6 : Operation 99 [1/2] (3.25ns)   --->   "%weightMem_V_load = load i32* %weightMem_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 99 'load' 'weightMem_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 7 <SV = 6> <Delay = 1.76>
ST_7 : Operation 100 [1/1] (1.76ns)   --->   "br label %3"   --->   Operation 100 'br' <Predicate = (!exitcond & !tmp_s)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 4.12>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node masked_V)   --->   "%p_s = phi i32 [ %tmp_V, %4 ], [ %inputBuf_V_load, %5 ]"   --->   Operation 101 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node masked_V)   --->   "%tmp2 = xor i32 %p_s, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 102 'xor' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.99ns) (out node of the LUT)   --->   "%masked_V = xor i32 %weightMem_V_load, %tmp2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 103 'xor' 'masked_V' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_1170 = trunc i32 %masked_V to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 104 'trunc' 'tmp_1170' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_1171 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 105 'bitselect' 'tmp_1171' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i1 %tmp_1170 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 106 'zext' 'tmp_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_370_i_cast = zext i1 %tmp_1171 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 107 'zext' 'tmp_370_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_1172 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 108 'bitselect' 'tmp_1172' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_371_i_cast = zext i1 %tmp_1172 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 109 'zext' 'tmp_371_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_1173 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 110 'bitselect' 'tmp_1173' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i2 %tmp_i_cast, %tmp_371_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 111 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 112 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp_373_i = add i2 %tmp3, %tmp_370_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 112 'add' 'tmp_373_i' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_1174 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 4)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 113 'bitselect' 'tmp_1174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_375_i_cast_cast = zext i1 %tmp_1174 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 114 'zext' 'tmp_375_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_1175 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 5)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 115 'bitselect' 'tmp_1175' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_378_i_cast_cast = zext i1 %tmp_1175 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 116 'zext' 'tmp_378_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_1176 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 117 'bitselect' 'tmp_1176' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_379_i_cast_cast = zext i1 %tmp_1176 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 118 'zext' 'tmp_379_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_1177 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 7)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 119 'bitselect' 'tmp_1177' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i2 %tmp_378_i_cast_cast, %tmp_379_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 120 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 121 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp5 = add i2 %tmp6, %tmp_375_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 121 'add' 'tmp5' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_1178 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 122 'bitselect' 'tmp_1178' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_1179 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 9)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 123 'bitselect' 'tmp_1179' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_1180 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 124 'bitselect' 'tmp_1180' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_1181 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 125 'bitselect' 'tmp_1181' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_1182 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 12)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 126 'bitselect' 'tmp_1182' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_391_i_cast_cast = zext i1 %tmp_1182 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 127 'zext' 'tmp_391_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_1183 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 13)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 128 'bitselect' 'tmp_1183' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_394_i_cast_cast = zext i1 %tmp_1183 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 129 'zext' 'tmp_394_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_1184 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 130 'bitselect' 'tmp_1184' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_395_i_cast_cast = zext i1 %tmp_1184 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 131 'zext' 'tmp_395_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_1185 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 15)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 132 'bitselect' 'tmp_1185' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = add i2 %tmp_394_i_cast_cast, %tmp_395_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 133 'add' 'tmp13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 134 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp12 = add i2 %tmp13, %tmp_391_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 134 'add' 'tmp12' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_1186 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 16)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 135 'bitselect' 'tmp_1186' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_1187 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 17)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 136 'bitselect' 'tmp_1187' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_1188 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 18)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 137 'bitselect' 'tmp_1188' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_403_i_cast_cast = zext i1 %tmp_1188 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 138 'zext' 'tmp_403_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_1189 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 19)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 139 'bitselect' 'tmp_1189' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_406_i_cast_cast = zext i1 %tmp_1189 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 140 'zext' 'tmp_406_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_1190 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 20)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 141 'bitselect' 'tmp_1190' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_407_i_cast_cast = zext i1 %tmp_1190 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 142 'zext' 'tmp_407_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_1191 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 21)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 143 'bitselect' 'tmp_1191' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_410_i_cast_cast = zext i1 %tmp_1191 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 144 'zext' 'tmp_410_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_1192 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 22)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 145 'bitselect' 'tmp_1192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_411_i_cast_cast = zext i1 %tmp_1192 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 146 'zext' 'tmp_411_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_1193 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 147 'bitselect' 'tmp_1193' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_414_i_cast_cast = zext i1 %tmp_1193 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 148 'zext' 'tmp_414_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_1194 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 149 'bitselect' 'tmp_1194' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_415_i_cast_cast = zext i1 %tmp_1194 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 150 'zext' 'tmp_415_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_1195 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 25)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 151 'bitselect' 'tmp_1195' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_418_i_cast_cast = zext i1 %tmp_1195 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 152 'zext' 'tmp_418_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_1196 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 26)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 153 'bitselect' 'tmp_1196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_419_i_cast_cast = zext i1 %tmp_1196 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 154 'zext' 'tmp_419_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_1197 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 27)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 155 'bitselect' 'tmp_1197' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_422_i_cast_cast = zext i1 %tmp_1197 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 156 'zext' 'tmp_422_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_1198 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 28)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 157 'bitselect' 'tmp_1198' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_423_i_cast_cast = zext i1 %tmp_1198 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 158 'zext' 'tmp_423_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_1199 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 29)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 159 'bitselect' 'tmp_1199' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_426_i_cast_cast = zext i1 %tmp_1199 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 160 'zext' 'tmp_426_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_1200 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 30)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 161 'bitselect' 'tmp_1200' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_427_i_cast_cast = zext i1 %tmp_1200 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 162 'zext' 'tmp_427_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_1201 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 163 'bitselect' 'tmp_1201' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (1.56ns)   --->   "%tmp19 = add i2 %tmp_403_i_cast_cast, %tmp_406_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 164 'add' 'tmp19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%tmp19_cast = zext i2 %tmp19 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 165 'zext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (1.56ns)   --->   "%tmp20 = add i2 %tmp_407_i_cast_cast, %tmp_410_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 166 'add' 'tmp20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%tmp20_cast = zext i2 %tmp20 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 167 'zext' 'tmp20_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (1.56ns)   --->   "%tmp18 = add i3 %tmp20_cast, %tmp19_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 168 'add' 'tmp18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (1.56ns)   --->   "%tmp23 = add i2 %tmp_411_i_cast_cast, %tmp_414_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 169 'add' 'tmp23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%tmp23_cast = zext i2 %tmp23 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 170 'zext' 'tmp23_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (1.56ns)   --->   "%tmp24 = add i2 %tmp_415_i_cast_cast, %tmp_418_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 171 'add' 'tmp24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%tmp24_cast = zext i2 %tmp24 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 172 'zext' 'tmp24_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (1.56ns)   --->   "%tmp22 = add i3 %tmp24_cast, %tmp23_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 173 'add' 'tmp22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (1.56ns)   --->   "%tmp26 = add i2 %tmp_419_i_cast_cast, %tmp_422_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 174 'add' 'tmp26' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp28 = add i2 %tmp_426_i_cast_cast, %tmp_427_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 175 'add' 'tmp28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 176 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp27 = add i2 %tmp28, %tmp_423_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 176 'add' 'tmp27' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.34>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_373_i_cast = zext i2 %tmp_373_i to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 177 'zext' 'tmp_373_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_374_i_cast = zext i1 %tmp_1173 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 178 'zext' 'tmp_374_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i3 %tmp_373_i_cast, %tmp_374_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 179 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i2 %tmp5 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 180 'zext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%tmp_381_i = add i3 %tmp5_cast, %tmp4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 181 'add' 'tmp_381_i' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_381_i_cast = zext i3 %tmp_381_i to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 182 'zext' 'tmp_381_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_382_i_cast = zext i1 %tmp_1177 to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 183 'zext' 'tmp_382_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_383_i_cast_cast = zext i1 %tmp_1178 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 184 'zext' 'tmp_383_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_386_i_cast_cast = zext i1 %tmp_1179 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 185 'zext' 'tmp_386_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_387_i_cast_cast = zext i1 %tmp_1180 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 186 'zext' 'tmp_387_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_390_i_cast_cast = zext i1 %tmp_1181 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 187 'zext' 'tmp_390_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (1.65ns)   --->   "%tmp8 = add i4 %tmp_381_i_cast, %tmp_382_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 188 'add' 'tmp8' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (1.56ns)   --->   "%tmp9 = add i2 %tmp_383_i_cast_cast, %tmp_386_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 189 'add' 'tmp9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (1.56ns)   --->   "%tmp11 = add i2 %tmp_387_i_cast_cast, %tmp_390_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 190 'add' 'tmp11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%tmp11_cast = zext i2 %tmp11 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 191 'zext' 'tmp11_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%tmp12_cast = zext i2 %tmp12 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 192 'zext' 'tmp12_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (1.56ns)   --->   "%tmp10 = add i3 %tmp12_cast, %tmp11_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 193 'add' 'tmp10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%tmp22_cast = zext i3 %tmp22 to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 194 'zext' 'tmp22_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%tmp26_cast = zext i2 %tmp26 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 195 'zext' 'tmp26_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%tmp27_cast = zext i2 %tmp27 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 196 'zext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (1.56ns)   --->   "%tmp25 = add i3 %tmp27_cast, %tmp26_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 197 'add' 'tmp25' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%tmp25_cast = zext i3 %tmp25 to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 198 'zext' 'tmp25_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (1.65ns)   --->   "%tmp21 = add i4 %tmp25_cast, %tmp22_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 199 'add' 'tmp21' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.31>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%tmp9_cast = zext i2 %tmp9 to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 200 'zext' 'tmp9_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i4 %tmp9_cast, %tmp8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 201 'add' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%tmp10_cast = zext i3 %tmp10 to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 202 'zext' 'tmp10_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%tmp_397_i = add i4 %tmp10_cast, %tmp7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 203 'add' 'tmp_397_i' <Predicate = true> <Delay = 3.31> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_399_i_cast_cast = zext i1 %tmp_1186 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 204 'zext' 'tmp_399_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_402_i_cast_cast = zext i1 %tmp_1187 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 205 'zext' 'tmp_402_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (1.56ns)   --->   "%tmp17 = add i2 %tmp_399_i_cast_cast, %tmp_402_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 206 'add' 'tmp17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.40>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_397_i_cast = zext i4 %tmp_397_i to i5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 207 'zext' 'tmp_397_i_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_398_i_cast = zext i1 %tmp_1185 to i5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 208 'zext' 'tmp_398_i_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp16 = add i5 %tmp_397_i_cast, %tmp_398_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 209 'add' 'tmp16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%tmp17_cast = zext i2 %tmp17 to i5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 210 'zext' 'tmp17_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp15 = add i5 %tmp17_cast, %tmp16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 211 'add' 'tmp15' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.40>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%tmp18_cast = zext i3 %tmp18 to i5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 212 'zext' 'tmp18_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i5 %tmp18_cast, %tmp15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 213 'add' 'tmp14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%tmp21_cast = zext i4 %tmp21 to i5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 214 'zext' 'tmp21_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp_429_i = add i5 %tmp21_cast, %tmp14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 215 'add' 'tmp_429_i' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.78>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_429_i_cast = zext i5 %tmp_429_i to i6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 216 'zext' 'tmp_429_i_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_430_i_cast = zext i1 %tmp_1201 to i6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 217 'zext' 'tmp_430_i_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (1.78ns)   --->   "%pct_V_i = add i6 %tmp_429_i_cast, %tmp_430_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 218 'add' 'pct_V_i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.94>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%accPopCount_V_0_0_2_s = load i16* %accPopCount_V_0_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 219 'load' 'accPopCount_V_0_0_2_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_i = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %pct_V_i, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 220 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (1.87ns)   --->   "%agg_result_V_i = add i7 -32, %tmp_i" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 221 'add' 'agg_result_V_i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%agg_result_V_i_cast = sext i7 %agg_result_V_i to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 222 'sext' 'agg_result_V_i_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (2.07ns)   --->   "%tmp_38 = add i16 %accPopCount_V_0_0_2_s, %agg_result_V_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 223 'add' 'tmp_38' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_V_0_0_2"   --->   Operation 224 'store' <Predicate = (!exitcond & tmp_39)> <Delay = 1.81>

State 15 <SV = 14> <Delay = 3.89>
ST_15 : Operation 225 [1/1] (1.81ns)   --->   "store i16 %tmp_38, i16* %accPopCount_V_0_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 225 'store' <Predicate = (!exitcond & !tmp_39)> <Delay = 1.81>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_40 = sext i16 %tmp_38 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 226 'sext' 'tmp_40' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%means_in5_V_0_load = load i24* @means_in5_V_0, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 227 'load' 'means_in5_V_0_load' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_15 : Operation 228 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_41 = mul i24 %tmp_40, %means_in5_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 228 'mul' 'tmp_41' <Predicate = (!exitcond & tmp_39)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%accPopCount_V_1_0_2_s = load i16* %accPopCount_V_1_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 229 'load' 'accPopCount_V_1_0_2_s' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_16 : Operation 230 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_41 = mul i24 %tmp_40, %means_in5_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 230 'mul' 'tmp_41' <Predicate = (!exitcond & tmp_39)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_239_1 = sext i16 %accPopCount_V_1_0_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 231 'sext' 'tmp_239_1' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%means_in5_V_1_load = load i24* @means_in5_V_1, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 232 'load' 'means_in5_V_1_load' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_16 : Operation 233 [3/3] (1.05ns) (grouped into DSP with root node tmp_241_1)   --->   "%tmp_240_1 = mul i24 %tmp_239_1, %means_in5_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 233 'mul' 'tmp_240_1' <Predicate = (!exitcond & tmp_39)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%alphaMem_V_addr = getelementptr [256 x i24]* %alphaMem_V, i64 0, i64 %tmp_42" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 234 'getelementptr' 'alphaMem_V_addr' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_16 : Operation 235 [2/2] (3.25ns)   --->   "%alphaMem_V_load = load i24* %alphaMem_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 235 'load' 'alphaMem_V_load' <Predicate = (!exitcond & tmp_39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_16 : Operation 236 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_0_2"   --->   Operation 236 'store' <Predicate = (!exitcond & tmp_39)> <Delay = 1.76>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 237 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_41 = mul i24 %tmp_40, %means_in5_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 237 'mul' 'tmp_41' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 238 [2/3] (1.05ns) (grouped into DSP with root node tmp_241_1)   --->   "%tmp_240_1 = mul i24 %tmp_239_1, %means_in5_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 238 'mul' 'tmp_240_1' <Predicate = (!exitcond & tmp_39)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 239 [1/2] (3.25ns)   --->   "%alphaMem_V_load = load i24* %alphaMem_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 239 'load' 'alphaMem_V_load' <Predicate = (!exitcond & tmp_39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 18 <SV = 17> <Delay = 3.02>
ST_18 : Operation 240 [1/3] (0.00ns) (grouped into DSP with root node tmp_241_1)   --->   "%tmp_240_1 = mul i24 %tmp_239_1, %means_in5_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 240 'mul' 'tmp_240_1' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 241 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_241_1 = add i24 %tmp_41, %tmp_240_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 241 'add' 'tmp_241_1' <Predicate = (!exitcond & tmp_39)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 3.95>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_43 = sext i24 %alphaMem_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 242 'sext' 'tmp_43' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_44 = sext i24 %tmp_241_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 243 'sext' 'tmp_44' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_19 : Operation 244 [4/4] (3.95ns)   --->   "%tmp_45 = mul nsw i48 %tmp_43, %tmp_44" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 244 'mul' 'tmp_45' <Predicate = (!exitcond & tmp_39)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.95>
ST_20 : Operation 245 [3/4] (3.95ns)   --->   "%tmp_45 = mul nsw i48 %tmp_43, %tmp_44" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 245 'mul' 'tmp_45' <Predicate = (!exitcond & tmp_39)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "%thresMem_V_addr = getelementptr [256 x i24]* %thresMem_V, i64 0, i64 %tmp_42" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 246 'getelementptr' 'thresMem_V_addr' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_20 : Operation 247 [2/2] (2.26ns)   --->   "%thresMem_V_load = load i24* %thresMem_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 247 'load' 'thresMem_V_load' <Predicate = (!exitcond & tmp_39)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>

State 21 <SV = 20> <Delay = 3.95>
ST_21 : Operation 248 [2/4] (3.95ns)   --->   "%tmp_45 = mul nsw i48 %tmp_43, %tmp_44" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 248 'mul' 'tmp_45' <Predicate = (!exitcond & tmp_39)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 249 [1/2] (2.26ns)   --->   "%thresMem_V_load = load i24* %thresMem_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 249 'load' 'thresMem_V_load' <Predicate = (!exitcond & tmp_39)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 3.95>
ST_22 : Operation 250 [1/4] (3.95ns)   --->   "%tmp_45 = mul nsw i48 %tmp_43, %tmp_44" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 250 'mul' 'tmp_45' <Predicate = (!exitcond & tmp_39)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.10>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_46 = zext i48 %tmp_45 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 251 'zext' 'tmp_46' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 252 'bitconcatenate' 'tmp_47' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_86_cast3 = zext i32 %tmp_47 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 253 'zext' 'tmp_86_cast3' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_23 : Operation 254 [1/1] (3.10ns)   --->   "%tmp_48 = add nsw i49 %tmp_86_cast3, %tmp_46" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 254 'add' 'tmp_48' <Predicate = (!exitcond & tmp_39)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_49 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %tmp_48, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 255 'partselect' 'tmp_49' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 2.45>
ST_24 : Operation 256 [1/1] (2.45ns)   --->   "%tmp_V_10 = icmp sgt i24 %tmp_49, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 256 'icmp' 'tmp_V_10' <Predicate = (!exitcond & tmp_39)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 257 [1/1] (0.00ns)   --->   "%means_out5_V_0_load = load i24* @means_out5_V_0, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 257 'load' 'means_out5_V_0_load' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_24 : Operation 258 [1/1] (2.31ns)   --->   "%tmp_50 = sub i24 %tmp_49, %means_out5_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 258 'sub' 'tmp_50' <Predicate = (!exitcond & tmp_39)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 259 [1/1] (2.31ns)   --->   "%addconv = add i24 %tmp_49, %means_out5_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 259 'add' 'addconv' <Predicate = (!exitcond & tmp_39)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.45>
ST_25 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_11)   --->   "%accResidual_0_V = select i1 %tmp_V_10, i24 %tmp_50, i24 %addconv" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 260 'select' 'accResidual_0_V' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 261 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %out_V_V, i1 %tmp_V_10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189]   --->   Operation 261 'write' <Predicate = (!exitcond & tmp_39)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_25 : Operation 262 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_V_11 = icmp sgt i24 %accResidual_0_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 262 'icmp' 'tmp_V_11' <Predicate = (!exitcond & tmp_39)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.18>
ST_26 : Operation 263 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %out_V_V, i1 %tmp_V_11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189]   --->   Operation 263 'write' <Predicate = (!exitcond & tmp_39)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>

State 27 <SV = 3> <Delay = 0.00>
ST_27 : Operation 264 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:206]   --->   Operation 264 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weightMem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ thresMem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ alphaMem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_in5_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ means_in5_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ means_out5_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
accPopCount_V          (alloca           ) [ 0010000000000000000000000000]
accPopCount_V_1        (alloca           ) [ 0010000000000000000000000000]
StgValue_30            (specmemcore      ) [ 0000000000000000000000000000]
StgValue_31            (specinterface    ) [ 0000000000000000000000000000]
StgValue_32            (specinterface    ) [ 0000000000000000000000000000]
inputBuf_V             (alloca           ) [ 0011111111111111111111111110]
StgValue_34            (br               ) [ 0110000000000000000000000000]
in_idx                 (phi              ) [ 0010000000000000000000000000]
tmp                    (icmp             ) [ 0011111111111111111111111110]
empty                  (speclooptripcount) [ 0000000000000000000000000000]
in_idx_3               (add              ) [ 0110000000000000000000000000]
StgValue_39            (br               ) [ 0000000000000000000000000000]
accPopCount_V_load31   (load             ) [ 0000000000000000000000000000]
accPopCount_V_1_load_3 (load             ) [ 0000000000000000000000000000]
tmp_1167               (trunc            ) [ 0000000000000000000000000000]
accPopCount_V_1_0_1    (select           ) [ 0000000000000000000000000000]
accPopCount_V_0_0_1    (select           ) [ 0000000000000000000000000000]
StgValue_45            (store            ) [ 0000000000000000000000000000]
StgValue_46            (store            ) [ 0000000000000000000000000000]
StgValue_47            (br               ) [ 0110000000000000000000000000]
accPopCount_V_load     (load             ) [ 0000000000000000000000000000]
accPopCount_V_1_load   (load             ) [ 0000000000000000000000000000]
sf                     (alloca           ) [ 0011111111111111111111111110]
accPopCount_V_0_0_2    (alloca           ) [ 0011111111111111111111111110]
accPopCount_V_1_0_2    (alloca           ) [ 0011111111111111111111111110]
StgValue_53            (store            ) [ 0000000000000000000000000000]
StgValue_54            (store            ) [ 0000000000000000000000000000]
StgValue_55            (store            ) [ 0000000000000000000000000000]
StgValue_56            (br               ) [ 0011111111111111111111111110]
nf                     (phi              ) [ 0001111111111111111111111110]
i4                     (phi              ) [ 0001101111111111111111111110]
exitcond               (icmp             ) [ 0001111111111111111111111110]
empty_1156             (speclooptripcount) [ 0000000000000000000000000000]
i                      (add              ) [ 0011111111111111111111111110]
StgValue_62            (br               ) [ 0000000000000000000000000000]
sf_load                (load             ) [ 0000100000000000000000000000]
sf_3                   (add              ) [ 0000100000000000000000000000]
tmp_33                 (specregionbegin  ) [ 0001010000000000000000000000]
StgValue_66            (specpipeline     ) [ 0000000000000000000000000000]
tmp_s                  (icmp             ) [ 0001111111111111111111111110]
sf_load_3              (load             ) [ 0001111000000000000000000000]
StgValue_69            (br               ) [ 0000000000000000000000000000]
tmp_1168               (shl              ) [ 0000000000000000000000000000]
tmp_1169               (shl              ) [ 0000000000000000000000000000]
tmp1                   (add              ) [ 0000000000000000000000000000]
tmp_36                 (add              ) [ 0001010000000000000000000000]
tmp_39                 (icmp             ) [ 0001111111111111111111111110]
StgValue_75            (br               ) [ 0000000000000000000000000000]
StgValue_76            (store            ) [ 0000000000000000000000000000]
StgValue_77            (br               ) [ 0001111111111111111111111110]
nf_4                   (add              ) [ 0001111111111111111111111110]
StgValue_79            (store            ) [ 0000000000000000000000000000]
StgValue_80            (br               ) [ 0001111111111111111111111110]
tmp_35                 (zext             ) [ 0000000000000000000000000000]
inputBuf_V_addr_3      (getelementptr    ) [ 0000101000000000000000000000]
tmp_V                  (read             ) [ 0001101110000000000000000000]
tmp_37                 (zext             ) [ 0000000000000000000000000000]
weightMem_V_addr       (getelementptr    ) [ 0000101000000000000000000000]
tmp_42                 (zext             ) [ 0001101111111111111110000000]
nf_1                   (phi              ) [ 0001010000000000000000000000]
tmp_51                 (icmp             ) [ 0000000000000000000000000000]
p_nf_1                 (select           ) [ 0011111111111111111111111110]
empty_1157             (specregionend    ) [ 0000000000000000000000000000]
StgValue_93            (br               ) [ 0011111111111111111111111110]
inputBuf_V_load        (load             ) [ 0001111111111111111111111110]
tmp_34                 (zext             ) [ 0000000000000000000000000000]
inputBuf_V_addr        (getelementptr    ) [ 0000000000000000000000000000]
StgValue_97            (store            ) [ 0000000000000000000000000000]
StgValue_98            (br               ) [ 0001111111111111111111111110]
weightMem_V_load       (load             ) [ 0001100110000000000000000000]
StgValue_100           (br               ) [ 0001111111111111111111111110]
p_s                    (phi              ) [ 0000100010000000000000000000]
tmp2                   (xor              ) [ 0000000000000000000000000000]
masked_V               (xor              ) [ 0000000000000000000000000000]
tmp_1170               (trunc            ) [ 0000000000000000000000000000]
tmp_1171               (bitselect        ) [ 0000000000000000000000000000]
tmp_i_cast             (zext             ) [ 0000000000000000000000000000]
tmp_370_i_cast         (zext             ) [ 0000000000000000000000000000]
tmp_1172               (bitselect        ) [ 0000000000000000000000000000]
tmp_371_i_cast         (zext             ) [ 0000000000000000000000000000]
tmp_1173               (bitselect        ) [ 0001000001000000000000000000]
tmp3                   (add              ) [ 0000000000000000000000000000]
tmp_373_i              (add              ) [ 0001000001000000000000000000]
tmp_1174               (bitselect        ) [ 0000000000000000000000000000]
tmp_375_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1175               (bitselect        ) [ 0000000000000000000000000000]
tmp_378_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1176               (bitselect        ) [ 0000000000000000000000000000]
tmp_379_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1177               (bitselect        ) [ 0001000001000000000000000000]
tmp6                   (add              ) [ 0000000000000000000000000000]
tmp5                   (add              ) [ 0001000001000000000000000000]
tmp_1178               (bitselect        ) [ 0001000001000000000000000000]
tmp_1179               (bitselect        ) [ 0001000001000000000000000000]
tmp_1180               (bitselect        ) [ 0001000001000000000000000000]
tmp_1181               (bitselect        ) [ 0001000001000000000000000000]
tmp_1182               (bitselect        ) [ 0000000000000000000000000000]
tmp_391_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1183               (bitselect        ) [ 0000000000000000000000000000]
tmp_394_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1184               (bitselect        ) [ 0000000000000000000000000000]
tmp_395_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1185               (bitselect        ) [ 0001100001110000000000000000]
tmp13                  (add              ) [ 0000000000000000000000000000]
tmp12                  (add              ) [ 0001000001000000000000000000]
tmp_1186               (bitselect        ) [ 0001100001100000000000000000]
tmp_1187               (bitselect        ) [ 0001100001100000000000000000]
tmp_1188               (bitselect        ) [ 0000000000000000000000000000]
tmp_403_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1189               (bitselect        ) [ 0000000000000000000000000000]
tmp_406_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1190               (bitselect        ) [ 0000000000000000000000000000]
tmp_407_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1191               (bitselect        ) [ 0000000000000000000000000000]
tmp_410_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1192               (bitselect        ) [ 0000000000000000000000000000]
tmp_411_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1193               (bitselect        ) [ 0000000000000000000000000000]
tmp_414_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1194               (bitselect        ) [ 0000000000000000000000000000]
tmp_415_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1195               (bitselect        ) [ 0000000000000000000000000000]
tmp_418_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1196               (bitselect        ) [ 0000000000000000000000000000]
tmp_419_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1197               (bitselect        ) [ 0000000000000000000000000000]
tmp_422_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1198               (bitselect        ) [ 0000000000000000000000000000]
tmp_423_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1199               (bitselect        ) [ 0000000000000000000000000000]
tmp_426_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1200               (bitselect        ) [ 0000000000000000000000000000]
tmp_427_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_1201               (bitselect        ) [ 0001100001111100000000000000]
tmp19                  (add              ) [ 0000000000000000000000000000]
tmp19_cast             (zext             ) [ 0000000000000000000000000000]
tmp20                  (add              ) [ 0000000000000000000000000000]
tmp20_cast             (zext             ) [ 0000000000000000000000000000]
tmp18                  (add              ) [ 0001100001111000000000000000]
tmp23                  (add              ) [ 0000000000000000000000000000]
tmp23_cast             (zext             ) [ 0000000000000000000000000000]
tmp24                  (add              ) [ 0000000000000000000000000000]
tmp24_cast             (zext             ) [ 0000000000000000000000000000]
tmp22                  (add              ) [ 0001000001000000000000000000]
tmp26                  (add              ) [ 0001000001000000000000000000]
tmp28                  (add              ) [ 0000000000000000000000000000]
tmp27                  (add              ) [ 0001000001000000000000000000]
tmp_373_i_cast         (zext             ) [ 0000000000000000000000000000]
tmp_374_i_cast         (zext             ) [ 0000000000000000000000000000]
tmp4                   (add              ) [ 0000000000000000000000000000]
tmp5_cast              (zext             ) [ 0000000000000000000000000000]
tmp_381_i              (add              ) [ 0000000000000000000000000000]
tmp_381_i_cast         (zext             ) [ 0000000000000000000000000000]
tmp_382_i_cast         (zext             ) [ 0000000000000000000000000000]
tmp_383_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_386_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_387_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_390_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp8                   (add              ) [ 0000100000100000000000000000]
tmp9                   (add              ) [ 0000100000100000000000000000]
tmp11                  (add              ) [ 0000000000000000000000000000]
tmp11_cast             (zext             ) [ 0000000000000000000000000000]
tmp12_cast             (zext             ) [ 0000000000000000000000000000]
tmp10                  (add              ) [ 0000100000100000000000000000]
tmp22_cast             (zext             ) [ 0000000000000000000000000000]
tmp26_cast             (zext             ) [ 0000000000000000000000000000]
tmp27_cast             (zext             ) [ 0000000000000000000000000000]
tmp25                  (add              ) [ 0000000000000000000000000000]
tmp25_cast             (zext             ) [ 0000000000000000000000000000]
tmp21                  (add              ) [ 0001100000111000000000000000]
tmp9_cast              (zext             ) [ 0000000000000000000000000000]
tmp7                   (add              ) [ 0000000000000000000000000000]
tmp10_cast             (zext             ) [ 0000000000000000000000000000]
tmp_397_i              (add              ) [ 0001000000010000000000000000]
tmp_399_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp_402_i_cast_cast    (zext             ) [ 0000000000000000000000000000]
tmp17                  (add              ) [ 0001000000010000000000000000]
tmp_397_i_cast         (zext             ) [ 0000000000000000000000000000]
tmp_398_i_cast         (zext             ) [ 0000000000000000000000000000]
tmp16                  (add              ) [ 0000000000000000000000000000]
tmp17_cast             (zext             ) [ 0000000000000000000000000000]
tmp15                  (add              ) [ 0000100000001000000000000000]
tmp18_cast             (zext             ) [ 0000000000000000000000000000]
tmp14                  (add              ) [ 0000000000000000000000000000]
tmp21_cast             (zext             ) [ 0000000000000000000000000000]
tmp_429_i              (add              ) [ 0001000000000100000000000000]
tmp_429_i_cast         (zext             ) [ 0000000000000000000000000000]
tmp_430_i_cast         (zext             ) [ 0000000000000000000000000000]
pct_V_i                (add              ) [ 0000100000000010000000000000]
accPopCount_V_0_0_2_s  (load             ) [ 0000000000000000000000000000]
tmp_i                  (bitconcatenate   ) [ 0000000000000000000000000000]
agg_result_V_i         (add              ) [ 0000000000000000000000000000]
agg_result_V_i_cast    (sext             ) [ 0000000000000000000000000000]
tmp_38                 (add              ) [ 0001000000000001000000000000]
StgValue_224           (store            ) [ 0000000000000000000000000000]
StgValue_225           (store            ) [ 0000000000000000000000000000]
tmp_40                 (sext             ) [ 0001100000000000110000000000]
means_in5_V_0_load     (load             ) [ 0001100000000000110000000000]
accPopCount_V_1_0_2_s  (load             ) [ 0000000000000000000000000000]
tmp_239_1              (sext             ) [ 0001100000000000011000000000]
means_in5_V_1_load     (load             ) [ 0001100000000000011000000000]
alphaMem_V_addr        (getelementptr    ) [ 0001000000000000010000000000]
StgValue_236           (store            ) [ 0000000000000000000000000000]
tmp_41                 (mul              ) [ 0000100000000000001000000000]
alphaMem_V_load        (load             ) [ 0001100000000000001100000000]
tmp_240_1              (mul              ) [ 0000000000000000000000000000]
tmp_241_1              (add              ) [ 0001000000000000000100000000]
tmp_43                 (sext             ) [ 0001100000000000000011100000]
tmp_44                 (sext             ) [ 0001100000000000000011100000]
thresMem_V_addr        (getelementptr    ) [ 0001000000000000000001000000]
thresMem_V_load        (load             ) [ 0001100000000000000000110000]
tmp_45                 (mul              ) [ 0001000000000000000000010000]
tmp_46                 (zext             ) [ 0000000000000000000000000000]
tmp_47                 (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_86_cast3           (zext             ) [ 0000000000000000000000000000]
tmp_48                 (add              ) [ 0000000000000000000000000000]
tmp_49                 (partselect       ) [ 0000100000000000000000001000]
tmp_V_10               (icmp             ) [ 0001000000000000000000000100]
means_out5_V_0_load    (load             ) [ 0000000000000000000000000000]
tmp_50                 (sub              ) [ 0001000000000000000000000100]
addconv                (add              ) [ 0001000000000000000000000100]
accResidual_0_V        (select           ) [ 0000000000000000000000000000]
StgValue_261           (write            ) [ 0000000000000000000000000000]
tmp_V_11               (icmp             ) [ 0000100000000000000000000010]
StgValue_263           (write            ) [ 0000000000000000000000000000]
StgValue_264           (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weightMem_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightMem_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="thresMem_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresMem_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="alphaMem_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphaMem_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="means_in5_V_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_in5_V_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="means_in5_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_in5_V_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="means_out5_V_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_out5_V_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i49.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="accPopCount_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="accPopCount_V_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="inputBuf_V_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sf_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="accPopCount_V_0_0_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V_0_0_2/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="accPopCount_V_1_0_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V_1_0_2/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_V_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="1"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_261/25 StgValue_263/26 "/>
</bind>
</comp>

<comp id="185" class="1004" name="inputBuf_V_addr_3_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="32" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_V_addr_3/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="1"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_V_load/5 StgValue_97/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="weightMem_V_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="32" slack="0"/>
<pin id="201" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weightMem_V_addr/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="15" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightMem_V_load/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="inputBuf_V_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_V_addr/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="alphaMem_V_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="24" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="11"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alphaMem_V_addr/16 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="alphaMem_V_load/16 "/>
</bind>
</comp>

<comp id="230" class="1004" name="thresMem_V_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="24" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="15"/>
<pin id="234" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresMem_V_addr/20 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thresMem_V_load/20 "/>
</bind>
</comp>

<comp id="243" class="1005" name="in_idx_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="1"/>
<pin id="245" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_idx (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="in_idx_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="2" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_idx/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="nf_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nf (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="nf_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nf/3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="i4_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="15" slack="1"/>
<pin id="268" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="i4_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="15" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/3 "/>
</bind>
</comp>

<comp id="277" class="1005" name="nf_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="279" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="nf_1 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="nf_1_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="32" slack="2"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nf_1/5 "/>
</bind>
</comp>

<comp id="287" class="1005" name="p_s_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="289" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_s_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="3"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="32" slack="2"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/8 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="1"/>
<pin id="298" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_load31/2 accPopCount_V_load/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="1"/>
<pin id="301" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_1_load_3/2 accPopCount_V_1_load/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/2 StgValue_79/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sf_load/3 sf_load_3/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="0" index="1" bw="2" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="in_idx_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_idx_3/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_1167_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1167/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="accPopCount_V_1_0_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="0" index="2" bw="16" slack="0"/>
<pin id="330" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accPopCount_V_1_0_1/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="accPopCount_V_0_0_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="16" slack="0"/>
<pin id="337" dir="0" index="2" bw="16" slack="0"/>
<pin id="338" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accPopCount_V_0_0_1/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="StgValue_45_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="1"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_45/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="StgValue_46_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="16" slack="1"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_46/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="StgValue_53_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="0"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="StgValue_54_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="0" index="1" bw="16" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="exitcond_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="15" slack="0"/>
<pin id="364" dir="0" index="1" bw="15" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="i_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="15" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sf_3_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_3/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_s_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_1168_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_1168/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_1169_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="0" index="1" bw="3" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_1169/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="1"/>
<pin id="401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_36_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_39_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="StgValue_76_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="0" index="1" bw="32" slack="2"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="nf_4_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nf_4/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_35_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_37_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_42_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="2"/>
<pin id="434" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_51_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_51/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_nf_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="0" index="2" bw="32" slack="0"/>
<pin id="446" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_nf_1/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_34_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="2"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="masked_V_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="2"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="masked_V/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_1170_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1170/8 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_1171_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1171/8 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_i_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_370_i_cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_370_i_cast/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_1172_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="0" index="2" bw="3" slack="0"/>
<pin id="489" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1172/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_371_i_cast_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_371_i_cast/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_1173_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="3" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1173/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_373_i_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="2" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_373_i/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_1174_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="4" slack="0"/>
<pin id="521" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1174/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_375_i_cast_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_375_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_1175_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="4" slack="0"/>
<pin id="533" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1175/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_378_i_cast_cast_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_378_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_1176_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="0" index="2" bw="4" slack="0"/>
<pin id="545" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1176/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_379_i_cast_cast_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_379_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_1177_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="0" index="2" bw="4" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1177/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp6_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/8 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp5_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="2" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/8 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_1178_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="0" index="2" bw="5" slack="0"/>
<pin id="577" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1178/8 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_1179_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="0" index="2" bw="5" slack="0"/>
<pin id="585" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1179/8 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_1180_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="0" index="2" bw="5" slack="0"/>
<pin id="593" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1180/8 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_1181_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="0" index="2" bw="5" slack="0"/>
<pin id="601" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1181/8 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_1182_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="0" index="2" bw="5" slack="0"/>
<pin id="609" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1182/8 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_391_i_cast_cast_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_391_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_1183_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="0" index="2" bw="5" slack="0"/>
<pin id="621" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1183/8 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_394_i_cast_cast_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_394_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_1184_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="0" index="2" bw="5" slack="0"/>
<pin id="633" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1184/8 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_395_i_cast_cast_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_395_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_1185_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="0" index="2" bw="5" slack="0"/>
<pin id="645" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1185/8 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp13_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp13/8 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp12_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="2" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12/8 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_1186_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="0" index="2" bw="6" slack="0"/>
<pin id="665" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1186/8 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_1187_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="0" index="2" bw="6" slack="0"/>
<pin id="673" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1187/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_1188_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="0" index="2" bw="6" slack="0"/>
<pin id="681" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1188/8 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_403_i_cast_cast_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_403_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_1189_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="0" index="2" bw="6" slack="0"/>
<pin id="693" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1189/8 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_406_i_cast_cast_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_406_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_1190_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="0" index="2" bw="6" slack="0"/>
<pin id="705" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1190/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_407_i_cast_cast_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_407_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_1191_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="0" index="2" bw="6" slack="0"/>
<pin id="717" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1191/8 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_410_i_cast_cast_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_410_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_1192_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="0" index="2" bw="6" slack="0"/>
<pin id="729" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1192/8 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_411_i_cast_cast_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_411_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_1193_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="0" index="2" bw="6" slack="0"/>
<pin id="741" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1193/8 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_414_i_cast_cast_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_414_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_1194_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="32" slack="0"/>
<pin id="752" dir="0" index="2" bw="6" slack="0"/>
<pin id="753" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1194/8 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_415_i_cast_cast_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_415_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_1195_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="0" index="2" bw="6" slack="0"/>
<pin id="765" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1195/8 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_418_i_cast_cast_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_418_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_1196_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="32" slack="0"/>
<pin id="776" dir="0" index="2" bw="6" slack="0"/>
<pin id="777" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1196/8 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_419_i_cast_cast_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_419_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_1197_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="32" slack="0"/>
<pin id="788" dir="0" index="2" bw="6" slack="0"/>
<pin id="789" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1197/8 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_422_i_cast_cast_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_422_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_1198_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="0"/>
<pin id="800" dir="0" index="2" bw="6" slack="0"/>
<pin id="801" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1198/8 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_423_i_cast_cast_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_423_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_1199_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="32" slack="0"/>
<pin id="812" dir="0" index="2" bw="6" slack="0"/>
<pin id="813" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1199/8 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_426_i_cast_cast_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_426_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_1200_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="32" slack="0"/>
<pin id="824" dir="0" index="2" bw="6" slack="0"/>
<pin id="825" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1200/8 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_427_i_cast_cast_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_427_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_1201_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="32" slack="0"/>
<pin id="836" dir="0" index="2" bw="6" slack="0"/>
<pin id="837" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1201/8 "/>
</bind>
</comp>

<comp id="841" class="1004" name="tmp19_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="1" slack="0"/>
<pin id="844" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp19/8 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp19_cast_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2" slack="0"/>
<pin id="849" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp19_cast/8 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp20_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp20/8 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp20_cast_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="2" slack="0"/>
<pin id="859" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp20_cast/8 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp18_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="2" slack="0"/>
<pin id="863" dir="0" index="1" bw="2" slack="0"/>
<pin id="864" dir="1" index="2" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp18/8 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp23_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp23/8 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp23_cast_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="2" slack="0"/>
<pin id="875" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp23_cast/8 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp24_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="1" slack="0"/>
<pin id="880" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp24/8 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp24_cast_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="2" slack="0"/>
<pin id="885" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp24_cast/8 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp22_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="2" slack="0"/>
<pin id="889" dir="0" index="1" bw="2" slack="0"/>
<pin id="890" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp22/8 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp26_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp26/8 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp28_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp28/8 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp27_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="2" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp27/8 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_373_i_cast_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="2" slack="1"/>
<pin id="913" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_373_i_cast/9 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_374_i_cast_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="1"/>
<pin id="916" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_374_i_cast/9 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp4_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="2" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/9 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp5_cast_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="2" slack="1"/>
<pin id="925" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/9 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_381_i_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="2" slack="0"/>
<pin id="928" dir="0" index="1" bw="3" slack="0"/>
<pin id="929" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_381_i/9 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_381_i_cast_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="3" slack="0"/>
<pin id="934" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_381_i_cast/9 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp_382_i_cast_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_382_i_cast/9 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_383_i_cast_cast_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="1"/>
<pin id="941" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_383_i_cast_cast/9 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_386_i_cast_cast_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="1"/>
<pin id="944" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_386_i_cast_cast/9 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_387_i_cast_cast_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="1"/>
<pin id="947" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_387_i_cast_cast/9 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_390_i_cast_cast_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="1"/>
<pin id="950" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_390_i_cast_cast/9 "/>
</bind>
</comp>

<comp id="951" class="1004" name="tmp8_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="3" slack="0"/>
<pin id="953" dir="0" index="1" bw="1" slack="0"/>
<pin id="954" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/9 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp9_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/9 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp11_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="1" slack="0"/>
<pin id="966" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/9 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp11_cast_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="2" slack="0"/>
<pin id="971" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp11_cast/9 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp12_cast_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="2" slack="1"/>
<pin id="975" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp12_cast/9 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp10_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="2" slack="0"/>
<pin id="978" dir="0" index="1" bw="2" slack="0"/>
<pin id="979" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/9 "/>
</bind>
</comp>

<comp id="982" class="1004" name="tmp22_cast_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="3" slack="1"/>
<pin id="984" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp22_cast/9 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp26_cast_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="2" slack="1"/>
<pin id="987" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp26_cast/9 "/>
</bind>
</comp>

<comp id="988" class="1004" name="tmp27_cast_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="2" slack="1"/>
<pin id="990" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp27_cast/9 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp25_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="2" slack="0"/>
<pin id="993" dir="0" index="1" bw="2" slack="0"/>
<pin id="994" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp25/9 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp25_cast_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="3" slack="0"/>
<pin id="999" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp25_cast/9 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="tmp21_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="3" slack="0"/>
<pin id="1003" dir="0" index="1" bw="3" slack="0"/>
<pin id="1004" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp21/9 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmp9_cast_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="2" slack="1"/>
<pin id="1009" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp9_cast/10 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp7_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="2" slack="0"/>
<pin id="1012" dir="0" index="1" bw="4" slack="1"/>
<pin id="1013" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/10 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp10_cast_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="3" slack="1"/>
<pin id="1017" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_cast/10 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="tmp_397_i_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="3" slack="0"/>
<pin id="1020" dir="0" index="1" bw="4" slack="0"/>
<pin id="1021" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_397_i/10 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_399_i_cast_cast_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="2"/>
<pin id="1026" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_399_i_cast_cast/10 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_402_i_cast_cast_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="2"/>
<pin id="1029" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_402_i_cast_cast/10 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="tmp17_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="0"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp17/10 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_397_i_cast_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="4" slack="1"/>
<pin id="1038" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_397_i_cast/11 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_398_i_cast_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="3"/>
<pin id="1041" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_398_i_cast/11 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="tmp16_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="4" slack="0"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp16/11 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp17_cast_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="2" slack="1"/>
<pin id="1050" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp17_cast/11 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp15_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="2" slack="0"/>
<pin id="1053" dir="0" index="1" bw="5" slack="0"/>
<pin id="1054" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp15/11 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp18_cast_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="3" slack="4"/>
<pin id="1059" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp18_cast/12 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp14_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="3" slack="0"/>
<pin id="1062" dir="0" index="1" bw="5" slack="1"/>
<pin id="1063" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp14/12 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp21_cast_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="4" slack="3"/>
<pin id="1067" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp21_cast/12 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_429_i_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="4" slack="0"/>
<pin id="1070" dir="0" index="1" bw="5" slack="0"/>
<pin id="1071" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_429_i/12 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_429_i_cast_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="5" slack="1"/>
<pin id="1076" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_429_i_cast/13 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="tmp_430_i_cast_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="5"/>
<pin id="1079" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_430_i_cast/13 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="pct_V_i_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="5" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pct_V_i/13 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="accPopCount_V_0_0_2_s_load_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="16" slack="12"/>
<pin id="1088" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_0_0_2_s/14 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="tmp_i_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="7" slack="0"/>
<pin id="1091" dir="0" index="1" bw="6" slack="1"/>
<pin id="1092" dir="0" index="2" bw="1" slack="0"/>
<pin id="1093" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/14 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="agg_result_V_i_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="6" slack="0"/>
<pin id="1098" dir="0" index="1" bw="7" slack="0"/>
<pin id="1099" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="agg_result_V_i/14 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="agg_result_V_i_cast_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="7" slack="0"/>
<pin id="1104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="agg_result_V_i_cast/14 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="tmp_38_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="16" slack="0"/>
<pin id="1108" dir="0" index="1" bw="7" slack="0"/>
<pin id="1109" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38/14 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="StgValue_224_store_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="0"/>
<pin id="1114" dir="0" index="1" bw="16" slack="12"/>
<pin id="1115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_224/14 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="StgValue_225_store_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="16" slack="1"/>
<pin id="1119" dir="0" index="1" bw="16" slack="13"/>
<pin id="1120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_225/15 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="tmp_40_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="16" slack="1"/>
<pin id="1123" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_40/15 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="means_in5_V_0_load_load_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="24" slack="0"/>
<pin id="1126" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="means_in5_V_0_load/15 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="accPopCount_V_1_0_2_s_load_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="16" slack="14"/>
<pin id="1130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_1_0_2_s/16 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp_239_1_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="16" slack="0"/>
<pin id="1133" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_239_1/16 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="means_in5_V_1_load_load_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="24" slack="0"/>
<pin id="1137" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="means_in5_V_1_load/16 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="StgValue_236_store_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="0"/>
<pin id="1141" dir="0" index="1" bw="16" slack="14"/>
<pin id="1142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_236/16 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="tmp_43_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="24" slack="2"/>
<pin id="1146" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_43/19 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="tmp_44_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="24" slack="1"/>
<pin id="1149" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_44/19 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="grp_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="24" slack="0"/>
<pin id="1152" dir="0" index="1" bw="24" slack="0"/>
<pin id="1153" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_45/19 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="tmp_46_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="48" slack="1"/>
<pin id="1158" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/23 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="tmp_47_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="0"/>
<pin id="1161" dir="0" index="1" bw="24" slack="2"/>
<pin id="1162" dir="0" index="2" bw="1" slack="0"/>
<pin id="1163" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/23 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="tmp_86_cast3_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="0"/>
<pin id="1168" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_86_cast3/23 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="tmp_48_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="0"/>
<pin id="1172" dir="0" index="1" bw="48" slack="0"/>
<pin id="1173" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/23 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="tmp_49_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="24" slack="0"/>
<pin id="1178" dir="0" index="1" bw="49" slack="0"/>
<pin id="1179" dir="0" index="2" bw="5" slack="0"/>
<pin id="1180" dir="0" index="3" bw="6" slack="0"/>
<pin id="1181" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49/23 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="tmp_V_10_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="24" slack="1"/>
<pin id="1188" dir="0" index="1" bw="24" slack="0"/>
<pin id="1189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_V_10/24 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="means_out5_V_0_load_load_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="24" slack="0"/>
<pin id="1193" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="means_out5_V_0_load/24 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="tmp_50_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="24" slack="1"/>
<pin id="1197" dir="0" index="1" bw="24" slack="0"/>
<pin id="1198" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_50/24 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="addconv_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="24" slack="1"/>
<pin id="1202" dir="0" index="1" bw="24" slack="0"/>
<pin id="1203" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addconv/24 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="accResidual_0_V_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="1"/>
<pin id="1207" dir="0" index="1" bw="24" slack="1"/>
<pin id="1208" dir="0" index="2" bw="24" slack="1"/>
<pin id="1209" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accResidual_0_V/25 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="tmp_V_11_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="24" slack="0"/>
<pin id="1212" dir="0" index="1" bw="24" slack="0"/>
<pin id="1213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_V_11/25 "/>
</bind>
</comp>

<comp id="1216" class="1007" name="grp_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="16" slack="0"/>
<pin id="1218" dir="0" index="1" bw="24" slack="0"/>
<pin id="1219" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_41/15 "/>
</bind>
</comp>

<comp id="1222" class="1007" name="grp_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="16" slack="0"/>
<pin id="1224" dir="0" index="1" bw="24" slack="0"/>
<pin id="1225" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="1226" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_240_1/16 tmp_241_1/18 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="accPopCount_V_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="16" slack="1"/>
<pin id="1231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accPopCount_V "/>
</bind>
</comp>

<comp id="1235" class="1005" name="accPopCount_V_1_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="16" slack="1"/>
<pin id="1237" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accPopCount_V_1 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="tmp_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="1"/>
<pin id="1243" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1245" class="1005" name="in_idx_3_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="2" slack="0"/>
<pin id="1247" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_idx_3 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="sf_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="0"/>
<pin id="1252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sf "/>
</bind>
</comp>

<comp id="1257" class="1005" name="accPopCount_V_0_0_2_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="16" slack="0"/>
<pin id="1259" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="accPopCount_V_0_0_2 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="accPopCount_V_1_0_2_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="16" slack="0"/>
<pin id="1267" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="accPopCount_V_1_0_2 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="exitcond_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="1"/>
<pin id="1274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1276" class="1005" name="i_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="15" slack="0"/>
<pin id="1278" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1281" class="1005" name="sf_load_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="1"/>
<pin id="1283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sf_load "/>
</bind>
</comp>

<comp id="1286" class="1005" name="sf_3_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="1"/>
<pin id="1288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sf_3 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="tmp_s_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="1" slack="1"/>
<pin id="1294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1296" class="1005" name="sf_load_3_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="1"/>
<pin id="1298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sf_load_3 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="tmp_36_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="1"/>
<pin id="1304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="tmp_39_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="1"/>
<pin id="1309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="nf_4_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="1"/>
<pin id="1313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nf_4 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="inputBuf_V_addr_3_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="8" slack="1"/>
<pin id="1318" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_V_addr_3 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="tmp_V_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="32" slack="1"/>
<pin id="1323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1327" class="1005" name="weightMem_V_addr_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="15" slack="1"/>
<pin id="1329" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="weightMem_V_addr "/>
</bind>
</comp>

<comp id="1332" class="1005" name="tmp_42_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="64" slack="11"/>
<pin id="1334" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="p_nf_1_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="32" slack="1"/>
<pin id="1340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_nf_1 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="inputBuf_V_load_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="32" slack="2"/>
<pin id="1345" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="inputBuf_V_load "/>
</bind>
</comp>

<comp id="1348" class="1005" name="weightMem_V_load_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="2"/>
<pin id="1350" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="weightMem_V_load "/>
</bind>
</comp>

<comp id="1353" class="1005" name="tmp_1173_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="1"/>
<pin id="1355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1173 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="tmp_373_i_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="2" slack="1"/>
<pin id="1360" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_373_i "/>
</bind>
</comp>

<comp id="1363" class="1005" name="tmp_1177_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="1"/>
<pin id="1365" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1177 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="tmp5_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="2" slack="1"/>
<pin id="1370" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="tmp_1178_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="1"/>
<pin id="1375" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1178 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="tmp_1179_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="1" slack="1"/>
<pin id="1380" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1179 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="tmp_1180_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="1"/>
<pin id="1385" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1180 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="tmp_1181_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="1"/>
<pin id="1390" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1181 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="tmp_1185_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="3"/>
<pin id="1395" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1185 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="tmp12_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="2" slack="1"/>
<pin id="1400" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp12 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="tmp_1186_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="1" slack="2"/>
<pin id="1405" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1186 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="tmp_1187_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="2"/>
<pin id="1410" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1187 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="tmp_1201_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="1" slack="5"/>
<pin id="1415" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_1201 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="tmp18_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="3" slack="4"/>
<pin id="1420" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="tmp18 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="tmp22_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="3" slack="1"/>
<pin id="1425" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp22 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="tmp26_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="2" slack="1"/>
<pin id="1430" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp26 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="tmp27_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="2" slack="1"/>
<pin id="1435" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp27 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="tmp8_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="4" slack="1"/>
<pin id="1440" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="tmp9_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="2" slack="1"/>
<pin id="1445" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="tmp10_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="3" slack="1"/>
<pin id="1450" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp10 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="tmp21_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="4" slack="3"/>
<pin id="1455" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp21 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="tmp_397_i_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="4" slack="1"/>
<pin id="1460" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_397_i "/>
</bind>
</comp>

<comp id="1463" class="1005" name="tmp17_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="2" slack="1"/>
<pin id="1465" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp17 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="tmp15_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="5" slack="1"/>
<pin id="1470" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp15 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="tmp_429_i_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="5" slack="1"/>
<pin id="1475" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_429_i "/>
</bind>
</comp>

<comp id="1478" class="1005" name="pct_V_i_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="6" slack="1"/>
<pin id="1480" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pct_V_i "/>
</bind>
</comp>

<comp id="1483" class="1005" name="tmp_38_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="16" slack="1"/>
<pin id="1485" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="tmp_40_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="24" slack="1"/>
<pin id="1491" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="means_in5_V_0_load_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="24" slack="1"/>
<pin id="1496" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="means_in5_V_0_load "/>
</bind>
</comp>

<comp id="1499" class="1005" name="tmp_239_1_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="24" slack="1"/>
<pin id="1501" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_239_1 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="means_in5_V_1_load_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="24" slack="1"/>
<pin id="1506" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="means_in5_V_1_load "/>
</bind>
</comp>

<comp id="1509" class="1005" name="alphaMem_V_addr_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="8" slack="1"/>
<pin id="1511" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="alphaMem_V_addr "/>
</bind>
</comp>

<comp id="1514" class="1005" name="tmp_41_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="24" slack="1"/>
<pin id="1516" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="alphaMem_V_load_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="24" slack="2"/>
<pin id="1521" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="alphaMem_V_load "/>
</bind>
</comp>

<comp id="1524" class="1005" name="tmp_241_1_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="24" slack="1"/>
<pin id="1526" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_241_1 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="tmp_43_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="48" slack="1"/>
<pin id="1531" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="tmp_44_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="48" slack="1"/>
<pin id="1536" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="thresMem_V_addr_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="8" slack="1"/>
<pin id="1541" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="thresMem_V_addr "/>
</bind>
</comp>

<comp id="1544" class="1005" name="thresMem_V_load_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="24" slack="2"/>
<pin id="1546" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="thresMem_V_load "/>
</bind>
</comp>

<comp id="1549" class="1005" name="tmp_45_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="48" slack="1"/>
<pin id="1551" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="tmp_49_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="24" slack="1"/>
<pin id="1556" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="tmp_V_10_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="1" slack="1"/>
<pin id="1563" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_10 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="tmp_50_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="24" slack="1"/>
<pin id="1569" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="addconv_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="24" slack="1"/>
<pin id="1574" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="addconv "/>
</bind>
</comp>

<comp id="1577" class="1005" name="tmp_V_11_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="1" slack="1"/>
<pin id="1579" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="72" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="146" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="70" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="70" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="70" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="210" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="70" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="70" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="50" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="286"><net_src comp="254" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="306"><net_src comp="30" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="314"><net_src comp="247" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="247" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="247" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="48" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="299" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="339"><net_src comp="322" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="296" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="48" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="326" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="334" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="299" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="296" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="270" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="52" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="270" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="56" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="16" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="307" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="254" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="30" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="254" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="64" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="254" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="66" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="398" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="386" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="68" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="422"><net_src comp="254" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="16" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="424" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="431"><net_src comp="428" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="435"><net_src comp="254" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="280" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="74" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="30" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="280" pin="4"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="450" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="458"><net_src comp="290" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="24" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="78" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="460" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="16" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="465" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="469" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="78" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="460" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="32" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="496"><net_src comp="485" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="78" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="460" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="66" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="477" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="493" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="481" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="78" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="460" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="80" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="528"><net_src comp="517" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="78" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="460" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="82" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="540"><net_src comp="529" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="78" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="460" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="64" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="552"><net_src comp="541" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="78" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="460" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="84" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="537" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="549" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="561" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="525" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="578"><net_src comp="78" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="460" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="86" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="586"><net_src comp="78" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="460" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="88" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="594"><net_src comp="78" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="460" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="90" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="602"><net_src comp="78" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="460" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="92" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="610"><net_src comp="78" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="460" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="94" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="605" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="78" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="460" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="96" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="628"><net_src comp="617" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="78" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="460" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="98" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="640"><net_src comp="629" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="646"><net_src comp="78" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="460" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="100" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="653"><net_src comp="625" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="637" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="613" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="666"><net_src comp="78" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="460" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="34" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="674"><net_src comp="78" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="460" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="102" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="682"><net_src comp="78" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="460" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="104" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="688"><net_src comp="677" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="78" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="460" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="106" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="700"><net_src comp="689" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="706"><net_src comp="78" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="460" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="108" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="712"><net_src comp="701" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="78" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="460" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="110" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="724"><net_src comp="713" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="78" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="460" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="112" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="736"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="742"><net_src comp="78" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="460" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="114" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="748"><net_src comp="737" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="754"><net_src comp="78" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="460" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="116" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="760"><net_src comp="749" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="78" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="460" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="118" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="772"><net_src comp="761" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="778"><net_src comp="78" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="460" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="120" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="784"><net_src comp="773" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="790"><net_src comp="78" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="460" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="122" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="796"><net_src comp="785" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="802"><net_src comp="78" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="460" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="124" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="808"><net_src comp="797" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="814"><net_src comp="78" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="460" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="126" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="820"><net_src comp="809" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="826"><net_src comp="78" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="460" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="128" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="832"><net_src comp="821" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="838"><net_src comp="78" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="460" pin="2"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="130" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="845"><net_src comp="685" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="697" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="850"><net_src comp="841" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="855"><net_src comp="709" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="721" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="851" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="865"><net_src comp="857" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="847" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="733" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="745" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="876"><net_src comp="867" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="757" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="769" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="886"><net_src comp="877" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="883" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="873" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="781" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="793" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="817" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="829" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="899" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="805" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="921"><net_src comp="911" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="914" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="930"><net_src comp="923" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="917" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="935"><net_src comp="926" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="955"><net_src comp="932" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="936" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="939" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="942" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="945" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="948" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="972"><net_src comp="963" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="980"><net_src comp="973" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="969" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="995"><net_src comp="988" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="985" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="1000"><net_src comp="991" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1005"><net_src comp="997" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="982" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1014"><net_src comp="1007" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1022"><net_src comp="1015" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="1010" pin="2"/><net_sink comp="1018" pin=1"/></net>

<net id="1034"><net_src comp="1024" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="1027" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1046"><net_src comp="1036" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1039" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1055"><net_src comp="1048" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1042" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1064"><net_src comp="1057" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1072"><net_src comp="1065" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="1060" pin="2"/><net_sink comp="1068" pin=1"/></net>

<net id="1084"><net_src comp="1074" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="1077" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1094"><net_src comp="132" pin="0"/><net_sink comp="1089" pin=0"/></net>

<net id="1095"><net_src comp="134" pin="0"/><net_sink comp="1089" pin=2"/></net>

<net id="1100"><net_src comp="136" pin="0"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="1089" pin="3"/><net_sink comp="1096" pin=1"/></net>

<net id="1105"><net_src comp="1096" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1110"><net_src comp="1086" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="1102" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1116"><net_src comp="48" pin="0"/><net_sink comp="1112" pin=0"/></net>

<net id="1127"><net_src comp="10" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1134"><net_src comp="1128" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1138"><net_src comp="12" pin="0"/><net_sink comp="1135" pin=0"/></net>

<net id="1143"><net_src comp="48" pin="0"/><net_sink comp="1139" pin=0"/></net>

<net id="1154"><net_src comp="1144" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="1147" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1164"><net_src comp="138" pin="0"/><net_sink comp="1159" pin=0"/></net>

<net id="1165"><net_src comp="140" pin="0"/><net_sink comp="1159" pin=2"/></net>

<net id="1169"><net_src comp="1159" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1174"><net_src comp="1166" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="1156" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1182"><net_src comp="142" pin="0"/><net_sink comp="1176" pin=0"/></net>

<net id="1183"><net_src comp="1170" pin="2"/><net_sink comp="1176" pin=1"/></net>

<net id="1184"><net_src comp="86" pin="0"/><net_sink comp="1176" pin=2"/></net>

<net id="1185"><net_src comp="130" pin="0"/><net_sink comp="1176" pin=3"/></net>

<net id="1190"><net_src comp="144" pin="0"/><net_sink comp="1186" pin=1"/></net>

<net id="1194"><net_src comp="14" pin="0"/><net_sink comp="1191" pin=0"/></net>

<net id="1199"><net_src comp="1191" pin="1"/><net_sink comp="1195" pin=1"/></net>

<net id="1204"><net_src comp="1191" pin="1"/><net_sink comp="1200" pin=1"/></net>

<net id="1214"><net_src comp="1205" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1215"><net_src comp="144" pin="0"/><net_sink comp="1210" pin=1"/></net>

<net id="1220"><net_src comp="1121" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1221"><net_src comp="1124" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1227"><net_src comp="1131" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1228"><net_src comp="1135" pin="1"/><net_sink comp="1222" pin=1"/></net>

<net id="1232"><net_src comp="148" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1234"><net_src comp="1229" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="1238"><net_src comp="152" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1240"><net_src comp="1235" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="1244"><net_src comp="310" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1248"><net_src comp="316" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1253"><net_src comp="160" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1255"><net_src comp="1250" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1256"><net_src comp="1250" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="1260"><net_src comp="164" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="1262"><net_src comp="1257" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1263"><net_src comp="1257" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1264"><net_src comp="1257" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1268"><net_src comp="168" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1271"><net_src comp="1265" pin="1"/><net_sink comp="1139" pin=1"/></net>

<net id="1275"><net_src comp="362" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1279"><net_src comp="368" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1284"><net_src comp="307" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="1289"><net_src comp="374" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1295"><net_src comp="380" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1299"><net_src comp="307" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="1305"><net_src comp="403" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1310"><net_src comp="409" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1314"><net_src comp="418" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1319"><net_src comp="185" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1324"><net_src comp="172" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="1326"><net_src comp="1321" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1330"><net_src comp="197" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1335"><net_src comp="432" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1341"><net_src comp="442" pin="3"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1346"><net_src comp="191" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1351"><net_src comp="204" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1356"><net_src comp="497" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1361"><net_src comp="511" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1366"><net_src comp="553" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1371"><net_src comp="567" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1376"><net_src comp="573" pin="3"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1381"><net_src comp="581" pin="3"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1386"><net_src comp="589" pin="3"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1391"><net_src comp="597" pin="3"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1396"><net_src comp="641" pin="3"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1401"><net_src comp="655" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1406"><net_src comp="661" pin="3"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1411"><net_src comp="669" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1416"><net_src comp="833" pin="3"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1421"><net_src comp="861" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1426"><net_src comp="887" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1431"><net_src comp="893" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1436"><net_src comp="905" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1441"><net_src comp="951" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1446"><net_src comp="957" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1451"><net_src comp="976" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1456"><net_src comp="1001" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1461"><net_src comp="1018" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1466"><net_src comp="1030" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1471"><net_src comp="1051" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1476"><net_src comp="1068" pin="2"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1481"><net_src comp="1080" pin="2"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1486"><net_src comp="1106" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1488"><net_src comp="1483" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1492"><net_src comp="1121" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1497"><net_src comp="1124" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1502"><net_src comp="1131" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1507"><net_src comp="1135" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="1222" pin=1"/></net>

<net id="1512"><net_src comp="217" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1517"><net_src comp="1216" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1522"><net_src comp="224" pin="3"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1527"><net_src comp="1222" pin="3"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1532"><net_src comp="1144" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1537"><net_src comp="1147" pin="1"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1542"><net_src comp="230" pin="3"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1547"><net_src comp="237" pin="3"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1552"><net_src comp="1150" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1557"><net_src comp="1176" pin="4"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1559"><net_src comp="1554" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1560"><net_src comp="1554" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1564"><net_src comp="1186" pin="2"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1566"><net_src comp="1561" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1570"><net_src comp="1195" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1575"><net_src comp="1200" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="1205" pin=2"/></net>

<net id="1580"><net_src comp="1210" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="178" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {25 26 }
	Port: weightMem_V | {}
	Port: thresMem_V | {}
	Port: alphaMem_V | {}
	Port: means_in5_V_0 | {}
	Port: means_in5_V_1 | {}
	Port: means_out5_V_0 | {}
 - Input state : 
	Port: StreamingMatrixVecto.5 : in_V_V | {5 }
	Port: StreamingMatrixVecto.5 : weightMem_V | {5 6 }
	Port: StreamingMatrixVecto.5 : thresMem_V | {20 21 }
	Port: StreamingMatrixVecto.5 : alphaMem_V | {16 17 }
	Port: StreamingMatrixVecto.5 : means_in5_V_0 | {15 }
	Port: StreamingMatrixVecto.5 : means_in5_V_1 | {16 }
	Port: StreamingMatrixVecto.5 : means_out5_V_0 | {24 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		in_idx_3 : 1
		StgValue_39 : 2
		tmp_1167 : 1
		accPopCount_V_1_0_1 : 2
		accPopCount_V_0_0_1 : 2
		StgValue_45 : 3
		StgValue_46 : 3
		StgValue_53 : 1
		StgValue_54 : 1
		StgValue_55 : 1
	State 3
		exitcond : 1
		i : 1
		StgValue_62 : 2
		sf_3 : 1
	State 4
		StgValue_69 : 1
		tmp_36 : 1
		StgValue_75 : 1
	State 5
		inputBuf_V_addr_3 : 1
		inputBuf_V_load : 2
		weightMem_V_addr : 1
		weightMem_V_load : 2
		tmp_51 : 1
		p_nf_1 : 2
	State 6
		inputBuf_V_addr : 1
		StgValue_97 : 2
	State 7
	State 8
		tmp2 : 1
		masked_V : 1
		tmp_1170 : 1
		tmp_1171 : 1
		tmp_i_cast : 2
		tmp_370_i_cast : 2
		tmp_1172 : 1
		tmp_371_i_cast : 2
		tmp_1173 : 1
		tmp3 : 3
		tmp_373_i : 4
		tmp_1174 : 1
		tmp_375_i_cast_cast : 2
		tmp_1175 : 1
		tmp_378_i_cast_cast : 2
		tmp_1176 : 1
		tmp_379_i_cast_cast : 2
		tmp_1177 : 1
		tmp6 : 3
		tmp5 : 4
		tmp_1178 : 1
		tmp_1179 : 1
		tmp_1180 : 1
		tmp_1181 : 1
		tmp_1182 : 1
		tmp_391_i_cast_cast : 2
		tmp_1183 : 1
		tmp_394_i_cast_cast : 2
		tmp_1184 : 1
		tmp_395_i_cast_cast : 2
		tmp_1185 : 1
		tmp13 : 3
		tmp12 : 4
		tmp_1186 : 1
		tmp_1187 : 1
		tmp_1188 : 1
		tmp_403_i_cast_cast : 2
		tmp_1189 : 1
		tmp_406_i_cast_cast : 2
		tmp_1190 : 1
		tmp_407_i_cast_cast : 2
		tmp_1191 : 1
		tmp_410_i_cast_cast : 2
		tmp_1192 : 1
		tmp_411_i_cast_cast : 2
		tmp_1193 : 1
		tmp_414_i_cast_cast : 2
		tmp_1194 : 1
		tmp_415_i_cast_cast : 2
		tmp_1195 : 1
		tmp_418_i_cast_cast : 2
		tmp_1196 : 1
		tmp_419_i_cast_cast : 2
		tmp_1197 : 1
		tmp_422_i_cast_cast : 2
		tmp_1198 : 1
		tmp_423_i_cast_cast : 2
		tmp_1199 : 1
		tmp_426_i_cast_cast : 2
		tmp_1200 : 1
		tmp_427_i_cast_cast : 2
		tmp_1201 : 1
		tmp19 : 3
		tmp19_cast : 4
		tmp20 : 3
		tmp20_cast : 4
		tmp18 : 5
		tmp23 : 3
		tmp23_cast : 4
		tmp24 : 3
		tmp24_cast : 4
		tmp22 : 5
		tmp26 : 3
		tmp28 : 3
		tmp27 : 4
	State 9
		tmp4 : 1
		tmp_381_i : 2
		tmp_381_i_cast : 3
		tmp8 : 4
		tmp9 : 1
		tmp11 : 1
		tmp11_cast : 2
		tmp10 : 3
		tmp25 : 1
		tmp25_cast : 2
		tmp21 : 3
	State 10
		tmp7 : 1
		tmp_397_i : 2
		tmp17 : 1
	State 11
		tmp16 : 1
		tmp15 : 2
	State 12
		tmp14 : 1
		tmp_429_i : 2
	State 13
		pct_V_i : 1
	State 14
		agg_result_V_i : 1
		agg_result_V_i_cast : 2
		tmp_38 : 3
	State 15
		tmp_41 : 1
	State 16
		tmp_239_1 : 1
		tmp_240_1 : 2
		alphaMem_V_load : 1
	State 17
	State 18
		tmp_241_1 : 1
	State 19
		tmp_45 : 1
	State 20
		thresMem_V_load : 1
	State 21
	State 22
	State 23
		tmp_86_cast3 : 1
		tmp_48 : 2
		tmp_49 : 3
	State 24
		tmp_50 : 1
		addconv : 1
	State 25
		tmp_V_11 : 1
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       in_idx_3_fu_316       |    0    |    0    |    10   |
|          |           i_fu_368          |    0    |    0    |    21   |
|          |         sf_3_fu_374         |    0    |    0    |    39   |
|          |         tmp1_fu_398         |    0    |    0    |    5    |
|          |        tmp_36_fu_403        |    0    |    0    |    5    |
|          |         nf_4_fu_418         |    0    |    0    |    39   |
|          |         tmp3_fu_505         |    0    |    0    |    5    |
|          |       tmp_373_i_fu_511      |    0    |    0    |    5    |
|          |         tmp6_fu_561         |    0    |    0    |    5    |
|          |         tmp5_fu_567         |    0    |    0    |    5    |
|          |         tmp13_fu_649        |    0    |    0    |    5    |
|          |         tmp12_fu_655        |    0    |    0    |    5    |
|          |         tmp19_fu_841        |    0    |    0    |    10   |
|          |         tmp20_fu_851        |    0    |    0    |    10   |
|          |         tmp18_fu_861        |    0    |    0    |    10   |
|          |         tmp23_fu_867        |    0    |    0    |    10   |
|          |         tmp24_fu_877        |    0    |    0    |    10   |
|          |         tmp22_fu_887        |    0    |    0    |    10   |
|          |         tmp26_fu_893        |    0    |    0    |    10   |
|          |         tmp28_fu_899        |    0    |    0    |    5    |
|    add   |         tmp27_fu_905        |    0    |    0    |    5    |
|          |         tmp4_fu_917         |    0    |    0    |    5    |
|          |       tmp_381_i_fu_926      |    0    |    0    |    5    |
|          |         tmp8_fu_951         |    0    |    0    |    12   |
|          |         tmp9_fu_957         |    0    |    0    |    10   |
|          |         tmp11_fu_963        |    0    |    0    |    10   |
|          |         tmp10_fu_976        |    0    |    0    |    10   |
|          |         tmp25_fu_991        |    0    |    0    |    10   |
|          |        tmp21_fu_1001        |    0    |    0    |    12   |
|          |         tmp7_fu_1010        |    0    |    0    |    5    |
|          |      tmp_397_i_fu_1018      |    0    |    0    |    5    |
|          |        tmp17_fu_1030        |    0    |    0    |    10   |
|          |        tmp16_fu_1042        |    0    |    0    |    5    |
|          |        tmp15_fu_1051        |    0    |    0    |    5    |
|          |        tmp14_fu_1060        |    0    |    0    |    5    |
|          |      tmp_429_i_fu_1068      |    0    |    0    |    5    |
|          |       pct_V_i_fu_1080       |    0    |    0    |    15   |
|          |    agg_result_V_i_fu_1096   |    0    |    0    |    15   |
|          |        tmp_38_fu_1106       |    0    |    0    |    23   |
|          |        tmp_48_fu_1170       |    0    |    0    |    55   |
|          |       addconv_fu_1200       |    0    |    0    |    31   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |         grp_fu_1150         |    2    |   118   |    1    |
|          |         grp_fu_1216         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_310         |    0    |    0    |    8    |
|          |       exitcond_fu_362       |    0    |    0    |    13   |
|          |         tmp_s_fu_380        |    0    |    0    |    18   |
|   icmp   |        tmp_39_fu_409        |    0    |    0    |    18   |
|          |        tmp_51_fu_436        |    0    |    0    |    18   |
|          |       tmp_V_10_fu_1186      |    0    |    0    |    18   |
|          |       tmp_V_11_fu_1210      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |  accPopCount_V_1_0_1_fu_326 |    0    |    0    |    16   |
|  select  |  accPopCount_V_0_0_1_fu_334 |    0    |    0    |    16   |
|          |        p_nf_1_fu_442        |    0    |    0    |    32   |
|          |   accResidual_0_V_fu_1205   |    0    |    0    |    24   |
|----------|-----------------------------|---------|---------|---------|
|    xor   |         tmp2_fu_454         |    0    |    0    |    32   |
|          |       masked_V_fu_460       |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |        tmp_50_fu_1195       |    0    |    0    |    31   |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_1222         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_172      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |       grp_write_fu_178      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |       tmp_1167_fu_322       |    0    |    0    |    0    |
|          |       tmp_1170_fu_465       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |       tmp_1168_fu_386       |    0    |    0    |    0    |
|          |       tmp_1169_fu_392       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_35_fu_424        |    0    |    0    |    0    |
|          |        tmp_37_fu_428        |    0    |    0    |    0    |
|          |        tmp_42_fu_432        |    0    |    0    |    0    |
|          |        tmp_34_fu_450        |    0    |    0    |    0    |
|          |      tmp_i_cast_fu_477      |    0    |    0    |    0    |
|          |    tmp_370_i_cast_fu_481    |    0    |    0    |    0    |
|          |    tmp_371_i_cast_fu_493    |    0    |    0    |    0    |
|          |  tmp_375_i_cast_cast_fu_525 |    0    |    0    |    0    |
|          |  tmp_378_i_cast_cast_fu_537 |    0    |    0    |    0    |
|          |  tmp_379_i_cast_cast_fu_549 |    0    |    0    |    0    |
|          |  tmp_391_i_cast_cast_fu_613 |    0    |    0    |    0    |
|          |  tmp_394_i_cast_cast_fu_625 |    0    |    0    |    0    |
|          |  tmp_395_i_cast_cast_fu_637 |    0    |    0    |    0    |
|          |  tmp_403_i_cast_cast_fu_685 |    0    |    0    |    0    |
|          |  tmp_406_i_cast_cast_fu_697 |    0    |    0    |    0    |
|          |  tmp_407_i_cast_cast_fu_709 |    0    |    0    |    0    |
|          |  tmp_410_i_cast_cast_fu_721 |    0    |    0    |    0    |
|          |  tmp_411_i_cast_cast_fu_733 |    0    |    0    |    0    |
|          |  tmp_414_i_cast_cast_fu_745 |    0    |    0    |    0    |
|          |  tmp_415_i_cast_cast_fu_757 |    0    |    0    |    0    |
|          |  tmp_418_i_cast_cast_fu_769 |    0    |    0    |    0    |
|          |  tmp_419_i_cast_cast_fu_781 |    0    |    0    |    0    |
|          |  tmp_422_i_cast_cast_fu_793 |    0    |    0    |    0    |
|          |  tmp_423_i_cast_cast_fu_805 |    0    |    0    |    0    |
|          |  tmp_426_i_cast_cast_fu_817 |    0    |    0    |    0    |
|          |  tmp_427_i_cast_cast_fu_829 |    0    |    0    |    0    |
|          |      tmp19_cast_fu_847      |    0    |    0    |    0    |
|          |      tmp20_cast_fu_857      |    0    |    0    |    0    |
|   zext   |      tmp23_cast_fu_873      |    0    |    0    |    0    |
|          |      tmp24_cast_fu_883      |    0    |    0    |    0    |
|          |    tmp_373_i_cast_fu_911    |    0    |    0    |    0    |
|          |    tmp_374_i_cast_fu_914    |    0    |    0    |    0    |
|          |       tmp5_cast_fu_923      |    0    |    0    |    0    |
|          |    tmp_381_i_cast_fu_932    |    0    |    0    |    0    |
|          |    tmp_382_i_cast_fu_936    |    0    |    0    |    0    |
|          |  tmp_383_i_cast_cast_fu_939 |    0    |    0    |    0    |
|          |  tmp_386_i_cast_cast_fu_942 |    0    |    0    |    0    |
|          |  tmp_387_i_cast_cast_fu_945 |    0    |    0    |    0    |
|          |  tmp_390_i_cast_cast_fu_948 |    0    |    0    |    0    |
|          |      tmp11_cast_fu_969      |    0    |    0    |    0    |
|          |      tmp12_cast_fu_973      |    0    |    0    |    0    |
|          |      tmp22_cast_fu_982      |    0    |    0    |    0    |
|          |      tmp26_cast_fu_985      |    0    |    0    |    0    |
|          |      tmp27_cast_fu_988      |    0    |    0    |    0    |
|          |      tmp25_cast_fu_997      |    0    |    0    |    0    |
|          |      tmp9_cast_fu_1007      |    0    |    0    |    0    |
|          |      tmp10_cast_fu_1015     |    0    |    0    |    0    |
|          | tmp_399_i_cast_cast_fu_1024 |    0    |    0    |    0    |
|          | tmp_402_i_cast_cast_fu_1027 |    0    |    0    |    0    |
|          |    tmp_397_i_cast_fu_1036   |    0    |    0    |    0    |
|          |    tmp_398_i_cast_fu_1039   |    0    |    0    |    0    |
|          |      tmp17_cast_fu_1048     |    0    |    0    |    0    |
|          |      tmp18_cast_fu_1057     |    0    |    0    |    0    |
|          |      tmp21_cast_fu_1065     |    0    |    0    |    0    |
|          |    tmp_429_i_cast_fu_1074   |    0    |    0    |    0    |
|          |    tmp_430_i_cast_fu_1077   |    0    |    0    |    0    |
|          |        tmp_46_fu_1156       |    0    |    0    |    0    |
|          |     tmp_86_cast3_fu_1166    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_1171_fu_469       |    0    |    0    |    0    |
|          |       tmp_1172_fu_485       |    0    |    0    |    0    |
|          |       tmp_1173_fu_497       |    0    |    0    |    0    |
|          |       tmp_1174_fu_517       |    0    |    0    |    0    |
|          |       tmp_1175_fu_529       |    0    |    0    |    0    |
|          |       tmp_1176_fu_541       |    0    |    0    |    0    |
|          |       tmp_1177_fu_553       |    0    |    0    |    0    |
|          |       tmp_1178_fu_573       |    0    |    0    |    0    |
|          |       tmp_1179_fu_581       |    0    |    0    |    0    |
|          |       tmp_1180_fu_589       |    0    |    0    |    0    |
|          |       tmp_1181_fu_597       |    0    |    0    |    0    |
|          |       tmp_1182_fu_605       |    0    |    0    |    0    |
|          |       tmp_1183_fu_617       |    0    |    0    |    0    |
|          |       tmp_1184_fu_629       |    0    |    0    |    0    |
|          |       tmp_1185_fu_641       |    0    |    0    |    0    |
| bitselect|       tmp_1186_fu_661       |    0    |    0    |    0    |
|          |       tmp_1187_fu_669       |    0    |    0    |    0    |
|          |       tmp_1188_fu_677       |    0    |    0    |    0    |
|          |       tmp_1189_fu_689       |    0    |    0    |    0    |
|          |       tmp_1190_fu_701       |    0    |    0    |    0    |
|          |       tmp_1191_fu_713       |    0    |    0    |    0    |
|          |       tmp_1192_fu_725       |    0    |    0    |    0    |
|          |       tmp_1193_fu_737       |    0    |    0    |    0    |
|          |       tmp_1194_fu_749       |    0    |    0    |    0    |
|          |       tmp_1195_fu_761       |    0    |    0    |    0    |
|          |       tmp_1196_fu_773       |    0    |    0    |    0    |
|          |       tmp_1197_fu_785       |    0    |    0    |    0    |
|          |       tmp_1198_fu_797       |    0    |    0    |    0    |
|          |       tmp_1199_fu_809       |    0    |    0    |    0    |
|          |       tmp_1200_fu_821       |    0    |    0    |    0    |
|          |       tmp_1201_fu_833       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_i_fu_1089        |    0    |    0    |    0    |
|          |        tmp_47_fu_1159       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          | agg_result_V_i_cast_fu_1102 |    0    |    0    |    0    |
|          |        tmp_40_fu_1121       |    0    |    0    |    0    |
|   sext   |      tmp_239_1_fu_1131      |    0    |    0    |    0    |
|          |        tmp_43_fu_1144       |    0    |    0    |    0    |
|          |        tmp_44_fu_1147       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|        tmp_49_fu_1176       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    4    |   118   |   777   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|inputBuf_V|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    1   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|accPopCount_V_0_0_2_reg_1257|   16   |
|accPopCount_V_1_0_2_reg_1265|   16   |
|  accPopCount_V_1_reg_1235  |   16   |
|   accPopCount_V_reg_1229   |   16   |
|      addconv_reg_1572      |   24   |
|  alphaMem_V_addr_reg_1509  |    8   |
|  alphaMem_V_load_reg_1519  |   24   |
|      exitcond_reg_1272     |    1   |
|         i4_reg_266         |   15   |
|         i_reg_1276         |   15   |
|      in_idx_3_reg_1245     |    2   |
|       in_idx_reg_243       |    2   |
| inputBuf_V_addr_3_reg_1316 |    8   |
|  inputBuf_V_load_reg_1343  |   32   |
| means_in5_V_0_load_reg_1494|   24   |
| means_in5_V_1_load_reg_1504|   24   |
|        nf_1_reg_277        |   32   |
|        nf_4_reg_1311       |   32   |
|         nf_reg_254         |   32   |
|       p_nf_1_reg_1338      |   32   |
|         p_s_reg_287        |   32   |
|      pct_V_i_reg_1478      |    6   |
|        sf_3_reg_1286       |   32   |
|     sf_load_3_reg_1296     |   32   |
|      sf_load_reg_1281      |   32   |
|         sf_reg_1250        |   32   |
|  thresMem_V_addr_reg_1539  |    8   |
|  thresMem_V_load_reg_1544  |   24   |
|       tmp10_reg_1448       |    3   |
|       tmp12_reg_1398       |    2   |
|       tmp15_reg_1468       |    5   |
|       tmp17_reg_1463       |    2   |
|       tmp18_reg_1418       |    3   |
|       tmp21_reg_1453       |    4   |
|       tmp22_reg_1423       |    3   |
|       tmp26_reg_1428       |    2   |
|       tmp27_reg_1433       |    2   |
|        tmp5_reg_1368       |    2   |
|        tmp8_reg_1438       |    4   |
|        tmp9_reg_1443       |    2   |
|      tmp_1173_reg_1353     |    1   |
|      tmp_1177_reg_1363     |    1   |
|      tmp_1178_reg_1373     |    1   |
|      tmp_1179_reg_1378     |    1   |
|      tmp_1180_reg_1383     |    1   |
|      tmp_1181_reg_1388     |    1   |
|      tmp_1185_reg_1393     |    1   |
|      tmp_1186_reg_1403     |    1   |
|      tmp_1187_reg_1408     |    1   |
|      tmp_1201_reg_1413     |    1   |
|     tmp_239_1_reg_1499     |   24   |
|     tmp_241_1_reg_1524     |   24   |
|       tmp_36_reg_1302      |   32   |
|     tmp_373_i_reg_1358     |    2   |
|       tmp_38_reg_1483      |   16   |
|     tmp_397_i_reg_1458     |    4   |
|       tmp_39_reg_1307      |    1   |
|       tmp_40_reg_1489      |   24   |
|       tmp_41_reg_1514      |   24   |
|     tmp_429_i_reg_1473     |    5   |
|       tmp_42_reg_1332      |   64   |
|       tmp_43_reg_1529      |   48   |
|       tmp_44_reg_1534      |   48   |
|       tmp_45_reg_1549      |   48   |
|       tmp_49_reg_1554      |   24   |
|       tmp_50_reg_1567      |   24   |
|      tmp_V_10_reg_1561     |    1   |
|      tmp_V_11_reg_1577     |    1   |
|       tmp_V_reg_1321       |   32   |
|        tmp_reg_1241        |    1   |
|       tmp_s_reg_1292       |    1   |
|  weightMem_V_addr_reg_1327 |   15   |
|  weightMem_V_load_reg_1348 |   32   |
+----------------------------+--------+
|            Total           |  1108  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_178 |  p2  |   2  |   1  |    2   ||    9    |
| grp_access_fu_191 |  p0  |   3  |   8  |   24   ||    15   |
| grp_access_fu_204 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_224 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_237 |  p0  |   2  |   8  |   16   ||    9    |
|     nf_reg_254    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_1150    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1150    |  p1  |   2  |  24  |   48   ||    9    |
|    grp_fu_1216    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1216    |  p1  |   2  |  24  |   48   ||    9    |
|    grp_fu_1222    |  p0  |   3  |  16  |   48   ||    15   |
|    grp_fu_1222    |  p1  |   2  |  24  |   48   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   424  || 21.3195 ||   120   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |   118  |   777  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   120  |
|  Register |    -   |    -   |    -   |  1108  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   21   |  1226  |   897  |
+-----------+--------+--------+--------+--------+--------+
