{
  "creator": "Yosys 0.33 (git sha1 2584903a060)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2136.1-2420.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$4662": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2231.2-2231.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$4663": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2233.2-2233.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$4664": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2235.2-2235.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$4665": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2237.2-2237.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$4666": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2239.2-2239.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$4667": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2241.2-2241.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$4668": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2243.2-2243.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$4669": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2245.2-2245.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$4670": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2247.2-2247.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$4671": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2249.2-2249.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$4672": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2251.2-2251.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$4673": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2253.2-2253.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$4674": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2255.2-2255.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$4675": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2257.2-2257.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4676": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2259.2-2259.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4677": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2260.2-2260.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4678": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2261.2-2261.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4679": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2263.2-2263.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4680": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2265.2-2265.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4681": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2266.2-2266.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4682": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2267.2-2267.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4683": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2269.2-2269.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4684": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2271.2-2271.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4685": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2272.2-2272.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4686": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2273.2-2273.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4687": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2275.2-2275.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4688": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2277.2-2277.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4689": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2278.2-2278.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4690": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2279.2-2279.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4691": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2281.2-2281.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4692": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2283.2-2283.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4693": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2285.2-2285.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4694": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2287.2-2287.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4695": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2288.2-2288.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4696": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2289.2-2289.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.34-2137.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.24-2137.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.29-2137.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2140.9-2140.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.8-2137.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.12-2137.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.16-2137.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.20-2137.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2138.9-2138.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2139.9-2139.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.39-2137.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3167.1-3502.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.135-3173.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.127-3173.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.54-3173.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.45-3173.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.36-3173.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.27-3173.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.18-3173.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.9-3173.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.119-3173.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.111-3173.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.103-3173.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.95-3173.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.87-3173.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.79-3173.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.71-3173.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.63-3173.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.100-3170.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.91-3170.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.9-3170.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.82-3170.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.73-3170.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.64-3170.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.55-3170.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.46-3170.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.37-3170.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.28-3170.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.19-3170.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3169.9-3169.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3169.15-3169.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.150-3168.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.141-3168.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.59-3168.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.49-3168.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.39-3168.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.29-3168.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.19-3168.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.9-3168.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.132-3168.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.123-3168.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.114-3168.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.105-3168.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.96-3168.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.87-3168.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.78-3168.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.69-3168.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3169.22-3169.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.100-3172.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.91-3172.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.9-3172.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.82-3172.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.73-3172.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.64-3172.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.55-3172.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.46-3172.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.37-3172.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.28-3172.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.19-3172.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3171.9-3171.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3171.15-3171.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.150-3174.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.141-3174.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.59-3174.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.49-3174.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.39-3174.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.29-3174.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.19-3174.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.9-3174.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.132-3174.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.123-3174.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.114-3174.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.105-3174.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.96-3174.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.87-3174.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.78-3174.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.69-3174.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3171.22-3171.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:228.1-260.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:228.43-228.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:228.25-228.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:228.35-228.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:228.39-228.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:265.1-300.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:267.8-267.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:267.11-267.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:266.13-266.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:303.1-347.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:305.8-305.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:307.8-307.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:306.8-306.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:304.13-304.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:653.1-730.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:655.8-655.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:658.8-658.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:654.13-654.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:657.8-657.9"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:794.1-871.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:796.8-796.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:799.8-799.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:797.8-797.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:795.13-795.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:798.8-798.9"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:592.1-650.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:594.8-594.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:597.8-597.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:595.8-595.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:593.13-593.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:596.8-596.9"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:733.1-791.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:735.8-735.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:738.8-738.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:736.8-736.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:734.13-734.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:737.8-737.9"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:876.1-911.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:878.8-878.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:878.11-878.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:877.13-877.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:914.1-958.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:916.8-916.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:918.8-918.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:917.8-917.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:915.13-915.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1264.1-1341.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1266.8-1266.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1269.8-1269.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1267.8-1267.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1265.13-1265.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1268.8-1268.9"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1405.1-1483.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1407.8-1407.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1410.8-1410.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1408.8-1408.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1406.13-1406.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1409.8-1409.9"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1203.1-1261.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1205.8-1205.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1208.8-1208.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1206.8-1206.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1204.13-1204.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1207.8-1207.9"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1344.1-1402.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1346.8-1346.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1349.8-1349.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1347.8-1347.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1345.13-1345.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1348.8-1348.9"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1011.1-1079.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1013.8-1013.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1013.14-1013.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1012.13-1012.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1013.11-1013.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1132.1-1200.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1134.8-1134.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1134.14-1134.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1133.13-1133.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1134.11-1134.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:961.1-1008.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:963.8-963.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:963.14-963.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:962.13-962.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:963.11-963.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1082.1-1129.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1084.8-1084.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1084.14-1084.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1083.13-1083.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1084.11-1084.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:400.1-468.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:402.8-402.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:402.14-402.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:401.13-401.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:402.11-402.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:521.1-589.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:523.8-523.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:523.14-523.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:522.13-522.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:523.11-523.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:350.1-397.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:352.8-352.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:352.14-352.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:351.13-351.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:352.11-352.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:471.1-518.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:473.8-473.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:473.14-473.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:472.13-472.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:473.11-473.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2856.1-2860.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2857.8-2857.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2858.9-2858.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:162.1-172.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:164.9-164.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:163.9-163.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:123.1-160.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:127.9-127.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:133.9-133.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:134.9-134.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:131.9-131.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:132.9-132.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:125.9-125.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:128.9-128.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:126.9-126.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:129.9-129.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:130.9-130.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:124.9-124.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2664.1-2681.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2677.9-2677.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2676.8-2676.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2675.8-2675.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2665.8-2665.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2666.8-2666.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2667.8-2667.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2668.8-2668.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2669.8-2669.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2670.8-2670.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2671.8-2671.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2672.8-2672.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2673.8-2673.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2674.8-2674.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2733.1-2773.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2764.9-2764.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2765.9-2765.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2763.9-2763.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2744.9-2744.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2743.9-2743.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2741.9-2741.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2740.9-2740.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2734.9-2734.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2752.9-2752.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2751.9-2751.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2750.9-2750.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2749.9-2749.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2748.9-2748.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2747.9-2747.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2746.9-2746.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2745.9-2745.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2762.9-2762.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2761.9-2761.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2760.9-2760.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2759.9-2759.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2758.9-2758.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2757.9-2757.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2735.9-2735.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2736.9-2736.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2753.9-2753.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2766.9-2766.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2767.9-2767.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2754.9-2754.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2768.9-2768.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2769.9-2769.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:17.1-121.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:20.9-20.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:26.9-26.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:27.9-27.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:24.9-24.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:25.9-25.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:21.9-21.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:19.9-19.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:22.9-22.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:23.9-23.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:18.9-18.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2862.1-2929.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2865.9-2865.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2871.9-2871.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2872.9-2872.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2869.9-2869.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2870.9-2870.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2866.9-2866.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2864.9-2864.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2867.9-2867.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2868.9-2868.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2863.9-2863.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2873.9-2873.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2874.9-2874.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2931.1-2993.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2934.9-2934.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2941.9-2941.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2940.9-2940.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2939.9-2939.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2938.9-2938.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2935.9-2935.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2933.9-2933.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2936.9-2936.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2937.9-2937.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2932.9-2932.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2830.1-2853.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2844.8-2844.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2843.8-2843.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2842.8-2842.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2841.8-2841.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2832.8-2832.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2831.8-2831.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2840.8-2840.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2839.8-2839.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2838.8-2838.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2837.8-2837.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2836.8-2836.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2835.8-2835.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2834.8-2834.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2833.8-2833.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2845.8-2845.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2846.8-2846.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2851.9-2851.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2847.8-2847.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2848.9-2848.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2849.9-2849.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2850.9-2850.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2709.1-2713.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2710.8-2710.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2711.9-2711.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2684.1-2689.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2687.9-2687.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2686.8-2686.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2685.8-2685.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2996.1-3164.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2998.18-2998.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3005.12-3005.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3007.13-3007.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3003.19-3003.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3003.8-3003.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2999.8-2999.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2998.21-2998.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2999.15-2999.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2998.15-2998.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2997.13-2997.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2999.22-2999.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3005.8-3005.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2997.8-2997.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3007.9-3007.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2998.24-2998.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2999.29-2999.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3000.17-3000.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3000.8-3000.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3006.16-3006.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3004.18-3004.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3004.8-3004.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3002.18-3002.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3002.8-3002.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3001.17-3001.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3001.8-3001.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3005.21-3005.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3007.22-3007.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2521.1-2553.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2530.10-2530.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2528.16-2528.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2527.10-2527.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2532.10-2532.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2529.10-2529.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2523.10-2523.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2525.10-2525.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2524.10-2524.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2526.10-2526.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2522.10-2522.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2531.10-2531.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2535.10-2535.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2534.10-2534.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2533.10-2533.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2556.1-2588.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2565.10-2565.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2563.16-2563.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2562.10-2562.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2567.10-2567.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2564.10-2564.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2557.10-2557.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2558.10-2558.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2560.10-2560.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2559.10-2559.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2561.10-2561.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2566.10-2566.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2570.10-2570.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2569.10-2569.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2568.10-2568.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2487.1-2518.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2496.10-2496.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2494.16-2494.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2493.10-2493.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2498.10-2498.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2495.10-2495.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2488.10-2488.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2489.10-2489.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2491.10-2491.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2490.10-2490.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2492.10-2492.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2501.10-2501.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2499.10-2499.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2425.1-2453.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2432.10-2432.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2430.16-2430.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2429.10-2429.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2434.10-2434.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2431.10-2431.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2427.10-2427.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2428.10-2428.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2426.10-2426.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2433.10-2433.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2437.10-2437.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2436.10-2436.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2435.10-2435.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2456.1-2484.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2461.16-2461.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2460.10-2460.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2465.10-2465.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2462.10-2462.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2457.10-2457.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2458.10-2458.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2459.10-2459.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2464.10-2464.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2468.10-2468.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2467.10-2467.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1661$4781": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1663$4782": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1669$4783": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1673$4784": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$4626": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4627": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4628": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4629": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4630": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4631": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4632": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4633": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4634": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1661$4781_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1663$4782_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1669$4783_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1673$4784_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1726.1-1860.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1797$4785": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1797.33-1797.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1799$4786": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1799.35-1799.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1805$4787": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1805.34-1805.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1809$4788": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1809.34-1809.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$4635": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1797.3-1797.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4636": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1799.3-1799.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4637": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1801.3-1801.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4638": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1803.3-1803.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4639": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1805.3-1805.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4640": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1807.3-1807.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4641": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1809.3-1809.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4642": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1811.3-1811.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4643": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1813.3-1813.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1797$4785_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1797.33-1797.44"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1799$4786_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1799.35-1799.46"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1805$4787_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1805.34-1805.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1809$4788_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1809.34-1809.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1736.16-1736.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1731.16-1731.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1729.16-1729.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1728.16-1728.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1727.16-1727.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1730.16-1730.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1735.16-1735.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1732.16-1732.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1733.16-1733.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1737.16-1737.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1734.16-1734.18"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1998.1-2132.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2069$4793": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2069.34-2069.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2071$4794": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2071.35-2071.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2077$4795": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2077.35-2077.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2081$4796": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2081.35-2081.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$4653": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2069.3-2069.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4654": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2071.3-2071.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4655": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2073.3-2073.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4656": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2075.3-2075.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4657": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2077.3-2077.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4658": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2079.3-2079.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4659": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2081.3-2081.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4660": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2083.3-2083.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4661": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2085.3-2085.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2069$4793_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2069.34-2069.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2071$4794_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2071.35-2071.46"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2077$4795_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2077.35-2077.46"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2081$4796_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2081.35-2081.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2008.16-2008.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2003.16-2003.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2001.16-2001.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2000.16-2000.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1999.16-1999.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2002.16-2002.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2007.16-2007.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2005.16-2005.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2004.16-2004.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2009.16-2009.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2006.16-2006.18"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1862.1-1996.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1933$4789": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1933.34-1933.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1935$4790": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1935.34-1935.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1941$4791": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1941.35-1941.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1945$4792": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1945.35-1945.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$4644": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1933.3-1933.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4645": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1935.3-1935.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4646": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1937.3-1937.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4647": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1939.3-1939.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4648": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1941.3-1941.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4649": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1943.3-1943.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4650": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1945.3-1945.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4651": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1947.3-1947.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4652": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1949.3-1949.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1933$4789_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1933.34-1933.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1935$4790_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1935.34-1935.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1941$4791_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1941.35-1941.46"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1945$4792_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1945.35-1945.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1867.16-1867.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1864.16-1864.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1865.16-1865.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1863.16-1863.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1866.16-1866.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1871.16-1871.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1869.16-1869.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1868.16-1868.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1873.16-1873.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1870.16-1870.18"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2692.1-2706.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2693.8-2693.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2695.8-2695.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2699.9-2699.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2696.8-2696.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2697.8-2697.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2694.8-2694.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2716.1-2730.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2722.9-2722.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2718.8-2718.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2723.9-2723.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2719.8-2719.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2724.9-2724.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2720.8-2720.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2717.8-2717.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2721.8-2721.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2776.1-2827.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2820.9-2820.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2819.9-2819.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2818.9-2818.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2817.9-2817.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2824.9-2824.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2823.9-2823.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2822.9-2822.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2821.9-2821.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2796.9-2796.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2813.9-2813.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2814.9-2814.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2808.9-2808.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2787.9-2787.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2786.9-2786.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2785.9-2785.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2784.9-2784.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2783.9-2783.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2777.9-2777.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2795.9-2795.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2794.9-2794.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2793.9-2793.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2792.9-2792.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2791.9-2791.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2790.9-2790.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2789.9-2789.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2788.9-2788.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2807.9-2807.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2806.9-2806.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2805.9-2805.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2804.9-2804.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2803.9-2803.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2800.9-2800.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2778.9-2778.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2779.9-2779.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2798.9-2798.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2815.9-2815.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2816.9-2816.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2799.9-2799.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2797.9-2797.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2811.9-2811.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2812.9-2812.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2809.9-2809.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2810.9-2810.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2600.1-2661.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2601.15-2601.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2604.14-2604.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2604.26-2604.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2602.15-2602.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2605.20-2605.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2603.14-2603.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2604.49-2604.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2604.42-2604.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2604.33-2604.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2604.8-2604.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2593.1-2598.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2594.8-2594.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2596.8-2596.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2595.8-2595.10"
          }
        }
      }
    },
    "mkeclass_axi4": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "mkeclass_axi4.v:1.1-133.10"
      },
      "parameter_default_values": {
        "period_9600": "00000000000000000000001001110001"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "uart_tx": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "dbg_led": {
          "direction": "output",
          "bits": [ 5, 6, 7, 8 ]
        }
      },
      "cells": {
        "clk_9600_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 10 ],
            "E": [ 11 ],
            "Q": [ 8 ]
          }
        },
        "clk_9600_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 8 ],
            "O": [ 10 ]
          }
        },
        "clk_9600_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 12 ],
            "I3": [ 13 ],
            "O": [ 11 ]
          }
        },
        "clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 14 ],
            "I1": [ 15 ],
            "I2": [ 16 ],
            "I3": [ 17 ],
            "O": [ 13 ]
          }
        },
        "clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 18 ],
            "I1": [ 19 ],
            "I2": [ 20 ],
            "I3": [ 21 ],
            "O": [ 12 ]
          }
        },
        "clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 23 ],
            "I2": [ 24 ],
            "I3": [ 25 ],
            "O": [ 21 ]
          }
        },
        "clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 26 ],
            "I1": [ 27 ],
            "I2": [ 28 ],
            "I3": [ 29 ],
            "O": [ 20 ]
          }
        },
        "clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 19 ]
          }
        },
        "clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 35 ],
            "I2": [ 36 ],
            "I3": [ 37 ],
            "O": [ 18 ]
          }
        },
        "clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 39 ],
            "I2": [ 40 ],
            "I3": [ 41 ],
            "O": [ 17 ]
          }
        },
        "clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 42 ],
            "I1": [ 43 ],
            "I2": [ 44 ],
            "I3": [ 45 ],
            "O": [ 16 ]
          }
        },
        "clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 49 ],
            "O": [ 15 ]
          }
        },
        "clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 50 ],
            "I1": [ 51 ],
            "I2": [ 52 ],
            "I3": [ 53 ],
            "O": [ 14 ]
          }
        },
        "cntr_9600_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 25 ],
            "CO": [ 54 ],
            "I0": [ "0" ],
            "I1": [ 46 ]
          }
        },
        "cntr_9600_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 55 ],
            "CO": [ 56 ],
            "I0": [ "0" ],
            "I1": [ 29 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 57 ],
            "CO": [ 55 ],
            "I0": [ "0" ],
            "I1": [ 50 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 58 ],
            "CO": [ 59 ],
            "I0": [ "0" ],
            "I1": [ 37 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 60 ],
            "CO": [ 58 ],
            "I0": [ "0" ],
            "I1": [ 36 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 61 ],
            "CO": [ 60 ],
            "I0": [ "0" ],
            "I1": [ 35 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 62 ],
            "CO": [ 61 ],
            "I0": [ "0" ],
            "I1": [ 34 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 63 ],
            "CO": [ 62 ],
            "I0": [ "0" ],
            "I1": [ 33 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 64 ],
            "CO": [ 63 ],
            "I0": [ "0" ],
            "I1": [ 32 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 65 ],
            "CO": [ 64 ],
            "I0": [ "0" ],
            "I1": [ 31 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 66 ],
            "CO": [ 65 ],
            "I0": [ "0" ],
            "I1": [ 30 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 67 ],
            "CO": [ 66 ],
            "I0": [ "0" ],
            "I1": [ 45 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 68 ],
            "CO": [ 67 ],
            "I0": [ "0" ],
            "I1": [ 44 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 69 ],
            "CO": [ 57 ],
            "I0": [ "0" ],
            "I1": [ 49 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 70 ],
            "CO": [ 68 ],
            "I0": [ "0" ],
            "I1": [ 43 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 71 ],
            "CO": [ 70 ],
            "I0": [ "0" ],
            "I1": [ 42 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 72 ],
            "CO": [ 71 ],
            "I0": [ "0" ],
            "I1": [ 41 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 73 ],
            "CO": [ 72 ],
            "I0": [ "0" ],
            "I1": [ 40 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 74 ],
            "CO": [ 73 ],
            "I0": [ "0" ],
            "I1": [ 39 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 75 ],
            "CO": [ 74 ],
            "I0": [ "0" ],
            "I1": [ 38 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 76 ],
            "CO": [ 75 ],
            "I0": [ "0" ],
            "I1": [ 53 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 77 ],
            "CO": [ 76 ],
            "I0": [ "0" ],
            "I1": [ 52 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 56 ],
            "CO": [ 77 ],
            "I0": [ "0" ],
            "I1": [ 51 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 78 ],
            "CO": [ 69 ],
            "I0": [ "0" ],
            "I1": [ 28 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 79 ],
            "CO": [ 78 ],
            "I0": [ "0" ],
            "I1": [ 27 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 80 ],
            "CO": [ 79 ],
            "I0": [ "0" ],
            "I1": [ 26 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 81 ],
            "CO": [ 80 ],
            "I0": [ "0" ],
            "I1": [ 48 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 82 ],
            "CO": [ 83 ],
            "I0": [ "0" ],
            "I1": [ 23 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 54 ],
            "CO": [ 81 ],
            "I0": [ "0" ],
            "I1": [ 47 ]
          }
        },
        "cntr_9600_SB_CARRY_I1_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 59 ],
            "CO": [ 82 ],
            "I0": [ "0" ],
            "I1": [ 22 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 84 ],
            "Q": [ 24 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 85 ],
            "Q": [ 23 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 86 ],
            "Q": [ 30 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 87 ],
            "Q": [ 45 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 88 ],
            "Q": [ 44 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 89 ],
            "Q": [ 43 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 90 ],
            "Q": [ 42 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 91 ],
            "Q": [ 41 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 92 ],
            "Q": [ 40 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 93 ],
            "Q": [ 39 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 94 ],
            "Q": [ 38 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 95 ],
            "Q": [ 53 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 96 ],
            "Q": [ 22 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 97 ],
            "Q": [ 52 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 98 ],
            "Q": [ 51 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 99 ],
            "Q": [ 29 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 100 ],
            "Q": [ 50 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 101 ],
            "Q": [ 49 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 102 ],
            "Q": [ 28 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 103 ],
            "Q": [ 27 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 104 ],
            "Q": [ 26 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 105 ],
            "Q": [ 48 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 106 ],
            "Q": [ 47 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 107 ],
            "Q": [ 37 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 108 ],
            "Q": [ 46 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 109 ],
            "Q": [ 25 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 25 ],
            "O": [ 109 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 110 ],
            "Q": [ 36 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 111 ],
            "Q": [ 35 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 112 ],
            "Q": [ 34 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 113 ],
            "Q": [ 33 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 114 ],
            "Q": [ 32 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:21.5-27.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 115 ],
            "Q": [ 31 ],
            "R": [ 11 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 29 ],
            "I3": [ 55 ],
            "O": [ 99 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 50 ],
            "I3": [ 57 ],
            "O": [ 100 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 22 ],
            "I3": [ 59 ],
            "O": [ 96 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 58 ],
            "O": [ 107 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 36 ],
            "I3": [ 60 ],
            "O": [ 110 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 35 ],
            "I3": [ 61 ],
            "O": [ 111 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 34 ],
            "I3": [ 62 ],
            "O": [ 112 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 33 ],
            "I3": [ 63 ],
            "O": [ 113 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 32 ],
            "I3": [ 64 ],
            "O": [ 114 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 31 ],
            "I3": [ 65 ],
            "O": [ 115 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 30 ],
            "I3": [ 66 ],
            "O": [ 86 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 45 ],
            "I3": [ 67 ],
            "O": [ 87 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 49 ],
            "I3": [ 69 ],
            "O": [ 101 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 46 ],
            "I3": [ 25 ],
            "O": [ 108 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 44 ],
            "I3": [ 68 ],
            "O": [ 88 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 70 ],
            "O": [ 89 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 42 ],
            "I3": [ 71 ],
            "O": [ 90 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 41 ],
            "I3": [ 72 ],
            "O": [ 91 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 40 ],
            "I3": [ 73 ],
            "O": [ 92 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 39 ],
            "I3": [ 74 ],
            "O": [ 93 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 38 ],
            "I3": [ 75 ],
            "O": [ 94 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 53 ],
            "I3": [ 76 ],
            "O": [ 95 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 52 ],
            "I3": [ 77 ],
            "O": [ 97 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 28 ],
            "I3": [ 78 ],
            "O": [ 102 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 51 ],
            "I3": [ 56 ],
            "O": [ 98 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 27 ],
            "I3": [ 79 ],
            "O": [ 103 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 26 ],
            "I3": [ 80 ],
            "O": [ 104 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 81 ],
            "O": [ 105 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 24 ],
            "I3": [ 83 ],
            "O": [ 84 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 23 ],
            "I3": [ 82 ],
            "O": [ 85 ]
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 47 ],
            "I3": [ 54 ],
            "O": [ 106 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.D_OUT_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 118 ],
            "O": [ 119 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.D_OUT_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 120 ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 122 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.D_OUT_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 123 ],
            "I2": [ 124 ],
            "I3": [ 118 ],
            "O": [ 125 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.D_OUT_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 126 ],
            "I2": [ 127 ],
            "I3": [ 118 ],
            "O": [ 128 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.D_OUT_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 129 ],
            "I2": [ 130 ],
            "I3": [ 118 ],
            "O": [ 131 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.D_OUT_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 132 ],
            "I2": [ 133 ],
            "I3": [ 118 ],
            "O": [ 134 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.D_OUT_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 135 ],
            "I2": [ 136 ],
            "I3": [ 118 ],
            "O": [ 137 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.D_OUT_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 138 ],
            "I2": [ 139 ],
            "I3": [ 118 ],
            "O": [ 140 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.D_OUT_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 141 ],
            "I2": [ 142 ],
            "I3": [ 118 ],
            "O": [ 143 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.D_OUT_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 144 ],
            "I2": [ 145 ],
            "I3": [ 118 ],
            "O": [ 146 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.count_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 147 ],
            "E": [ 148 ],
            "Q": [ 149 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.count_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 150 ],
            "E": [ 148 ],
            "Q": [ 151 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.count_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 151 ],
            "O": [ 150 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.count_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 152 ],
            "I2": [ 151 ],
            "I3": [ 149 ],
            "O": [ 147 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.count_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 153 ],
            "I3": [ 152 ],
            "O": [ 148 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[0]_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 154 ],
            "E": [ 155 ],
            "Q": [ 116 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[0]_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 156 ],
            "E": [ 155 ],
            "Q": [ 120 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[0]_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 157 ],
            "E": [ 155 ],
            "Q": [ 123 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[0]_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 158 ],
            "E": [ 155 ],
            "Q": [ 126 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[0]_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 159 ],
            "E": [ 155 ],
            "Q": [ 129 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[0]_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 160 ],
            "E": [ 155 ],
            "Q": [ 132 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[0]_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 161 ],
            "E": [ 155 ],
            "Q": [ 135 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[0]_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 162 ],
            "E": [ 155 ],
            "Q": [ 138 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[0]_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 163 ],
            "E": [ 155 ],
            "Q": [ 141 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[0]_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 164 ],
            "E": [ 155 ],
            "Q": [ 144 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[1]_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 154 ],
            "E": [ 165 ],
            "Q": [ 117 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[1]_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 156 ],
            "E": [ 165 ],
            "Q": [ 121 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[1]_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 157 ],
            "E": [ 165 ],
            "Q": [ 124 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[1]_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 158 ],
            "E": [ 165 ],
            "Q": [ 127 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[1]_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 159 ],
            "E": [ 165 ],
            "Q": [ 130 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[1]_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 160 ],
            "E": [ 165 ],
            "Q": [ 133 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[1]_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 161 ],
            "E": [ 165 ],
            "Q": [ 136 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[1]_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 162 ],
            "E": [ 165 ],
            "Q": [ 139 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[1]_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 163 ],
            "E": [ 165 ],
            "Q": [ 142 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[1]_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 164 ],
            "E": [ 165 ],
            "Q": [ 145 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.rptr_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 166 ],
            "E": [ 153 ],
            "Q": [ 118 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.rptr_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 118 ],
            "O": [ 166 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.rptr_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 151 ],
            "I3": [ 149 ],
            "O": [ 153 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.wptr_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 167 ],
            "E": [ 152 ],
            "Q": [ 168 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.wptr_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 168 ],
            "O": [ 167 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.wptr_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 168 ],
            "I3": [ 152 ],
            "O": [ 155 ]
          }
        },
        "cpu.fetch_xactor_f_rd_addr.wptr_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 152 ],
            "I3": [ 168 ],
            "O": [ 165 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.count_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 169 ],
            "E": [ 170 ],
            "Q": [ 171 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.count_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 172 ],
            "E": [ 170 ],
            "Q": [ 173 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.count_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 173 ],
            "O": [ 172 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.count_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 174 ],
            "I2": [ 171 ],
            "I3": [ 173 ],
            "O": [ 169 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.count_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 174 ],
            "I3": [ 171 ],
            "O": [ 170 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 175 ],
            "E": [ 176 ],
            "Q": [ 177 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 178 ],
            "E": [ 176 ],
            "Q": [ 179 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 180 ],
            "E": [ 176 ],
            "Q": [ 181 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 182 ],
            "E": [ 176 ],
            "Q": [ 183 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 184 ],
            "E": [ 176 ],
            "Q": [ 185 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 186 ],
            "E": [ 176 ],
            "Q": [ 187 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 188 ],
            "E": [ 176 ],
            "Q": [ 189 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 190 ],
            "E": [ 176 ],
            "Q": [ 191 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 192 ],
            "E": [ 176 ],
            "Q": [ 193 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 194 ],
            "E": [ 176 ],
            "Q": [ 195 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 196 ],
            "E": [ 176 ],
            "Q": [ 197 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 198 ],
            "E": [ 176 ],
            "Q": [ 199 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 200 ],
            "E": [ 176 ],
            "Q": [ 201 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 202 ],
            "E": [ 176 ],
            "Q": [ 203 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 204 ],
            "E": [ 176 ],
            "Q": [ 205 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 206 ],
            "E": [ 176 ],
            "Q": [ 207 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 208 ],
            "E": [ 176 ],
            "Q": [ 209 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 210 ],
            "E": [ 176 ],
            "Q": [ 211 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 212 ],
            "E": [ 176 ],
            "Q": [ 213 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 214 ],
            "E": [ 176 ],
            "Q": [ 215 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 216 ],
            "E": [ 176 ],
            "Q": [ 217 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 218 ],
            "E": [ 176 ],
            "Q": [ 219 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 220 ],
            "E": [ 176 ],
            "Q": [ 221 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 222 ],
            "E": [ 176 ],
            "Q": [ 223 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 224 ],
            "E": [ 176 ],
            "Q": [ 225 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 226 ],
            "E": [ 176 ],
            "Q": [ 227 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 175 ],
            "E": [ 228 ],
            "Q": [ 229 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 178 ],
            "E": [ 228 ],
            "Q": [ 230 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 180 ],
            "E": [ 228 ],
            "Q": [ 231 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 182 ],
            "E": [ 228 ],
            "Q": [ 232 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 184 ],
            "E": [ 228 ],
            "Q": [ 233 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 186 ],
            "E": [ 228 ],
            "Q": [ 234 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 188 ],
            "E": [ 228 ],
            "Q": [ 235 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 190 ],
            "E": [ 228 ],
            "Q": [ 236 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 192 ],
            "E": [ 228 ],
            "Q": [ 237 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 194 ],
            "E": [ 228 ],
            "Q": [ 238 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 196 ],
            "E": [ 228 ],
            "Q": [ 239 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 198 ],
            "E": [ 228 ],
            "Q": [ 240 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 200 ],
            "E": [ 228 ],
            "Q": [ 241 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 202 ],
            "E": [ 228 ],
            "Q": [ 242 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 204 ],
            "E": [ 228 ],
            "Q": [ 243 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 206 ],
            "E": [ 228 ],
            "Q": [ 244 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 208 ],
            "E": [ 228 ],
            "Q": [ 245 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 210 ],
            "E": [ 228 ],
            "Q": [ 246 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 212 ],
            "E": [ 228 ],
            "Q": [ 247 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 214 ],
            "E": [ 228 ],
            "Q": [ 248 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 216 ],
            "E": [ 228 ],
            "Q": [ 249 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 218 ],
            "E": [ 228 ],
            "Q": [ 250 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 220 ],
            "E": [ 228 ],
            "Q": [ 251 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 222 ],
            "E": [ 228 ],
            "Q": [ 252 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 224 ],
            "E": [ 228 ],
            "Q": [ 253 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 226 ],
            "E": [ 228 ],
            "Q": [ 254 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.rptr_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 255 ],
            "E": [ 174 ],
            "Q": [ 256 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.rptr_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 256 ],
            "O": [ 255 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.wptr_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 257 ],
            "E": [ 258 ],
            "Q": [ 259 ],
            "R": [ 3 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.wptr_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 259 ],
            "O": [ 257 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.wptr_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 171 ],
            "O": [ 258 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.wptr_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 171 ],
            "I3": [ 259 ],
            "O": [ 228 ]
          }
        },
        "cpu.fetch_xactor_f_rd_data.wptr_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 171 ],
            "I3": [ 259 ],
            "O": [ 176 ]
          }
        },
        "cpu.ff_inst_access_fault.count_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:918.42-926.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 260 ],
            "E": [ 261 ],
            "Q": [ 262 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_access_fault.count_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:918.42-926.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 263 ],
            "E": [ 261 ],
            "Q": [ 264 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_access_fault.count_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 264 ],
            "O": [ 263 ]
          }
        },
        "cpu.ff_inst_access_fault.count_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101110110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 174 ],
            "I2": [ 264 ],
            "I3": [ 262 ],
            "O": [ 260 ]
          }
        },
        "cpu.ff_inst_request.D_OUT_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 265 ],
            "I2": [ 266 ],
            "I3": [ 267 ],
            "O": [ 268 ]
          }
        },
        "cpu.ff_inst_request.D_OUT_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 269 ],
            "I2": [ 270 ],
            "I3": [ 267 ],
            "O": [ 271 ]
          }
        },
        "cpu.ff_inst_request.count_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 272 ],
            "E": [ 261 ],
            "Q": [ 273 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.count_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 274 ],
            "E": [ 261 ],
            "Q": [ 275 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.count_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 275 ],
            "O": [ 274 ]
          }
        },
        "cpu.ff_inst_request.count_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101110110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 174 ],
            "I2": [ 273 ],
            "I3": [ 275 ],
            "O": [ 272 ]
          }
        },
        "cpu.ff_inst_request.count_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 174 ],
            "I3": [ 152 ],
            "O": [ 261 ]
          }
        },
        "cpu.ff_inst_request.count_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 273 ],
            "I2": [ 276 ],
            "I3": [ 262 ],
            "O": [ 152 ]
          }
        },
        "cpu.ff_inst_request.count_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 277 ],
            "I3": [ 152 ],
            "O": [ 278 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 279 ],
            "E": [ 280 ],
            "Q": [ 281 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 282 ],
            "E": [ 280 ],
            "Q": [ 283 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 284 ],
            "E": [ 280 ],
            "Q": [ 285 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 286 ],
            "E": [ 280 ],
            "Q": [ 287 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 288 ],
            "E": [ 280 ],
            "Q": [ 289 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 290 ],
            "E": [ 280 ],
            "Q": [ 291 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 292 ],
            "E": [ 280 ],
            "Q": [ 293 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 294 ],
            "E": [ 280 ],
            "Q": [ 295 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 296 ],
            "E": [ 280 ],
            "Q": [ 297 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 298 ],
            "E": [ 280 ],
            "Q": [ 299 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 154 ],
            "E": [ 280 ],
            "Q": [ 300 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 156 ],
            "E": [ 280 ],
            "Q": [ 301 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 302 ],
            "E": [ 280 ],
            "Q": [ 303 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 157 ],
            "E": [ 280 ],
            "Q": [ 304 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 158 ],
            "E": [ 280 ],
            "Q": [ 305 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 159 ],
            "E": [ 280 ],
            "Q": [ 306 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 160 ],
            "E": [ 280 ],
            "Q": [ 307 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 161 ],
            "E": [ 280 ],
            "Q": [ 308 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 162 ],
            "E": [ 280 ],
            "Q": [ 309 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 163 ],
            "E": [ 280 ],
            "Q": [ 310 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 164 ],
            "E": [ 280 ],
            "Q": [ 311 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 312 ],
            "E": [ 280 ],
            "Q": [ 265 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 313 ],
            "E": [ 280 ],
            "Q": [ 269 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 314 ],
            "E": [ 280 ],
            "Q": [ 315 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 316 ],
            "E": [ 280 ],
            "Q": [ 317 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 318 ],
            "E": [ 280 ],
            "Q": [ 319 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 320 ],
            "E": [ 280 ],
            "Q": [ 321 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 322 ],
            "E": [ 280 ],
            "Q": [ 323 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 324 ],
            "E": [ 280 ],
            "Q": [ 325 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[0]_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 326 ],
            "E": [ 280 ],
            "Q": [ 327 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 279 ],
            "E": [ 328 ],
            "Q": [ 329 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 282 ],
            "E": [ 328 ],
            "Q": [ 330 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 284 ],
            "E": [ 328 ],
            "Q": [ 331 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 286 ],
            "E": [ 328 ],
            "Q": [ 332 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 288 ],
            "E": [ 328 ],
            "Q": [ 333 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 290 ],
            "E": [ 328 ],
            "Q": [ 334 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 292 ],
            "E": [ 328 ],
            "Q": [ 335 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 294 ],
            "E": [ 328 ],
            "Q": [ 336 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 296 ],
            "E": [ 328 ],
            "Q": [ 337 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 298 ],
            "E": [ 328 ],
            "Q": [ 338 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 154 ],
            "E": [ 328 ],
            "Q": [ 339 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 156 ],
            "E": [ 328 ],
            "Q": [ 340 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 302 ],
            "E": [ 328 ],
            "Q": [ 341 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 157 ],
            "E": [ 328 ],
            "Q": [ 342 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 158 ],
            "E": [ 328 ],
            "Q": [ 343 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 159 ],
            "E": [ 328 ],
            "Q": [ 344 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 160 ],
            "E": [ 328 ],
            "Q": [ 345 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 161 ],
            "E": [ 328 ],
            "Q": [ 346 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 162 ],
            "E": [ 328 ],
            "Q": [ 347 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 163 ],
            "E": [ 328 ],
            "Q": [ 348 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 164 ],
            "E": [ 328 ],
            "Q": [ 349 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 312 ],
            "E": [ 328 ],
            "Q": [ 266 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 313 ],
            "E": [ 328 ],
            "Q": [ 270 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 314 ],
            "E": [ 328 ],
            "Q": [ 350 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 316 ],
            "E": [ 328 ],
            "Q": [ 351 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 318 ],
            "E": [ 328 ],
            "Q": [ 352 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 320 ],
            "E": [ 328 ],
            "Q": [ 353 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 322 ],
            "E": [ 328 ],
            "Q": [ 354 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 324 ],
            "E": [ 328 ],
            "Q": [ 355 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.mem[1]_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 326 ],
            "E": [ 328 ],
            "Q": [ 356 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.rptr_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 357 ],
            "E": [ 174 ],
            "Q": [ 267 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.rptr_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 267 ],
            "O": [ 357 ]
          }
        },
        "cpu.ff_inst_request.wptr_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 358 ],
            "E": [ 152 ],
            "Q": [ 359 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_inst_request.wptr_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 359 ],
            "I3": [ 152 ],
            "O": [ 280 ]
          }
        },
        "cpu.ff_inst_request.wptr_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 359 ],
            "O": [ 358 ]
          }
        },
        "cpu.ff_inst_request.wptr_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 152 ],
            "I3": [ 359 ],
            "O": [ 328 ]
          }
        },
        "cpu.ff_mem_request.DEQ_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 360 ],
            "O": [ 361 ]
          }
        },
        "cpu.ff_mem_request.count_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:951.43-959.42|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 362 ],
            "E": [ 363 ],
            "Q": [ 364 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_mem_request.count_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:951.43-959.42|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 365 ],
            "E": [ 363 ],
            "Q": [ 366 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_mem_request.count_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 366 ],
            "O": [ 365 ]
          }
        },
        "cpu.ff_mem_request.count_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111011100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 360 ],
            "I1": [ 367 ],
            "I2": [ 364 ],
            "I3": [ 366 ],
            "O": [ 362 ]
          }
        },
        "cpu.ff_mem_request.count_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 360 ],
            "I3": [ 367 ],
            "O": [ 363 ]
          }
        },
        "cpu.ff_mem_request.mem[0]_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:951.43-959.42|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 368 ],
            "E": [ 369 ],
            "Q": [ 370 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_mem_request.mem[0]_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:951.43-959.42|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 371 ],
            "E": [ 369 ],
            "Q": [ 372 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_mem_request.mem[0]_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:951.43-959.42|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 373 ],
            "E": [ 369 ],
            "Q": [ 374 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_mem_request.mem[1]_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:951.43-959.42|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 368 ],
            "E": [ 375 ],
            "Q": [ 376 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_mem_request.mem[1]_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:951.43-959.42|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 371 ],
            "E": [ 375 ],
            "Q": [ 377 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_mem_request.mem[1]_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:951.43-959.42|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 373 ],
            "E": [ 375 ],
            "Q": [ 378 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_mem_request.rptr_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:951.43-959.42|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 379 ],
            "E": [ 380 ],
            "Q": [ 381 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_mem_request.rptr_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 381 ],
            "O": [ 379 ]
          }
        },
        "cpu.ff_mem_request.rptr_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 360 ],
            "O": [ 380 ]
          }
        },
        "cpu.ff_mem_request.rptr_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 370 ],
            "I2": [ 376 ],
            "I3": [ 381 ],
            "O": [ 382 ]
          }
        },
        "cpu.ff_mem_request.rptr_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 372 ],
            "I2": [ 377 ],
            "I3": [ 381 ],
            "O": [ 383 ]
          }
        },
        "cpu.ff_mem_request.wptr_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:951.43-959.42|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 384 ],
            "E": [ 367 ],
            "Q": [ 385 ],
            "R": [ 3 ]
          }
        },
        "cpu.ff_mem_request.wptr_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 385 ],
            "I3": [ 367 ],
            "O": [ 369 ]
          }
        },
        "cpu.ff_mem_request.wptr_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 385 ],
            "O": [ 384 ]
          }
        },
        "cpu.ff_mem_request.wptr_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 367 ],
            "I3": [ 385 ],
            "O": [ 375 ]
          }
        },
        "cpu.master_d_AWVALID_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 386 ],
            "I3": [ 387 ],
            "O": [ 6 ]
          }
        },
        "cpu.master_d_WVALID_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 388 ],
            "I1": [ 6 ],
            "I2": [ 7 ],
            "I3": [ 389 ],
            "O": [ 390 ]
          }
        },
        "cpu.master_d_WVALID_SB_LUT4_I2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 391 ],
            "I1": [ 392 ],
            "I2": [ 393 ],
            "I3": [ 394 ],
            "O": [ 389 ]
          }
        },
        "cpu.master_d_WVALID_SB_LUT4_I2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 396 ],
            "I2": [ 397 ],
            "I3": [ 398 ],
            "O": [ 388 ]
          }
        },
        "cpu.master_d_WVALID_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 399 ],
            "I1": [ 400 ],
            "I2": [ 401 ],
            "I3": [ 402 ],
            "O": [ 398 ]
          }
        },
        "cpu.master_d_WVALID_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 403 ],
            "I1": [ 404 ],
            "I2": [ 405 ],
            "I3": [ 406 ],
            "O": [ 397 ]
          }
        },
        "cpu.master_d_WVALID_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 407 ],
            "I1": [ 408 ],
            "I2": [ 409 ],
            "I3": [ 410 ],
            "O": [ 396 ]
          }
        },
        "cpu.master_d_WVALID_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 411 ],
            "I1": [ 412 ],
            "I2": [ 413 ],
            "I3": [ 414 ],
            "O": [ 395 ]
          }
        },
        "cpu.master_d_WVALID_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 415 ],
            "I2": [ 416 ],
            "I3": [ 417 ],
            "O": [ 418 ]
          }
        },
        "cpu.master_d_WVALID_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 419 ],
            "I1": [ 420 ],
            "I2": [ 421 ],
            "I3": [ 422 ],
            "O": [ 417 ]
          }
        },
        "cpu.master_d_WVALID_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 423 ],
            "I1": [ 424 ],
            "I2": [ 425 ],
            "I3": [ 426 ],
            "O": [ 416 ]
          }
        },
        "cpu.master_d_WVALID_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 427 ],
            "I1": [ 428 ],
            "I2": [ 429 ],
            "I3": [ 430 ],
            "O": [ 415 ]
          }
        },
        "cpu.master_d_WVALID_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 431 ],
            "I3": [ 432 ],
            "O": [ 7 ]
          }
        },
        "cpu.memory_xactor_f_rd_addr.count_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:962.43-970.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 433 ],
            "E": [ 434 ],
            "Q": [ 435 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_rd_addr.count_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:962.43-970.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 436 ],
            "E": [ 434 ],
            "Q": [ 437 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_rd_addr.count_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 437 ],
            "O": [ 436 ]
          }
        },
        "cpu.memory_xactor_f_rd_addr.count_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 438 ],
            "I2": [ 437 ],
            "I3": [ 435 ],
            "O": [ 433 ]
          }
        },
        "cpu.memory_xactor_f_rd_addr.count_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 437 ],
            "I2": [ 435 ],
            "I3": [ 438 ],
            "O": [ 434 ]
          }
        },
        "cpu.memory_xactor_f_rd_addr.count_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 368 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 438 ]
          }
        },
        "cpu.memory_xactor_f_rd_data.count_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:973.43-981.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 439 ],
            "E": [ 440 ],
            "Q": [ 441 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_rd_data.count_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:973.43-981.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 442 ],
            "E": [ 440 ],
            "Q": [ 443 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_rd_data.count_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 443 ],
            "O": [ 442 ]
          }
        },
        "cpu.memory_xactor_f_rd_data.count_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 444 ],
            "I2": [ 441 ],
            "I3": [ 443 ],
            "O": [ 439 ]
          }
        },
        "cpu.memory_xactor_f_rd_data.count_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 444 ],
            "I3": [ 441 ],
            "O": [ 440 ]
          }
        },
        "cpu.memory_xactor_f_rd_data.count_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 364 ],
            "I1": [ 366 ],
            "I2": [ 443 ],
            "I3": [ 441 ],
            "O": [ 445 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.count_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 446 ],
            "E": [ 447 ],
            "Q": [ 387 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.count_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 448 ],
            "E": [ 447 ],
            "Q": [ 386 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.count_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 386 ],
            "O": [ 448 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.count_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 386 ],
            "I3": [ 387 ],
            "O": [ 446 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 449 ],
            "E": [ 450 ],
            "Q": [ 393 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 451 ],
            "E": [ 450 ],
            "Q": [ 430 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 452 ],
            "E": [ 450 ],
            "Q": [ 422 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 453 ],
            "E": [ 450 ],
            "Q": [ 421 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 454 ],
            "E": [ 450 ],
            "Q": [ 420 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 455 ],
            "E": [ 450 ],
            "Q": [ 419 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 456 ],
            "E": [ 450 ],
            "Q": [ 406 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 457 ],
            "E": [ 450 ],
            "Q": [ 405 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 458 ],
            "E": [ 450 ],
            "Q": [ 404 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 459 ],
            "E": [ 450 ],
            "Q": [ 403 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 460 ],
            "E": [ 450 ],
            "Q": [ 402 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 461 ],
            "E": [ 450 ],
            "Q": [ 401 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 462 ],
            "E": [ 450 ],
            "Q": [ 429 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 463 ],
            "E": [ 450 ],
            "Q": [ 400 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 464 ],
            "E": [ 450 ],
            "Q": [ 399 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 465 ],
            "E": [ 450 ],
            "Q": [ 414 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 466 ],
            "E": [ 450 ],
            "Q": [ 413 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 467 ],
            "E": [ 450 ],
            "Q": [ 412 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 468 ],
            "E": [ 450 ],
            "Q": [ 411 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 469 ],
            "E": [ 450 ],
            "Q": [ 410 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 470 ],
            "E": [ 450 ],
            "Q": [ 409 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 471 ],
            "E": [ 450 ],
            "Q": [ 408 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 472 ],
            "E": [ 450 ],
            "Q": [ 407 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 473 ],
            "E": [ 450 ],
            "Q": [ 394 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 474 ],
            "E": [ 450 ],
            "Q": [ 392 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 475 ],
            "E": [ 450 ],
            "Q": [ 391 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 476 ],
            "E": [ 450 ],
            "Q": [ 428 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 477 ],
            "E": [ 450 ],
            "Q": [ 427 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 478 ],
            "E": [ 450 ],
            "Q": [ 426 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 479 ],
            "E": [ 450 ],
            "Q": [ 425 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 480 ],
            "E": [ 450 ],
            "Q": [ 424 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 481 ],
            "E": [ 450 ],
            "Q": [ 423 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.wptr_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 482 ],
            "E": [ 447 ],
            "Q": [ 483 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.wptr_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 483 ],
            "I3": [ 447 ],
            "O": [ 450 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.wptr_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 483 ],
            "O": [ 482 ]
          }
        },
        "cpu.memory_xactor_f_wr_addr.write_en_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 368 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 447 ]
          }
        },
        "cpu.memory_xactor_f_wr_data.count_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:995.43-1003.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 484 ],
            "E": [ 447 ],
            "Q": [ 432 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_data.count_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:995.43-1003.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 485 ],
            "E": [ 447 ],
            "Q": [ 431 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_data.count_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 431 ],
            "O": [ 485 ]
          }
        },
        "cpu.memory_xactor_f_wr_data.count_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 431 ],
            "I3": [ 432 ],
            "O": [ 484 ]
          }
        },
        "cpu.memory_xactor_f_wr_data.mem[0]_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:995.43-1003.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 486 ],
            "E": [ 487 ],
            "Q": [ 488 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_data.mem[0]_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:995.43-1003.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 489 ],
            "E": [ 487 ],
            "Q": [ 490 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_data.mem[0]_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:995.43-1003.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 491 ],
            "E": [ 487 ],
            "Q": [ 492 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_data.mem[0]_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:995.43-1003.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 493 ],
            "E": [ 487 ],
            "Q": [ 494 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_data.mem[0]_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:995.43-1003.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 495 ],
            "E": [ 487 ],
            "Q": [ 496 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_data.mem[0]_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:995.43-1003.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 497 ],
            "E": [ 487 ],
            "Q": [ 498 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_data.mem[0]_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:995.43-1003.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 499 ],
            "E": [ 487 ],
            "Q": [ 500 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_data.mem[0]_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:995.43-1003.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 501 ],
            "E": [ 487 ],
            "Q": [ 502 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_data.wptr_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:995.43-1003.53|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 503 ],
            "E": [ 447 ],
            "Q": [ 504 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_data.wptr_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 504 ],
            "I3": [ 447 ],
            "O": [ 487 ]
          }
        },
        "cpu.memory_xactor_f_wr_data.wptr_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 504 ],
            "O": [ 503 ]
          }
        },
        "cpu.memory_xactor_f_wr_resp.count_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:1006.42-1014.52|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 505 ],
            "E": [ 506 ],
            "Q": [ 507 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_resp.count_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:1006.42-1014.52|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 508 ],
            "E": [ 506 ],
            "Q": [ 509 ],
            "R": [ 3 ]
          }
        },
        "cpu.memory_xactor_f_wr_resp.count_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 509 ],
            "O": [ 508 ]
          }
        },
        "cpu.memory_xactor_f_wr_resp.count_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 510 ],
            "I2": [ 507 ],
            "I3": [ 509 ],
            "O": [ 505 ]
          }
        },
        "cpu.memory_xactor_f_wr_resp.count_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 510 ],
            "I3": [ 507 ],
            "O": [ 506 ]
          }
        },
        "cpu.memory_xactor_f_wr_resp.count_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 509 ],
            "I1": [ 507 ],
            "I2": [ 364 ],
            "I3": [ 366 ],
            "O": [ 511 ]
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 512 ],
            "I1": [ 513 ],
            "I2": [ 514 ],
            "I3": [ 515 ],
            "O": [ 516 ]
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 517 ],
            "I3": [ 514 ],
            "O": [ 518 ]
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 262 ],
            "I1": [ 264 ],
            "I2": [ 519 ],
            "I3": [ 520 ],
            "O": [ 174 ]
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 273 ],
            "I1": [ 275 ],
            "I2": [ 173 ],
            "I3": [ 171 ],
            "O": [ 520 ]
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 521 ],
            "I2": [ 522 ],
            "I3": [ 523 ],
            "O": [ 514 ]
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 515 ],
            "O": [ 525 ]
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 526 ],
            "I1": [ 527 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 529 ]
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 530 ],
            "I1": [ 531 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 532 ]
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 533 ],
            "I1": [ 534 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 535 ]
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 536 ],
            "I1": [ 537 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 538 ]
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 539 ],
            "I1": [ 540 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 541 ]
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 542 ],
            "I1": [ 543 ],
            "I2": [ 544 ],
            "I3": [ 528 ],
            "O": [ 524 ]
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 545 ],
            "I3": [ 546 ],
            "O": [ 515 ]
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 547 ],
            "I3": [ 548 ],
            "O": [ 544 ]
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_3_connect_ena_data_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 522 ],
            "I3": [ 549 ],
            "O": [ 550 ]
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:472.28-480.30|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 551 ],
            "E": [ 516 ],
            "Q": [ 552 ]
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:472.28-480.30|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 553 ],
            "E": [ 516 ],
            "Q": [ 554 ]
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 555 ],
            "I2": [ 556 ],
            "I3": [ 554 ],
            "O": [ 557 ]
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 552 ],
            "O": [ 559 ]
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 560 ],
            "O": [ 561 ]
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 562 ],
            "I1": [ 563 ],
            "I2": [ 564 ],
            "I3": [ 565 ],
            "O": [ 566 ]
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 567 ],
            "I2": [ 568 ],
            "I3": [ 569 ],
            "O": [ 564 ]
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 567 ],
            "I2": [ 570 ],
            "I3": [ 571 ],
            "O": [ 565 ]
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 572 ],
            "I1": [ 573 ],
            "I2": [ 574 ],
            "I3": [ 575 ],
            "O": [ 567 ]
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 576 ],
            "I1": [ 577 ],
            "I2": [ 578 ],
            "I3": [ 579 ],
            "O": [ 580 ]
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 581 ],
            "I2": [ 555 ],
            "I3": [ 556 ],
            "O": [ 582 ]
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 562 ],
            "I1": [ 583 ],
            "I2": [ 584 ],
            "I3": [ 585 ],
            "O": [ 586 ]
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 567 ],
            "I2": [ 568 ],
            "I3": [ 587 ],
            "O": [ 585 ]
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 567 ],
            "I2": [ 570 ],
            "I3": [ 588 ],
            "O": [ 584 ]
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 567 ],
            "I3": [ 589 ],
            "O": [ 562 ]
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 576 ],
            "I1": [ 590 ],
            "I2": [ 591 ],
            "I3": [ 579 ],
            "O": [ 592 ]
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 567 ],
            "I3": [ 593 ],
            "O": [ 579 ]
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 567 ],
            "I3": [ 594 ],
            "O": [ 576 ]
          }
        },
        "cpu.riscv.fifof.empty_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:472.28-480.30|FIFOL1.v:74.4-95.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 516 ],
            "E": [ 595 ],
            "Q": [ 596 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.fifof.empty_reg_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 596 ],
            "I1": [ 598 ],
            "I2": [ 599 ],
            "I3": [ 600 ],
            "O": [ 521 ]
          }
        },
        "cpu.riscv.fifof.empty_reg_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 596 ],
            "I1": [ 598 ],
            "I2": [ 599 ],
            "I3": [ 600 ],
            "O": [ 601 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 312 ],
            "E": [ 516 ],
            "Q": [ 602 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 313 ],
            "E": [ 516 ],
            "Q": [ 603 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 604 ],
            "E": [ 516 ],
            "Q": [ 605 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 606 ],
            "E": [ 516 ],
            "Q": [ 607 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 608 ],
            "E": [ 516 ],
            "Q": [ 609 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 610 ],
            "E": [ 516 ],
            "Q": [ 611 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 612 ],
            "E": [ 516 ],
            "Q": [ 560 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 613 ],
            "E": [ 516 ],
            "Q": [ 614 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 615 ],
            "E": [ 516 ],
            "Q": [ 616 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 617 ],
            "E": [ 516 ],
            "Q": [ 618 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 619 ],
            "E": [ 516 ],
            "Q": [ 620 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 621 ],
            "E": [ 516 ],
            "Q": [ 622 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 623 ],
            "E": [ 516 ],
            "Q": [ 624 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 625 ],
            "E": [ 516 ],
            "Q": [ 626 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 627 ],
            "E": [ 516 ],
            "Q": [ 628 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 629 ],
            "E": [ 516 ],
            "Q": [ 630 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 631 ],
            "E": [ 516 ],
            "Q": [ 632 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 633 ],
            "E": [ 516 ],
            "Q": [ 634 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 635 ],
            "E": [ 516 ],
            "Q": [ 636 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 637 ],
            "E": [ 516 ],
            "Q": [ 638 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 639 ],
            "E": [ 516 ],
            "Q": [ 640 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 641 ],
            "E": [ 516 ],
            "Q": [ 642 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 643 ],
            "E": [ 516 ],
            "Q": [ 644 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 645 ],
            "E": [ 516 ],
            "Q": [ 646 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 647 ],
            "E": [ 516 ],
            "Q": [ 648 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 649 ],
            "E": [ 516 ],
            "Q": [ 650 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_32": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 651 ],
            "E": [ 516 ],
            "Q": [ 652 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_33": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 653 ],
            "E": [ 516 ],
            "Q": [ 654 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 655 ],
            "E": [ 516 ],
            "Q": [ 656 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 657 ],
            "E": [ 516 ],
            "Q": [ 658 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 659 ],
            "E": [ 516 ],
            "Q": [ 660 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 661 ],
            "E": [ 516 ],
            "Q": [ 662 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 663 ],
            "E": [ 516 ],
            "Q": [ 664 ]
          }
        },
        "cpu.riscv.fifof_1.D_OUT_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 665 ],
            "E": [ 516 ],
            "Q": [ 666 ]
          }
        },
        "cpu.riscv.fifof_1.empty_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:74.4-95.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 516 ],
            "E": [ 595 ],
            "Q": [ 598 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 667 ],
            "I1": [ 668 ],
            "I2": [ 669 ],
            "I3": [ 670 ],
            "O": [ 671 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 538 ],
            "I3": [ 535 ],
            "O": [ 672 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 532 ],
            "I2": [ 529 ],
            "I3": [ 541 ],
            "O": [ 667 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 541 ],
            "I2": [ 532 ],
            "I3": [ 529 ],
            "O": [ 673 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 541 ],
            "I1": [ 668 ],
            "I2": [ 532 ],
            "I3": [ 529 ],
            "O": [ 670 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 670 ],
            "I2": [ 674 ],
            "I3": [ 675 ],
            "O": [ 676 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 672 ],
            "I1": [ 541 ],
            "I2": [ 532 ],
            "I3": [ 529 ],
            "O": [ 675 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 677 ],
            "I1": [ 678 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 679 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 669 ],
            "I3": [ 680 ],
            "O": [ 674 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 681 ],
            "I2": [ 532 ],
            "I3": [ 529 ],
            "O": [ 682 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 683 ],
            "I2": [ 532 ],
            "I3": [ 529 ],
            "O": [ 669 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 684 ],
            "I2": [ 685 ],
            "I3": [ 683 ],
            "O": [ 686 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 532 ],
            "I3": [ 529 ],
            "O": [ 687 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 541 ],
            "I2": [ 538 ],
            "I3": [ 535 ],
            "O": [ 688 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 689 ],
            "I1": [ 690 ],
            "I2": [ 685 ],
            "I3": [ 691 ],
            "O": [ 692 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 541 ],
            "I2": [ 538 ],
            "I3": [ 535 ],
            "O": [ 683 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 529 ],
            "I2": [ 541 ],
            "I3": [ 668 ],
            "O": [ 680 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 689 ],
            "I3": [ 532 ],
            "O": [ 693 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 694 ],
            "I3": [ 681 ],
            "O": [ 690 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 541 ],
            "I3": [ 672 ],
            "O": [ 689 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 695 ],
            "I2": [ 696 ],
            "I3": [ 697 ],
            "O": [ 694 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 672 ],
            "I3": [ 541 ],
            "O": [ 681 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 698 ],
            "I1": [ 699 ],
            "I2": [ 700 ],
            "I3": [ 701 ],
            "O": [ 697 ]
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 535 ],
            "I3": [ 538 ],
            "O": [ 668 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 700 ],
            "E": [ 516 ],
            "Q": [ 702 ],
            "R": [ 680 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 696 ],
            "E": [ 516 ],
            "Q": [ 703 ],
            "R": [ 680 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 704 ],
            "E": [ 516 ],
            "Q": [ 705 ],
            "R": [ 706 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 707 ],
            "E": [ 516 ],
            "Q": [ 708 ],
            "R": [ 693 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 709 ],
            "E": [ 516 ],
            "Q": [ 710 ],
            "R": [ 693 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 711 ],
            "E": [ 516 ],
            "Q": [ 712 ],
            "R": [ 693 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 713 ],
            "E": [ 516 ],
            "Q": [ 714 ],
            "R": [ 693 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 715 ],
            "E": [ 516 ],
            "Q": [ 716 ],
            "R": [ 693 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 699 ],
            "E": [ 516 ],
            "Q": [ 717 ],
            "R": [ "0" ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 718 ],
            "E": [ 516 ],
            "Q": [ 719 ],
            "R": [ "0" ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 720 ],
            "E": [ 516 ],
            "Q": [ 721 ],
            "R": [ "0" ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 722 ],
            "E": [ 516 ],
            "Q": [ 723 ],
            "R": [ "0" ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 695 ],
            "E": [ 516 ],
            "Q": [ 724 ],
            "R": [ 680 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 725 ],
            "E": [ 516 ],
            "Q": [ 726 ],
            "R": [ "0" ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 727 ],
            "E": [ 516 ],
            "Q": [ 728 ],
            "R": [ "0" ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 729 ],
            "E": [ 516 ],
            "Q": [ 730 ],
            "R": [ "0" ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 731 ],
            "E": [ 516 ],
            "Q": [ 732 ],
            "R": [ "0" ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 733 ],
            "E": [ 516 ],
            "Q": [ 734 ],
            "R": [ "0" ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 735 ],
            "E": [ 516 ],
            "Q": [ 736 ],
            "R": [ "0" ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 737 ],
            "E": [ 516 ],
            "Q": [ 738 ],
            "R": [ "0" ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 739 ],
            "E": [ 516 ],
            "Q": [ 740 ],
            "R": [ "0" ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 741 ],
            "E": [ 516 ],
            "Q": [ 742 ],
            "R": [ "0" ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 743 ],
            "E": [ 516 ],
            "Q": [ 744 ],
            "R": [ "0" ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 698 ],
            "E": [ 516 ],
            "Q": [ 745 ],
            "R": [ 680 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 684 ],
            "E": [ 516 ],
            "Q": [ 746 ],
            "R": [ 747 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_30_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 529 ],
            "I2": [ 541 ],
            "I3": [ 672 ],
            "O": [ 748 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 701 ],
            "E": [ 516 ],
            "Q": [ 749 ],
            "R": [ 680 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 699 ],
            "E": [ 516 ],
            "Q": [ 750 ],
            "R": [ 680 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 751 ],
            "E": [ 516 ],
            "Q": [ 752 ],
            "R": [ 753 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 753 ],
            "O": [ 751 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 754 ],
            "E": [ 516 ],
            "Q": [ 755 ],
            "R": [ 753 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_7_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 669 ],
            "I2": [ 670 ],
            "I3": [ 754 ],
            "O": [ 756 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 673 ],
            "I1": [ 667 ],
            "I2": [ 672 ],
            "I3": [ 680 ],
            "O": [ 757 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 673 ],
            "I2": [ 538 ],
            "I3": [ 535 ],
            "O": [ 754 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_7_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 529 ],
            "I2": [ 693 ],
            "I3": [ 754 ],
            "O": [ 753 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 757 ],
            "E": [ 516 ],
            "Q": [ 556 ],
            "R": [ 758 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 756 ],
            "E": [ 516 ],
            "Q": [ 555 ],
            "R": [ 758 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_9_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 757 ],
            "O": [ 758 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 759 ],
            "E": [ 516 ],
            "Q": [ 760 ],
            "S": [ 706 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 761 ],
            "E": [ 516 ],
            "Q": [ 577 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 762 ],
            "E": [ 516 ],
            "Q": [ 569 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 671 ],
            "E": [ 516 ],
            "Q": [ 558 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 763 ],
            "E": [ 516 ],
            "Q": [ 764 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 765 ],
            "E": [ 516 ],
            "Q": [ 766 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 767 ],
            "E": [ 516 ],
            "Q": [ 768 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 769 ],
            "E": [ 516 ],
            "Q": [ 770 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 771 ],
            "E": [ 516 ],
            "Q": [ 772 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 773 ],
            "E": [ 516 ],
            "Q": [ 774 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 775 ],
            "E": [ 516 ],
            "Q": [ 776 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 777 ],
            "E": [ 516 ],
            "Q": [ 778 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 779 ],
            "E": [ 516 ],
            "Q": [ 780 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 781 ],
            "E": [ 516 ],
            "Q": [ 578 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 782 ],
            "E": [ 516 ],
            "Q": [ 783 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 784 ],
            "E": [ 516 ],
            "Q": [ 785 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 786 ],
            "E": [ 516 ],
            "Q": [ 787 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 788 ],
            "E": [ 516 ],
            "Q": [ 581 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 789 ],
            "E": [ 516 ],
            "Q": [ 790 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 791 ],
            "E": [ 516 ],
            "Q": [ 563 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 792 ],
            "E": [ 516 ],
            "Q": [ 571 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 793 ],
            "E": [ 516 ],
            "Q": [ 590 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 794 ],
            "E": [ 516 ],
            "Q": [ 587 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 795 ],
            "E": [ 516 ],
            "Q": [ 591 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 796 ],
            "E": [ 516 ],
            "Q": [ 583 ]
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 797 ],
            "E": [ 516 ],
            "Q": [ 588 ]
          }
        },
        "cpu.riscv.fifof_2.empty_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:74.4-95.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 516 ],
            "E": [ 595 ],
            "Q": [ 599 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 638 ],
            "E": [ 550 ],
            "Q": [ 798 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 640 ],
            "E": [ 550 ],
            "Q": [ 799 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 712 ],
            "E": [ 550 ],
            "Q": [ 593 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 714 ],
            "E": [ 550 ],
            "Q": [ 589 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 716 ],
            "E": [ 550 ],
            "Q": [ 570 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 800 ],
            "E": [ 550 ],
            "Q": [ 801 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 624 ],
            "E": [ 550 ],
            "Q": [ 802 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 646 ],
            "E": [ 550 ],
            "Q": [ 803 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 656 ],
            "E": [ 550 ],
            "Q": [ 804 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 658 ],
            "E": [ 550 ],
            "Q": [ 805 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 660 ],
            "E": [ 550 ],
            "Q": [ 806 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 662 ],
            "E": [ 550 ],
            "Q": [ 807 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 642 ],
            "E": [ 550 ],
            "Q": [ 808 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 664 ],
            "E": [ 550 ],
            "Q": [ 809 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 666 ],
            "E": [ 550 ],
            "Q": [ 810 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 605 ],
            "E": [ 550 ],
            "Q": [ 811 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 607 ],
            "E": [ 550 ],
            "Q": [ 812 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 609 ],
            "E": [ 550 ],
            "Q": [ 813 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 611 ],
            "E": [ 550 ],
            "Q": [ 814 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 560 ],
            "E": [ 550 ],
            "Q": [ 815 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 614 ],
            "E": [ 550 ],
            "Q": [ 816 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 616 ],
            "E": [ 550 ],
            "Q": [ 817 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 618 ],
            "E": [ 550 ],
            "Q": [ 818 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 644 ],
            "E": [ 550 ],
            "Q": [ 819 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 620 ],
            "E": [ 550 ],
            "Q": [ 820 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 622 ],
            "E": [ 550 ],
            "Q": [ 821 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_32": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 626 ],
            "E": [ 550 ],
            "Q": [ 822 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_33": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 628 ],
            "E": [ 550 ],
            "Q": [ 823 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_34": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 630 ],
            "E": [ 550 ],
            "Q": [ 824 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_35": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 632 ],
            "E": [ 550 ],
            "Q": [ 825 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_36": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 634 ],
            "E": [ 550 ],
            "Q": [ 826 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_37": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 636 ],
            "E": [ 550 ],
            "Q": [ 827 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 648 ],
            "E": [ 550 ],
            "Q": [ 828 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 650 ],
            "E": [ 550 ],
            "Q": [ 829 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 652 ],
            "E": [ 550 ],
            "Q": [ 830 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 654 ],
            "E": [ 550 ],
            "Q": [ 831 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 708 ],
            "E": [ 550 ],
            "Q": [ 594 ]
          }
        },
        "cpu.riscv.fifof_3.D_OUT_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 710 ],
            "E": [ 550 ],
            "Q": [ 568 ]
          }
        },
        "cpu.riscv.fifof_3.empty_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:74.4-95.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 550 ],
            "E": [ 832 ],
            "Q": [ 833 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.fifof_3.empty_reg_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 833 ],
            "I2": [ 834 ],
            "I3": [ 835 ],
            "O": [ 573 ]
          }
        },
        "cpu.riscv.fifof_3.empty_reg_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 836 ],
            "I2": [ 837 ],
            "I3": [ 838 ],
            "O": [ 839 ]
          }
        },
        "cpu.riscv.fifof_3.empty_reg_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 572 ],
            "I2": [ 574 ],
            "I3": [ 840 ],
            "O": [ 841 ]
          }
        },
        "cpu.riscv.fifof_4.D_OUT_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:516.28-524.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 755 ],
            "E": [ 550 ],
            "Q": [ 842 ]
          }
        },
        "cpu.riscv.fifof_4.D_OUT_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:516.28-524.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 752 ],
            "E": [ 550 ],
            "Q": [ 843 ]
          }
        },
        "cpu.riscv.fifof_4.D_OUT_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 842 ],
            "I3": [ 843 ],
            "O": [ 572 ]
          }
        },
        "cpu.riscv.fifof_4.empty_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:516.28-524.34|FIFOL1.v:74.4-95.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 550 ],
            "E": [ 832 ],
            "Q": [ 834 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.fifof_5.empty_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:527.28-535.34|FIFOL1.v:74.4-95.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 516 ],
            "E": [ 595 ],
            "Q": [ 600 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.fifof_6.empty_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:538.28-546.34|FIFOL1.v:74.4-95.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 550 ],
            "E": [ 832 ],
            "Q": [ 835 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.fifof_6.empty_reg_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 550 ],
            "I2": [ 844 ],
            "I3": [ 3 ],
            "O": [ 832 ]
          }
        },
        "cpu.riscv.fifof_6.empty_reg_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 835 ],
            "I1": [ 833 ],
            "I2": [ 834 ],
            "I3": [ 844 ],
            "O": [ 845 ]
          }
        },
        "cpu.riscv.fifof_6.empty_reg_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 839 ],
            "I1": [ 572 ],
            "I2": [ 574 ],
            "I3": [ 573 ],
            "O": [ 844 ]
          }
        },
        "cpu.riscv.fifof_6.empty_reg_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 373 ],
            "I3": [ 846 ],
            "O": [ 367 ]
          }
        },
        "cpu.riscv.stage1.IF_chk_interrupt_7_BIT_1_8_OR_ff_memory_respon_ETC___d68_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 847 ],
            "I1": [ 669 ],
            "I2": [ 706 ],
            "I3": [ 525 ],
            "O": [ 767 ]
          }
        },
        "cpu.riscv.stage1.IF_chk_interrupt_7_BIT_1_8_OR_ff_memory_respon_ETC___d68_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 706 ],
            "I3": [ 848 ],
            "O": [ 765 ]
          }
        },
        "cpu.riscv.stage1.IF_chk_interrupt_7_BIT_1_8_OR_ff_memory_respon_ETC___d68_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 706 ],
            "I3": [ 849 ],
            "O": [ 763 ]
          }
        },
        "cpu.riscv.stage1.IF_chk_interrupt_7_BIT_1_8_OR_ff_memory_respon_ETC___d68_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 686 ],
            "I1": [ 529 ],
            "I2": [ 532 ],
            "I3": [ 850 ],
            "O": [ 847 ]
          }
        },
        "cpu.riscv.stage1.IF_chk_interrupt_7_BIT_1_8_OR_ff_memory_respon_ETC___d68_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 684 ],
            "I1": [ 851 ],
            "I2": [ 689 ],
            "I3": [ 532 ],
            "O": [ 850 ]
          }
        },
        "cpu.riscv.stage1.IF_chk_interrupt_7_BIT_1_8_OR_ff_memory_respon_ETC___d68_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 684 ],
            "I2": [ 851 ],
            "I3": [ 689 ],
            "O": [ 852 ]
          }
        },
        "cpu.riscv.stage1.IF_chk_interrupt_7_BIT_1_8_OR_ff_memory_respon_ETC___d68_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 690 ],
            "I2": [ 852 ],
            "I3": [ 688 ],
            "O": [ 853 ]
          }
        },
        "cpu.riscv.stage1.IF_chk_interrupt_7_BIT_1_8_OR_ff_memory_respon_ETC___d68_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 853 ],
            "I1": [ 532 ],
            "I2": [ 529 ],
            "I3": [ 525 ],
            "O": [ 854 ]
          }
        },
        "cpu.riscv.stage1.IF_chk_interrupt_7_BIT_1_8_OR_ff_memory_respon_ETC___d68_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 855 ],
            "I2": [ 856 ],
            "I3": [ 529 ],
            "O": [ 857 ]
          }
        },
        "cpu.riscv.stage1.IF_chk_interrupt_7_BIT_1_8_OR_ff_memory_respon_ETC___d68_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 685 ],
            "I3": [ 691 ],
            "O": [ 851 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_fabric_request_port1__write_1__SEL_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 858 ],
            "I2": [ 859 ],
            "I3": [ 276 ],
            "O": [ 860 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_fabric_request_port1__write_1__SEL_1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 861 ],
            "I1": [ 862 ],
            "I2": [ 863 ],
            "I3": [ 864 ],
            "O": [ 858 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 629 ],
            "I3": [ 865 ],
            "O": [ 866 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 631 ],
            "I3": [ 867 ],
            "O": [ 868 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 655 ],
            "I3": [ 869 ],
            "O": [ 870 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 657 ],
            "I3": [ 871 ],
            "O": [ 872 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 659 ],
            "I3": [ 873 ],
            "O": [ 874 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 661 ],
            "I3": [ 875 ],
            "O": [ 876 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 663 ],
            "I3": [ 877 ],
            "O": [ 878 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 665 ],
            "I3": [ 879 ],
            "O": [ 880 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 604 ],
            "I3": [ 881 ],
            "O": [ 882 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 606 ],
            "I3": [ 883 ],
            "O": [ 884 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 647 ],
            "I3": [ 649 ],
            "O": [ 885 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 608 ],
            "I3": [ 886 ],
            "O": [ 887 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 633 ],
            "I3": [ 888 ],
            "O": [ 889 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 610 ],
            "I3": [ 890 ],
            "O": [ 891 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 612 ],
            "I3": [ 892 ],
            "O": [ 893 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 613 ],
            "I3": [ 894 ],
            "O": [ 895 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 615 ],
            "I3": [ 896 ],
            "O": [ 897 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 617 ],
            "I3": [ 898 ],
            "O": [ 899 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 619 ],
            "I3": [ 900 ],
            "O": [ 901 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 621 ],
            "I3": [ 902 ],
            "O": [ 903 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 625 ],
            "I3": [ 904 ],
            "O": [ 905 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 627 ],
            "I3": [ 906 ],
            "O": [ 907 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 635 ],
            "I3": [ 908 ],
            "O": [ 909 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 637 ],
            "I3": [ 910 ],
            "O": [ 911 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 639 ],
            "I3": [ 912 ],
            "O": [ 913 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 641 ],
            "I3": [ 914 ],
            "O": [ 915 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 643 ],
            "I3": [ 916 ],
            "O": [ 917 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 623 ],
            "I3": [ 918 ],
            "O": [ 919 ]
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 645 ],
            "I3": [ 920 ],
            "O": [ 921 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 174 ],
            "O": [ 922 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 177 ],
            "I1": [ 229 ],
            "I2": [ 256 ],
            "I3": [ 174 ],
            "O": [ 923 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 924 ],
            "I2": [ 925 ],
            "I3": [ 174 ],
            "O": [ 926 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_10_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 325 ],
            "I2": [ 355 ],
            "I3": [ 267 ],
            "O": [ 924 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_10_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 223 ],
            "I2": [ 252 ],
            "I3": [ 256 ],
            "O": [ 925 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 927 ],
            "I2": [ 928 ],
            "I3": [ 174 ],
            "O": [ 929 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_11_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 327 ],
            "I2": [ 356 ],
            "I3": [ 267 ],
            "O": [ 927 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_11_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 225 ],
            "I2": [ 253 ],
            "I3": [ 256 ],
            "O": [ 928 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 285 ],
            "I1": [ 331 ],
            "I2": [ 174 ],
            "I3": [ 267 ],
            "O": [ 930 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 931 ],
            "I2": [ 932 ],
            "I3": [ 174 ],
            "O": [ 933 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_13_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 287 ],
            "I2": [ 332 ],
            "I3": [ 267 ],
            "O": [ 931 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_13_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 227 ],
            "I2": [ 254 ],
            "I3": [ 256 ],
            "O": [ 932 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 934 ],
            "I2": [ 935 ],
            "I3": [ 174 ],
            "O": [ 936 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_14_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 289 ],
            "I2": [ 333 ],
            "I3": [ 267 ],
            "O": [ 934 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_14_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 181 ],
            "I2": [ 231 ],
            "I3": [ 256 ],
            "O": [ 935 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 937 ],
            "I2": [ 938 ],
            "I3": [ 174 ],
            "O": [ 939 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_15_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 291 ],
            "I2": [ 334 ],
            "I3": [ 267 ],
            "O": [ 937 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_15_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 183 ],
            "I2": [ 232 ],
            "I3": [ 256 ],
            "O": [ 938 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 940 ],
            "I2": [ 941 ],
            "I3": [ 174 ],
            "O": [ 942 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_16_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 293 ],
            "I2": [ 335 ],
            "I3": [ 267 ],
            "O": [ 940 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_16_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 185 ],
            "I2": [ 233 ],
            "I3": [ 256 ],
            "O": [ 941 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 295 ],
            "I1": [ 336 ],
            "I2": [ 174 ],
            "I3": [ 267 ],
            "O": [ 943 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 944 ],
            "I2": [ 945 ],
            "I3": [ 174 ],
            "O": [ 946 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_18_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 297 ],
            "I2": [ 337 ],
            "I3": [ 267 ],
            "O": [ 944 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_18_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 187 ],
            "I2": [ 234 ],
            "I3": [ 256 ],
            "O": [ 945 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 947 ],
            "I2": [ 948 ],
            "I3": [ 174 ],
            "O": [ 949 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_19_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 299 ],
            "I2": [ 338 ],
            "I3": [ 267 ],
            "O": [ 947 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_19_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 189 ],
            "I2": [ 235 ],
            "I3": [ 256 ],
            "O": [ 948 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 281 ],
            "I1": [ 329 ],
            "I2": [ 174 ],
            "I3": [ 267 ],
            "O": [ 950 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 300 ],
            "I1": [ 339 ],
            "I2": [ 174 ],
            "I3": [ 267 ],
            "O": [ 951 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 952 ],
            "I2": [ 953 ],
            "I3": [ 174 ],
            "O": [ 954 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_21_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 301 ],
            "I2": [ 340 ],
            "I3": [ 267 ],
            "O": [ 952 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_21_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 191 ],
            "I2": [ 236 ],
            "I3": [ 256 ],
            "O": [ 953 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 955 ],
            "I2": [ 956 ],
            "I3": [ 174 ],
            "O": [ 957 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_22_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 304 ],
            "I2": [ 342 ],
            "I3": [ 267 ],
            "O": [ 955 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_22_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 193 ],
            "I2": [ 237 ],
            "I3": [ 256 ],
            "O": [ 956 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 958 ],
            "I2": [ 959 ],
            "I3": [ 174 ],
            "O": [ 960 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_23_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 305 ],
            "I2": [ 343 ],
            "I3": [ 267 ],
            "O": [ 958 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_23_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 195 ],
            "I2": [ 238 ],
            "I3": [ 256 ],
            "O": [ 959 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 961 ],
            "I2": [ 962 ],
            "I3": [ 174 ],
            "O": [ 963 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_24_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 306 ],
            "I2": [ 344 ],
            "I3": [ 267 ],
            "O": [ 961 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_24_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 197 ],
            "I2": [ 239 ],
            "I3": [ 256 ],
            "O": [ 962 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 964 ],
            "I2": [ 965 ],
            "I3": [ 174 ],
            "O": [ 966 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_25_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 345 ],
            "I3": [ 267 ],
            "O": [ 964 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_25_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 199 ],
            "I2": [ 240 ],
            "I3": [ 256 ],
            "O": [ 965 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 967 ],
            "I2": [ 968 ],
            "I3": [ 174 ],
            "O": [ 969 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_26_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 308 ],
            "I2": [ 346 ],
            "I3": [ 267 ],
            "O": [ 967 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_26_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 203 ],
            "I2": [ 242 ],
            "I3": [ 256 ],
            "O": [ 968 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 970 ],
            "I2": [ 971 ],
            "I3": [ 174 ],
            "O": [ 972 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_27_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 309 ],
            "I2": [ 347 ],
            "I3": [ 267 ],
            "O": [ 970 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_27_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 205 ],
            "I2": [ 243 ],
            "I3": [ 256 ],
            "O": [ 971 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 973 ],
            "I2": [ 974 ],
            "I3": [ 174 ],
            "O": [ 975 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_28_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 310 ],
            "I2": [ 348 ],
            "I3": [ 267 ],
            "O": [ 973 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_28_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 244 ],
            "I3": [ 256 ],
            "O": [ 974 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 976 ],
            "I2": [ 977 ],
            "I3": [ 174 ],
            "O": [ 978 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_29_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 311 ],
            "I2": [ 349 ],
            "I3": [ 267 ],
            "O": [ 976 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_29_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 209 ],
            "I2": [ 245 ],
            "I3": [ 256 ],
            "O": [ 977 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 979 ],
            "I2": [ 980 ],
            "I3": [ 174 ],
            "O": [ 981 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 211 ],
            "I1": [ 246 ],
            "I2": [ 256 ],
            "I3": [ 174 ],
            "O": [ 982 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 213 ],
            "I1": [ 247 ],
            "I2": [ 256 ],
            "I3": [ 174 ],
            "O": [ 983 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 283 ],
            "I2": [ 330 ],
            "I3": [ 267 ],
            "O": [ 979 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 230 ],
            "I3": [ 256 ],
            "O": [ 980 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 303 ],
            "I1": [ 341 ],
            "I2": [ 174 ],
            "I3": [ 267 ],
            "O": [ 984 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 985 ],
            "I2": [ 986 ],
            "I3": [ 174 ],
            "O": [ 987 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_5_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 315 ],
            "I2": [ 350 ],
            "I3": [ 267 ],
            "O": [ 985 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_5_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 201 ],
            "I2": [ 241 ],
            "I3": [ 256 ],
            "O": [ 986 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 988 ],
            "I2": [ 989 ],
            "I3": [ 174 ],
            "O": [ 990 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_6_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 317 ],
            "I2": [ 351 ],
            "I3": [ 267 ],
            "O": [ 988 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_6_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 215 ],
            "I2": [ 248 ],
            "I3": [ 256 ],
            "O": [ 989 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 991 ],
            "I2": [ 992 ],
            "I3": [ 174 ],
            "O": [ 993 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_7_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 319 ],
            "I2": [ 352 ],
            "I3": [ 267 ],
            "O": [ 991 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_7_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 217 ],
            "I2": [ 249 ],
            "I3": [ 256 ],
            "O": [ 992 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 994 ],
            "I2": [ 995 ],
            "I3": [ 174 ],
            "O": [ 996 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_8_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 321 ],
            "I2": [ 353 ],
            "I3": [ 267 ],
            "O": [ 994 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_8_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 250 ],
            "I3": [ 256 ],
            "O": [ 995 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 997 ],
            "I2": [ 998 ],
            "I3": [ 174 ],
            "O": [ 999 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_9_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 323 ],
            "I2": [ 354 ],
            "I3": [ 267 ],
            "O": [ 997 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_9_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 221 ],
            "I2": [ 251 ],
            "I3": [ 256 ],
            "O": [ 998 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.count_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1000 ],
            "E": [ 1001 ],
            "Q": [ 519 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.count_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1002 ],
            "E": [ 1001 ],
            "Q": [ 1003 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.count_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1003 ],
            "O": [ 1002 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.count_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101110110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 174 ],
            "I1": [ 518 ],
            "I2": [ 519 ],
            "I3": [ 1003 ],
            "O": [ 1000 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.count_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 518 ],
            "I3": [ 174 ],
            "O": [ 1001 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 923 ],
            "E": [ 1004 ],
            "Q": [ 1005 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 950 ],
            "E": [ 1004 ],
            "Q": [ 1006 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 929 ],
            "E": [ 1004 ],
            "Q": [ 677 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 930 ],
            "E": [ 1004 ],
            "Q": [ 1007 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 933 ],
            "E": [ 1004 ],
            "Q": [ 1008 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 936 ],
            "E": [ 1004 ],
            "Q": [ 1009 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 939 ],
            "E": [ 1004 ],
            "Q": [ 1010 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 942 ],
            "E": [ 1004 ],
            "Q": [ 1011 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 943 ],
            "E": [ 1004 ],
            "Q": [ 1012 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 946 ],
            "E": [ 1004 ],
            "Q": [ 1013 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 949 ],
            "E": [ 1004 ],
            "Q": [ 1014 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 951 ],
            "E": [ 1004 ],
            "Q": [ 1015 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 981 ],
            "E": [ 1004 ],
            "Q": [ 1016 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 954 ],
            "E": [ 1004 ],
            "Q": [ 1017 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 957 ],
            "E": [ 1004 ],
            "Q": [ 1018 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 960 ],
            "E": [ 1004 ],
            "Q": [ 1019 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 963 ],
            "E": [ 1004 ],
            "Q": [ 1020 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 966 ],
            "E": [ 1004 ],
            "Q": [ 526 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 969 ],
            "E": [ 1004 ],
            "Q": [ 530 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 972 ],
            "E": [ 1004 ],
            "Q": [ 539 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 975 ],
            "E": [ 1004 ],
            "Q": [ 533 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 978 ],
            "E": [ 1004 ],
            "Q": [ 536 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 982 ],
            "E": [ 1004 ],
            "Q": [ 543 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 984 ],
            "E": [ 1004 ],
            "Q": [ 1021 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 983 ],
            "E": [ 1004 ],
            "Q": [ 542 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 268 ],
            "E": [ 1004 ],
            "Q": [ 1022 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_32": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 271 ],
            "E": [ 1004 ],
            "Q": [ 1023 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_33": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 922 ],
            "E": [ 1004 ],
            "Q": [ 1024 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 987 ],
            "E": [ 1004 ],
            "Q": [ 1025 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 990 ],
            "E": [ 1004 ],
            "Q": [ 1026 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 993 ],
            "E": [ 1004 ],
            "Q": [ 1027 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 996 ],
            "E": [ 1004 ],
            "Q": [ 1028 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 999 ],
            "E": [ 1004 ],
            "Q": [ 1029 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 926 ],
            "E": [ 1004 ],
            "Q": [ 1030 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 923 ],
            "E": [ 1031 ],
            "Q": [ 1032 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 950 ],
            "E": [ 1031 ],
            "Q": [ 1033 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 929 ],
            "E": [ 1031 ],
            "Q": [ 678 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 930 ],
            "E": [ 1031 ],
            "Q": [ 1034 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 933 ],
            "E": [ 1031 ],
            "Q": [ 1035 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 936 ],
            "E": [ 1031 ],
            "Q": [ 1036 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 939 ],
            "E": [ 1031 ],
            "Q": [ 1037 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 942 ],
            "E": [ 1031 ],
            "Q": [ 1038 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 943 ],
            "E": [ 1031 ],
            "Q": [ 1039 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 946 ],
            "E": [ 1031 ],
            "Q": [ 1040 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 949 ],
            "E": [ 1031 ],
            "Q": [ 1041 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 951 ],
            "E": [ 1031 ],
            "Q": [ 1042 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 981 ],
            "E": [ 1031 ],
            "Q": [ 1043 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 954 ],
            "E": [ 1031 ],
            "Q": [ 1044 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 957 ],
            "E": [ 1031 ],
            "Q": [ 1045 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 960 ],
            "E": [ 1031 ],
            "Q": [ 1046 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 963 ],
            "E": [ 1031 ],
            "Q": [ 1047 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 966 ],
            "E": [ 1031 ],
            "Q": [ 527 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 969 ],
            "E": [ 1031 ],
            "Q": [ 531 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 972 ],
            "E": [ 1031 ],
            "Q": [ 540 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 975 ],
            "E": [ 1031 ],
            "Q": [ 534 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 978 ],
            "E": [ 1031 ],
            "Q": [ 537 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 982 ],
            "E": [ 1031 ],
            "Q": [ 548 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 984 ],
            "E": [ 1031 ],
            "Q": [ 1048 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 983 ],
            "E": [ 1031 ],
            "Q": [ 547 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 268 ],
            "E": [ 1031 ],
            "Q": [ 1049 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_32": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 271 ],
            "E": [ 1031 ],
            "Q": [ 1050 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_33": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 922 ],
            "E": [ 1031 ],
            "Q": [ 1051 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 987 ],
            "E": [ 1031 ],
            "Q": [ 1052 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 990 ],
            "E": [ 1031 ],
            "Q": [ 1053 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 993 ],
            "E": [ 1031 ],
            "Q": [ 1054 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 996 ],
            "E": [ 1031 ],
            "Q": [ 1055 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 999 ],
            "E": [ 1031 ],
            "Q": [ 1056 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 926 ],
            "E": [ 1031 ],
            "Q": [ 1057 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.rptr_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1058 ],
            "E": [ 518 ],
            "Q": [ 528 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.rptr_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 528 ],
            "O": [ 1058 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.wptr_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1059 ],
            "E": [ 174 ],
            "Q": [ 1060 ],
            "R": [ 3 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.wptr_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1060 ],
            "O": [ 1059 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.wptr_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1060 ],
            "I3": [ 174 ],
            "O": [ 1004 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response.wptr_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 174 ],
            "I3": [ 1060 ],
            "O": [ 1031 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response_D_OUT_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1061 ],
            "I3": [ 706 ],
            "O": [ 747 ]
          }
        },
        "cpu.riscv.stage1.ff_memory_response_D_OUT_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1024 ],
            "I2": [ 1051 ],
            "I3": [ 528 ],
            "O": [ 706 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_0__ETC__q8_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 680 ],
            "I1": [ 1062 ],
            "I2": [ 707 ],
            "I3": [ 693 ],
            "O": [ 782 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_0__ETC__q8_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 680 ],
            "I1": [ 1063 ],
            "I2": [ 709 ],
            "I3": [ 693 ],
            "O": [ 784 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_0__ETC__q8_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 680 ],
            "I1": [ 1064 ],
            "I2": [ 711 ],
            "I3": [ 693 ],
            "O": [ 786 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_0__ETC__q8_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 680 ],
            "I1": [ 1065 ],
            "I2": [ 713 ],
            "I3": [ 693 ],
            "O": [ 788 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_de_ETC__q10_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1066 ],
            "I2": [ 699 ],
            "I3": [ 674 ],
            "O": [ 739 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_de_ETC__q10_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1067 ],
            "I2": [ 699 ],
            "I3": [ 674 ],
            "O": [ 741 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_de_ETC__q10_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1068 ],
            "I2": [ 699 ],
            "I3": [ 674 ],
            "O": [ 743 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_de_ETC__q9_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 699 ],
            "I2": [ 700 ],
            "I3": [ 680 ],
            "O": [ 718 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_de_ETC__q9_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 699 ],
            "I2": [ 696 ],
            "I3": [ 680 ],
            "O": [ 720 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_de_ETC__q9_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 699 ],
            "I2": [ 695 ],
            "I3": [ 680 ],
            "O": [ 722 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_de_ETC__q9_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 699 ],
            "I2": [ 698 ],
            "I3": [ 680 ],
            "O": [ 725 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_de_ETC__q9_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 699 ],
            "I2": [ 701 ],
            "I3": [ 680 ],
            "O": [ 727 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_de_ETC__q9_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 699 ],
            "I2": [ 1062 ],
            "I3": [ 680 ],
            "O": [ 729 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_de_ETC__q9_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 699 ],
            "I2": [ 1063 ],
            "I3": [ 680 ],
            "O": [ 731 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_de_ETC__q9_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 699 ],
            "I2": [ 1064 ],
            "I3": [ 680 ],
            "O": [ 733 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_de_ETC__q9_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 699 ],
            "I2": [ 1065 ],
            "I3": [ 680 ],
            "O": [ 735 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_de_ETC__q9_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 699 ],
            "I2": [ 679 ],
            "I3": [ 680 ],
            "O": [ 737 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.decoder_func_32_inst_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1015 ],
            "I1": [ 1042 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 707 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.decoder_func_32_inst_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1017 ],
            "I1": [ 1044 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 709 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.decoder_func_32_inst_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1025 ],
            "I1": [ 1052 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 698 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.decoder_func_32_inst_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1012 ],
            "I1": [ 1039 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 684 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.decoder_func_32_inst_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1018 ],
            "I1": [ 1045 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 711 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.decoder_func_32_inst_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1019 ],
            "I1": [ 1046 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 713 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.decoder_func_32_inst_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1020 ],
            "I1": [ 1047 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 715 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.decoder_func_32_inst_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1016 ],
            "I1": [ 1043 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 696 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.decoder_func_32_inst_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1021 ],
            "I1": [ 1048 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 695 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.decoder_func_32_inst_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1026 ],
            "I1": [ 1053 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 701 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.decoder_func_32_inst_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1006 ],
            "I1": [ 1033 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 700 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.decoder_func_32_inst_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1005 ],
            "I1": [ 1032 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 699 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.immediate_value___1__h1461_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 715 ],
            "I1": [ 1069 ],
            "I2": [ 693 ],
            "I3": [ 529 ],
            "O": [ 779 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.immediate_value___1__h1461_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 529 ],
            "I1": [ 693 ],
            "I2": [ 715 ],
            "I3": [ 1070 ],
            "O": [ 789 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.immediate_value___1__h1461_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 693 ],
            "I2": [ 674 ],
            "I3": [ 679 ],
            "O": [ 1070 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.immediate_value___1__h1461_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 680 ],
            "I1": [ 699 ],
            "I2": [ 679 ],
            "I3": [ 669 ],
            "O": [ 1069 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.instr_meta_funct__h342_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 1072 ],
            "I2": [ 685 ],
            "I3": [ 1061 ],
            "O": [ 704 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.instr_meta_funct__h342_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1073 ],
            "I1": [ 1071 ],
            "I2": [ 1061 ],
            "I3": [ 691 ],
            "O": [ 759 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.instr_meta_funct__h342_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1074 ],
            "I1": [ 1075 ],
            "I2": [ 1076 ],
            "I3": [ 679 ],
            "O": [ 1073 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.instr_meta_funct__h342_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1062 ],
            "I1": [ 1063 ],
            "I2": [ 682 ],
            "I3": [ 694 ],
            "O": [ 1071 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.instr_meta_immediate__h341_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1077 ],
            "I2": [ 699 ],
            "I3": [ 674 ],
            "O": [ 769 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.instr_meta_immediate__h341_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1078 ],
            "I2": [ 699 ],
            "I3": [ 674 ],
            "O": [ 771 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.instr_meta_immediate__h341_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 684 ],
            "I2": [ 699 ],
            "I3": [ 674 ],
            "O": [ 773 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.instr_meta_immediate__h341_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 685 ],
            "I2": [ 699 ],
            "I3": [ 674 ],
            "O": [ 775 ]
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.instr_meta_immediate__h341_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 691 ],
            "I2": [ 699 ],
            "I3": [ 674 ],
            "O": [ 777 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 676 ],
            "I3": [ 1062 ],
            "O": [ 793 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 676 ],
            "I3": [ 1063 ],
            "O": [ 794 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1028 ],
            "I1": [ 1055 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 1063 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 676 ],
            "I3": [ 1064 ],
            "O": [ 795 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1029 ],
            "I1": [ 1056 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 1064 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 676 ],
            "I3": [ 1065 ],
            "O": [ 796 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_1_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1030 ],
            "I1": [ 1057 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 1065 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 676 ],
            "I3": [ 679 ],
            "O": [ 797 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1027 ],
            "I1": [ 1054 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 1062 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1079 ],
            "I3": [ 1066 ],
            "O": [ 761 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1079 ],
            "I3": [ 1067 ],
            "O": [ 762 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_1_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1067 ],
            "I1": [ 1078 ],
            "I2": [ 1077 ],
            "I3": [ 1068 ],
            "O": [ 1080 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1008 ],
            "I1": [ 1035 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 1067 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1079 ],
            "I3": [ 1068 ],
            "O": [ 781 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1009 ],
            "I1": [ 1036 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 1068 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1079 ],
            "I3": [ 1077 ],
            "O": [ 791 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1010 ],
            "I1": [ 1037 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 1077 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1079 ],
            "I3": [ 1078 ],
            "O": [ 792 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 684 ],
            "I2": [ 682 ],
            "I3": [ 674 ],
            "O": [ 1079 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1011 ],
            "I1": [ 1038 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 1078 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1066 ],
            "I3": [ 1080 ],
            "O": [ 1074 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 679 ],
            "I1": [ 1075 ],
            "I2": [ 1076 ],
            "I3": [ 1074 ],
            "O": [ 1072 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1064 ],
            "I3": [ 1065 ],
            "O": [ 1076 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 715 ],
            "I1": [ 713 ],
            "I2": [ 1081 ],
            "I3": [ 1082 ],
            "O": [ 1075 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 541 ],
            "I1": [ 535 ],
            "I2": [ 538 ],
            "I3": [ 1081 ],
            "O": [ 855 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 686 ],
            "I1": [ 688 ],
            "I2": [ 692 ],
            "I3": [ 687 ],
            "O": [ 856 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 684 ],
            "I2": [ 685 ],
            "I3": [ 691 ],
            "O": [ 1081 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 711 ],
            "I2": [ 709 ],
            "I3": [ 707 ],
            "O": [ 1082 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1007 ],
            "I1": [ 1034 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 1066 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.D_IN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 570 ],
            "I1": [ 589 ],
            "I2": [ 1083 ],
            "I3": [ 1084 ],
            "O": [ 1085 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.D_IN_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 593 ],
            "I2": [ 568 ],
            "I3": [ 594 ],
            "O": [ 1083 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.D_IN_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 572 ],
            "I2": [ 276 ],
            "I3": [ 840 ],
            "O": [ 1084 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[0]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1086 ],
            "Q": [ 1087 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[0]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1088 ],
            "I2": [ 1089 ],
            "I3": [ 1090 ],
            "O": [ 1086 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[0]_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1087 ],
            "I2": [ 1091 ],
            "I3": [ 792 ],
            "O": [ 1092 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[0]_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1087 ],
            "I2": [ 1091 ],
            "I3": [ 797 ],
            "O": [ 1093 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[0]_SB_LUT4_I1_1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1094 ],
            "I1": [ 1093 ],
            "I2": [ 795 ],
            "I3": [ 796 ],
            "O": [ 1095 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[0]_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1096 ],
            "I1": [ 1092 ],
            "I2": [ 781 ],
            "I3": [ 791 ],
            "O": [ 1097 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[10]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1098 ],
            "Q": [ 1099 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[10]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1100 ],
            "I3": [ 1101 ],
            "O": [ 1098 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[11]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1102 ],
            "Q": [ 1103 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[11]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1104 ],
            "I1": [ 1089 ],
            "I2": [ 1090 ],
            "I3": [ 1101 ],
            "O": [ 1102 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[12]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1105 ],
            "Q": [ 1106 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[12]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1107 ],
            "I3": [ 1108 ],
            "O": [ 1105 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[12]_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1106 ],
            "I1": [ 1109 ],
            "I2": [ 791 ],
            "I3": [ 792 ],
            "O": [ 1110 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[12]_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1106 ],
            "I1": [ 1109 ],
            "I2": [ 796 ],
            "I3": [ 797 ],
            "O": [ 1111 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[13]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1112 ],
            "Q": [ 1109 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[13]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1113 ],
            "I3": [ 1108 ],
            "O": [ 1112 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[14]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1114 ],
            "Q": [ 1115 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[14]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1100 ],
            "I3": [ 1108 ],
            "O": [ 1114 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[14]_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1116 ],
            "I2": [ 1117 ],
            "I3": [ 1118 ],
            "O": [ 1108 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[14]_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1115 ],
            "I1": [ 1119 ],
            "I2": [ 792 ],
            "I3": [ 791 ],
            "O": [ 1120 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[14]_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1115 ],
            "I1": [ 1119 ],
            "I2": [ 797 ],
            "I3": [ 796 ],
            "O": [ 1121 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[15]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1122 ],
            "Q": [ 1119 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[15]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1123 ],
            "I3": [ 1108 ],
            "O": [ 1122 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[16]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1124 ],
            "Q": [ 1125 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[16]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1107 ],
            "I3": [ 1126 ],
            "O": [ 1124 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[16]_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1125 ],
            "I2": [ 1127 ],
            "I3": [ 792 ],
            "O": [ 1128 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[16]_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1125 ],
            "I2": [ 1127 ],
            "I3": [ 797 ],
            "O": [ 1129 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[16]_SB_LUT4_I1_1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1130 ],
            "I1": [ 1129 ],
            "I2": [ 795 ],
            "I3": [ 796 ],
            "O": [ 1131 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[16]_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1132 ],
            "I1": [ 1128 ],
            "I2": [ 781 ],
            "I3": [ 791 ],
            "O": [ 1133 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[17]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1134 ],
            "Q": [ 1127 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[17]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1113 ],
            "I3": [ 1126 ],
            "O": [ 1134 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[18]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1135 ],
            "Q": [ 1136 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[18]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1100 ],
            "I3": [ 1126 ],
            "O": [ 1135 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[18]_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1136 ],
            "I2": [ 1137 ],
            "I3": [ 792 ],
            "O": [ 1132 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[18]_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1136 ],
            "I2": [ 1137 ],
            "I3": [ 797 ],
            "O": [ 1130 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[19]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1138 ],
            "Q": [ 1137 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[19]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1123 ],
            "I3": [ 1126 ],
            "O": [ 1138 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[19]_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1118 ],
            "I2": [ 1116 ],
            "I3": [ 1117 ],
            "O": [ 1126 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[1]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1139 ],
            "Q": [ 1091 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[1]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1113 ],
            "I1": [ 1116 ],
            "I2": [ 1118 ],
            "I3": [ 1117 ],
            "O": [ 1139 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[20]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1140 ],
            "Q": [ 1141 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[20]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1107 ],
            "I3": [ 1142 ],
            "O": [ 1140 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[20]_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1141 ],
            "I2": [ 1143 ],
            "I3": [ 792 ],
            "O": [ 1144 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[20]_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1141 ],
            "I2": [ 1143 ],
            "I3": [ 797 ],
            "O": [ 1145 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[21]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1146 ],
            "Q": [ 1143 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[21]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1113 ],
            "I3": [ 1142 ],
            "O": [ 1146 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[22]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1147 ],
            "Q": [ 1148 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[22]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1100 ],
            "I3": [ 1142 ],
            "O": [ 1147 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[22]_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1148 ],
            "I2": [ 1149 ],
            "I3": [ 792 ],
            "O": [ 1150 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[22]_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1148 ],
            "I2": [ 1149 ],
            "I3": [ 797 ],
            "O": [ 1151 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[22]_SB_LUT4_I1_1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1145 ],
            "I1": [ 1151 ],
            "I2": [ 796 ],
            "I3": [ 795 ],
            "O": [ 1152 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[22]_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1152 ],
            "I1": [ 1131 ],
            "I2": [ 1153 ],
            "I3": [ 794 ],
            "O": [ 1154 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[22]_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1155 ],
            "I1": [ 1156 ],
            "I2": [ 1157 ],
            "I3": [ 795 ],
            "O": [ 1153 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[22]_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1144 ],
            "I1": [ 1150 ],
            "I2": [ 791 ],
            "I3": [ 781 ],
            "O": [ 1158 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[22]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1158 ],
            "I1": [ 1133 ],
            "I2": [ 1159 ],
            "I3": [ 762 ],
            "O": [ 1160 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[22]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1161 ],
            "I1": [ 1162 ],
            "I2": [ 1163 ],
            "I3": [ 781 ],
            "O": [ 1159 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[23]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1164 ],
            "Q": [ 1149 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[23]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1123 ],
            "I3": [ 1142 ],
            "O": [ 1164 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[24]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1165 ],
            "Q": [ 1166 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[24]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1107 ],
            "I3": [ 1167 ],
            "O": [ 1165 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[24]_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1116 ],
            "I2": [ 1118 ],
            "I3": [ 1117 ],
            "O": [ 1167 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[24]_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1166 ],
            "I1": [ 1168 ],
            "I2": [ 791 ],
            "I3": [ 792 ],
            "O": [ 1161 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[24]_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1166 ],
            "I1": [ 1168 ],
            "I2": [ 796 ],
            "I3": [ 797 ],
            "O": [ 1155 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[25]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1169 ],
            "Q": [ 1168 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[25]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1113 ],
            "I3": [ 1167 ],
            "O": [ 1169 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[26]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1170 ],
            "Q": [ 1171 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[26]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1100 ],
            "I3": [ 1167 ],
            "O": [ 1170 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[26]_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1171 ],
            "I1": [ 1172 ],
            "I2": [ 792 ],
            "I3": [ 791 ],
            "O": [ 1162 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[26]_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1171 ],
            "I1": [ 1172 ],
            "I2": [ 797 ],
            "I3": [ 796 ],
            "O": [ 1156 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[27]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1173 ],
            "Q": [ 1172 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[27]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1123 ],
            "I3": [ 1167 ],
            "O": [ 1173 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[28]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1174 ],
            "Q": [ 1175 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[28]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1107 ],
            "I3": [ 1176 ],
            "O": [ 1174 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[28]_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1116 ],
            "I2": [ 1118 ],
            "I3": [ 1117 ],
            "O": [ 1176 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[28]_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1175 ],
            "I1": [ 1177 ],
            "I2": [ 792 ],
            "I3": [ 1178 ],
            "O": [ 1163 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[28]_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1175 ],
            "I1": [ 1177 ],
            "I2": [ 797 ],
            "I3": [ 1179 ],
            "O": [ 1157 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[29]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1180 ],
            "Q": [ 1181 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[29]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1113 ],
            "I3": [ 1176 ],
            "O": [ 1180 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[29]_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1181 ],
            "I1": [ 1182 ],
            "I2": [ 792 ],
            "I3": [ 791 ],
            "O": [ 1178 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[29]_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1181 ],
            "I1": [ 1182 ],
            "I2": [ 797 ],
            "I3": [ 796 ],
            "O": [ 1179 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[2]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1183 ],
            "Q": [ 1184 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[2]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1089 ],
            "I2": [ 1088 ],
            "I3": [ 1090 ],
            "O": [ 1183 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[2]_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1104 ],
            "I1": [ 1116 ],
            "I2": [ 1118 ],
            "I3": [ 1117 ],
            "O": [ 1088 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[2]_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1104 ],
            "I2": [ 1089 ],
            "I3": [ 1090 ],
            "O": [ 1123 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[2]_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1104 ],
            "I2": [ 1089 ],
            "I3": [ 1090 ],
            "O": [ 1100 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[2]_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 572 ],
            "I1": [ 570 ],
            "I2": [ 864 ],
            "I3": [ 276 ],
            "O": [ 1090 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[2]_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1184 ],
            "I2": [ 1185 ],
            "I3": [ 792 ],
            "O": [ 1096 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[2]_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1184 ],
            "I2": [ 1185 ],
            "I3": [ 797 ],
            "O": [ 1094 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[30]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1186 ],
            "Q": [ 1177 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[30]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1100 ],
            "I3": [ 1176 ],
            "O": [ 1186 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[31]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1187 ],
            "Q": [ 1182 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[31]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1123 ],
            "I3": [ 1176 ],
            "O": [ 1187 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[3]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1188 ],
            "Q": [ 1185 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[3]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1089 ],
            "I2": [ 1090 ],
            "I3": [ 1088 ],
            "O": [ 1188 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[4]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1189 ],
            "Q": [ 1190 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[4]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1107 ],
            "I3": [ 1191 ],
            "O": [ 1189 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[4]_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1104 ],
            "I2": [ 1089 ],
            "I3": [ 1090 ],
            "O": [ 1107 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[4]_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1190 ],
            "I2": [ 1192 ],
            "I3": [ 792 ],
            "O": [ 1193 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[4]_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1190 ],
            "I2": [ 1192 ],
            "I3": [ 797 ],
            "O": [ 1194 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[5]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1195 ],
            "Q": [ 1192 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[5]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1113 ],
            "I3": [ 1191 ],
            "O": [ 1195 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[5]_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1117 ],
            "I2": [ 1118 ],
            "I3": [ 1116 ],
            "O": [ 1191 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1196 ],
            "Q": [ 1197 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1100 ],
            "I3": [ 1191 ],
            "O": [ 1196 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1118 ],
            "I2": [ 1117 ],
            "I3": [ 1116 ],
            "O": [ 1142 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1197 ],
            "I2": [ 1198 ],
            "I3": [ 792 ],
            "O": [ 1199 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1197 ],
            "I2": [ 1198 ],
            "I3": [ 797 ],
            "O": [ 1200 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_LUT4_I1_1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1194 ],
            "I1": [ 1200 ],
            "I2": [ 796 ],
            "I3": [ 795 ],
            "O": [ 1201 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1201 ],
            "I1": [ 1095 ],
            "I2": [ 1202 ],
            "I3": [ 794 ],
            "O": [ 1203 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1111 ],
            "I1": [ 1121 ],
            "I2": [ 1204 ],
            "I3": [ 795 ],
            "O": [ 1202 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1193 ],
            "I1": [ 1199 ],
            "I2": [ 791 ],
            "I3": [ 781 ],
            "O": [ 1205 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1205 ],
            "I1": [ 1097 ],
            "I2": [ 1206 ],
            "I3": [ 762 ],
            "O": [ 1207 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1110 ],
            "I1": [ 1120 ],
            "I2": [ 1208 ],
            "I3": [ 781 ],
            "O": [ 1206 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[7]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1209 ],
            "Q": [ 1198 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[7]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1123 ],
            "I3": [ 1191 ],
            "O": [ 1209 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[8]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1210 ],
            "Q": [ 1211 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[8]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1104 ],
            "I1": [ 1101 ],
            "I2": [ 1089 ],
            "I3": [ 1090 ],
            "O": [ 1210 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[8]_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1211 ],
            "I1": [ 1099 ],
            "I2": [ 792 ],
            "I3": [ 1212 ],
            "O": [ 1208 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[8]_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1211 ],
            "I1": [ 1099 ],
            "I2": [ 797 ],
            "I3": [ 1213 ],
            "O": [ 1204 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[9]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1085 ],
            "E": [ 1214 ],
            "Q": [ 1215 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[9]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1113 ],
            "I3": [ 1101 ],
            "O": [ 1214 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[9]_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1215 ],
            "I1": [ 1103 ],
            "I2": [ 792 ],
            "I3": [ 791 ],
            "O": [ 1212 ]
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[9]_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1215 ],
            "I1": [ 1103 ],
            "I2": [ 797 ],
            "I3": [ 796 ],
            "O": [ 1213 ]
          }
        },
        "cpu.riscv.stage1.rg_eEpoch_D_IN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 312 ],
            "O": [ 1216 ]
          }
        },
        "cpu.riscv.stage1.rg_eEpoch_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1216 ],
            "E": [ 512 ],
            "Q": [ 312 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_eEpoch_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110001010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1049 ],
            "I1": [ 1022 ],
            "I2": [ 528 ],
            "I3": [ 312 ],
            "O": [ 546 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101110111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1217 ],
            "I1": [ 277 ],
            "I2": [ 279 ],
            "I3": [ 1218 ],
            "O": [ 1219 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 1220 ],
            "I3": [ 1221 ],
            "O": [ 1222 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1223 ],
            "I2": [ 1224 ],
            "I3": [ 277 ],
            "O": [ 1225 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1226 ],
            "I1": [ 815 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1224 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 1227 ],
            "I3": [ 1228 ],
            "O": [ 1229 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1230 ],
            "I2": [ 1231 ],
            "I3": [ 277 ],
            "O": [ 1232 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1233 ],
            "I1": [ 817 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1231 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 1234 ],
            "I3": [ 1235 ],
            "O": [ 1236 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1237 ],
            "I2": [ 1238 ],
            "I3": [ 277 ],
            "O": [ 1239 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1240 ],
            "I1": [ 820 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1238 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 1241 ],
            "I3": [ 1242 ],
            "O": [ 1243 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1244 ],
            "I2": [ 1245 ],
            "I3": [ 277 ],
            "O": [ 1246 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1247 ],
            "I1": [ 822 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1245 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1248 ],
            "I1": [ 277 ],
            "I2": [ 860 ],
            "I3": [ 1249 ],
            "O": [ 1250 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1252 ],
            "I3": [ 277 ],
            "O": [ 1253 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 824 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1252 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 1255 ],
            "I3": [ 1256 ],
            "O": [ 1257 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1258 ],
            "I2": [ 1259 ],
            "I3": [ 277 ],
            "O": [ 1260 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1261 ],
            "I2": [ 1262 ],
            "I3": [ 277 ],
            "O": [ 1263 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_20_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1264 ],
            "I1": [ 826 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1262 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 1265 ],
            "I3": [ 1266 ],
            "O": [ 1267 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1268 ],
            "I2": [ 1269 ],
            "I3": [ 277 ],
            "O": [ 1270 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_22_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1271 ],
            "I1": [ 798 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1269 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 1272 ],
            "I3": [ 1273 ],
            "O": [ 1274 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1275 ],
            "I2": [ 1276 ],
            "I3": [ 277 ],
            "O": [ 1277 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_24_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1278 ],
            "I1": [ 808 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1276 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 1279 ],
            "I3": [ 1280 ],
            "O": [ 1281 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1282 ],
            "I2": [ 1283 ],
            "I3": [ 277 ],
            "O": [ 1284 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_26_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1285 ],
            "I1": [ 828 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1283 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 164 ],
            "I3": [ 1286 ],
            "O": [ 1287 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1288 ],
            "I1": [ 806 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1259 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 1289 ],
            "I3": [ 1290 ],
            "O": [ 1291 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1292 ],
            "I2": [ 1293 ],
            "I3": [ 277 ],
            "O": [ 1294 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1295 ],
            "I1": [ 809 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1293 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 1296 ],
            "I3": [ 1297 ],
            "O": [ 1298 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1299 ],
            "I2": [ 1300 ],
            "I3": [ 277 ],
            "O": [ 1301 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1302 ],
            "I1": [ 811 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1300 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 1303 ],
            "I3": [ 1304 ],
            "O": [ 1305 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1306 ],
            "I2": [ 1307 ],
            "I3": [ 277 ],
            "O": [ 1308 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1309 ],
            "I1": [ 813 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1307 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 1310 ],
            "I3": [ 1311 ],
            "O": [ 1312 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1313 ],
            "I1": [ 804 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1217 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1314 ],
            "CO": [ 1315 ],
            "I0": [ "0" ],
            "I1": [ 154 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1316 ],
            "CO": [ 1314 ],
            "I0": [ "0" ],
            "I1": [ 156 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1317 ],
            "CO": [ 1318 ],
            "I0": [ "0" ],
            "I1": [ 314 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1319 ],
            "CO": [ 1317 ],
            "I0": [ "0" ],
            "I1": [ 316 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1320 ],
            "CO": [ 1319 ],
            "I0": [ "0" ],
            "I1": [ 318 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1321 ],
            "CO": [ 1320 ],
            "I0": [ "0" ],
            "I1": [ 320 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1322 ],
            "CO": [ 1321 ],
            "I0": [ "0" ],
            "I1": [ 322 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 164 ],
            "CO": [ 1323 ],
            "I0": [ "0" ],
            "I1": [ 163 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1324 ],
            "CO": [ 1322 ],
            "I0": [ "0" ],
            "I1": [ 324 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1325 ],
            "CO": [ 1324 ],
            "I0": [ "0" ],
            "I1": [ 326 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1326 ],
            "CO": [ 1325 ],
            "I0": [ "0" ],
            "I1": [ 284 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1327 ],
            "CO": [ 1326 ],
            "I0": [ "0" ],
            "I1": [ 286 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1328 ],
            "CO": [ 1316 ],
            "I0": [ "0" ],
            "I1": [ 157 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1329 ],
            "CO": [ 1327 ],
            "I0": [ "0" ],
            "I1": [ 288 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1330 ],
            "CO": [ 1329 ],
            "I0": [ "0" ],
            "I1": [ 290 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1331 ],
            "CO": [ 1330 ],
            "I0": [ "0" ],
            "I1": [ 292 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1332 ],
            "CO": [ 1331 ],
            "I0": [ "0" ],
            "I1": [ 294 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1333 ],
            "CO": [ 1332 ],
            "I0": [ "0" ],
            "I1": [ 296 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1315 ],
            "CO": [ 1333 ],
            "I0": [ "0" ],
            "I1": [ 298 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1334 ],
            "CO": [ 1328 ],
            "I0": [ "0" ],
            "I1": [ 158 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1335 ],
            "CO": [ 1334 ],
            "I0": [ "0" ],
            "I1": [ 159 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1336 ],
            "CO": [ 1335 ],
            "I0": [ "0" ],
            "I1": [ 160 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1337 ],
            "CO": [ 1336 ],
            "I0": [ "0" ],
            "I1": [ 161 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1323 ],
            "CO": [ 1337 ],
            "I0": [ "0" ],
            "I1": [ 162 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1338 ],
            "CO": [ 1218 ],
            "I0": [ "0" ],
            "I1": [ 282 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1318 ],
            "CO": [ 1338 ],
            "I0": [ "0" ],
            "I1": [ 302 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1219 ],
            "E": [ 278 ],
            "Q": [ 279 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1222 ],
            "E": [ 278 ],
            "Q": [ 282 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1225 ],
            "E": [ 278 ],
            "Q": [ 284 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1229 ],
            "E": [ 278 ],
            "Q": [ 286 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1232 ],
            "E": [ 278 ],
            "Q": [ 288 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1236 ],
            "E": [ 278 ],
            "Q": [ 290 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1239 ],
            "E": [ 278 ],
            "Q": [ 292 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1243 ],
            "E": [ 278 ],
            "Q": [ 294 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1246 ],
            "E": [ 278 ],
            "Q": [ 296 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1250 ],
            "E": [ 278 ],
            "Q": [ 298 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1253 ],
            "E": [ 278 ],
            "Q": [ 154 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1257 ],
            "E": [ 278 ],
            "Q": [ 156 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1260 ],
            "E": [ 278 ],
            "Q": [ 302 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1263 ],
            "E": [ 278 ],
            "Q": [ 157 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1267 ],
            "E": [ 278 ],
            "Q": [ 158 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1270 ],
            "E": [ 278 ],
            "Q": [ 159 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1274 ],
            "E": [ 278 ],
            "Q": [ 160 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1277 ],
            "E": [ 278 ],
            "Q": [ 161 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1281 ],
            "E": [ 278 ],
            "Q": [ 162 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1284 ],
            "E": [ 278 ],
            "Q": [ 163 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1287 ],
            "E": [ 278 ],
            "Q": [ 164 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1291 ],
            "E": [ 278 ],
            "Q": [ 314 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1294 ],
            "E": [ 278 ],
            "Q": [ 316 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1298 ],
            "E": [ 278 ],
            "Q": [ 318 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1301 ],
            "E": [ 278 ],
            "Q": [ 320 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1305 ],
            "E": [ 278 ],
            "Q": [ 322 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1308 ],
            "E": [ 278 ],
            "Q": [ 324 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1312 ],
            "E": [ 278 ],
            "Q": [ 326 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 154 ],
            "I3": [ 1314 ],
            "O": [ 1251 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 156 ],
            "I3": [ 1316 ],
            "O": [ 1255 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 314 ],
            "I3": [ 1317 ],
            "O": [ 1289 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 316 ],
            "I3": [ 1319 ],
            "O": [ 1292 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 318 ],
            "I3": [ 1320 ],
            "O": [ 1296 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 320 ],
            "I3": [ 1321 ],
            "O": [ 1299 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 322 ],
            "I3": [ 1322 ],
            "O": [ 1303 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 163 ],
            "I3": [ 164 ],
            "O": [ 1282 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 324 ],
            "I3": [ 1324 ],
            "O": [ 1306 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 326 ],
            "I3": [ 1325 ],
            "O": [ 1310 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 284 ],
            "I3": [ 1326 ],
            "O": [ 1223 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 1327 ],
            "O": [ 1227 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 157 ],
            "I3": [ 1328 ],
            "O": [ 1261 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 288 ],
            "I3": [ 1329 ],
            "O": [ 1230 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 290 ],
            "I3": [ 1330 ],
            "O": [ 1234 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 292 ],
            "I3": [ 1331 ],
            "O": [ 1237 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 294 ],
            "I3": [ 1332 ],
            "O": [ 1241 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 296 ],
            "I3": [ 1333 ],
            "O": [ 1244 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 298 ],
            "I3": [ 1315 ],
            "O": [ 1248 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 158 ],
            "I3": [ 1334 ],
            "O": [ 1265 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 159 ],
            "I3": [ 1335 ],
            "O": [ 1268 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 160 ],
            "I3": [ 1336 ],
            "O": [ 1272 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 161 ],
            "I3": [ 1337 ],
            "O": [ 1275 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 162 ],
            "I3": [ 1323 ],
            "O": [ 1279 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 282 ],
            "I3": [ 1338 ],
            "O": [ 1220 ]
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 302 ],
            "I3": [ 1318 ],
            "O": [ 1258 ]
          }
        },
        "cpu.riscv.stage1.rg_index_D_IN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:672.26-672.41|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 859 ],
            "I3": [ 1339 ],
            "O": [ 1340 ]
          }
        },
        "cpu.riscv.stage1.rg_index_D_IN_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:672.26-672.41|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 863 ],
            "I3": [ 1341 ],
            "O": [ 1342 ]
          }
        },
        "cpu.riscv.stage1.rg_index_D_IN_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:672.26-672.41|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 862 ],
            "I3": [ 1343 ],
            "O": [ 1344 ]
          }
        },
        "cpu.riscv.stage1.rg_index_D_IN_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:672.26-672.41|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 861 ],
            "I3": [ 864 ],
            "O": [ 1345 ]
          }
        },
        "cpu.riscv.stage1.rg_index_D_IN_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 864 ],
            "O": [ 1346 ]
          }
        },
        "cpu.riscv.stage1.rg_index_D_IN_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:672.26-672.41|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1341 ],
            "CO": [ 1339 ],
            "I0": [ "0" ],
            "I1": [ 863 ]
          }
        },
        "cpu.riscv.stage1.rg_index_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:672.26-672.41|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1343 ],
            "CO": [ 1341 ],
            "I0": [ "0" ],
            "I1": [ 862 ]
          }
        },
        "cpu.riscv.stage1.rg_index_D_IN_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:672.26-672.41|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 864 ],
            "CO": [ 1343 ],
            "I0": [ "0" ],
            "I1": [ 861 ]
          }
        },
        "cpu.riscv.stage1.rg_index_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1340 ],
            "E": [ 276 ],
            "Q": [ 859 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_index_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1342 ],
            "E": [ 276 ],
            "Q": [ 863 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_index_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1344 ],
            "E": [ 276 ],
            "Q": [ 862 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_index_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1345 ],
            "E": [ 276 ],
            "Q": [ 861 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_index_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1346 ],
            "E": [ 276 ],
            "Q": [ 864 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_initialize_SB_DFFES_Q": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ "0" ],
            "E": [ 860 ],
            "Q": [ 276 ],
            "S": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_initialize_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 572 ],
            "I1": [ 593 ],
            "I2": [ 862 ],
            "I3": [ 276 ],
            "O": [ 1117 ]
          }
        },
        "cpu.riscv.stage1.rg_initialize_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 572 ],
            "I1": [ 568 ],
            "I2": [ 863 ],
            "I3": [ 276 ],
            "O": [ 1116 ]
          }
        },
        "cpu.riscv.stage1.rg_initialize_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 572 ],
            "I1": [ 594 ],
            "I2": [ 859 ],
            "I3": [ 276 ],
            "O": [ 1118 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1347 ],
            "I3": [ 860 ],
            "O": [ 1348 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 517 ],
            "I3": [ 1349 ],
            "O": [ 1350 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1351 ],
            "I1": [ 860 ],
            "I2": [ 882 ],
            "I3": [ 516 ],
            "O": [ 1352 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_10_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1302 ],
            "I1": [ 512 ],
            "I2": [ 811 ],
            "I3": [ 513 ],
            "O": [ 1351 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 516 ],
            "I2": [ 884 ],
            "I3": [ 1304 ],
            "O": [ 1353 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_11_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 517 ],
            "I3": [ 1354 ],
            "O": [ 1304 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1355 ],
            "I1": [ 812 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1354 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1356 ],
            "I1": [ 860 ],
            "I2": [ 887 ],
            "I3": [ 516 ],
            "O": [ 1357 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_12_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1309 ],
            "I1": [ 512 ],
            "I2": [ 813 ],
            "I3": [ 513 ],
            "O": [ 1356 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 516 ],
            "I2": [ 891 ],
            "I3": [ 1311 ],
            "O": [ 1358 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_13_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 517 ],
            "I3": [ 1359 ],
            "O": [ 1311 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1360 ],
            "I1": [ 814 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1359 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1361 ],
            "I1": [ 860 ],
            "I2": [ 893 ],
            "I3": [ 516 ],
            "O": [ 1362 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_14_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1226 ],
            "I1": [ 512 ],
            "I2": [ 815 ],
            "I3": [ 513 ],
            "O": [ 1361 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 516 ],
            "I2": [ 895 ],
            "I3": [ 1228 ],
            "O": [ 1363 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_15_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 517 ],
            "I3": [ 1364 ],
            "O": [ 1228 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1365 ],
            "I1": [ 816 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1364 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1366 ],
            "I1": [ 860 ],
            "I2": [ 897 ],
            "I3": [ 516 ],
            "O": [ 1367 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_16_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1233 ],
            "I1": [ 512 ],
            "I2": [ 817 ],
            "I3": [ 513 ],
            "O": [ 1366 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 516 ],
            "I2": [ 899 ],
            "I3": [ 1235 ],
            "O": [ 1368 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_17_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 517 ],
            "I3": [ 1369 ],
            "O": [ 1235 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1370 ],
            "I1": [ 818 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1369 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1371 ],
            "I1": [ 860 ],
            "I2": [ 901 ],
            "I3": [ 516 ],
            "O": [ 1372 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_18_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1240 ],
            "I1": [ 512 ],
            "I2": [ 820 ],
            "I3": [ 513 ],
            "O": [ 1371 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 516 ],
            "I2": [ 903 ],
            "I3": [ 1242 ],
            "O": [ 1373 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_19_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 517 ],
            "I3": [ 1374 ],
            "O": [ 1242 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1375 ],
            "I1": [ 821 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1374 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1376 ],
            "I1": [ 831 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1349 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1377 ],
            "I1": [ 860 ],
            "I2": [ 919 ],
            "I3": [ 516 ],
            "O": [ 1378 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1379 ],
            "I1": [ 860 ],
            "I2": [ 905 ],
            "I3": [ 516 ],
            "O": [ 1380 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_20_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1247 ],
            "I1": [ 512 ],
            "I2": [ 822 ],
            "I3": [ 513 ],
            "O": [ 1379 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 907 ],
            "I1": [ 516 ],
            "I2": [ 860 ],
            "I3": [ 1249 ],
            "O": [ 1381 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_21_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1382 ],
            "I1": [ 512 ],
            "I2": [ 823 ],
            "I3": [ 513 ],
            "O": [ 1249 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1383 ],
            "I1": [ 860 ],
            "I2": [ 866 ],
            "I3": [ 516 ],
            "O": [ 1384 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_22_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 512 ],
            "I2": [ 824 ],
            "I3": [ 513 ],
            "O": [ 1383 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 516 ],
            "I2": [ 868 ],
            "I3": [ 1256 ],
            "O": [ 1385 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_23_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 517 ],
            "I3": [ 1386 ],
            "O": [ 1256 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1387 ],
            "I1": [ 825 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1386 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1388 ],
            "I1": [ 860 ],
            "I2": [ 889 ],
            "I3": [ 516 ],
            "O": [ 1389 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_24_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1264 ],
            "I1": [ 512 ],
            "I2": [ 826 ],
            "I3": [ 513 ],
            "O": [ 1388 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 516 ],
            "I2": [ 909 ],
            "I3": [ 1266 ],
            "O": [ 1390 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_25_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 517 ],
            "I3": [ 1391 ],
            "O": [ 1266 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1392 ],
            "I1": [ 827 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1391 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1393 ],
            "I1": [ 860 ],
            "I2": [ 911 ],
            "I3": [ 516 ],
            "O": [ 1394 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_26_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1271 ],
            "I1": [ 512 ],
            "I2": [ 798 ],
            "I3": [ 513 ],
            "O": [ 1393 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 516 ],
            "I2": [ 913 ],
            "I3": [ 1273 ],
            "O": [ 1395 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_27_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 517 ],
            "I3": [ 1396 ],
            "O": [ 1273 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1397 ],
            "I1": [ 799 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1396 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1398 ],
            "I1": [ 860 ],
            "I2": [ 915 ],
            "I3": [ 516 ],
            "O": [ 1399 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_28_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1278 ],
            "I1": [ 512 ],
            "I2": [ 808 ],
            "I3": [ 513 ],
            "O": [ 1398 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 516 ],
            "I2": [ 917 ],
            "I3": [ 1280 ],
            "O": [ 1400 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_29_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 517 ],
            "I3": [ 1401 ],
            "O": [ 1280 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1402 ],
            "I1": [ 819 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1401 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1403 ],
            "I1": [ 512 ],
            "I2": [ 802 ],
            "I3": [ 513 ],
            "O": [ 1377 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 516 ],
            "I2": [ 921 ],
            "I3": [ 1404 ],
            "O": [ 1405 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1406 ],
            "I1": [ 860 ],
            "I2": [ 885 ],
            "I3": [ 516 ],
            "O": [ 1407 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_30_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1285 ],
            "I1": [ 512 ],
            "I2": [ 828 ],
            "I3": [ 513 ],
            "O": [ 1406 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 649 ],
            "I2": [ 516 ],
            "I3": [ 1286 ],
            "O": [ 1408 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_31_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 517 ],
            "I3": [ 1409 ],
            "O": [ 1286 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1410 ],
            "I1": [ 829 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1409 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 517 ],
            "I3": [ 1411 ],
            "O": [ 1404 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1412 ],
            "I1": [ 803 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1411 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1413 ],
            "I1": [ 860 ],
            "I2": [ 870 ],
            "I3": [ 516 ],
            "O": [ 1414 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_4_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1313 ],
            "I1": [ 512 ],
            "I2": [ 804 ],
            "I3": [ 513 ],
            "O": [ 1413 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 516 ],
            "I2": [ 872 ],
            "I3": [ 1221 ],
            "O": [ 1415 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 517 ],
            "I3": [ 1416 ],
            "O": [ 1221 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1417 ],
            "I1": [ 805 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1416 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1418 ],
            "I1": [ 860 ],
            "I2": [ 874 ],
            "I3": [ 516 ],
            "O": [ 1419 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_6_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1288 ],
            "I1": [ 512 ],
            "I2": [ 806 ],
            "I3": [ 513 ],
            "O": [ 1418 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 516 ],
            "I2": [ 876 ],
            "I3": [ 1290 ],
            "O": [ 1420 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1421 ],
            "I1": [ 860 ],
            "I2": [ 878 ],
            "I3": [ 516 ],
            "O": [ 1422 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_8_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1295 ],
            "I1": [ 512 ],
            "I2": [ 809 ],
            "I3": [ 513 ],
            "O": [ 1421 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 516 ],
            "I2": [ 880 ],
            "I3": [ 1297 ],
            "O": [ 1423 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 517 ],
            "I3": [ 1424 ],
            "O": [ 1297 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1425 ],
            "I1": [ 810 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1424 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1426 ],
            "I1": [ 512 ],
            "I2": [ 830 ],
            "I3": [ 513 ],
            "O": [ 1347 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_EN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 516 ],
            "I2": [ 860 ],
            "I3": [ 517 ],
            "O": [ 1427 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 649 ],
            "CO": [ 916 ],
            "I0": [ "0" ],
            "I1": [ 647 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 865 ],
            "CO": [ 906 ],
            "I0": [ "0" ],
            "I1": [ 629 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 867 ],
            "CO": [ 865 ],
            "I0": [ "0" ],
            "I1": [ 631 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 871 ],
            "CO": [ 869 ],
            "I0": [ "0" ],
            "I1": [ 657 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 873 ],
            "CO": [ 871 ],
            "I0": [ "0" ],
            "I1": [ 659 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 875 ],
            "CO": [ 873 ],
            "I0": [ "0" ],
            "I1": [ 661 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 877 ],
            "CO": [ 875 ],
            "I0": [ "0" ],
            "I1": [ 663 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 879 ],
            "CO": [ 877 ],
            "I0": [ "0" ],
            "I1": [ 665 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 881 ],
            "CO": [ 879 ],
            "I0": [ "0" ],
            "I1": [ 604 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 883 ],
            "CO": [ 881 ],
            "I0": [ "0" ],
            "I1": [ 606 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 886 ],
            "CO": [ 883 ],
            "I0": [ "0" ],
            "I1": [ 608 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 890 ],
            "CO": [ 886 ],
            "I0": [ "0" ],
            "I1": [ 610 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 892 ],
            "CO": [ 890 ],
            "I0": [ "0" ],
            "I1": [ 612 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 888 ],
            "CO": [ 867 ],
            "I0": [ "0" ],
            "I1": [ 633 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 894 ],
            "CO": [ 892 ],
            "I0": [ "0" ],
            "I1": [ 613 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 896 ],
            "CO": [ 894 ],
            "I0": [ "0" ],
            "I1": [ 615 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 898 ],
            "CO": [ 896 ],
            "I0": [ "0" ],
            "I1": [ 617 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 900 ],
            "CO": [ 898 ],
            "I0": [ "0" ],
            "I1": [ 619 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 902 ],
            "CO": [ 900 ],
            "I0": [ "0" ],
            "I1": [ 621 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 904 ],
            "CO": [ 902 ],
            "I0": [ "0" ],
            "I1": [ 625 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 906 ],
            "CO": [ 904 ],
            "I0": [ "0" ],
            "I1": [ 627 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 908 ],
            "CO": [ 888 ],
            "I0": [ "0" ],
            "I1": [ 635 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 910 ],
            "CO": [ 908 ],
            "I0": [ "0" ],
            "I1": [ 637 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 912 ],
            "CO": [ 910 ],
            "I0": [ "0" ],
            "I1": [ 639 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 914 ],
            "CO": [ 912 ],
            "I0": [ "0" ],
            "I1": [ 641 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 916 ],
            "CO": [ 914 ],
            "I0": [ "0" ],
            "I1": [ 643 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 920 ],
            "CO": [ 918 ],
            "I0": [ "0" ],
            "I1": [ 645 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_CARRY_I1_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 869 ],
            "CO": [ 920 ],
            "I0": [ "0" ],
            "I1": [ 655 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1378 ],
            "E": [ 1427 ],
            "Q": [ 623 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1405 ],
            "E": [ 1427 ],
            "Q": [ 645 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1357 ],
            "E": [ 1427 ],
            "Q": [ 608 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1358 ],
            "E": [ 1427 ],
            "Q": [ 610 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1362 ],
            "E": [ 1427 ],
            "Q": [ 612 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1363 ],
            "E": [ 1427 ],
            "Q": [ 613 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1367 ],
            "E": [ 1427 ],
            "Q": [ 615 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1368 ],
            "E": [ 1427 ],
            "Q": [ 617 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1372 ],
            "E": [ 1427 ],
            "Q": [ 619 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1373 ],
            "E": [ 1427 ],
            "Q": [ 621 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1380 ],
            "E": [ 1427 ],
            "Q": [ 625 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1381 ],
            "E": [ 1427 ],
            "Q": [ 627 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1414 ],
            "E": [ 1427 ],
            "Q": [ 655 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1384 ],
            "E": [ 1427 ],
            "Q": [ 629 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1385 ],
            "E": [ 1427 ],
            "Q": [ 631 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1389 ],
            "E": [ 1427 ],
            "Q": [ 633 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1390 ],
            "E": [ 1427 ],
            "Q": [ 635 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1394 ],
            "E": [ 1427 ],
            "Q": [ 637 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1395 ],
            "E": [ 1427 ],
            "Q": [ 639 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1399 ],
            "E": [ 1427 ],
            "Q": [ 641 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1400 ],
            "E": [ 1427 ],
            "Q": [ 643 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1407 ],
            "E": [ 1427 ],
            "Q": [ 647 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1408 ],
            "E": [ 1427 ],
            "Q": [ 649 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1415 ],
            "E": [ 1427 ],
            "Q": [ 657 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1348 ],
            "E": [ 277 ],
            "Q": [ 651 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1350 ],
            "E": [ 277 ],
            "Q": [ 653 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1419 ],
            "E": [ 1427 ],
            "Q": [ 659 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1420 ],
            "E": [ 1427 ],
            "Q": [ 661 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1422 ],
            "E": [ 1427 ],
            "Q": [ 663 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1423 ],
            "E": [ 1427 ],
            "Q": [ 665 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1352 ],
            "E": [ 1427 ],
            "Q": [ 604 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1353 ],
            "E": [ 1427 ],
            "Q": [ 606 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3 ],
            "O": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_wEpoch_D_IN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 313 ],
            "O": [ 1428 ]
          }
        },
        "cpu.riscv.stage1.rg_wEpoch_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1428 ],
            "E": [ 513 ],
            "Q": [ 313 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_wEpoch_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110001010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1050 ],
            "I1": [ 1023 ],
            "I2": [ 528 ],
            "I3": [ 313 ],
            "O": [ 545 ]
          }
        },
        "cpu.riscv.stage1.rg_wfi_D_IN_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 517 ],
            "I3": [ 1429 ],
            "O": [ 1290 ]
          }
        },
        "cpu.riscv.stage1.rg_wfi_D_IN_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 860 ],
            "I2": [ 517 ],
            "I3": [ 516 ],
            "O": [ 277 ]
          }
        },
        "cpu.riscv.stage1.rg_wfi_D_IN_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1430 ],
            "I1": [ 807 ],
            "I2": [ 860 ],
            "I3": [ 513 ],
            "O": [ 1429 ]
          }
        },
        "cpu.riscv.stage1.rg_wfi_D_IN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 512 ],
            "I3": [ 513 ],
            "O": [ 517 ]
          }
        },
        "cpu.riscv.stage1.rg_wfi_EN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 517 ],
            "O": [ 1431 ]
          }
        },
        "cpu.riscv.stage1.rg_wfi_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:780.3-804.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 517 ],
            "E": [ 1431 ],
            "Q": [ 1432 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage1.rg_wfi_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1003 ],
            "I1": [ 519 ],
            "I2": [ 1432 ],
            "I3": [ 276 ],
            "O": [ 523 ]
          }
        },
        "cpu.riscv.stage1.x__h3155_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1433 ],
            "I2": [ 1434 ],
            "I3": [ 1435 ],
            "O": [ 551 ]
          }
        },
        "cpu.riscv.stage1.x__h3155_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1207 ],
            "I2": [ 1160 ],
            "I3": [ 761 ],
            "O": [ 1435 ]
          }
        },
        "cpu.riscv.stage1.x__h3155_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1104 ],
            "I1": [ 1118 ],
            "I2": [ 761 ],
            "I3": [ 1436 ],
            "O": [ 1433 ]
          }
        },
        "cpu.riscv.stage1.x__h3155_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 781 ],
            "I1": [ 1437 ],
            "I2": [ 1438 ],
            "I3": [ 762 ],
            "O": [ 1436 ]
          }
        },
        "cpu.riscv.stage1.x__h3155_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 792 ],
            "I1": [ 1439 ],
            "I2": [ 791 ],
            "I3": [ 1440 ],
            "O": [ 1434 ]
          }
        },
        "cpu.riscv.stage1.x__h3181_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1441 ],
            "I2": [ 1442 ],
            "I3": [ 1443 ],
            "O": [ 553 ]
          }
        },
        "cpu.riscv.stage1.x__h3181_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1203 ],
            "I2": [ 1154 ],
            "I3": [ 793 ],
            "O": [ 1443 ]
          }
        },
        "cpu.riscv.stage1.x__h3181_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1104 ],
            "I1": [ 1118 ],
            "I2": [ 793 ],
            "I3": [ 1444 ],
            "O": [ 1441 ]
          }
        },
        "cpu.riscv.stage1.x__h3181_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 795 ],
            "I1": [ 1437 ],
            "I2": [ 1438 ],
            "I3": [ 794 ],
            "O": [ 1444 ]
          }
        },
        "cpu.riscv.stage1.x__h3181_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1104 ],
            "I3": [ 1117 ],
            "O": [ 1437 ]
          }
        },
        "cpu.riscv.stage1.x__h3181_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1104 ],
            "I3": [ 1116 ],
            "O": [ 1438 ]
          }
        },
        "cpu.riscv.stage1.x__h3181_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 797 ],
            "I1": [ 1439 ],
            "I2": [ 796 ],
            "I3": [ 1440 ],
            "O": [ 1442 ]
          }
        },
        "cpu.riscv.stage1.x__h3181_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1439 ],
            "I3": [ 1089 ],
            "O": [ 1113 ]
          }
        },
        "cpu.riscv.stage1.x__h3181_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1116 ],
            "I2": [ 1118 ],
            "I3": [ 1117 ],
            "O": [ 1101 ]
          }
        },
        "cpu.riscv.stage1.x__h3181_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1104 ],
            "I3": [ 1090 ],
            "O": [ 1439 ]
          }
        },
        "cpu.riscv.stage1.x__h3181_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1104 ],
            "I3": [ 1089 ],
            "O": [ 1440 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1445 ],
            "I2": [ 1446 ],
            "I3": [ 1447 ],
            "O": [ 1448 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1449 ],
            "I2": [ 1450 ],
            "I3": [ 1451 ],
            "O": [ 1452 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1453 ],
            "I2": [ 1454 ],
            "I3": [ 1455 ],
            "O": [ 1456 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1457 ],
            "I2": [ 1458 ],
            "I3": [ 1459 ],
            "O": [ 1460 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1461 ],
            "I2": [ 1462 ],
            "I3": [ 1463 ],
            "O": [ 1464 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1465 ],
            "I2": [ 1466 ],
            "I3": [ 1467 ],
            "O": [ 1468 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1469 ],
            "I2": [ 1470 ],
            "I3": [ 1471 ],
            "O": [ 1472 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1473 ],
            "I2": [ 1474 ],
            "I3": [ 1475 ],
            "O": [ 1476 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1477 ],
            "I2": [ 1478 ],
            "I3": [ 1479 ],
            "O": [ 1480 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1481 ],
            "I2": [ 1482 ],
            "I3": [ 1483 ],
            "O": [ 1484 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1485 ],
            "I2": [ 1486 ],
            "I3": [ 1487 ],
            "O": [ 1488 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1489 ],
            "I2": [ 1490 ],
            "I3": [ 1491 ],
            "O": [ 1492 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1493 ],
            "I2": [ 1494 ],
            "I3": [ 1495 ],
            "O": [ 1496 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1497 ],
            "I2": [ 1498 ],
            "I3": [ 1499 ],
            "O": [ 1500 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1501 ],
            "I2": [ 1502 ],
            "I3": [ 1503 ],
            "O": [ 1504 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1505 ],
            "I2": [ 1506 ],
            "I3": [ 1507 ],
            "O": [ 1508 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1509 ],
            "I2": [ 1510 ],
            "I3": [ 1511 ],
            "O": [ 1512 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1513 ],
            "I2": [ 1514 ],
            "I3": [ 1515 ],
            "O": [ 1516 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1517 ],
            "I2": [ 1518 ],
            "I3": [ 1519 ],
            "O": [ 1520 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1521 ],
            "I2": [ 1522 ],
            "I3": [ 1523 ],
            "O": [ 1524 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1525 ],
            "I2": [ 1526 ],
            "I3": [ 1527 ],
            "O": [ 1528 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1529 ],
            "I2": [ 1530 ],
            "I3": [ 1531 ],
            "O": [ 1532 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1533 ],
            "I2": [ 1534 ],
            "I3": [ 1535 ],
            "O": [ 1536 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1537 ],
            "I2": [ 1538 ],
            "I3": [ 1539 ],
            "O": [ 1540 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1541 ],
            "I2": [ 1542 ],
            "I3": [ 1543 ],
            "O": [ 1544 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1545 ],
            "I2": [ 1546 ],
            "I3": [ "0" ],
            "O": [ 1547 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1548 ],
            "I2": [ 1549 ],
            "I3": [ 1550 ],
            "O": [ 1551 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1552 ],
            "I2": [ 1553 ],
            "I3": [ 1554 ],
            "O": [ 1555 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1556 ],
            "I2": [ 1557 ],
            "I3": [ 1558 ],
            "O": [ 1559 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1560 ],
            "I2": [ 1561 ],
            "I3": [ 1562 ],
            "O": [ 1563 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1564 ],
            "I2": [ 1565 ],
            "I3": [ 1566 ],
            "O": [ 1567 ]
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1568 ],
            "I2": [ 1569 ],
            "I3": [ 1570 ],
            "O": [ 1571 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:97.4-110.9|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1572 ],
            "E": [ 516 ],
            "Q": [ 1573 ],
            "R": [ 1574 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 748 ],
            "I2": [ 1575 ],
            "I3": [ 1576 ],
            "O": [ 1572 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1575 ],
            "I1": [ 541 ],
            "I2": [ 538 ],
            "I3": [ 535 ],
            "O": [ 1577 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1577 ],
            "I2": [ 856 ],
            "I3": [ 529 ],
            "O": [ 1578 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1578 ],
            "I3": [ 854 ],
            "O": [ 849 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 849 ],
            "I3": [ 848 ],
            "O": [ 1061 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 857 ],
            "I3": [ 854 ],
            "O": [ 848 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1012 ],
            "I1": [ 1039 ],
            "I2": [ 528 ],
            "I3": [ 685 ],
            "O": [ 1575 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1014 ],
            "I1": [ 1041 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 691 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1013 ],
            "I1": [ 1040 ],
            "I2": [ 528 ],
            "I3": [ 525 ],
            "O": [ 685 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 693 ],
            "I2": [ 529 ],
            "I3": [ 684 ],
            "O": [ 1576 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 693 ],
            "I1": [ 529 ],
            "I2": [ 748 ],
            "I3": [ 747 ],
            "O": [ 1574 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1579 ],
            "I3": [ 1580 ],
            "O": [ 1446 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1581 ],
            "I3": [ 1582 ],
            "O": [ 1450 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1583 ],
            "I3": [ 1584 ],
            "O": [ 1462 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1585 ],
            "I3": [ 1586 ],
            "O": [ 1466 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1587 ],
            "I3": [ 1588 ],
            "O": [ 1470 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1589 ],
            "I3": [ 1590 ],
            "O": [ 1474 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1591 ],
            "I3": [ 1592 ],
            "O": [ 1478 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1593 ],
            "I3": [ 1594 ],
            "O": [ 1482 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1595 ],
            "I3": [ 1596 ],
            "O": [ 1486 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1597 ],
            "I3": [ 1598 ],
            "O": [ 1490 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1599 ],
            "I3": [ 1600 ],
            "O": [ 1498 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1601 ],
            "I3": [ 1602 ],
            "O": [ 1502 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1603 ],
            "I3": [ 1604 ],
            "O": [ 1494 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1605 ],
            "I3": [ 1606 ],
            "O": [ 1506 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1607 ],
            "I3": [ 1608 ],
            "O": [ 1510 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1609 ],
            "I3": [ 1610 ],
            "O": [ 1514 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1611 ],
            "I3": [ 1612 ],
            "O": [ 1518 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1613 ],
            "I3": [ 1614 ],
            "O": [ 1522 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1615 ],
            "I3": [ 1616 ],
            "O": [ 1526 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1617 ],
            "I3": [ 1618 ],
            "O": [ 1530 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1619 ],
            "I3": [ 1620 ],
            "O": [ 1534 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1621 ],
            "I3": [ 1622 ],
            "O": [ 1549 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1623 ],
            "I3": [ 1624 ],
            "O": [ 1557 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1625 ],
            "I3": [ 1626 ],
            "O": [ 1561 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1627 ],
            "I3": [ 1628 ],
            "O": [ 1565 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1629 ],
            "I3": [ 1630 ],
            "O": [ 1569 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1631 ],
            "I3": [ 1632 ],
            "O": [ 1454 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I0_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ "0" ],
            "I2": [ 1633 ],
            "I3": [ 1634 ],
            "O": [ 1458 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1620 ],
            "I3": [ 1573 ],
            "O": [ 1542 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1635 ],
            "I2": [ 1636 ],
            "I3": [ 1573 ],
            "O": [ 1538 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1637 ],
            "I3": [ 1638 ],
            "O": [ 1635 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1639 ],
            "I3": [ 1640 ],
            "O": [ 1641 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1641 ],
            "I2": [ 1642 ],
            "I3": [ 1573 ],
            "O": [ 1553 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1580 ],
            "CO": [ 1620 ],
            "I0": [ "0" ],
            "I1": [ 1579 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1582 ],
            "CO": [ 1580 ],
            "I0": [ "0" ],
            "I1": [ 1581 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1634 ],
            "CO": [ 1632 ],
            "I0": [ "0" ],
            "I1": [ 1633 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1584 ],
            "CO": [ 1634 ],
            "I0": [ "0" ],
            "I1": [ 1583 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1586 ],
            "CO": [ 1584 ],
            "I0": [ "0" ],
            "I1": [ 1585 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1588 ],
            "CO": [ 1586 ],
            "I0": [ "0" ],
            "I1": [ 1587 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1590 ],
            "CO": [ 1588 ],
            "I0": [ "0" ],
            "I1": [ 1589 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1592 ],
            "CO": [ 1590 ],
            "I0": [ "0" ],
            "I1": [ 1591 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1594 ],
            "CO": [ 1592 ],
            "I0": [ "0" ],
            "I1": [ 1593 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1596 ],
            "CO": [ 1594 ],
            "I0": [ "0" ],
            "I1": [ 1595 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1598 ],
            "CO": [ 1596 ],
            "I0": [ "0" ],
            "I1": [ 1597 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1600 ],
            "CO": [ 1630 ],
            "I0": [ "0" ],
            "I1": [ 1599 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1604 ],
            "CO": [ 1582 ],
            "I0": [ "0" ],
            "I1": [ 1603 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1602 ],
            "CO": [ 1598 ],
            "I0": [ "0" ],
            "I1": [ 1601 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1606 ],
            "CO": [ 1602 ],
            "I0": [ "0" ],
            "I1": [ 1605 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1608 ],
            "CO": [ 1606 ],
            "I0": [ "0" ],
            "I1": [ 1607 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1610 ],
            "CO": [ 1608 ],
            "I0": [ "0" ],
            "I1": [ 1609 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1612 ],
            "CO": [ 1610 ],
            "I0": [ "0" ],
            "I1": [ 1611 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1614 ],
            "CO": [ 1612 ],
            "I0": [ "0" ],
            "I1": [ 1613 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1616 ],
            "CO": [ 1614 ],
            "I0": [ "0" ],
            "I1": [ 1615 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1618 ],
            "CO": [ 1616 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1620 ],
            "CO": [ 1618 ],
            "I0": [ "0" ],
            "I1": [ 1619 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1638 ],
            "CO": [ 1604 ],
            "I0": [ "0" ],
            "I1": [ 1637 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1622 ],
            "CO": [ 1638 ],
            "I0": [ "0" ],
            "I1": [ 1621 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1640 ],
            "CO": [ 1622 ],
            "I0": [ "0" ],
            "I1": [ 1639 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1624 ],
            "CO": [ 1640 ],
            "I0": [ "0" ],
            "I1": [ 1623 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1628 ],
            "CO": [ 1626 ],
            "I0": [ "0" ],
            "I1": [ 1627 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1630 ],
            "CO": [ 1624 ],
            "I0": [ "0" ],
            "I1": [ 1629 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1632 ],
            "CO": [ 1628 ],
            "I0": [ "0" ],
            "I1": [ 1631 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1447 ],
            "CO": [ 1543 ],
            "I0": [ 1445 ],
            "I1": [ 1446 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1451 ],
            "CO": [ 1447 ],
            "I0": [ 1449 ],
            "I1": [ 1450 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1459 ],
            "CO": [ 1455 ],
            "I0": [ 1457 ],
            "I1": [ 1458 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1463 ],
            "CO": [ 1459 ],
            "I0": [ 1461 ],
            "I1": [ 1462 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1467 ],
            "CO": [ 1463 ],
            "I0": [ 1465 ],
            "I1": [ 1466 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1471 ],
            "CO": [ 1467 ],
            "I0": [ 1469 ],
            "I1": [ 1470 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1475 ],
            "CO": [ 1471 ],
            "I0": [ 1473 ],
            "I1": [ 1474 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1479 ],
            "CO": [ 1475 ],
            "I0": [ 1477 ],
            "I1": [ 1478 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1483 ],
            "CO": [ 1479 ],
            "I0": [ 1481 ],
            "I1": [ 1482 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1487 ],
            "CO": [ 1483 ],
            "I0": [ 1485 ],
            "I1": [ 1486 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1491 ],
            "CO": [ 1487 ],
            "I0": [ 1489 ],
            "I1": [ 1490 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1499 ],
            "CO": [ 1570 ],
            "I0": [ 1497 ],
            "I1": [ 1498 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1495 ],
            "CO": [ 1451 ],
            "I0": [ 1493 ],
            "I1": [ 1494 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1503 ],
            "CO": [ 1491 ],
            "I0": [ 1501 ],
            "I1": [ 1502 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1507 ],
            "CO": [ 1503 ],
            "I0": [ 1505 ],
            "I1": [ 1506 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1511 ],
            "CO": [ 1507 ],
            "I0": [ 1509 ],
            "I1": [ 1510 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1515 ],
            "CO": [ 1511 ],
            "I0": [ 1513 ],
            "I1": [ 1514 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1519 ],
            "CO": [ 1515 ],
            "I0": [ 1517 ],
            "I1": [ 1518 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1523 ],
            "CO": [ 1519 ],
            "I0": [ 1521 ],
            "I1": [ 1522 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1527 ],
            "CO": [ 1523 ],
            "I0": [ 1525 ],
            "I1": [ 1526 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1531 ],
            "CO": [ 1527 ],
            "I0": [ 1529 ],
            "I1": [ 1530 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1535 ],
            "CO": [ 1531 ],
            "I0": [ 1533 ],
            "I1": [ 1534 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1543 ],
            "CO": [ 1535 ],
            "I0": [ 1541 ],
            "I1": [ 1542 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1539 ],
            "CO": [ 1495 ],
            "I0": [ 1537 ],
            "I1": [ 1538 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1550 ],
            "CO": [ 1539 ],
            "I0": [ 1548 ],
            "I1": [ 1549 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1554 ],
            "CO": [ 1550 ],
            "I0": [ 1552 ],
            "I1": [ 1553 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1558 ],
            "CO": [ 1554 ],
            "I0": [ 1556 ],
            "I1": [ 1557 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1566 ],
            "CO": [ 1562 ],
            "I0": [ 1564 ],
            "I1": [ 1565 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1570 ],
            "CO": [ 1558 ],
            "I0": [ 1568 ],
            "I1": [ 1569 ]
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O_SB_CARRY_I1_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1455 ],
            "CO": [ 1566 ],
            "I0": [ 1453 ],
            "I1": [ 1454 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1643 ],
            "I3": [ 1644 ],
            "O": [ 1517 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1643 ],
            "I3": [ 1645 ],
            "O": [ 1509 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 636 ],
            "O": [ 1449 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 628 ],
            "O": [ 1529 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 580 ],
            "I2": [ 559 ],
            "I3": [ 1646 ],
            "O": [ 1533 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_12_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 630 ],
            "O": [ 1646 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 632 ],
            "O": [ 1541 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 580 ],
            "I2": [ 559 ],
            "I3": [ 1647 ],
            "O": [ 1445 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_14_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 634 ],
            "O": [ 1647 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 646 ],
            "O": [ 1564 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 580 ],
            "I2": [ 559 ],
            "I3": [ 1648 ],
            "O": [ 1453 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1649 ],
            "I1": [ 1648 ],
            "I2": [ 1564 ],
            "I3": [ 1599 ],
            "O": [ 1650 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1546 ],
            "I2": [ 1560 ],
            "I3": [ 1599 ],
            "O": [ 1649 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1564 ],
            "I1": [ 1453 ],
            "I2": [ 1599 ],
            "I3": [ 1546 ],
            "O": [ 1651 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1457 ],
            "I1": [ 1461 ],
            "I2": [ 1546 ],
            "I3": [ 1599 ],
            "O": [ 1652 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1650 ],
            "I1": [ 1653 ],
            "I2": [ 1654 ],
            "I3": [ 1629 ],
            "O": [ 1655 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1656 ],
            "I1": [ 1657 ],
            "I2": [ 1658 ],
            "I3": [ 1659 ],
            "O": [ 1660 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1661 ],
            "I1": [ 1662 ],
            "I2": [ 1663 ],
            "I3": [ 1629 ],
            "O": [ 1664 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1663 ],
            "I1": [ 1629 ],
            "I2": [ 1665 ],
            "I3": [ 1666 ],
            "O": [ 1667 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1664 ],
            "I1": [ 1668 ],
            "I2": [ 1660 ],
            "I3": [ 1655 ],
            "O": [ 1669 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1670 ],
            "I2": [ 1671 ],
            "I3": [ 1599 ],
            "O": [ 1672 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1673 ],
            "I1": [ 1674 ],
            "I2": [ 1675 ],
            "I3": [ 1629 ],
            "O": [ 1670 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1676 ],
            "I1": [ 1677 ],
            "I2": [ 1678 ],
            "I3": [ 1629 ],
            "O": [ 1671 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1673 ],
            "I2": [ 1676 ],
            "I3": [ 1599 ],
            "O": [ 1679 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1529 ],
            "I2": [ 1525 ],
            "I3": [ 1546 ],
            "O": [ 1673 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1680 ],
            "I1": [ 1674 ],
            "I2": [ 1599 ],
            "I3": [ 1677 ],
            "O": [ 1681 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1521 ],
            "I2": [ 1525 ],
            "I3": [ 1546 ],
            "O": [ 1674 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1665 ],
            "I1": [ 1682 ],
            "I2": [ 1623 ],
            "I3": [ 1683 ],
            "O": [ 1684 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1685 ],
            "I1": [ 1686 ],
            "I2": [ 1687 ],
            "I3": [ 1681 ],
            "O": [ 1666 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1680 ],
            "I2": [ 1688 ],
            "I3": [ 1599 ],
            "O": [ 1663 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1489 ],
            "I2": [ 1501 ],
            "I3": [ 1546 ],
            "O": [ 1688 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1505 ],
            "I2": [ 1501 ],
            "I3": [ 1546 ],
            "O": [ 1678 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1481 ],
            "I1": [ 1489 ],
            "I2": [ 1485 ],
            "I3": [ 1546 ],
            "O": [ 1689 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1690 ],
            "I1": [ 1691 ],
            "I2": [ 1692 ],
            "I3": [ 1693 ],
            "O": [ 1668 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1690 ],
            "I3": [ 1691 ],
            "O": [ 1694 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1695 ],
            "I1": [ 1696 ],
            "I2": [ 1629 ],
            "I3": [ 1599 ],
            "O": [ 1691 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1697 ],
            "I1": [ 1698 ],
            "I2": [ 1599 ],
            "I3": [ 1629 ],
            "O": [ 1690 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1697 ],
            "I1": [ 1698 ],
            "I2": [ 1629 ],
            "I3": [ 1599 ],
            "O": [ 1685 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1675 ],
            "I1": [ 1676 ],
            "I2": [ 1599 ],
            "I3": [ 1629 ],
            "O": [ 1687 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1529 ],
            "I2": [ 1533 ],
            "I3": [ 1546 ],
            "O": [ 1697 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1541 ],
            "I2": [ 1445 ],
            "I3": [ 1546 ],
            "O": [ 1698 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1699 ],
            "I2": [ 1695 ],
            "I3": [ 1599 ],
            "O": [ 1700 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1552 ],
            "I2": [ 1556 ],
            "I3": [ 1546 ],
            "O": [ 1699 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1537 ],
            "I2": [ 1548 ],
            "I3": [ 1546 ],
            "O": [ 1695 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1695 ],
            "I2": [ 1696 ],
            "I3": [ 1599 ],
            "O": [ 1701 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1556 ],
            "I1": [ 1702 ],
            "I2": [ 1703 ],
            "I3": [ 1704 ],
            "O": [ 1705 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1568 ],
            "I2": [ 1552 ],
            "I3": [ 1599 ],
            "O": [ 1704 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1548 ],
            "I2": [ 1497 ],
            "I3": [ 1546 ],
            "O": [ 1702 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1546 ],
            "I3": [ 1599 ],
            "O": [ 1703 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1449 ],
            "I2": [ 1493 ],
            "I3": [ 1546 ],
            "O": [ 1696 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1692 ],
            "I3": [ 1693 ],
            "O": [ 1683 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1706 ],
            "I1": [ 1707 ],
            "I2": [ 1629 ],
            "I3": [ 1599 ],
            "O": [ 1693 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1708 ],
            "I2": [ 1709 ],
            "I3": [ 1629 ],
            "O": [ 1692 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1710 ],
            "I1": [ 1711 ],
            "I2": [ 1709 ],
            "I3": [ 1708 ],
            "O": [ 1686 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1529 ],
            "I1": [ 1533 ],
            "I2": [ 1599 ],
            "I3": [ 1546 ],
            "O": [ 1711 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1521 ],
            "I1": [ 1525 ],
            "I2": [ 1546 ],
            "I3": [ 1599 ],
            "O": [ 1710 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1541 ],
            "I1": [ 1533 ],
            "I2": [ 1599 ],
            "I3": [ 1546 ],
            "O": [ 1708 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1529 ],
            "I1": [ 1525 ],
            "I2": [ 1546 ],
            "I3": [ 1599 ],
            "O": [ 1709 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1552 ],
            "I2": [ 1548 ],
            "I3": [ 1546 ],
            "O": [ 1712 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1537 ],
            "I2": [ 1493 ],
            "I3": [ 1546 ],
            "O": [ 1706 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1706 ],
            "I2": [ 1707 ],
            "I3": [ 1599 ],
            "O": [ 1713 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1449 ],
            "I2": [ 1445 ],
            "I3": [ 1546 ],
            "O": [ 1707 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1656 ],
            "I3": [ 1657 ],
            "O": [ 1714 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1715 ],
            "I3": [ 1716 ],
            "O": [ 1717 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1718 ],
            "I1": [ 1719 ],
            "I2": [ 1629 ],
            "I3": [ 1599 ],
            "O": [ 1657 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1712 ],
            "I1": [ 1706 ],
            "I2": [ 1599 ],
            "I3": [ 1629 ],
            "O": [ 1656 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1718 ],
            "I1": [ 1719 ],
            "I2": [ 1599 ],
            "I3": [ 1629 ],
            "O": [ 1715 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1720 ],
            "I3": [ 1629 ],
            "O": [ 1682 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1720 ],
            "I2": [ 1700 ],
            "I3": [ 1629 ],
            "O": [ 1721 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1568 ],
            "I2": [ 1556 ],
            "I3": [ 1546 ],
            "O": [ 1718 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1545 ],
            "I2": [ 1497 ],
            "I3": [ 1546 ],
            "O": [ 1719 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1722 ],
            "I1": [ 1723 ],
            "I2": [ 1599 ],
            "I3": [ 1724 ],
            "O": [ 1659 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1473 ],
            "I1": [ 1599 ],
            "I2": [ 1469 ],
            "I3": [ 1725 ],
            "O": [ 1658 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1461 ],
            "I1": [ 1546 ],
            "I2": [ 1465 ],
            "I3": [ 1599 ],
            "O": [ 1725 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1726 ],
            "I2": [ 1722 ],
            "I3": [ 1599 ],
            "O": [ 1661 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1677 ],
            "I2": [ 1680 ],
            "I3": [ 1599 ],
            "O": [ 1727 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ 1688 ],
            "I2": [ 1689 ],
            "I3": [ 1599 ],
            "O": [ 1662 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1489 ],
            "I2": [ 1485 ],
            "I3": [ 1546 ],
            "O": [ 1726 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1481 ],
            "I2": [ 1477 ],
            "I3": [ 1546 ],
            "O": [ 1722 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1481 ],
            "I1": [ 1485 ],
            "I2": [ 1599 ],
            "I3": [ 1546 ],
            "O": [ 1723 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1473 ],
            "I1": [ 1477 ],
            "I2": [ 1546 ],
            "I3": [ 1623 ],
            "O": [ 1724 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 664 ],
            "I1": [ 662 ],
            "I2": [ 558 ],
            "I3": [ 1461 ],
            "O": [ 1653 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1453 ],
            "I2": [ 1546 ],
            "I3": [ 1457 ],
            "O": [ 1654 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 656 ],
            "O": [ 1648 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 658 ],
            "O": [ 1457 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 580 ],
            "I2": [ 559 ],
            "I3": [ 1728 ],
            "O": [ 1461 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 580 ],
            "I2": [ 559 ],
            "I3": [ 1728 ],
            "O": [ 1729 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1729 ],
            "I1": [ 1730 ],
            "I2": [ 1731 ],
            "I3": [ 1732 ],
            "O": [ 1733 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1734 ],
            "I1": [ 1733 ],
            "I2": [ 1735 ],
            "I3": [ 1736 ],
            "O": [ 1737 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1529 ],
            "I2": [ 1617 ],
            "I3": [ 1738 ],
            "O": [ 1739 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 760 ],
            "I2": [ 705 ],
            "I3": [ 746 ],
            "O": [ 1735 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 705 ],
            "I2": [ 760 ],
            "I3": [ 746 ],
            "O": [ 1740 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1449 ],
            "I3": [ 1581 ],
            "O": [ 1738 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1741 ],
            "I1": [ 1742 ],
            "I2": [ 1743 ],
            "I3": [ 1642 ],
            "O": [ 1744 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1745 ],
            "I1": [ 1746 ],
            "I2": [ 1747 ],
            "I3": [ 1748 ],
            "O": [ 1749 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1750 ],
            "I1": [ 1751 ],
            "I2": [ 1743 ],
            "I3": [ 1752 ],
            "O": [ 1753 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1684 ],
            "I1": [ 1669 ],
            "I2": [ 1672 ],
            "I3": [ 1667 ],
            "O": [ 1750 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1623 ],
            "I1": [ 1754 ],
            "I2": [ 1755 ],
            "I3": [ 1756 ],
            "O": [ 1751 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1757 ],
            "I1": [ 1758 ],
            "I2": [ 1759 ],
            "I3": [ 1760 ],
            "O": [ 1755 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1694 ],
            "I1": [ 1714 ],
            "I2": [ 1721 ],
            "I3": [ 1717 ],
            "O": [ 1754 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1716 ],
            "I1": [ 1761 ],
            "I2": [ 1759 ],
            "I3": [ 1714 ],
            "O": [ 1742 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1757 ],
            "I1": [ 1668 ],
            "I2": [ 1762 ],
            "I3": [ 1623 ],
            "O": [ 1741 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1665 ],
            "I2": [ 1763 ],
            "I3": [ 1764 ],
            "O": [ 1762 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1765 ],
            "I1": [ 1679 ],
            "I2": [ 1766 ],
            "I3": [ 1629 ],
            "O": [ 1665 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1710 ],
            "I3": [ 1711 ],
            "O": [ 1765 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1767 ],
            "I1": [ 1768 ],
            "I2": [ 1769 ],
            "I3": [ 1770 ],
            "O": [ 1766 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1763 ],
            "I2": [ 1764 ],
            "I3": [ 1642 ],
            "O": [ 1756 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1769 ],
            "I1": [ 1770 ],
            "I2": [ 1771 ],
            "I3": [ 1629 ],
            "O": [ 1764 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1767 ],
            "I1": [ 1768 ],
            "I2": [ 1700 ],
            "I3": [ 1629 ],
            "O": [ 1763 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1449 ],
            "I1": [ 1493 ],
            "I2": [ 1599 ],
            "I3": [ 1546 ],
            "O": [ 1768 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1541 ],
            "I1": [ 1445 ],
            "I2": [ 1546 ],
            "I3": [ 1599 ],
            "O": [ 1767 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1712 ],
            "I2": [ 1706 ],
            "I3": [ 1599 ],
            "O": [ 1771 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1449 ],
            "I1": [ 1445 ],
            "I2": [ 1599 ],
            "I3": [ 1546 ],
            "O": [ 1770 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1541 ],
            "I1": [ 1533 ],
            "I2": [ 1546 ],
            "I3": [ 1599 ],
            "O": [ 1769 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1642 ],
            "I3": [ 1743 ],
            "O": [ 1772 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1682 ],
            "I2": [ 1715 ],
            "I3": [ 1721 ],
            "O": [ 1761 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1599 ],
            "I1": [ 1773 ],
            "I2": [ 1774 ],
            "I3": [ 1629 ],
            "O": [ 1716 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 746 ],
            "I2": [ 705 ],
            "I3": [ 760 ],
            "O": [ 1743 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1775 ],
            "I2": [ 1776 ],
            "I3": [ 1777 ],
            "O": [ 1734 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1778 ],
            "I1": [ 1779 ],
            "I2": [ 1780 ],
            "I3": [ 1740 ],
            "O": [ 1736 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1615 ],
            "I1": [ 1525 ],
            "I2": [ 1781 ],
            "I3": [ 1782 ],
            "O": [ 1780 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1625 ],
            "I1": [ 1560 ],
            "I2": [ 1783 ],
            "I3": [ 1784 ],
            "O": [ 1779 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1601 ],
            "I1": [ 1587 ],
            "I2": [ 1469 ],
            "I3": [ 1501 ],
            "O": [ 1784 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1631 ],
            "I1": [ 1583 ],
            "I2": [ 1461 ],
            "I3": [ 1453 ],
            "O": [ 1783 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1595 ],
            "I1": [ 1485 ],
            "I2": [ 1785 ],
            "I3": [ 1786 ],
            "O": [ 1778 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1599 ],
            "I1": [ 1548 ],
            "I2": [ 1621 ],
            "I3": [ 1497 ],
            "O": [ 1785 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1787 ],
            "I1": [ 1788 ],
            "I2": [ 1509 ],
            "I3": [ 1607 ],
            "O": [ 1786 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1623 ],
            "I3": [ 1556 ],
            "O": [ 1788 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1591 ],
            "I3": [ 1477 ],
            "O": [ 1787 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1517 ],
            "I1": [ 1603 ],
            "I2": [ 1493 ],
            "I3": [ 1611 ],
            "O": [ 1782 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1579 ],
            "I1": [ 1619 ],
            "I2": [ 1533 ],
            "I3": [ 1445 ],
            "O": [ 1781 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1453 ],
            "I1": [ 1560 ],
            "I2": [ 1625 ],
            "I3": [ 1631 ],
            "O": [ 1777 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1509 ],
            "I1": [ 1501 ],
            "I2": [ 1607 ],
            "I3": [ 1601 ],
            "O": [ 1776 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1517 ],
            "I1": [ 1789 ],
            "I2": [ 1790 ],
            "I3": [ 1611 ],
            "O": [ 1775 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1493 ],
            "I3": [ 1603 ],
            "O": [ 1789 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1445 ],
            "I1": [ 1533 ],
            "I2": [ 1579 ],
            "I3": [ 1619 ],
            "O": [ 1790 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 582 ],
            "I1": [ 1791 ],
            "I2": [ 1792 ],
            "I3": [ 1615 ],
            "O": [ 1731 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1485 ],
            "I1": [ 1477 ],
            "I2": [ 1595 ],
            "I3": [ 1591 ],
            "O": [ 1732 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1793 ],
            "I1": [ 1548 ],
            "I2": [ 1556 ],
            "I3": [ 1497 ],
            "O": [ 1792 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 586 ],
            "I1": [ 592 ],
            "I2": [ 557 ],
            "I3": [ 1794 ],
            "O": [ 1791 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 586 ],
            "I1": [ 592 ],
            "I2": [ 557 ],
            "I3": [ 1794 ],
            "O": [ 1621 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1795 ],
            "I3": [ 749 ],
            "O": [ 1794 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 586 ],
            "I1": [ 592 ],
            "I2": [ 557 ],
            "I3": [ 1793 ],
            "O": [ 1623 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1636 ],
            "O": [ 1637 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1642 ],
            "O": [ 1639 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1795 ],
            "I3": [ 726 ],
            "O": [ 1585 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1795 ],
            "I3": [ 734 ],
            "O": [ 1593 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1795 ],
            "I3": [ 742 ],
            "O": [ 1605 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1795 ],
            "I3": [ 770 ],
            "O": [ 1609 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 776 ],
            "I2": [ 1795 ],
            "I3": [ 1796 ],
            "O": [ 1615 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 772 ],
            "I2": [ 1795 ],
            "I3": [ 1796 ],
            "O": [ 1611 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 724 ],
            "I2": [ 1795 ],
            "I3": [ 1796 ],
            "O": [ 1603 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 780 ],
            "I2": [ 1795 ],
            "I3": [ 1796 ],
            "O": [ 1619 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 702 ],
            "I2": [ 1795 ],
            "I3": [ 1796 ],
            "O": [ 1579 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 717 ],
            "I2": [ 1795 ],
            "I3": [ 1796 ],
            "O": [ 1625 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1546 ],
            "O": [ 1600 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 728 ],
            "I2": [ 1795 ],
            "I3": [ 1796 ],
            "O": [ 1587 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 740 ],
            "I2": [ 1795 ],
            "I3": [ 1796 ],
            "O": [ 1601 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 723 ],
            "I2": [ 1795 ],
            "I3": [ 1796 ],
            "O": [ 1583 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 719 ],
            "I2": [ 1795 ],
            "I3": [ 1796 ],
            "O": [ 1631 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 736 ],
            "I2": [ 1795 ],
            "I3": [ 1796 ],
            "O": [ 1595 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 744 ],
            "I2": [ 1795 ],
            "I3": [ 1796 ],
            "O": [ 1607 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 732 ],
            "I2": [ 1795 ],
            "I3": [ 1796 ],
            "O": [ 1591 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_26_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 586 ],
            "I2": [ 592 ],
            "I3": [ 557 ],
            "O": [ 1796 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 787 ],
            "I2": [ 555 ],
            "I3": [ 556 ],
            "O": [ 1629 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 586 ],
            "I1": [ 592 ],
            "I2": [ 557 ],
            "I3": [ 582 ],
            "O": [ 1599 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1795 ],
            "I3": [ 778 ],
            "O": [ 1617 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1795 ],
            "I3": [ 703 ],
            "O": [ 1581 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1795 ],
            "I3": [ 730 ],
            "O": [ 1589 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1795 ],
            "I3": [ 750 ],
            "O": [ 1627 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1795 ],
            "I3": [ 721 ],
            "O": [ 1633 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1795 ],
            "I3": [ 774 ],
            "O": [ 1613 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1795 ],
            "I3": [ 738 ],
            "O": [ 1597 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1795 ],
            "I3": [ 785 ],
            "O": [ 1793 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 660 ],
            "O": [ 1728 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 662 ],
            "O": [ 1465 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 654 ],
            "O": [ 1545 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 580 ],
            "I2": [ 559 ],
            "I3": [ 1797 ],
            "O": [ 1469 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_20_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 664 ],
            "O": [ 1797 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 580 ],
            "I2": [ 559 ],
            "I3": [ 1798 ],
            "O": [ 1560 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_21_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 624 ],
            "O": [ 1798 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 666 ],
            "O": [ 1473 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 580 ],
            "I2": [ 559 ],
            "I3": [ 1799 ],
            "O": [ 1477 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_23_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 605 ],
            "O": [ 1799 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 622 ],
            "O": [ 1521 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 580 ],
            "I2": [ 559 ],
            "I3": [ 1800 ],
            "O": [ 1525 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_25_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1800 ],
            "I1": [ 1797 ],
            "I2": [ 1583 ],
            "I3": [ 1587 ],
            "O": [ 1730 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_25_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 626 ],
            "O": [ 1800 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 607 ],
            "O": [ 1481 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 580 ],
            "I2": [ 559 ],
            "I3": [ 1801 ],
            "O": [ 1485 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_27_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 609 ],
            "O": [ 1801 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 611 ],
            "O": [ 1489 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 580 ],
            "I2": [ 559 ],
            "I3": [ 561 ],
            "O": [ 1501 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 580 ],
            "I2": [ 559 ],
            "I3": [ 1802 ],
            "O": [ 1497 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 614 ],
            "O": [ 1505 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 618 ],
            "O": [ 1513 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 652 ],
            "O": [ 1802 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 650 ],
            "O": [ 1568 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 580 ],
            "I2": [ 559 ],
            "I3": [ 1803 ],
            "O": [ 1556 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 648 ],
            "O": [ 1803 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 644 ],
            "O": [ 1552 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 640 ],
            "O": [ 1537 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 580 ],
            "I2": [ 559 ],
            "I3": [ 1804 ],
            "O": [ 1548 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_8_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 642 ],
            "O": [ 1804 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 580 ],
            "I2": [ 559 ],
            "I3": [ 1805 ],
            "O": [ 1493 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 638 ],
            "O": [ 1805 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 616 ],
            "O": [ 1645 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 566 ],
            "I2": [ 580 ],
            "I3": [ 559 ],
            "O": [ 1643 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1644 ],
            "I1": [ 1643 ],
            "I2": [ 1513 ],
            "I3": [ 1546 ],
            "O": [ 1677 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1644 ],
            "I1": [ 1643 ],
            "I2": [ 1513 ],
            "I3": [ 1546 ],
            "O": [ 1806 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1806 ],
            "I1": [ 1807 ],
            "I2": [ 1599 ],
            "I3": [ 1629 ],
            "O": [ 1808 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1521 ],
            "I2": [ 1525 ],
            "I3": [ 1546 ],
            "O": [ 1807 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1809 ],
            "I1": [ 1810 ],
            "I2": [ 1811 ],
            "I3": [ 1808 ],
            "O": [ 1812 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1813 ],
            "I1": [ 1811 ],
            "I2": [ 1814 ],
            "I3": [ 1629 ],
            "O": [ 1815 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1816 ],
            "I2": [ 1817 ],
            "I3": [ 1629 ],
            "O": [ 1818 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1819 ],
            "I2": [ 1817 ],
            "I3": [ 1629 ],
            "O": [ 1820 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1821 ],
            "I2": [ 1822 ],
            "I3": [ 1599 ],
            "O": [ 1819 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1823 ],
            "I1": [ 1824 ],
            "I2": [ 1642 ],
            "I3": [ 1623 ],
            "O": [ 1825 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1826 ],
            "I1": [ 1827 ],
            "I2": [ 1828 ],
            "I3": [ 1629 ],
            "O": [ 1829 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1830 ],
            "I2": [ 1831 ],
            "I3": [ 1599 ],
            "O": [ 1828 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1830 ],
            "I1": [ 1831 ],
            "I2": [ 1629 ],
            "I3": [ 1599 ],
            "O": [ 1832 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1827 ],
            "I2": [ 1826 ],
            "I3": [ 1629 ],
            "O": [ 1833 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1821 ],
            "I1": [ 1822 ],
            "I2": [ 1599 ],
            "I3": [ 1629 ],
            "O": [ 1834 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1465 ],
            "I2": [ 1461 ],
            "I3": [ 1546 ],
            "O": [ 1830 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1835 ],
            "I1": [ 1573 ],
            "I2": [ 1560 ],
            "I3": [ 1623 ],
            "O": [ 1824 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1812 ],
            "I2": [ 1836 ],
            "I3": [ 1837 ],
            "O": [ 1823 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1838 ],
            "I2": [ 1839 ],
            "I3": [ 1629 ],
            "O": [ 1837 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1840 ],
            "I2": [ 1841 ],
            "I3": [ 1599 ],
            "O": [ 1838 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1809 ],
            "I2": [ 1842 ],
            "I3": [ 1599 ],
            "O": [ 1839 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1843 ],
            "I1": [ 1844 ],
            "I2": [ 1629 ],
            "I3": [ 1845 ],
            "O": [ 1835 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1846 ],
            "I2": [ 1813 ],
            "I3": [ 1629 ],
            "O": [ 1836 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 1842 ],
            "I2": [ 1629 ],
            "I3": [ 1599 ],
            "O": [ 1810 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1473 ],
            "I2": [ 1477 ],
            "I3": [ 1546 ],
            "O": [ 1840 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1481 ],
            "I2": [ 1485 ],
            "I3": [ 1546 ],
            "O": [ 1841 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1806 ],
            "I2": [ 1807 ],
            "I3": [ 1599 ],
            "O": [ 1847 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1847 ],
            "I2": [ 1811 ],
            "I3": [ 1813 ],
            "O": [ 1848 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1822 ],
            "I2": [ 1849 ],
            "I3": [ 1599 ],
            "O": [ 1846 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1850 ],
            "I1": [ 1851 ],
            "I2": [ 1848 ],
            "I3": [ 1623 ],
            "O": [ 1852 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1850 ],
            "I3": [ 1629 ],
            "O": [ 1853 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1649 ],
            "I2": [ 1850 ],
            "I3": [ 1629 ],
            "O": [ 1854 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1855 ],
            "I1": [ 1856 ],
            "I2": [ 1573 ],
            "I3": [ 1854 ],
            "O": [ 1857 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1834 ],
            "I1": [ 1832 ],
            "I2": [ 1833 ],
            "I3": [ 1623 ],
            "O": [ 1858 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1859 ],
            "I1": [ 1860 ],
            "I2": [ 1853 ],
            "I3": [ 1623 ],
            "O": [ 1861 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1862 ],
            "I1": [ 1863 ],
            "I2": [ 1864 ],
            "I3": [ 1623 ],
            "O": [ 1865 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1827 ],
            "I1": [ 1826 ],
            "I2": [ 1623 ],
            "I3": [ 1629 ],
            "O": [ 1856 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1866 ],
            "I1": [ 1843 ],
            "I2": [ 1623 ],
            "I3": [ 1629 ],
            "O": [ 1855 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1843 ],
            "I3": [ 1866 ],
            "O": [ 1867 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1868 ],
            "I2": [ 1869 ],
            "I3": [ 1599 ],
            "O": [ 1844 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1868 ],
            "I1": [ 1869 ],
            "I2": [ 1629 ],
            "I3": [ 1599 ],
            "O": [ 1870 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1457 ],
            "I2": [ 1461 ],
            "I3": [ 1546 ],
            "O": [ 1868 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1869 ],
            "I1": [ 1840 ],
            "I2": [ 1629 ],
            "I3": [ 1599 ],
            "O": [ 1871 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1869 ],
            "I1": [ 1840 ],
            "I2": [ 1599 ],
            "I3": [ 1629 ],
            "O": [ 1863 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1649 ],
            "I3": [ 1629 ],
            "O": [ 1864 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1651 ],
            "I2": [ 1652 ],
            "I3": [ 1629 ],
            "O": [ 1862 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 1809 ],
            "I2": [ 1599 ],
            "I3": [ 1629 ],
            "O": [ 1872 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1651 ],
            "I1": [ 1652 ],
            "I2": [ 1649 ],
            "I3": [ 1629 ],
            "O": [ 1873 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1465 ],
            "I2": [ 1469 ],
            "I3": [ 1546 ],
            "O": [ 1869 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1599 ],
            "I2": [ 1546 ],
            "I3": [ 1560 ],
            "O": [ 1866 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1599 ],
            "I1": [ 1560 ],
            "I2": [ 1843 ],
            "I3": [ 1629 ],
            "O": [ 1874 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1872 ],
            "I1": [ 1871 ],
            "I2": [ 1873 ],
            "I3": [ 1623 ],
            "O": [ 1875 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1564 ],
            "I1": [ 1453 ],
            "I2": [ 1546 ],
            "I3": [ 1599 ],
            "O": [ 1843 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1564 ],
            "I1": [ 1560 ],
            "I2": [ 1599 ],
            "I3": [ 1546 ],
            "O": [ 1827 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1457 ],
            "I1": [ 1453 ],
            "I2": [ 1546 ],
            "I3": [ 1599 ],
            "O": [ 1826 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1876 ],
            "I1": [ 1877 ],
            "I2": [ 1850 ],
            "I3": [ 1629 ],
            "O": [ 1878 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1564 ],
            "I1": [ 1560 ],
            "I2": [ 1546 ],
            "I3": [ 1599 ],
            "O": [ 1879 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1457 ],
            "I1": [ 1453 ],
            "I2": [ 1599 ],
            "I3": [ 1546 ],
            "O": [ 1876 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1465 ],
            "I1": [ 1461 ],
            "I2": [ 1546 ],
            "I3": [ 1599 ],
            "O": [ 1877 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1872 ],
            "I2": [ 1871 ],
            "I3": [ 1880 ],
            "O": [ 1881 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1882 ],
            "I3": [ 1883 ],
            "O": [ 1880 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1821 ],
            "I1": [ 1831 ],
            "I2": [ 1629 ],
            "I3": [ 1599 ],
            "O": [ 1883 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_2_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1822 ],
            "I1": [ 1849 ],
            "I2": [ 1599 ],
            "I3": [ 1629 ],
            "O": [ 1882 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_2_O_SB_LUT4_O_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1876 ],
            "I1": [ 1877 ],
            "I2": [ 1879 ],
            "I3": [ 1629 ],
            "O": [ 1845 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1876 ],
            "I2": [ 1877 ],
            "I3": [ 1629 ],
            "O": [ 1859 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1821 ],
            "I1": [ 1831 ],
            "I2": [ 1599 ],
            "I3": [ 1629 ],
            "O": [ 1860 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1473 ],
            "I2": [ 1469 ],
            "I3": [ 1546 ],
            "O": [ 1831 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1481 ],
            "I2": [ 1477 ],
            "I3": [ 1546 ],
            "O": [ 1821 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1564 ],
            "I1": [ 1560 ],
            "I2": [ 1546 ],
            "I3": [ 1599 ],
            "O": [ 1850 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111010111101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1629 ],
            "I1": [ 1623 ],
            "I2": [ 1884 ],
            "I3": [ 1852 ],
            "O": [ 1885 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1886 ],
            "I1": [ 1818 ],
            "I2": [ 1887 ],
            "I3": [ 1623 ],
            "O": [ 1888 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ 1855 ],
            "I2": [ 1889 ],
            "I3": [ 1890 ],
            "O": [ 1891 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1874 ],
            "I2": [ 1623 ],
            "I3": [ 1892 ],
            "O": [ 1889 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1856 ],
            "I3": [ 1642 ],
            "O": [ 1890 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1893 ],
            "I1": [ 1894 ],
            "I2": [ 1623 ],
            "I3": [ 1892 ],
            "O": [ 1895 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1860 ],
            "I1": [ 1859 ],
            "I2": [ 1893 ],
            "I3": [ 1623 ],
            "O": [ 1896 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1560 ],
            "I3": [ 1573 ],
            "O": [ 1897 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1862 ],
            "I2": [ 1863 ],
            "I3": [ 1623 ],
            "O": [ 1898 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1560 ],
            "I2": [ 1879 ],
            "I3": [ 1629 ],
            "O": [ 1893 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1874 ],
            "I1": [ 1894 ],
            "I2": [ 1893 ],
            "I3": [ 1873 ],
            "O": [ 1899 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1857 ],
            "I1": [ 1865 ],
            "I2": [ 1861 ],
            "I3": [ 1858 ],
            "O": [ 1900 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1901 ],
            "I1": [ 1873 ],
            "I2": [ 1878 ],
            "I3": [ 1623 ],
            "O": [ 1902 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1867 ],
            "I2": [ 1844 ],
            "I3": [ 1629 ],
            "O": [ 1901 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1898 ],
            "I1": [ 1896 ],
            "I2": [ 1897 ],
            "I3": [ 1858 ],
            "O": [ 1903 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1827 ],
            "I1": [ 1826 ],
            "I2": [ 1560 ],
            "I3": [ 1629 ],
            "O": [ 1894 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1895 ],
            "I1": [ 1904 ],
            "I2": [ 1905 ],
            "I3": [ 1906 ],
            "O": [ 1907 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1834 ],
            "I2": [ 1832 ],
            "I3": [ 1908 ],
            "O": [ 1909 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1910 ],
            "I1": [ 1881 ],
            "I2": [ 1911 ],
            "I3": [ 1623 ],
            "O": [ 1912 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1915 ],
            "O": [ 1910 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1812 ],
            "I1": [ 1836 ],
            "I2": [ 1818 ],
            "I3": [ 1815 ],
            "O": [ 1911 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1860 ],
            "I3": [ 1859 ],
            "O": [ 1915 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1863 ],
            "I3": [ 1862 ],
            "O": [ 1914 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1916 ],
            "I1": [ 1917 ],
            "I2": [ 1865 ],
            "I3": [ 1918 ],
            "O": [ 1919 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1920 ],
            "I1": [ 1870 ],
            "I2": [ 1916 ],
            "I3": [ 1623 ],
            "O": [ 1921 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1920 ],
            "I3": [ 1870 ],
            "O": [ 1913 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1840 ],
            "I1": [ 1841 ],
            "I2": [ 1599 ],
            "I3": [ 1629 ],
            "O": [ 1920 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1875 ],
            "I3": [ 1921 ],
            "O": [ 1917 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1867 ],
            "I1": [ 1844 ],
            "I2": [ 1623 ],
            "I3": [ 1629 ],
            "O": [ 1922 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1880 ],
            "I2": [ 1623 ],
            "I3": [ 1878 ],
            "O": [ 1923 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1866 ],
            "I2": [ 1843 ],
            "I3": [ 1629 ],
            "O": [ 1916 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1642 ],
            "I2": [ 1560 ],
            "I3": [ 1573 ],
            "O": [ 1918 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1922 ],
            "I3": [ 1924 ],
            "O": [ 1908 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1924 ],
            "I1": [ 1922 ],
            "I2": [ 1917 ],
            "I3": [ 1923 ],
            "O": [ 1925 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1926 ],
            "I1": [ 1925 ],
            "I2": [ 1927 ],
            "I3": [ 1642 ],
            "O": [ 1928 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1820 ],
            "I1": [ 1623 ],
            "I2": [ 1825 ],
            "I3": [ 1829 ],
            "O": [ 1929 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1919 ],
            "I1": [ 1907 ],
            "I2": [ 1912 ],
            "I3": [ 1909 ],
            "O": [ 1930 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1931 ],
            "I1": [ 1888 ],
            "I2": [ 1891 ],
            "I3": [ 1885 ],
            "O": [ 1932 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1904 ],
            "I1": [ 1933 ],
            "I2": [ 1934 ],
            "I3": [ 1573 ],
            "O": [ 1926 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1902 ],
            "I1": [ 1900 ],
            "I2": [ 1903 ],
            "I3": [ 1899 ],
            "O": [ 1927 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1924 ],
            "I3": [ 785 ],
            "O": [ 1933 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1882 ],
            "I1": [ 1883 ],
            "I2": [ 1845 ],
            "I3": [ 1623 ],
            "O": [ 1934 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1874 ],
            "I1": [ 1913 ],
            "I2": [ 1623 ],
            "I3": [ 1875 ],
            "O": [ 1904 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1838 ],
            "I1": [ 1839 ],
            "I2": [ 1629 ],
            "I3": [ 1623 ],
            "O": [ 1924 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1573 ],
            "I3": [ 1861 ],
            "O": [ 1906 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1898 ],
            "I3": [ 1896 ],
            "O": [ 1905 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1623 ],
            "I3": [ 1560 ],
            "O": [ 1892 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1902 ],
            "I3": [ 1923 ],
            "O": [ 1931 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1814 ],
            "I3": [ 1935 ],
            "O": [ 1884 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1936 ],
            "I2": [ 1937 ],
            "I3": [ 1599 ],
            "O": [ 1935 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1552 ],
            "I1": [ 1556 ],
            "I2": [ 1938 ],
            "I3": [ 1546 ],
            "O": [ 1851 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1939 ],
            "I1": [ 1940 ],
            "I2": [ 1941 ],
            "I3": [ 1599 ],
            "O": [ 1938 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1814 ],
            "I1": [ 1942 ],
            "I2": [ 1847 ],
            "I3": [ 1629 ],
            "O": [ 1943 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1816 ],
            "I2": [ 1942 ],
            "I3": [ 1629 ],
            "O": [ 1886 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1886 ],
            "I1": [ 1820 ],
            "I2": [ 1623 ],
            "I3": [ 1745 ],
            "O": [ 1752 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1943 ],
            "I1": [ 1937 ],
            "I2": [ 1944 ],
            "I3": [ 1945 ],
            "O": [ 1887 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1541 ],
            "I2": [ 1445 ],
            "I3": [ 1546 ],
            "O": [ 1937 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1946 ],
            "I2": [ 1947 ],
            "I3": [ 1599 ],
            "O": [ 1942 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1936 ],
            "I1": [ 1946 ],
            "I2": [ 1599 ],
            "I3": [ 1493 ],
            "O": [ 1944 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1939 ],
            "I1": [ 1599 ],
            "I2": [ 1948 ],
            "I3": [ 1949 ],
            "O": [ 1945 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1568 ],
            "I2": [ 1497 ],
            "I3": [ 1546 ],
            "O": [ 1940 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1568 ],
            "I2": [ 1556 ],
            "I3": [ 1546 ],
            "O": [ 1939 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1552 ],
            "I1": [ 1537 ],
            "I2": [ 1548 ],
            "I3": [ 1546 ],
            "O": [ 1941 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1950 ],
            "I1": [ 1599 ],
            "I2": [ 1548 ],
            "I3": [ 1629 ],
            "O": [ 1948 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100110100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1599 ],
            "I1": [ 1546 ],
            "I2": [ 1537 ],
            "I3": [ 1951 ],
            "O": [ 1949 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1552 ],
            "I2": [ 1449 ],
            "I3": [ 1546 ],
            "O": [ 1951 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1545 ],
            "I2": [ 1497 ],
            "I3": [ 1546 ],
            "O": [ 1950 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1541 ],
            "I2": [ 1533 ],
            "I3": [ 1546 ],
            "O": [ 1947 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1449 ],
            "I2": [ 1445 ],
            "I3": [ 1546 ],
            "O": [ 1946 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1842 ],
            "I2": [ 1806 ],
            "I3": [ 1599 ],
            "O": [ 1811 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1489 ],
            "I2": [ 1501 ],
            "I3": [ 1546 ],
            "O": [ 1809 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1645 ],
            "I1": [ 1643 ],
            "I2": [ 1505 ],
            "I3": [ 1546 ],
            "O": [ 1842 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1952 ],
            "I1": [ 1953 ],
            "I2": [ 1936 ],
            "I3": [ 1954 ],
            "O": [ 1814 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1645 ],
            "I1": [ 1643 ],
            "I2": [ 1505 ],
            "I3": [ 1546 ],
            "O": [ 1680 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1643 ],
            "I1": [ 1644 ],
            "I2": [ 1521 ],
            "I3": [ 1546 ],
            "O": [ 1676 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1643 ],
            "I1": [ 1644 ],
            "I2": [ 1521 ],
            "I3": [ 1546 ],
            "O": [ 1955 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I1_1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1956 ],
            "I2": [ 1955 ],
            "I3": [ 1599 ],
            "O": [ 1813 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I1_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1953 ],
            "I2": [ 1955 ],
            "I3": [ 1599 ],
            "O": [ 1816 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1849 ],
            "I2": [ 1956 ],
            "I3": [ 1599 ],
            "O": [ 1817 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1489 ],
            "I2": [ 1485 ],
            "I3": [ 1546 ],
            "O": [ 1822 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1505 ],
            "I2": [ 1501 ],
            "I3": [ 1546 ],
            "O": [ 1849 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1541 ],
            "I1": [ 1533 ],
            "I2": [ 1546 ],
            "I3": [ 1599 ],
            "O": [ 1954 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1521 ],
            "I1": [ 1525 ],
            "I2": [ 1599 ],
            "I3": [ 1546 ],
            "O": [ 1952 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1529 ],
            "I2": [ 1525 ],
            "I3": [ 1546 ],
            "O": [ 1953 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1529 ],
            "I2": [ 1533 ],
            "I3": [ 1546 ],
            "O": [ 1936 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I1_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1643 ],
            "I1": [ 1645 ],
            "I2": [ 1513 ],
            "I3": [ 1546 ],
            "O": [ 1956 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1643 ],
            "I1": [ 1645 ],
            "I2": [ 1513 ],
            "I3": [ 1546 ],
            "O": [ 1675 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 558 ],
            "I3": [ 620 ],
            "O": [ 1644 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op2_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 1499 ],
            "I0": [ 1545 ],
            "I1": [ 1546 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1603 ],
            "O": [ 1957 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1621 ],
            "O": [ 1958 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1623 ],
            "O": [ 1959 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op2_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1629 ],
            "O": [ 1960 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op2_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1599 ],
            "O": [ 1961 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op2_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1795 ],
            "I3": [ 745 ],
            "O": [ 1636 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op2_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1795 ],
            "I3": [ 783 ],
            "O": [ 1642 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op2_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1795 ],
            "I3": [ 790 ],
            "O": [ 1546 ]
          }
        },
        "cpu.riscv.stage2.alu.inputs_op2_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 555 ],
            "I3": [ 556 ],
            "O": [ 1795 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1403 ],
            "E": [ 1962 ],
            "Q": [ 449 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1412 ],
            "E": [ 1962 ],
            "Q": [ 451 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1309 ],
            "E": [ 1962 ],
            "Q": [ 452 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1360 ],
            "E": [ 1962 ],
            "Q": [ 453 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1226 ],
            "E": [ 1962 ],
            "Q": [ 454 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1365 ],
            "E": [ 1962 ],
            "Q": [ 455 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1233 ],
            "E": [ 1962 ],
            "Q": [ 456 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1370 ],
            "E": [ 1962 ],
            "Q": [ 457 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1240 ],
            "E": [ 1962 ],
            "Q": [ 458 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1375 ],
            "E": [ 1962 ],
            "Q": [ 459 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1247 ],
            "E": [ 1962 ],
            "Q": [ 460 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1382 ],
            "E": [ 1962 ],
            "Q": [ 461 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1313 ],
            "E": [ 1962 ],
            "Q": [ 462 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1254 ],
            "E": [ 1962 ],
            "Q": [ 463 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1387 ],
            "E": [ 1962 ],
            "Q": [ 464 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1264 ],
            "E": [ 1962 ],
            "Q": [ 465 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1392 ],
            "E": [ 1962 ],
            "Q": [ 466 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1271 ],
            "E": [ 1962 ],
            "Q": [ 467 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1397 ],
            "E": [ 1962 ],
            "Q": [ 468 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1278 ],
            "E": [ 1962 ],
            "Q": [ 469 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1402 ],
            "E": [ 1962 ],
            "Q": [ 470 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1285 ],
            "E": [ 1962 ],
            "Q": [ 471 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1410 ],
            "E": [ 1962 ],
            "Q": [ 472 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1417 ],
            "E": [ 1962 ],
            "Q": [ 473 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1426 ],
            "E": [ 1962 ],
            "Q": [ 474 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1376 ],
            "E": [ 1962 ],
            "Q": [ 475 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_32": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1957 ],
            "E": [ 1962 ],
            "Q": [ 486 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_33": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1636 ],
            "E": [ 1962 ],
            "Q": [ 489 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_34": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1958 ],
            "E": [ 1962 ],
            "Q": [ 491 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_35": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1642 ],
            "E": [ 1962 ],
            "Q": [ 493 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_36": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1959 ],
            "E": [ 1962 ],
            "Q": [ 495 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_37": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1960 ],
            "E": [ 1962 ],
            "Q": [ 497 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_38": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1961 ],
            "E": [ 1962 ],
            "Q": [ 499 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_39": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1546 ],
            "E": [ 1962 ],
            "Q": [ 501 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1288 ],
            "E": [ 1962 ],
            "Q": [ 476 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_40": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 755 ],
            "E": [ 1962 ],
            "Q": [ 368 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_41": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 752 ],
            "E": [ 1962 ],
            "Q": [ 371 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_42": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 800 ],
            "E": [ 1962 ],
            "Q": [ 373 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1430 ],
            "E": [ 1962 ],
            "Q": [ 477 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1295 ],
            "E": [ 1962 ],
            "Q": [ 478 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1425 ],
            "E": [ 1962 ],
            "Q": [ 479 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1302 ],
            "E": [ 1962 ],
            "Q": [ 480 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:97.4-110.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1355 ],
            "E": [ 1962 ],
            "Q": [ 481 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.ENQ_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 752 ],
            "I2": [ 755 ],
            "I3": [ 550 ],
            "O": [ 1962 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.empty_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:74.4-95.9|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1962 ],
            "E": [ 1963 ],
            "Q": [ 1964 ],
            "R": [ 1965 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.empty_reg_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1962 ],
            "I2": [ 1965 ],
            "I3": [ 846 ],
            "O": [ 1963 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.empty_reg_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 513 ],
            "I3": [ 3 ],
            "O": [ 1965 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.empty_reg_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1964 ],
            "I1": [ 846 ],
            "I2": [ 845 ],
            "I3": [ 601 ],
            "O": [ 522 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.empty_reg_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 364 ],
            "I2": [ 1966 ],
            "I3": [ 1964 ],
            "O": [ 846 ]
          }
        },
        "cpu.riscv.stage2.ff_memory_request.empty_reg_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 387 ],
            "I2": [ 435 ],
            "I3": [ 432 ],
            "O": [ 1966 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_D_IN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1967 ],
            "O": [ 1968 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1969 ],
            "I1": [ 1745 ],
            "I2": [ 1970 ],
            "I3": [ 1971 ],
            "O": [ 512 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1753 ],
            "I1": [ 1744 ],
            "I2": [ 1737 ],
            "I3": [ 1749 ],
            "O": [ 1970 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1932 ],
            "I1": [ 1930 ],
            "I2": [ 1928 ],
            "I3": [ 1929 ],
            "O": [ 1969 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 550 ],
            "I3": [ 1972 ],
            "O": [ 1971 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 768 ],
            "I1": [ 764 ],
            "I2": [ 1973 ],
            "I3": [ 766 ],
            "O": [ 1972 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1974 ],
            "I2": [ 1975 ],
            "I3": [ 1973 ],
            "O": [ 1976 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1977 ],
            "I1": [ 1978 ],
            "I2": [ 1979 ],
            "I3": [ 1980 ],
            "O": [ 1974 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1981 ],
            "I1": [ 1982 ],
            "I2": [ 1983 ],
            "I3": [ 1984 ],
            "O": [ 1975 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1476 ],
            "I1": [ 1472 ],
            "I2": [ 1468 ],
            "I3": [ 1464 ],
            "O": [ 1984 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1460 ],
            "I1": [ 1456 ],
            "I2": [ 1567 ],
            "I3": [ 1563 ],
            "O": [ 1983 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1516 ],
            "I1": [ 1512 ],
            "I2": [ 1508 ],
            "I3": [ 1504 ],
            "O": [ 1982 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1492 ],
            "I1": [ 1488 ],
            "I2": [ 1484 ],
            "I3": [ 1480 ],
            "O": [ 1981 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1452 ],
            "I1": [ 1448 ],
            "I2": [ 1544 ],
            "I3": [ 1536 ],
            "O": [ 1980 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1532 ],
            "I1": [ 1528 ],
            "I2": [ 1524 ],
            "I3": [ 1520 ],
            "O": [ 1979 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1547 ],
            "I1": [ 1500 ],
            "I2": [ 1571 ],
            "I3": [ 1559 ],
            "O": [ 1978 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1555 ],
            "I1": [ 1551 ],
            "I2": [ 1540 ],
            "I3": [ 1496 ],
            "O": [ 1977 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1985 ],
            "I1": [ 1986 ],
            "I2": [ 1987 ],
            "I3": [ 1976 ],
            "O": [ 1988 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 746 ],
            "I2": [ 705 ],
            "I3": [ 760 ],
            "O": [ 1985 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1989 ],
            "I1": [ 1990 ],
            "I2": [ 1991 ],
            "I3": [ 1992 ],
            "O": [ 1993 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1623 ],
            "I3": [ 1556 ],
            "O": [ 1992 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1591 ],
            "I3": [ 1477 ],
            "O": [ 1991 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1603 ],
            "I3": [ 1493 ],
            "O": [ 1990 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1607 ],
            "I3": [ 1509 ],
            "O": [ 1989 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1611 ],
            "I1": [ 1517 ],
            "I2": [ 1994 ],
            "I3": [ 1995 ],
            "O": [ 1996 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1615 ],
            "I3": [ 1525 ],
            "O": [ 1994 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1619 ],
            "I1": [ 1533 ],
            "I2": [ 1579 ],
            "I3": [ 1445 ],
            "O": [ 1995 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1997 ],
            "I1": [ 1998 ],
            "I2": [ 1999 ],
            "I3": [ 2000 ],
            "O": [ 2001 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1560 ],
            "I2": [ 1625 ],
            "I3": [ 2002 ],
            "O": [ 2000 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2003 ],
            "I1": [ 2004 ],
            "I2": [ 2005 ],
            "I3": [ 2006 ],
            "O": [ 1999 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1599 ],
            "I3": [ 1497 ],
            "O": [ 2006 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1795 ],
            "I1": [ 736 ],
            "I2": [ 1796 ],
            "I3": [ 1485 ],
            "O": [ 2005 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1621 ],
            "I3": [ 1548 ],
            "O": [ 2004 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1795 ],
            "I1": [ 728 ],
            "I2": [ 1796 ],
            "I3": [ 1469 ],
            "O": [ 2003 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1631 ],
            "I3": [ 1453 ],
            "O": [ 1998 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1583 ],
            "I3": [ 1461 ],
            "O": [ 1997 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1795 ],
            "I1": [ 740 ],
            "I2": [ 1796 ],
            "I3": [ 1501 ],
            "O": [ 2002 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2007 ],
            "I1": [ 2008 ],
            "I2": [ 746 ],
            "I3": [ 760 ],
            "O": [ 2009 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2010 ],
            "I1": [ 2011 ],
            "I2": [ 746 ],
            "I3": [ 705 ],
            "O": [ 2012 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2013 ],
            "I1": [ 2014 ],
            "I2": [ 2015 ],
            "I3": [ 2016 ],
            "O": [ 2011 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1629 ],
            "I2": [ 1568 ],
            "I3": [ 2017 ],
            "O": [ 2010 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2018 ],
            "I1": [ 2019 ],
            "I2": [ 2020 ],
            "I3": [ 2021 ],
            "O": [ 2017 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100110010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1642 ],
            "I1": [ 1552 ],
            "I2": [ 1605 ],
            "I3": [ 1505 ],
            "O": [ 2021 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2022 ],
            "I1": [ 1546 ],
            "I2": [ 1545 ],
            "I3": [ 2023 ],
            "O": [ 2020 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1609 ],
            "I3": [ 1513 ],
            "O": [ 2022 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1589 ],
            "I1": [ 1585 ],
            "I2": [ 1465 ],
            "I3": [ 1473 ],
            "O": [ 2023 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2024 ],
            "I1": [ 1636 ],
            "I2": [ 1537 ],
            "I3": [ 2025 ],
            "O": [ 2019 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1617 ],
            "I3": [ 1529 ],
            "O": [ 2024 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1581 ],
            "I1": [ 1613 ],
            "I2": [ 1521 ],
            "I3": [ 1449 ],
            "O": [ 2025 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2026 ],
            "I1": [ 1593 ],
            "I2": [ 1481 ],
            "I3": [ 2027 ],
            "O": [ 2018 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1597 ],
            "I3": [ 1489 ],
            "O": [ 2026 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1633 ],
            "I1": [ 1627 ],
            "I2": [ 1564 ],
            "I3": [ 1457 ],
            "O": [ 2027 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2028 ],
            "I1": [ 1613 ],
            "I2": [ 1627 ],
            "I3": [ 2029 ],
            "O": [ 2016 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2030 ],
            "I1": [ 1605 ],
            "I2": [ 1593 ],
            "I3": [ 2031 ],
            "O": [ 2013 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 614 ],
            "I1": [ 607 ],
            "I2": [ 558 ],
            "I3": [ 1513 ],
            "O": [ 2030 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 770 ],
            "I1": [ 783 ],
            "I2": [ 1795 ],
            "I3": [ 1552 ],
            "O": [ 2031 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2032 ],
            "I1": [ 1629 ],
            "I2": [ 1585 ],
            "I3": [ 1597 ],
            "O": [ 2015 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 611 ],
            "I1": [ 662 ],
            "I2": [ 558 ],
            "I3": [ 1568 ],
            "O": [ 2032 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1546 ],
            "I1": [ 1636 ],
            "I2": [ 1537 ],
            "I3": [ 1545 ],
            "O": [ 2014 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 666 ],
            "I1": [ 646 ],
            "I2": [ 558 ],
            "I3": [ 1589 ],
            "O": [ 2028 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 622 ],
            "I1": [ 658 ],
            "I2": [ 558 ],
            "I3": [ 1633 ],
            "O": [ 2029 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2001 ],
            "I1": [ 1996 ],
            "I2": [ 1993 ],
            "I3": [ 1985 ],
            "O": [ 2033 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2034 ],
            "CO": [ 2007 ],
            "I0": [ 1560 ],
            "I1": [ 1625 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2035 ],
            "CO": [ 2036 ],
            "I0": [ 1445 ],
            "I1": [ 1579 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2037 ],
            "CO": [ 2035 ],
            "I0": [ 1449 ],
            "I1": [ 1581 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2038 ],
            "CO": [ 2039 ],
            "I0": [ 1457 ],
            "I1": [ 1633 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2040 ],
            "CO": [ 2038 ],
            "I0": [ 1461 ],
            "I1": [ 1583 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2041 ],
            "CO": [ 2040 ],
            "I0": [ 1465 ],
            "I1": [ 1585 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2042 ],
            "CO": [ 2041 ],
            "I0": [ 1469 ],
            "I1": [ 1587 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2043 ],
            "CO": [ 2042 ],
            "I0": [ 1473 ],
            "I1": [ 1589 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2044 ],
            "CO": [ 2043 ],
            "I0": [ 1477 ],
            "I1": [ 1591 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2045 ],
            "CO": [ 2044 ],
            "I0": [ 1481 ],
            "I1": [ 1593 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2046 ],
            "CO": [ 2045 ],
            "I0": [ 1485 ],
            "I1": [ 1595 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2047 ],
            "CO": [ 2046 ],
            "I0": [ 1489 ],
            "I1": [ 1597 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2048 ],
            "CO": [ 2049 ],
            "I0": [ 1497 ],
            "I1": [ 1599 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2050 ],
            "CO": [ 2037 ],
            "I0": [ 1493 ],
            "I1": [ 1603 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2051 ],
            "CO": [ 2047 ],
            "I0": [ 1501 ],
            "I1": [ 1601 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2052 ],
            "CO": [ 2051 ],
            "I0": [ 1505 ],
            "I1": [ 1605 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2053 ],
            "CO": [ 2052 ],
            "I0": [ 1509 ],
            "I1": [ 1607 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2054 ],
            "CO": [ 2053 ],
            "I0": [ 1513 ],
            "I1": [ 1609 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2055 ],
            "CO": [ 2054 ],
            "I0": [ 1517 ],
            "I1": [ 1611 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2056 ],
            "CO": [ 2055 ],
            "I0": [ 1521 ],
            "I1": [ 1613 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2057 ],
            "CO": [ 2056 ],
            "I0": [ 1525 ],
            "I1": [ 1615 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2058 ],
            "CO": [ 2057 ],
            "I0": [ 1529 ],
            "I1": [ 1617 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2059 ],
            "CO": [ 2058 ],
            "I0": [ 1533 ],
            "I1": [ 1619 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2036 ],
            "CO": [ 2059 ],
            "I0": [ 1541 ],
            "I1": [ "1" ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2060 ],
            "CO": [ 2050 ],
            "I0": [ 1537 ],
            "I1": [ 1637 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 2048 ],
            "I0": [ 1545 ],
            "I1": [ 1600 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2061 ],
            "CO": [ 2060 ],
            "I0": [ 1548 ],
            "I1": [ 1621 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2062 ],
            "CO": [ 2061 ],
            "I0": [ 1552 ],
            "I1": [ 1639 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2063 ],
            "CO": [ 2062 ],
            "I0": [ 1556 ],
            "I1": [ 1623 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2064 ],
            "CO": [ 2034 ],
            "I0": [ 1564 ],
            "I1": [ 1627 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2049 ],
            "CO": [ 2063 ],
            "I0": [ 1568 ],
            "I1": [ 1629 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2039 ],
            "CO": [ 2064 ],
            "I0": [ 1453 ],
            "I1": [ 1631 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011010010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2065 ],
            "I1": [ 1560 ],
            "I2": [ 1625 ],
            "I3": [ 2066 ],
            "O": [ 2008 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2066 ],
            "CO": [ 2065 ],
            "I0": [ 1560 ],
            "I1": [ 1625 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2067 ],
            "CO": [ 2068 ],
            "I0": [ 1445 ],
            "I1": [ 1579 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2069 ],
            "CO": [ 2067 ],
            "I0": [ 1449 ],
            "I1": [ 1581 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2070 ],
            "CO": [ 2071 ],
            "I0": [ 1457 ],
            "I1": [ 1633 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2072 ],
            "CO": [ 2070 ],
            "I0": [ 1461 ],
            "I1": [ 1583 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2073 ],
            "CO": [ 2072 ],
            "I0": [ 1465 ],
            "I1": [ 1585 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2074 ],
            "CO": [ 2073 ],
            "I0": [ 1469 ],
            "I1": [ 1587 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2075 ],
            "CO": [ 2074 ],
            "I0": [ 1473 ],
            "I1": [ 1589 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2076 ],
            "CO": [ 2075 ],
            "I0": [ 1477 ],
            "I1": [ 1591 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2077 ],
            "CO": [ 2076 ],
            "I0": [ 1481 ],
            "I1": [ 1593 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2078 ],
            "CO": [ 2077 ],
            "I0": [ 1485 ],
            "I1": [ 1595 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2079 ],
            "CO": [ 2078 ],
            "I0": [ 1489 ],
            "I1": [ 1597 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2080 ],
            "CO": [ 2081 ],
            "I0": [ 1497 ],
            "I1": [ 1599 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2082 ],
            "CO": [ 2069 ],
            "I0": [ 1493 ],
            "I1": [ 1603 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2083 ],
            "CO": [ 2079 ],
            "I0": [ 1501 ],
            "I1": [ 1601 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2084 ],
            "CO": [ 2083 ],
            "I0": [ 1505 ],
            "I1": [ 1605 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2085 ],
            "CO": [ 2084 ],
            "I0": [ 1509 ],
            "I1": [ 1607 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2086 ],
            "CO": [ 2085 ],
            "I0": [ 1513 ],
            "I1": [ 1609 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2087 ],
            "CO": [ 2086 ],
            "I0": [ 1517 ],
            "I1": [ 1611 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2088 ],
            "CO": [ 2087 ],
            "I0": [ 1521 ],
            "I1": [ 1613 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2089 ],
            "CO": [ 2088 ],
            "I0": [ 1525 ],
            "I1": [ 1615 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2090 ],
            "CO": [ 2089 ],
            "I0": [ 1529 ],
            "I1": [ 1617 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2091 ],
            "CO": [ 2090 ],
            "I0": [ 1533 ],
            "I1": [ 1619 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2068 ],
            "CO": [ 2091 ],
            "I0": [ 1541 ],
            "I1": [ "1" ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2092 ],
            "CO": [ 2082 ],
            "I0": [ 1537 ],
            "I1": [ 1637 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_30": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 2080 ],
            "I0": [ 1545 ],
            "I1": [ 1600 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2093 ],
            "CO": [ 2092 ],
            "I0": [ 1548 ],
            "I1": [ 1621 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2094 ],
            "CO": [ 2093 ],
            "I0": [ 1552 ],
            "I1": [ 1639 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2095 ],
            "CO": [ 2094 ],
            "I0": [ 1556 ],
            "I1": [ 1623 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2096 ],
            "CO": [ 2066 ],
            "I0": [ 1564 ],
            "I1": [ 1627 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2081 ],
            "CO": [ 2095 ],
            "I0": [ 1568 ],
            "I1": [ 1629 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2071 ],
            "CO": [ 2096 ],
            "I0": [ 1453 ],
            "I1": [ 1631 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2097 ],
            "I1": [ 1795 ],
            "I2": [ 2098 ],
            "I3": [ 2099 ],
            "O": [ 1986 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1740 ],
            "I1": [ 1739 ],
            "I2": [ 1735 ],
            "I3": [ 1541 ],
            "O": [ 1987 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2100 ],
            "I1": [ 2101 ],
            "I2": [ 2102 ],
            "I3": [ 558 ],
            "O": [ 2099 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1513 ],
            "I1": [ 770 ],
            "I2": [ 783 ],
            "I3": [ 1552 ],
            "O": [ 2097 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1589 ],
            "I1": [ 666 ],
            "I2": [ 2103 ],
            "I3": [ 2104 ],
            "O": [ 2102 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1593 ],
            "I1": [ 607 ],
            "I2": [ 1605 ],
            "I3": [ 614 ],
            "O": [ 2101 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1627 ],
            "I1": [ 646 ],
            "I2": [ 2105 ],
            "I3": [ 2106 ],
            "O": [ 2100 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1633 ],
            "I1": [ 658 ],
            "I2": [ 1613 ],
            "I3": [ 622 ],
            "O": [ 2106 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1581 ],
            "I1": [ 636 ],
            "I2": [ 1629 ],
            "I3": [ 650 ],
            "O": [ 2105 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1617 ],
            "I1": [ 628 ],
            "I2": [ 640 ],
            "I3": [ 1636 ],
            "O": [ 2104 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1585 ],
            "I1": [ 662 ],
            "I2": [ 1597 ],
            "I3": [ 611 ],
            "O": [ 2103 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1546 ],
            "I1": [ 1497 ],
            "I2": [ 2098 ],
            "I3": [ 1599 ],
            "O": [ 1774 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1773 ],
            "I2": [ 1599 ],
            "I3": [ 1774 ],
            "O": [ 2107 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1773 ],
            "I2": [ 2108 ],
            "I3": [ 1599 ],
            "O": [ 1720 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1568 ],
            "I2": [ 1497 ],
            "I3": [ 1546 ],
            "O": [ 2108 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1546 ],
            "I3": [ 1545 ],
            "O": [ 1773 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2107 ],
            "I2": [ 1705 ],
            "I3": [ 1629 ],
            "O": [ 1759 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1661 ],
            "I1": [ 1662 ],
            "I2": [ 1727 ],
            "I3": [ 1629 ],
            "O": [ 1760 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2109 ],
            "I3": [ 1629 ],
            "O": [ 1758 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1676 ],
            "I1": [ 1678 ],
            "I2": [ 1599 ],
            "I3": [ 1675 ],
            "O": [ 2109 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1713 ],
            "I1": [ 1701 ],
            "I2": [ 1705 ],
            "I3": [ 1629 ],
            "O": [ 1757 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1546 ],
            "I3": [ 1545 ],
            "O": [ 2098 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 746 ],
            "I2": [ 705 ],
            "I3": [ 760 ],
            "O": [ 1973 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2009 ],
            "I1": [ 2012 ],
            "I2": [ 2033 ],
            "I3": [ 1988 ],
            "O": [ 1748 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1642 ],
            "I1": [ 1623 ],
            "I2": [ 1864 ],
            "I3": [ 2110 ],
            "O": [ 1746 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1560 ],
            "I3": [ 1573 ],
            "O": [ 2110 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1716 ],
            "I1": [ 1761 ],
            "I2": [ 1623 ],
            "I3": [ 1772 ],
            "O": [ 1747 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 705 ],
            "I2": [ 746 ],
            "I3": [ 760 ],
            "O": [ 1745 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:871.3-881.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 1968 ],
            "E": [ 512 ],
            "Q": [ 1967 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 800 ],
            "I1": [ 603 ],
            "I2": [ 1967 ],
            "I3": [ 602 ],
            "O": [ 549 ]
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 516 ],
            "I2": [ 522 ],
            "I3": [ 3 ],
            "O": [ 595 ]
          }
        },
        "cpu.riscv.stage2.rg_wEpoch_D_IN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 800 ],
            "O": [ 2111 ]
          }
        },
        "cpu.riscv.stage2.rg_wEpoch_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:871.3-881.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 2111 ],
            "E": [ 513 ],
            "Q": [ 800 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 702 ],
            "I2": [ 1445 ],
            "I3": [ 2112 ],
            "O": [ 1264 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 703 ],
            "I2": [ 1449 ],
            "I3": [ 2113 ],
            "O": [ 1392 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 719 ],
            "I2": [ 1453 ],
            "I3": [ 2114 ],
            "O": [ 1313 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 721 ],
            "I2": [ 1457 ],
            "I3": [ 2115 ],
            "O": [ 1417 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 723 ],
            "I2": [ 1461 ],
            "I3": [ 2116 ],
            "O": [ 1288 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 726 ],
            "I2": [ 1465 ],
            "I3": [ 2117 ],
            "O": [ 1430 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 728 ],
            "I2": [ 1469 ],
            "I3": [ 2118 ],
            "O": [ 1295 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 730 ],
            "I2": [ 1473 ],
            "I3": [ 2119 ],
            "O": [ 1425 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 732 ],
            "I2": [ 1477 ],
            "I3": [ 2120 ],
            "O": [ 1302 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 734 ],
            "I2": [ 1481 ],
            "I3": [ 2121 ],
            "O": [ 1355 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 736 ],
            "I2": [ 1485 ],
            "I3": [ 2122 ],
            "O": [ 1309 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 738 ],
            "I2": [ 1489 ],
            "I3": [ 2123 ],
            "O": [ 1360 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 724 ],
            "I2": [ 1493 ],
            "I3": [ 2124 ],
            "O": [ 1271 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 581 ],
            "I2": [ 1497 ],
            "I3": [ 2125 ],
            "O": [ 1426 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 740 ],
            "I2": [ 1501 ],
            "I3": [ 2126 ],
            "O": [ 1226 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 1505 ],
            "I3": [ 2127 ],
            "O": [ 1365 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 744 ],
            "I2": [ 1509 ],
            "I3": [ 2128 ],
            "O": [ 1233 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 1513 ],
            "I3": [ 2129 ],
            "O": [ 1370 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 772 ],
            "I2": [ 1517 ],
            "I3": [ 2130 ],
            "O": [ 1240 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 774 ],
            "I2": [ 1521 ],
            "I3": [ 2131 ],
            "O": [ 1375 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 776 ],
            "I2": [ 1525 ],
            "I3": [ 2132 ],
            "O": [ 1247 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 778 ],
            "I2": [ 1529 ],
            "I3": [ 2133 ],
            "O": [ 1382 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 780 ],
            "I2": [ 1533 ],
            "I3": [ 2134 ],
            "O": [ 1254 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 745 ],
            "I2": [ 1537 ],
            "I3": [ 2135 ],
            "O": [ 1397 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1541 ],
            "I3": [ 2136 ],
            "O": [ 1387 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 790 ],
            "I2": [ 1545 ],
            "I3": [ "0" ],
            "O": [ 1376 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 749 ],
            "I2": [ 1548 ],
            "I3": [ 2137 ],
            "O": [ 1278 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 783 ],
            "I2": [ 1552 ],
            "I3": [ 2138 ],
            "O": [ 1402 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 785 ],
            "I2": [ 1556 ],
            "I3": [ 2139 ],
            "O": [ 1285 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 717 ],
            "I2": [ 1560 ],
            "I3": [ 2140 ],
            "O": [ 1403 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 750 ],
            "I2": [ 1564 ],
            "I3": [ 2141 ],
            "O": [ 1412 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 787 ],
            "I2": [ 1568 ],
            "I3": [ 2142 ],
            "O": [ 1410 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2112 ],
            "CO": [ 2136 ],
            "I0": [ 702 ],
            "I1": [ 1445 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2113 ],
            "CO": [ 2112 ],
            "I0": [ 703 ],
            "I1": [ 1449 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2115 ],
            "CO": [ 2114 ],
            "I0": [ 721 ],
            "I1": [ 1457 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2116 ],
            "CO": [ 2115 ],
            "I0": [ 723 ],
            "I1": [ 1461 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2117 ],
            "CO": [ 2116 ],
            "I0": [ 726 ],
            "I1": [ 1465 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2118 ],
            "CO": [ 2117 ],
            "I0": [ 728 ],
            "I1": [ 1469 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2119 ],
            "CO": [ 2118 ],
            "I0": [ 730 ],
            "I1": [ 1473 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2120 ],
            "CO": [ 2119 ],
            "I0": [ 732 ],
            "I1": [ 1477 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2121 ],
            "CO": [ 2120 ],
            "I0": [ 734 ],
            "I1": [ 1481 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2122 ],
            "CO": [ 2121 ],
            "I0": [ 736 ],
            "I1": [ 1485 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2123 ],
            "CO": [ 2122 ],
            "I0": [ 738 ],
            "I1": [ 1489 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2125 ],
            "CO": [ 2142 ],
            "I0": [ 581 ],
            "I1": [ 1497 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2124 ],
            "CO": [ 2113 ],
            "I0": [ 724 ],
            "I1": [ 1493 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2126 ],
            "CO": [ 2123 ],
            "I0": [ 740 ],
            "I1": [ 1501 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2127 ],
            "CO": [ 2126 ],
            "I0": [ 742 ],
            "I1": [ 1505 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2128 ],
            "CO": [ 2127 ],
            "I0": [ 744 ],
            "I1": [ 1509 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2129 ],
            "CO": [ 2128 ],
            "I0": [ 770 ],
            "I1": [ 1513 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2130 ],
            "CO": [ 2129 ],
            "I0": [ 772 ],
            "I1": [ 1517 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2131 ],
            "CO": [ 2130 ],
            "I0": [ 774 ],
            "I1": [ 1521 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2132 ],
            "CO": [ 2131 ],
            "I0": [ 776 ],
            "I1": [ 1525 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2133 ],
            "CO": [ 2132 ],
            "I0": [ 778 ],
            "I1": [ 1529 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2134 ],
            "CO": [ 2133 ],
            "I0": [ 780 ],
            "I1": [ 1533 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2136 ],
            "CO": [ 2134 ],
            "I0": [ "0" ],
            "I1": [ 1541 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2135 ],
            "CO": [ 2124 ],
            "I0": [ 745 ],
            "I1": [ 1537 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_30": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 2125 ],
            "I0": [ 790 ],
            "I1": [ 1545 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2137 ],
            "CO": [ 2135 ],
            "I0": [ 749 ],
            "I1": [ 1548 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2138 ],
            "CO": [ 2137 ],
            "I0": [ 783 ],
            "I1": [ 1552 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2139 ],
            "CO": [ 2138 ],
            "I0": [ 785 ],
            "I1": [ 1556 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2141 ],
            "CO": [ 2140 ],
            "I0": [ 750 ],
            "I1": [ 1564 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2142 ],
            "CO": [ 2139 ],
            "I0": [ 787 ],
            "I1": [ 1568 ]
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2114 ],
            "CO": [ 2141 ],
            "I0": [ 719 ],
            "I1": [ 1453 ]
          }
        },
        "cpu.riscv.stage3.rg_epoch_D_IN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 836 ],
            "O": [ 2143 ]
          }
        },
        "cpu.riscv.stage3.rg_epoch_EN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 841 ],
            "I1": [ 839 ],
            "I2": [ 2144 ],
            "I3": [ 573 ],
            "O": [ 513 ]
          }
        },
        "cpu.riscv.stage3.rg_epoch_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:914.3-928.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 2143 ],
            "E": [ 513 ],
            "Q": [ 836 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage3.rg_epoch_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 840 ],
            "I1": [ 836 ],
            "I2": [ 837 ],
            "I3": [ 838 ],
            "O": [ 575 ]
          }
        },
        "cpu.riscv.stage3.rg_epoch_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 572 ],
            "I1": [ 575 ],
            "I2": [ 2145 ],
            "I3": [ 276 ],
            "O": [ 1104 ]
          }
        },
        "cpu.riscv.stage3.rg_epoch_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 573 ],
            "I3": [ 574 ],
            "O": [ 2145 ]
          }
        },
        "cpu.riscv.stage3.rg_epoch_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 572 ],
            "I1": [ 589 ],
            "I2": [ 861 ],
            "I3": [ 276 ],
            "O": [ 1089 ]
          }
        },
        "cpu.riscv.stage3.rg_rerun_D_IN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 836 ],
            "I2": [ 801 ],
            "I3": [ 2146 ],
            "O": [ 2144 ]
          }
        },
        "cpu.riscv.stage3.rg_rerun_EN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 572 ],
            "I1": [ 574 ],
            "I2": [ 2144 ],
            "I3": [ 573 ],
            "O": [ 2147 ]
          }
        },
        "cpu.riscv.stage3.rg_rerun_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:914.3-928.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 2144 ],
            "E": [ 2147 ],
            "Q": [ 2146 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage3.rg_rerun_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2146 ],
            "I2": [ 836 ],
            "I3": [ 801 ],
            "O": [ 574 ]
          }
        },
        "cpu.riscv.stage3.wr_memory_response_D_IN_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 374 ],
            "I1": [ 378 ],
            "I2": [ 360 ],
            "I3": [ 381 ],
            "O": [ 2148 ]
          }
        },
        "cpu.riscv.stage3.wr_memory_response_D_IN_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 510 ],
            "I3": [ 444 ],
            "O": [ 360 ]
          }
        },
        "cpu.riscv.stage3.wr_memory_response_D_IN_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 383 ],
            "I2": [ 382 ],
            "I3": [ 445 ],
            "O": [ 444 ]
          }
        },
        "cpu.riscv.stage3.wr_memory_response_D_IN_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 383 ],
            "I2": [ 511 ],
            "I3": [ 382 ],
            "O": [ 510 ]
          }
        },
        "cpu.riscv.stage3.wr_memory_response_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:914.3-928.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 361 ],
            "Q": [ 838 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage3.wr_memory_response_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:914.3-928.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 2148 ],
            "Q": [ 837 ],
            "R": [ 597 ]
          }
        },
        "cpu.riscv.stage3.wr_memory_response_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:914.3-928.8|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 360 ],
            "Q": [ 840 ],
            "S": [ 597 ]
          }
        },
        "instr_mem.mem.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0xxx0xxx0xxx0100011111000111100001111000011111010111110111111",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 140, 137, 134, 131, 128, 125, 122, 119, 143, 146, "0" ],
            "RCLK": [ 9 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2149, 212, 2150, 2151, 2152, 208, 2153, 2154, 2155, 210, 2156, 2157, 2158, 206, 2159, 2160 ],
            "RE": [ "1" ],
            "WADDR": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "instr_mem.mem.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0xxx0xxx0xxx0000010111000010000010010000011000010101010100101",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 140, 137, 134, 131, 128, 125, 122, 119, 143, 146, "0" ],
            "RCLK": [ 9 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2161, 204, 2162, 2163, 2164, 198, 2165, 2166, 2167, 202, 2168, 2169, 2170, 196, 2171, 2172 ],
            "RE": [ "1" ],
            "WADDR": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "instr_mem.mem.0.2": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0xxx0xxx0xxx0000001000100010000001101110111010001000000000101",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 140, 137, 134, 131, 128, 125, 122, 119, 143, 146, "0" ],
            "RCLK": [ 9 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2173, 194, 2174, 2175, 2176, 190, 2177, 2178, 2179, 192, 2180, 2181, 2182, 188, 2183, 2184 ],
            "RE": [ "1" ],
            "WADDR": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "instr_mem.mem.0.3": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0xxx0xxx0xxx0001100110011001100100010001000110000000001000000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 140, 137, 134, 131, 128, 125, 122, 119, 143, 146, "0" ],
            "RCLK": [ 9 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2185, 186, 2186, 2187, 2188, 182, 2189, 2190, 2191, 184, 2192, 2193, 2194, 180, 2195, 2196 ],
            "RE": [ "1" ],
            "WADDR": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "instr_mem.mem.0.4": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0xxx0xxx0xxx0001100000111001100101000001000100100000000000000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 140, 137, 134, 131, 128, 125, 122, 119, 143, 146, "0" ],
            "RCLK": [ 9 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2197, 226, 2198, 2199, 2200, 222, 2201, 2202, 2203, 224, 2204, 2205, 2206, 220, 2207, 2208 ],
            "RE": [ "1" ],
            "WADDR": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "instr_mem.mem.0.5": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0xxx0xxx0xxx0000000000000011111000001100111100000010001000010",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 140, 137, 134, 131, 128, 125, 122, 119, 143, 146, "0" ],
            "RCLK": [ 9 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2209, 218, 2210, 2211, 2212, 214, 2213, 2214, 2215, 216, 2216, 2217, 2218, 200, 2219, 2220 ],
            "RE": [ "1" ],
            "WADDR": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "instr_mem.mem.0.6": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxx1xxxx0000xxxx0000xxxx0000xxxx0000xxxx0000xxxx0000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 140, 137, 134, 131, 128, 125, 122, 119, 143, 146, "0" ],
            "RCLK": [ 9 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2221, 178, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 175, 2229, 2230, 2231, 2232, 2233, 2234 ],
            "RE": [ "1" ],
            "WADDR": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "u_SB_HFOSC": {
          "hide_name": 0,
          "type": "SB_HFOSC",
          "parameters": {
            "CLKHF_DIV": "0b10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:12.36-14.6"
          },
          "port_directions": {
            "CLKHF": "output",
            "CLKHFEN": "input",
            "CLKHFPU": "input"
          },
          "connections": {
            "CLKHF": [ 9 ],
            "CLKHFEN": [ "1" ],
            "CLKHFPU": [ "1" ]
          }
        },
        "uart_data_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:43.5-49.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 488 ],
            "E": [ 418 ],
            "Q": [ 2235 ]
          }
        },
        "uart_data_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:43.5-49.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 490 ],
            "E": [ 418 ],
            "Q": [ 2236 ]
          }
        },
        "uart_data_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:43.5-49.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 492 ],
            "E": [ 418 ],
            "Q": [ 2237 ]
          }
        },
        "uart_data_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:43.5-49.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 494 ],
            "E": [ 418 ],
            "Q": [ 2238 ]
          }
        },
        "uart_data_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:43.5-49.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 496 ],
            "E": [ 418 ],
            "Q": [ 2239 ]
          }
        },
        "uart_data_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:43.5-49.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 498 ],
            "E": [ 418 ],
            "Q": [ 2240 ]
          }
        },
        "uart_data_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:43.5-49.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 500 ],
            "E": [ 418 ],
            "Q": [ 2241 ]
          }
        },
        "uart_data_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:43.5-49.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 502 ],
            "E": [ 418 ],
            "Q": [ 2242 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2243 ],
            "E": [ 2244 ],
            "Q": [ 2245 ],
            "R": [ 2246 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2247 ],
            "E": [ 2244 ],
            "Q": [ 2248 ],
            "R": [ 2246 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2249 ],
            "E": [ 2244 ],
            "Q": [ 2250 ],
            "R": [ 2246 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2251 ],
            "E": [ 2244 ],
            "Q": [ 2252 ],
            "R": [ 2246 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2253 ],
            "E": [ 2244 ],
            "Q": [ 2254 ],
            "R": [ 2246 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2255 ],
            "E": [ 2244 ],
            "Q": [ 2256 ],
            "R": [ 2246 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2257 ],
            "E": [ 2244 ],
            "Q": [ 2258 ],
            "R": [ 2246 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2259 ],
            "E": [ 2244 ],
            "Q": [ 2260 ],
            "R": [ 2246 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2254 ],
            "O": [ 2261 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_7_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2245 ],
            "O": [ 2262 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_7_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2248 ],
            "O": [ 2263 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_7_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2250 ],
            "O": [ 2264 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_7_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2252 ],
            "O": [ 2265 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_7_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2256 ],
            "O": [ 2266 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_7_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2258 ],
            "O": [ 2267 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_7_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2260 ],
            "O": [ 2259 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:58.25-58.38|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2245 ],
            "I3": [ 2268 ],
            "O": [ 2243 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:58.25-58.38|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2248 ],
            "I3": [ 2269 ],
            "O": [ 2247 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:58.25-58.38|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2250 ],
            "I3": [ 2270 ],
            "O": [ 2249 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:58.25-58.38|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2252 ],
            "I3": [ 2271 ],
            "O": [ 2251 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:58.25-58.38|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2254 ],
            "I3": [ 2272 ],
            "O": [ 2253 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:58.25-58.38|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2256 ],
            "I3": [ 2273 ],
            "O": [ 2255 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:58.25-58.38|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2258 ],
            "I3": [ 2260 ],
            "O": [ 2257 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:58.25-58.38|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2269 ],
            "CO": [ 2268 ],
            "I0": [ "0" ],
            "I1": [ 2248 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:58.25-58.38|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2270 ],
            "CO": [ 2269 ],
            "I0": [ "0" ],
            "I1": [ 2250 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:58.25-58.38|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2271 ],
            "CO": [ 2270 ],
            "I0": [ "0" ],
            "I1": [ 2252 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:58.25-58.38|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2272 ],
            "CO": [ 2271 ],
            "I0": [ "0" ],
            "I1": [ 2254 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:58.25-58.38|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2273 ],
            "CO": [ 2272 ],
            "I0": [ "0" ],
            "I1": [ 2256 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:58.25-58.38|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2260 ],
            "CO": [ 2273 ],
            "I0": [ "0" ],
            "I1": [ 2258 ]
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2274 ],
            "O": [ 2246 ]
          }
        },
        "uart_inst.buf_tx_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2235 ],
            "E": [ 2275 ],
            "Q": [ 2276 ],
            "R": [ 2274 ]
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2277 ],
            "E": [ 2275 ],
            "Q": [ 2278 ]
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2279 ],
            "E": [ 2275 ],
            "Q": [ 2280 ]
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2237 ],
            "I2": [ 2278 ],
            "I3": [ 2274 ],
            "O": [ 2279 ]
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2281 ],
            "E": [ 2275 ],
            "Q": [ 2282 ]
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2238 ],
            "I2": [ 2280 ],
            "I3": [ 2274 ],
            "O": [ 2281 ]
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2283 ],
            "E": [ 2275 ],
            "Q": [ 2284 ]
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2239 ],
            "I2": [ 2282 ],
            "I3": [ 2274 ],
            "O": [ 2283 ]
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2285 ],
            "E": [ 2275 ],
            "Q": [ 2286 ]
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2240 ],
            "I2": [ 2284 ],
            "I3": [ 2274 ],
            "O": [ 2285 ]
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2287 ],
            "E": [ 2275 ],
            "Q": [ 2288 ]
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2241 ],
            "I2": [ 2286 ],
            "I3": [ 2274 ],
            "O": [ 2287 ]
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2289 ],
            "E": [ 2275 ],
            "Q": [ 2290 ]
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2242 ],
            "I2": [ 2288 ],
            "I3": [ 2274 ],
            "O": [ 2289 ]
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2236 ],
            "I2": [ 2276 ],
            "I3": [ 2274 ],
            "O": [ 2277 ]
          }
        },
        "uart_inst.state_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2291 ],
            "Q": [ 2291 ],
            "R": [ 2292 ]
          }
        },
        "uart_inst.state_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2293 ],
            "Q": [ 2293 ],
            "R": [ 2292 ]
          }
        },
        "uart_inst.state_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2294 ],
            "Q": [ 2294 ],
            "R": [ 2292 ]
          }
        },
        "uart_inst.state_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2295 ],
            "Q": [ 2295 ],
            "R": [ 2292 ]
          }
        },
        "uart_inst.state_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2296 ],
            "Q": [ 2296 ],
            "R": [ 2292 ]
          }
        },
        "uart_inst.state_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2297 ],
            "Q": [ 2297 ],
            "R": [ 2292 ]
          }
        },
        "uart_inst.state_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2298 ],
            "Q": [ 2299 ],
            "R": [ 2292 ]
          }
        },
        "uart_inst.state_SB_DFFSR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2300 ],
            "I3": [ 2299 ],
            "O": [ 2298 ]
          }
        },
        "uart_inst.state_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2301 ],
            "Q": [ 2302 ],
            "R": [ 2292 ]
          }
        },
        "uart_inst.state_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2303 ],
            "I3": [ 2274 ],
            "O": [ 2301 ]
          }
        },
        "uart_send_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:43.5-49.8|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 9 ],
            "D": [ 418 ],
            "Q": [ 5 ]
          }
        },
        "uart_send_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2300 ],
            "I1": [ 2244 ],
            "I2": [ 5 ],
            "I3": [ 2304 ],
            "O": [ 2305 ]
          }
        },
        "uart_send_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2304 ],
            "I3": [ 5 ],
            "O": [ 2306 ]
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2299 ],
            "I1": [ 2297 ],
            "I2": [ 2296 ],
            "I3": [ 2307 ],
            "O": [ 2304 ]
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2297 ],
            "I1": [ 2296 ],
            "I2": [ 2307 ],
            "I3": [ 2299 ],
            "O": [ 2244 ]
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2260 ],
            "I1": [ 2256 ],
            "I2": [ 2248 ],
            "I3": [ 2254 ],
            "O": [ 2308 ]
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2258 ],
            "I1": [ 2252 ],
            "I2": [ 2250 ],
            "I3": [ 2245 ],
            "O": [ 2309 ]
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2302 ],
            "I3": [ 2310 ],
            "O": [ 2307 ]
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2310 ],
            "I3": [ 2302 ],
            "O": [ 2311 ]
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2297 ],
            "I1": [ 2296 ],
            "I2": [ 2311 ],
            "I3": [ 2299 ],
            "O": [ 2292 ]
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2299 ],
            "I1": [ 2297 ],
            "I2": [ 2296 ],
            "I3": [ 2311 ],
            "O": [ 2300 ]
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2308 ],
            "I1": [ 2309 ],
            "I2": [ 2244 ],
            "I3": [ 2312 ],
            "O": [ 2274 ]
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:55.37-55.53|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2313 ],
            "CO": [ 2312 ],
            "I0": [ "0" ],
            "I1": [ 2262 ]
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:55.37-55.53|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2314 ],
            "CO": [ 2313 ],
            "I0": [ "0" ],
            "I1": [ 2263 ]
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:55.37-55.53|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2315 ],
            "CO": [ 2314 ],
            "I0": [ "0" ],
            "I1": [ 2264 ]
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:55.37-55.53|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2316 ],
            "CO": [ 2315 ],
            "I0": [ "0" ],
            "I1": [ 2265 ]
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:55.37-55.53|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2317 ],
            "CO": [ 2316 ],
            "I0": [ "1" ],
            "I1": [ 2261 ]
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:55.37-55.53|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2318 ],
            "CO": [ 2317 ],
            "I0": [ "0" ],
            "I1": [ 2266 ]
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:55.37-55.53|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2259 ],
            "CO": [ 2318 ],
            "I0": [ "0" ],
            "I1": [ 2267 ]
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2295 ],
            "I1": [ 2294 ],
            "I2": [ 2293 ],
            "I3": [ 2291 ],
            "O": [ 2310 ]
          }
        },
        "uart_send_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2306 ],
            "I1": [ 2302 ],
            "I2": [ 2300 ],
            "I3": [ 2244 ],
            "O": [ 2303 ]
          }
        },
        "uart_send_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2274 ],
            "I3": [ 2306 ],
            "O": [ 2275 ]
          }
        },
        "uart_tx_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2319 ],
            "O": [ 4 ]
          }
        },
        "uart_tx_SB_LUT4_O_I3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2320 ],
            "E": [ 2305 ],
            "Q": [ 2319 ]
          }
        },
        "uart_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2300 ],
            "I2": [ 2290 ],
            "I3": [ 2274 ],
            "O": [ 2320 ]
          }
        }
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "mkeclass_axi4.v:2.17-2.20"
          }
        },
        "clk_9600": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "mkeclass_axi4.v:17.9-17.17"
          }
        },
        "clk_9600_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "mkeclass_axi4.v:24.25-24.34"
          }
        },
        "clk_9600_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
          }
        },
        "clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 12, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cntr_9600": {
          "hide_name": 0,
          "bits": [ 25, 46, 47, 48, 26, 27, 28, 49, 50, 29, 51, 52, 53, 38, 39, 40, 41, 42, 43, 44, 45, 30, 31, 32, 33, 34, 35, 36, 37, 22, 23, 24 ],
          "attributes": {
            "src": "mkeclass_axi4.v:18.16-18.25"
          }
        },
        "cntr_9600_SB_DFFSR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 109, 46, 47, 48, 26, 27, 28, 49, 50, 29, 51, 52, 53, 38, 39, 40, 41, 42, 43, 44, 45, 30, 31, 32, 33, 34, 35, 36, 37, 22, 23, 24 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "cntr_9600_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 109, 108, 106, 105, 104, 103, 102, 101, 100, 99, 98, 97, 95, 94, 93, 92, 91, 90, 89, 88, 87, 86, 115, 114, 113, 112, 111, 110, 107, 96, 85, 84 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 25, 54, 81, 80, 79, 78, 69, 57, 55, 56, 77, 76, 75, 74, 73, 72, 71, 70, 68, 67, 66, 65, 64, 63, 62, 61, 60, 58, 59, 82, 83 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:22.22-22.35|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu.CAN_FIRE_RL_handle_inst_access_fault": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu CAN_FIRE_RL_handle_inst_access_fault",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:607.8-607.44"
          }
        },
        "cpu.CAN_FIRE_RL_update_epochs": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu CAN_FIRE_RL_update_epochs",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:611.8-611.33"
          }
        },
        "cpu.CAN_FIRE_master_d_m_arready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu CAN_FIRE_master_d_m_arready",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:613.8-613.35"
          }
        },
        "cpu.CAN_FIRE_master_d_m_awready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu CAN_FIRE_master_d_m_awready",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:614.8-614.35"
          }
        },
        "cpu.CAN_FIRE_master_d_m_bvalid": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu CAN_FIRE_master_d_m_bvalid",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:615.8-615.34"
          }
        },
        "cpu.CAN_FIRE_master_d_m_rvalid": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu CAN_FIRE_master_d_m_rvalid",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:616.8-616.34"
          }
        },
        "cpu.CAN_FIRE_master_d_m_wready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu CAN_FIRE_master_d_m_wready",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:617.8-617.34"
          }
        },
        "cpu.CAN_FIRE_master_i_m_arready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu CAN_FIRE_master_i_m_arready",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:618.8-618.35"
          }
        },
        "cpu.CAN_FIRE_master_i_m_awready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu CAN_FIRE_master_i_m_awready",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:619.8-619.35"
          }
        },
        "cpu.CAN_FIRE_master_i_m_bvalid": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu CAN_FIRE_master_i_m_bvalid",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:620.8-620.34"
          }
        },
        "cpu.CAN_FIRE_master_i_m_rvalid": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu CAN_FIRE_master_i_m_rvalid",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:621.8-621.34"
          }
        },
        "cpu.CAN_FIRE_master_i_m_wready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu CAN_FIRE_master_i_m_wready",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:622.8-622.34"
          }
        },
        "cpu.CAN_FIRE_sb_clint_msip_put": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu CAN_FIRE_sb_clint_msip_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:623.8-623.34"
          }
        },
        "cpu.CAN_FIRE_sb_clint_mtime_put": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu CAN_FIRE_sb_clint_mtime_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:624.8-624.35"
          }
        },
        "cpu.CAN_FIRE_sb_clint_mtip_put": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu CAN_FIRE_sb_clint_mtip_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:625.8-625.34"
          }
        },
        "cpu.CAN_FIRE_sb_ext_interrupt_put": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu CAN_FIRE_sb_ext_interrupt_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:626.8-626.37"
          }
        },
        "cpu.CASE_ff_mem_requestD_OUT_BITS_2_TO_1_0_IF_ff__ETC__q3": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu CASE_ff_mem_requestD_OUT_BITS_2_TO_1_0_IF_ff__ETC__q3",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:657.16-657.69"
          }
        },
        "cpu.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:229.10-229.13"
          }
        },
        "cpu.EN_sb_ext_interrupt_put": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu EN_sb_ext_interrupt_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:412.10-412.33"
          }
        },
        "cpu.MUX_riscv_inst_response_put_1__VAL_1": {
          "hide_name": 0,
          "bits": [ "0", 271, 268, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, "0", 2332, 2333, "0", 2334, 2335, 2336, 2337, "0", 2338, 2339, 2340, 2341, 2342, 2343, 2344, "0", 2345, "0", "0", 2346 ],
          "attributes": {
            "hdlname": "cpu MUX_riscv_inst_response_put_1__VAL_1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:651.17-651.53",
            "unused_bits": "3 4 5 6 7 8 9 10 11 12 13 15 16 18 19 20 21 23 24 25 26 27 28 29 31 34"
          }
        },
        "cpu.MUX_riscv_inst_response_put_1__VAL_2": {
          "hide_name": 0,
          "bits": [ "1", 271, 268, "0", "0", 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, "0", "0" ],
          "attributes": {
            "hdlname": "cpu MUX_riscv_inst_response_put_1__VAL_2",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:652.3-652.39",
            "unused_bits": "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32"
          }
        },
        "cpu.MUX_riscv_memory_response_put_1__VAL_1": {
          "hide_name": 0,
          "bits": [ 2375, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu MUX_riscv_memory_response_put_1__VAL_1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:653.17-653.55",
            "unused_bits": "0 "
          }
        },
        "cpu.MUX_riscv_memory_response_put_1__VAL_2": {
          "hide_name": 0,
          "bits": [ 2375, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu MUX_riscv_memory_response_put_1__VAL_2",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:654.3-654.41",
            "unused_bits": "0 "
          }
        },
        "cpu.RDY_sb_clint_msip_put": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu RDY_sb_clint_msip_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:447.8-447.29"
          }
        },
        "cpu.RDY_sb_clint_mtime_put": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu RDY_sb_clint_mtime_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:448.8-448.30"
          }
        },
        "cpu.RDY_sb_clint_mtip_put": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu RDY_sb_clint_mtip_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:449.8-449.29"
          }
        },
        "cpu.RDY_sb_ext_interrupt_put": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu RDY_sb_ext_interrupt_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:413.10-413.34"
          }
        },
        "cpu.RST_N": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu RST_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:230.10-230.15"
          }
        },
        "cpu.WILL_FIRE_RL_handle_inst_access_fault": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu WILL_FIRE_RL_handle_inst_access_fault",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:629.8-629.45"
          }
        },
        "cpu.WILL_FIRE_RL_update_epochs": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu WILL_FIRE_RL_update_epochs",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:633.8-633.34"
          }
        },
        "cpu.WILL_FIRE_master_d_m_arready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu WILL_FIRE_master_d_m_arready",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:635.8-635.36"
          }
        },
        "cpu.WILL_FIRE_master_d_m_awready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu WILL_FIRE_master_d_m_awready",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:636.8-636.36"
          }
        },
        "cpu.WILL_FIRE_master_d_m_bvalid": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu WILL_FIRE_master_d_m_bvalid",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:637.8-637.35"
          }
        },
        "cpu.WILL_FIRE_master_d_m_rvalid": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu WILL_FIRE_master_d_m_rvalid",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:638.8-638.35"
          }
        },
        "cpu.WILL_FIRE_master_d_m_wready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu WILL_FIRE_master_d_m_wready",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:639.8-639.35"
          }
        },
        "cpu.WILL_FIRE_master_i_m_arready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu WILL_FIRE_master_i_m_arready",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:640.8-640.36"
          }
        },
        "cpu.WILL_FIRE_master_i_m_awready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu WILL_FIRE_master_i_m_awready",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:641.8-641.36"
          }
        },
        "cpu.WILL_FIRE_master_i_m_bvalid": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu WILL_FIRE_master_i_m_bvalid",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:642.8-642.35"
          }
        },
        "cpu.WILL_FIRE_master_i_m_rvalid": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu WILL_FIRE_master_i_m_rvalid",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:643.8-643.35"
          }
        },
        "cpu.WILL_FIRE_master_i_m_wready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu WILL_FIRE_master_i_m_wready",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:644.8-644.35"
          }
        },
        "cpu.WILL_FIRE_sb_ext_interrupt_put": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu WILL_FIRE_sb_ext_interrupt_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:648.8-648.38"
          }
        },
        "cpu.fetch_xactor_f_rd_addr.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_addr CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:5.17-5.20|mkeclass.v:864.43-872.51"
          }
        },
        "cpu.fetch_xactor_f_rd_addr.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_addr CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:13.17-13.20|mkeclass.v:864.43-872.51"
          }
        },
        "cpu.fetch_xactor_f_rd_addr.D_IN": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "x", "0", "0", "0", "0", 164, 163, 162, 161, 160, 159, 158, 157, 156, 154, 298, 296, 294, 292, 290, 288, 286, 284, 326, 324, 322, 320, 318, 316, 314, 302, 282, 279, 2376, 2377 ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_addr D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:7.29-7.33|mkeclass.v:864.43-872.51",
            "unused_bits": "50 51"
          }
        },
        "cpu.fetch_xactor_f_rd_addr.D_OUT": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "x", "0", "0", "0", "0", "x", "x", 146, 143, 140, 137, 134, 131, 128, 125, 122, 119, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_addr D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:10.29-10.34|mkeclass.v:864.43-872.51"
          }
        },
        "cpu.fetch_xactor_f_rd_addr.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_addr RST",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:6.17-6.20|mkeclass.v:864.43-872.51"
          }
        },
        "cpu.fetch_xactor_f_rd_addr.count": {
          "hide_name": 0,
          "bits": [ 151, 149 ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_addr count",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:16.15-16.20|mkeclass.v:864.43-872.51"
          }
        },
        "cpu.fetch_xactor_f_rd_addr.count_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 150, 149 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:44.30-44.39|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.fetch_xactor_f_rd_addr.count_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:864.43-872.51"
          }
        },
        "cpu.fetch_xactor_f_rd_addr.count_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[0]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "x", "0", "0", "0", "0", "x", "x", 144, 141, 138, 135, 132, 129, 126, 123, 120, 116, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_addr mem[0]",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:15.21-15.24|mkeclass.v:864.43-872.51"
          }
        },
        "cpu.fetch_xactor_f_rd_addr.mem[1]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "x", "0", "0", "0", "0", "x", "x", 145, 142, 139, 136, 133, 130, 127, 124, 121, 117, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_addr mem[1]",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:15.21-15.24|mkeclass.v:864.43-872.51"
          }
        },
        "cpu.fetch_xactor_f_rd_addr.rptr": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_addr rptr",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:17.9-17.13|mkeclass.v:864.43-872.51"
          }
        },
        "cpu.fetch_xactor_f_rd_addr.rptr_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:47.29-47.37|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.fetch_xactor_f_rd_addr.rptr_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 153, 152 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.fetch_xactor_f_rd_addr.wptr": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_addr wptr",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:17.15-17.19|mkeclass.v:864.43-872.51"
          }
        },
        "cpu.fetch_xactor_f_rd_addr.wptr_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:43.29-43.37|mkeclass.v:864.43-872.51|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.fetch_xactor_f_rd_addr.wptr_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
          }
        },
        "cpu.fetch_xactor_f_rd_addr.wptr_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
          }
        },
        "cpu.fetch_xactor_f_rd_addr_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_addr_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:473.8-473.34"
          }
        },
        "cpu.fetch_xactor_f_rd_addr_D_IN": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "x", "0", "0", "0", "0", 164, 163, 162, 161, 160, 159, 158, 157, 156, 154, 298, 296, 294, 292, 290, 288, 286, 284, 326, 324, 322, 320, 318, 316, 314, 302, 282, 279, 2376, 2377 ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_addr_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:472.17-472.44",
            "unused_bits": "50 51"
          }
        },
        "cpu.fetch_xactor_f_rd_addr_D_OUT": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "x", "0", "0", "0", "0", "x", "x", 146, 143, 140, 137, 134, 131, 128, 125, 122, 119, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_addr_D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:472.46-472.74"
          }
        },
        "cpu.fetch_xactor_f_rd_data.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_data CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:5.17-5.20|mkeclass.v:875.43-883.51"
          }
        },
        "cpu.fetch_xactor_f_rd_data.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_data CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:13.17-13.20|mkeclass.v:875.43-883.51"
          }
        },
        "cpu.fetch_xactor_f_rd_data.D_IN": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", 212, 210, 208, 206, 204, 202, 198, 196, 194, 192, 190, "0", 188, 186, "0", 184, 182, 180, 226, "0", 224, 222, 220, 218, 216, 214, 200, "0", 178, "0", "0", 175, "0", "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_data D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:7.29-7.33|mkeclass.v:875.43-883.51"
          }
        },
        "cpu.fetch_xactor_f_rd_data.D_OUT": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "x", 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, "0", 2332, 2333, "0", 2334, 2335, 2336, 2337, "0", 2338, 2339, 2340, 2341, 2342, 2343, 2344, "0", 2345, "0", "0", 2346, "0", "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_data D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:10.29-10.34|mkeclass.v:875.43-883.51",
            "unused_bits": "5 6 7 8 9 10 11 12 13 14 15 17 18 20 21 22 23 25 26 27 28 29 30 31 33 36"
          }
        },
        "cpu.fetch_xactor_f_rd_data.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_data RST",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:6.17-6.20|mkeclass.v:875.43-883.51"
          }
        },
        "cpu.fetch_xactor_f_rd_data.count": {
          "hide_name": 0,
          "bits": [ 173, 171 ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_data count",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:16.15-16.20|mkeclass.v:875.43-883.51"
          }
        },
        "cpu.fetch_xactor_f_rd_data.count_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 172, 171 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:44.30-44.39|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.fetch_xactor_f_rd_data.count_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:875.43-883.51"
          }
        },
        "cpu.fetch_xactor_f_rd_data.count_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[0]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "x", 213, 211, 209, 207, 205, 203, 199, 197, 195, 193, 191, "0", 189, 187, "0", 185, 183, 181, 227, "0", 225, 223, 221, 219, 217, 215, 201, "0", 179, "0", "0", 177, "0", "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_data mem[0]",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:15.21-15.24|mkeclass.v:875.43-883.51"
          }
        },
        "cpu.fetch_xactor_f_rd_data.mem[1]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "x", 247, 246, 245, 244, 243, 242, 240, 239, 238, 237, 236, "0", 235, 234, "0", 233, 232, 231, 254, "0", 253, 252, 251, 250, 249, 248, 241, "0", 230, "0", "0", 229, "0", "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_data mem[1]",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:15.21-15.24|mkeclass.v:875.43-883.51"
          }
        },
        "cpu.fetch_xactor_f_rd_data.rptr": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_data rptr",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:17.9-17.13|mkeclass.v:875.43-883.51"
          }
        },
        "cpu.fetch_xactor_f_rd_data.rptr_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:47.29-47.37|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.fetch_xactor_f_rd_data.wptr": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_data wptr",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:17.15-17.19|mkeclass.v:875.43-883.51"
          }
        },
        "cpu.fetch_xactor_f_rd_data.wptr_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:43.29-43.37|mkeclass.v:875.43-883.51|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.fetch_xactor_f_rd_data.wptr_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
          }
        },
        "cpu.fetch_xactor_f_rd_data.wptr_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
          }
        },
        "cpu.fetch_xactor_f_rd_data.wptr_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
          }
        },
        "cpu.fetch_xactor_f_rd_data_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_data_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:481.8-481.34"
          }
        },
        "cpu.fetch_xactor_f_rd_data_D_IN": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", 212, 210, 208, 206, 204, 202, 198, 196, 194, 192, 190, "0", 188, 186, "0", 184, 182, 180, 226, "0", 224, 222, 220, 218, 216, 214, 200, "0", 178, "0", "0", 175, "0", "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_data_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:480.17-480.44"
          }
        },
        "cpu.fetch_xactor_f_rd_data_D_OUT": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "x", 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, "0", 2332, 2333, "0", 2334, 2335, 2336, 2337, "0", 2338, 2339, 2340, 2341, 2342, 2343, 2344, "0", 2345, "0", "0", 2346, "0", "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_rd_data_D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:480.46-480.74",
            "unused_bits": "5 6 7 8 9 10 11 12 13 14 15 17 18 20 21 22 23 25 26 27 28 29 30 31 33 36"
          }
        },
        "cpu.fetch_xactor_f_wr_addr.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_addr CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:5.17-5.20|mkeclass.v:886.43-894.51"
          }
        },
        "cpu.fetch_xactor_f_wr_addr.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_addr CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:13.17-13.20|mkeclass.v:886.43-894.51"
          }
        },
        "cpu.fetch_xactor_f_wr_addr.D_IN": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_addr D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:7.29-7.33|mkeclass.v:886.43-894.51"
          }
        },
        "cpu.fetch_xactor_f_wr_addr.ENQ": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_addr ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:8.17-8.20|mkeclass.v:886.43-894.51"
          }
        },
        "cpu.fetch_xactor_f_wr_addr.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_addr RST",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:6.17-6.20|mkeclass.v:886.43-894.51"
          }
        },
        "cpu.fetch_xactor_f_wr_addr.write_en": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_addr write_en",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:25.10-25.18|mkeclass.v:886.43-894.51"
          }
        },
        "cpu.fetch_xactor_f_wr_addr_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_addr_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:489.8-489.34"
          }
        },
        "cpu.fetch_xactor_f_wr_addr_D_IN": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_addr_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:488.17-488.44"
          }
        },
        "cpu.fetch_xactor_f_wr_addr_ENQ": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_addr_ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:492.8-492.34"
          }
        },
        "cpu.fetch_xactor_f_wr_data.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_data CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:5.17-5.20|mkeclass.v:897.43-905.51"
          }
        },
        "cpu.fetch_xactor_f_wr_data.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_data CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:13.17-13.20|mkeclass.v:897.43-905.51"
          }
        },
        "cpu.fetch_xactor_f_wr_data.D_IN": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_data D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:7.29-7.33|mkeclass.v:897.43-905.51"
          }
        },
        "cpu.fetch_xactor_f_wr_data.ENQ": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_data ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:8.17-8.20|mkeclass.v:897.43-905.51"
          }
        },
        "cpu.fetch_xactor_f_wr_data.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_data RST",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:6.17-6.20|mkeclass.v:897.43-905.51"
          }
        },
        "cpu.fetch_xactor_f_wr_data.write_en": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_data write_en",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:25.10-25.18|mkeclass.v:897.43-905.51"
          }
        },
        "cpu.fetch_xactor_f_wr_data_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_data_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:496.8-496.34"
          }
        },
        "cpu.fetch_xactor_f_wr_data_D_IN": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_data_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:495.17-495.44"
          }
        },
        "cpu.fetch_xactor_f_wr_data_ENQ": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_data_ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:499.8-499.34"
          }
        },
        "cpu.fetch_xactor_f_wr_resp.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_resp CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:5.17-5.20|mkeclass.v:908.42-915.48"
          }
        },
        "cpu.fetch_xactor_f_wr_resp.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_resp CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:13.17-13.20|mkeclass.v:908.42-915.48"
          }
        },
        "cpu.fetch_xactor_f_wr_resp.DEQ": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_resp DEQ",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:11.17-11.20|mkeclass.v:908.42-915.48"
          }
        },
        "cpu.fetch_xactor_f_wr_resp.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_resp RST",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:6.17-6.20|mkeclass.v:908.42-915.48"
          }
        },
        "cpu.fetch_xactor_f_wr_resp.read_en": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_resp read_en",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:26.10-26.17|mkeclass.v:908.42-915.48"
          }
        },
        "cpu.fetch_xactor_f_wr_resp_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_resp_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:503.8-503.34"
          }
        },
        "cpu.fetch_xactor_f_wr_resp_DEQ": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu fetch_xactor_f_wr_resp_DEQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:504.8-504.34"
          }
        },
        "cpu.ff_inst_access_fault.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu ff_inst_access_fault CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:5.17-5.20|mkeclass.v:918.42-926.53"
          }
        },
        "cpu.ff_inst_access_fault.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_inst_access_fault CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:13.17-13.20|mkeclass.v:918.42-926.53"
          }
        },
        "cpu.ff_inst_access_fault.D_IN": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_inst_access_fault D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:7.29-7.33|mkeclass.v:918.42-926.53"
          }
        },
        "cpu.ff_inst_access_fault.D_OUT": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_inst_access_fault D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:10.29-10.34|mkeclass.v:918.42-926.53"
          }
        },
        "cpu.ff_inst_access_fault.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu ff_inst_access_fault RST",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:6.17-6.20|mkeclass.v:918.42-926.53"
          }
        },
        "cpu.ff_inst_access_fault.count": {
          "hide_name": 0,
          "bits": [ 264, 262 ],
          "attributes": {
            "hdlname": "cpu ff_inst_access_fault count",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:16.15-16.20|mkeclass.v:918.42-926.53"
          }
        },
        "cpu.ff_inst_access_fault.count_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 263, 262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:44.30-44.39|mkeclass.v:918.42-926.53|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.ff_inst_access_fault.count_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:918.42-926.53"
          }
        },
        "cpu.ff_inst_access_fault.mem[0]": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_inst_access_fault mem[0]",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:15.21-15.24|mkeclass.v:918.42-926.53"
          }
        },
        "cpu.ff_inst_access_fault.mem[1]": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_inst_access_fault mem[1]",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:15.21-15.24|mkeclass.v:918.42-926.53"
          }
        },
        "cpu.ff_inst_access_fault_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_inst_access_fault_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:509.8-509.32"
          }
        },
        "cpu.ff_inst_access_fault_D_IN": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_inst_access_fault_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:511.8-511.33"
          }
        },
        "cpu.ff_inst_access_fault_D_OUT": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_inst_access_fault_D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:512.8-512.34"
          }
        },
        "cpu.ff_inst_request.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu ff_inst_request CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:5.17-5.20|mkeclass.v:929.43-937.44"
          }
        },
        "cpu.ff_inst_request.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_inst_request CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:13.17-13.20|mkeclass.v:929.43-937.44"
          }
        },
        "cpu.ff_inst_request.D_IN": {
          "hide_name": 0,
          "bits": [ 313, 312, "0", "0", 164, 163, 162, 161, 160, 159, 158, 157, 156, 154, 298, 296, 294, 292, 290, 288, 286, 284, 326, 324, 322, 320, 318, 316, 314, 302, 282, 279 ],
          "attributes": {
            "hdlname": "cpu ff_inst_request D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:7.29-7.33|mkeclass.v:929.43-937.44"
          }
        },
        "cpu.ff_inst_request.D_OUT": {
          "hide_name": 0,
          "bits": [ 271, 268, "0", "0", 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374 ],
          "attributes": {
            "hdlname": "cpu ff_inst_request D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:10.29-10.34|mkeclass.v:929.43-937.44",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu.ff_inst_request.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu ff_inst_request RST",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:6.17-6.20|mkeclass.v:929.43-937.44"
          }
        },
        "cpu.ff_inst_request.count": {
          "hide_name": 0,
          "bits": [ 275, 273 ],
          "attributes": {
            "hdlname": "cpu ff_inst_request count",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:16.15-16.20|mkeclass.v:929.43-937.44"
          }
        },
        "cpu.ff_inst_request.count_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 274, 273 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:44.30-44.39|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.ff_inst_request.count_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:929.43-937.44"
          }
        },
        "cpu.ff_inst_request.count_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
          }
        },
        "cpu.ff_inst_request.count_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 152, 168 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.ff_inst_request.count_SB_LUT4_I1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
          }
        },
        "cpu.ff_inst_request.mem[0]": {
          "hide_name": 0,
          "bits": [ 269, 265, "0", "0", 311, 310, 309, 308, 307, 306, 305, 304, 301, 300, 299, 297, 295, 293, 291, 289, 287, 285, 327, 325, 323, 321, 319, 317, 315, 303, 283, 281 ],
          "attributes": {
            "hdlname": "cpu ff_inst_request mem[0]",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:15.21-15.24|mkeclass.v:929.43-937.44"
          }
        },
        "cpu.ff_inst_request.mem[1]": {
          "hide_name": 0,
          "bits": [ 270, 266, "0", "0", 349, 348, 347, 346, 345, 344, 343, 342, 340, 339, 338, 337, 336, 335, 334, 333, 332, 331, 356, 355, 354, 353, 352, 351, 350, 341, 330, 329 ],
          "attributes": {
            "hdlname": "cpu ff_inst_request mem[1]",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:15.21-15.24|mkeclass.v:929.43-937.44"
          }
        },
        "cpu.ff_inst_request.rptr": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "hdlname": "cpu ff_inst_request rptr",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:17.9-17.13|mkeclass.v:929.43-937.44"
          }
        },
        "cpu.ff_inst_request.rptr_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:47.29-47.37|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.ff_inst_request.wptr": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
            "hdlname": "cpu ff_inst_request wptr",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:17.15-17.19|mkeclass.v:929.43-937.44"
          }
        },
        "cpu.ff_inst_request.wptr_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:43.29-43.37|mkeclass.v:929.43-937.44|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.ff_inst_request.wptr_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
          }
        },
        "cpu.ff_inst_request.wptr_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
          }
        },
        "cpu.ff_inst_request_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_inst_request_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:519.8-519.27"
          }
        },
        "cpu.ff_inst_request_D_IN": {
          "hide_name": 0,
          "bits": [ 313, 312, "0", "0", 164, 163, 162, 161, 160, 159, 158, 157, 156, 154, 298, 296, 294, 292, 290, 288, 286, 284, 326, 324, 322, 320, 318, 316, 314, 302, 282, 279, 2376, 2377 ],
          "attributes": {
            "hdlname": "cpu ff_inst_request_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:518.17-518.37",
            "unused_bits": "32 33"
          }
        },
        "cpu.ff_inst_request_D_OUT": {
          "hide_name": 0,
          "bits": [ 271, 268, "0", "0", 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, "0", "0" ],
          "attributes": {
            "hdlname": "cpu ff_inst_request_D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:518.39-518.60",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu.ff_mem_access_fault.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu ff_mem_access_fault CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:5.17-5.20|mkeclass.v:940.42-948.24"
          }
        },
        "cpu.ff_mem_access_fault.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_mem_access_fault CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:13.17-13.20|mkeclass.v:940.42-948.24"
          }
        },
        "cpu.ff_mem_access_fault.DEQ": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_mem_access_fault DEQ",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:11.17-11.20|mkeclass.v:940.42-948.24"
          }
        },
        "cpu.ff_mem_access_fault.D_IN": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_mem_access_fault D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:7.29-7.33|mkeclass.v:940.42-948.24"
          }
        },
        "cpu.ff_mem_access_fault.ENQ": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_mem_access_fault ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:8.17-8.20|mkeclass.v:940.42-948.24"
          }
        },
        "cpu.ff_mem_access_fault.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu ff_mem_access_fault RST",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:6.17-6.20|mkeclass.v:940.42-948.24"
          }
        },
        "cpu.ff_mem_access_fault.read_en": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_mem_access_fault read_en",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:26.10-26.17|mkeclass.v:940.42-948.24"
          }
        },
        "cpu.ff_mem_access_fault.write_en": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_mem_access_fault write_en",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:25.10-25.18|mkeclass.v:940.42-948.24"
          }
        },
        "cpu.ff_mem_access_fault_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_mem_access_fault_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:526.8-526.31"
          }
        },
        "cpu.ff_mem_access_fault_DEQ": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_mem_access_fault_DEQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:527.8-527.31"
          }
        },
        "cpu.ff_mem_access_fault_D_IN": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_mem_access_fault_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:528.8-528.32"
          }
        },
        "cpu.ff_mem_access_fault_ENQ": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_mem_access_fault_ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:529.8-529.31"
          }
        },
        "cpu.ff_mem_request.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu ff_mem_request CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:5.17-5.20|mkeclass.v:951.43-959.42"
          }
        },
        "cpu.ff_mem_request.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_mem_request CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:13.17-13.20|mkeclass.v:951.43-959.42"
          }
        },
        "cpu.ff_mem_request.DEQ": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "hdlname": "cpu ff_mem_request DEQ",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:11.17-11.20|mkeclass.v:951.43-959.42"
          }
        },
        "cpu.ff_mem_request.D_IN": {
          "hide_name": 0,
          "bits": [ 373, "x", "x", "x", 371, 368, 501, 499, 497, 495, 493, 491, 489, 486, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 475, 474, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 481, 480, 479, 478, 477, 476, 473, 462, 451, 449 ],
          "attributes": {
            "hdlname": "cpu ff_mem_request D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:7.29-7.33|mkeclass.v:951.43-959.42"
          }
        },
        "cpu.ff_mem_request.D_OUT": {
          "hide_name": 0,
          "bits": [ 2375, "x", "x", "x", 2378, 2379, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu ff_mem_request D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:10.29-10.34|mkeclass.v:951.43-959.42",
            "unused_bits": "0 4 5"
          }
        },
        "cpu.ff_mem_request.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu ff_mem_request RST",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:6.17-6.20|mkeclass.v:951.43-959.42"
          }
        },
        "cpu.ff_mem_request.count": {
          "hide_name": 0,
          "bits": [ 366, 364 ],
          "attributes": {
            "hdlname": "cpu ff_mem_request count",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:16.15-16.20|mkeclass.v:951.43-959.42"
          }
        },
        "cpu.ff_mem_request.count_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 365, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:44.30-44.39|mkeclass.v:951.43-959.42|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.ff_mem_request.count_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:951.43-959.42"
          }
        },
        "cpu.ff_mem_request.count_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
          }
        },
        "cpu.ff_mem_request.mem[0]": {
          "hide_name": 0,
          "bits": [ 374, "x", "x", "x", 372, 370, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu ff_mem_request mem[0]",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:15.21-15.24|mkeclass.v:951.43-959.42"
          }
        },
        "cpu.ff_mem_request.mem[0]_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
          }
        },
        "cpu.ff_mem_request.mem[1]": {
          "hide_name": 0,
          "bits": [ 378, "x", "x", "x", 377, 376, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu ff_mem_request mem[1]",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:15.21-15.24|mkeclass.v:951.43-959.42"
          }
        },
        "cpu.ff_mem_request.mem[1]_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
          }
        },
        "cpu.ff_mem_request.rptr": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "hdlname": "cpu ff_mem_request rptr",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:17.9-17.13|mkeclass.v:951.43-959.42"
          }
        },
        "cpu.ff_mem_request.rptr_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:47.29-47.37|mkeclass.v:951.43-959.42|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.ff_mem_request.rptr_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
          }
        },
        "cpu.ff_mem_request.rptr_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 383, 382, 445 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.ff_mem_request.wptr": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "hdlname": "cpu ff_mem_request wptr",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:17.15-17.19|mkeclass.v:951.43-959.42"
          }
        },
        "cpu.ff_mem_request.wptr_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:43.29-43.37|mkeclass.v:951.43-959.42|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.ff_mem_request.wptr_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 360, 367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.ff_mem_request_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu ff_mem_request_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:533.8-533.26"
          }
        },
        "cpu.ff_mem_request_DEQ": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "hdlname": "cpu ff_mem_request_DEQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:534.8-534.26"
          }
        },
        "cpu.ff_mem_request_D_IN": {
          "hide_name": 0,
          "bits": [ 373, "x", "x", "x", 371, 368, 501, 499, 497, 495, 493, 491, 489, 486, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 475, 474, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 481, 480, 479, 478, 477, 476, 473, 462, 451, 449 ],
          "attributes": {
            "hdlname": "cpu ff_mem_request_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:532.17-532.36"
          }
        },
        "cpu.ff_mem_request_D_OUT": {
          "hide_name": 0,
          "bits": [ 2375, "x", "x", "x", 2378, 2379, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu ff_mem_request_D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:532.38-532.58",
            "unused_bits": "0 4 5"
          }
        },
        "cpu.lv_data__h2166": {
          "hide_name": 0,
          "bits": [ 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, "0", 2332, 2333, "0", 2334, 2335, 2336, 2337, "0", 2338, 2339, 2340, 2341, 2342, 2343, 2344, "0", 2345, "0", "0", 2346 ],
          "attributes": {
            "hdlname": "cpu lv_data__h2166",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:660.17-660.31",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 12 13 15 16 17 18 20 21 22 23 24 25 26 28 31"
          }
        },
        "cpu.lv_shift__h2165": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu lv_shift__h2165",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:667.16-667.31"
          }
        },
        "cpu.lv_shift__h4656": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "x", "x" ],
          "attributes": {
            "hdlname": "cpu lv_shift__h4656",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:667.33-667.48"
          }
        },
        "cpu.master_d_ARREADY": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu master_d_ARREADY",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:308.10-308.26"
          }
        },
        "cpu.master_d_AWADDR": {
          "hide_name": 0,
          "bits": [ 391, 392, 407, 408, 409, 410, 411, 412, 413, 414, 399, 400, 401, 402, 403, 404, 405, 406, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 394, 429, 430, 393 ],
          "attributes": {
            "hdlname": "cpu master_d_AWADDR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:236.19-236.34"
          }
        },
        "cpu.master_d_AWBURST": {
          "hide_name": 0,
          "bits": [ "x", "0" ],
          "attributes": {
            "hdlname": "cpu master_d_AWBURST",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:250.18-250.34"
          }
        },
        "cpu.master_d_AWID": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu master_d_AWID",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:253.18-253.31"
          }
        },
        "cpu.master_d_AWLEN": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu master_d_AWLEN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:244.18-244.32"
          }
        },
        "cpu.master_d_AWPROT": {
          "hide_name": 0,
          "bits": [ "x", "0", "0" ],
          "attributes": {
            "hdlname": "cpu master_d_AWPROT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:241.18-241.33"
          }
        },
        "cpu.master_d_AWREADY": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu master_d_AWREADY",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:256.10-256.26"
          }
        },
        "cpu.master_d_AWSIZE": {
          "hide_name": 0,
          "bits": [ "x", "x", "0" ],
          "attributes": {
            "hdlname": "cpu master_d_AWSIZE",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:247.18-247.33"
          }
        },
        "cpu.master_d_AWVALID": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "cpu master_d_AWVALID",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:233.10-233.26"
          }
        },
        "cpu.master_d_BID": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu master_d_BID",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:279.18-279.30"
          }
        },
        "cpu.master_d_BRESP": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "cpu master_d_BRESP",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:278.18-278.32"
          }
        },
        "cpu.master_d_BVALID": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu master_d_BVALID",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:277.10-277.25"
          }
        },
        "cpu.master_d_RDATA": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu master_d_RDATA",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:313.19-313.33"
          }
        },
        "cpu.master_d_RID": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu master_d_RID",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:315.18-315.30"
          }
        },
        "cpu.master_d_RLAST": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu master_d_RLAST",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:314.10-314.24"
          }
        },
        "cpu.master_d_RRESP": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "cpu master_d_RRESP",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:312.18-312.32"
          }
        },
        "cpu.master_d_RVALID": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu master_d_RVALID",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:311.10-311.25"
          }
        },
        "cpu.master_d_WDATA": {
          "hide_name": 0,
          "bits": [ 502, 500, 498, 496, 494, 492, 490, 488, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu master_d_WDATA",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:262.19-262.33"
          }
        },
        "cpu.master_d_WID": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu master_d_WID",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:271.18-271.30"
          }
        },
        "cpu.master_d_WREADY": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu master_d_WREADY",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:274.10-274.25"
          }
        },
        "cpu.master_d_WVALID": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "cpu master_d_WVALID",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:259.10-259.25"
          }
        },
        "cpu.master_d_WVALID_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 388, 6, 7, 389 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.master_d_WVALID_SB_LUT4_I2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 395, 396, 397, 398 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.master_d_WVALID_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 390, 415, 416, 417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.master_i_ARADDR": {
          "hide_name": 0,
          "bits": [ "x", "x", 146, 143, 140, 137, 134, 131, 128, 125, 122, 119, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu master_i_ARADDR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:376.19-376.34"
          }
        },
        "cpu.master_i_ARBURST": {
          "hide_name": 0,
          "bits": [ "x", "0" ],
          "attributes": {
            "hdlname": "cpu master_i_ARBURST",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:390.18-390.34"
          }
        },
        "cpu.master_i_ARID": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu master_i_ARID",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:393.18-393.31"
          }
        },
        "cpu.master_i_ARLEN": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu master_i_ARLEN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:384.18-384.32"
          }
        },
        "cpu.master_i_ARPROT": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu master_i_ARPROT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:381.18-381.33"
          }
        },
        "cpu.master_i_ARREADY": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu master_i_ARREADY",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:396.10-396.26"
          }
        },
        "cpu.master_i_ARSIZE": {
          "hide_name": 0,
          "bits": [ "0", "x", "0" ],
          "attributes": {
            "hdlname": "cpu master_i_ARSIZE",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:387.18-387.33"
          }
        },
        "cpu.master_i_RDATA": {
          "hide_name": 0,
          "bits": [ 212, 210, 208, 206, 204, 202, 198, 196, 194, 192, 190, "0", 188, 186, "0", 184, 182, 180, 226, "0", 224, 222, 220, 218, 216, 214, 200, "0", 178, "0", "0", 175 ],
          "attributes": {
            "hdlname": "cpu master_i_RDATA",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:401.19-401.33"
          }
        },
        "cpu.master_i_RID": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu master_i_RID",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:403.18-403.30"
          }
        },
        "cpu.master_i_RLAST": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu master_i_RLAST",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:402.10-402.24"
          }
        },
        "cpu.master_i_RRESP": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "cpu master_i_RRESP",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:400.18-400.32"
          }
        },
        "cpu.master_i_RVALID": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu master_i_RVALID",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:399.10-399.25"
          }
        },
        "cpu.memory_xactor_f_rd_addr.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_addr CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:5.17-5.20|mkeclass.v:962.43-970.53"
          }
        },
        "cpu.memory_xactor_f_rd_addr.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_addr CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:13.17-13.20|mkeclass.v:962.43-970.53"
          }
        },
        "cpu.memory_xactor_f_rd_addr.D_IN": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "x", "x", "0", "1", "0", "0", 475, 474, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 481, 480, 479, 478, 477, 476, 473, 462, 451, 449 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_addr D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:7.29-7.33|mkeclass.v:962.43-970.53"
          }
        },
        "cpu.memory_xactor_f_rd_addr.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_addr RST",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:6.17-6.20|mkeclass.v:962.43-970.53"
          }
        },
        "cpu.memory_xactor_f_rd_addr.count": {
          "hide_name": 0,
          "bits": [ 437, 435 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_addr count",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:16.15-16.20|mkeclass.v:962.43-970.53"
          }
        },
        "cpu.memory_xactor_f_rd_addr.count_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 436, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:44.30-44.39|mkeclass.v:962.43-970.53|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.memory_xactor_f_rd_addr.count_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:962.43-970.53"
          }
        },
        "cpu.memory_xactor_f_rd_addr.count_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
          }
        },
        "cpu.memory_xactor_f_rd_addr.count_SB_DFFER_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 437, 435, 438 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.memory_xactor_f_rd_addr_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_addr_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:541.8-541.35"
          }
        },
        "cpu.memory_xactor_f_rd_addr_D_IN": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "x", "x", "0", "1", "0", "0", 475, 474, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 481, 480, 479, 478, 477, 476, 473, 462, 451, 449 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_addr_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:540.17-540.45"
          }
        },
        "cpu.memory_xactor_f_rd_data.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_data CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:5.17-5.20|mkeclass.v:973.43-981.53"
          }
        },
        "cpu.memory_xactor_f_rd_data.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_data CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:13.17-13.20|mkeclass.v:973.43-981.53"
          }
        },
        "cpu.memory_xactor_f_rd_data.D_IN": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_data D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:7.29-7.33|mkeclass.v:973.43-981.53"
          }
        },
        "cpu.memory_xactor_f_rd_data.D_OUT": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_data D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:10.29-10.34|mkeclass.v:973.43-981.53"
          }
        },
        "cpu.memory_xactor_f_rd_data.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_data RST",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:6.17-6.20|mkeclass.v:973.43-981.53"
          }
        },
        "cpu.memory_xactor_f_rd_data.count": {
          "hide_name": 0,
          "bits": [ 443, 441 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_data count",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:16.15-16.20|mkeclass.v:973.43-981.53"
          }
        },
        "cpu.memory_xactor_f_rd_data.count_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 442, 441 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:44.30-44.39|mkeclass.v:973.43-981.53|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.memory_xactor_f_rd_data.count_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:973.43-981.53"
          }
        },
        "cpu.memory_xactor_f_rd_data.count_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
          }
        },
        "cpu.memory_xactor_f_rd_data.mem[0]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_data mem[0]",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:15.21-15.24|mkeclass.v:973.43-981.53"
          }
        },
        "cpu.memory_xactor_f_rd_data.mem[1]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_data mem[1]",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:15.21-15.24|mkeclass.v:973.43-981.53"
          }
        },
        "cpu.memory_xactor_f_rd_data_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_data_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:549.8-549.35"
          }
        },
        "cpu.memory_xactor_f_rd_data_D_IN": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_data_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:548.17-548.45"
          }
        },
        "cpu.memory_xactor_f_rd_data_D_OUT": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_data_D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:548.47-548.76"
          }
        },
        "cpu.memory_xactor_f_rd_data_first__55_BITS_36_TO_5_ETC___d164": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_data_first__55_BITS_36_TO_5_ETC___d164",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:661.3-661.60"
          }
        },
        "cpu.memory_xactor_f_rd_data_first__55_BITS_36_TO_5_ETC__q1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_data_first__55_BITS_36_TO_5_ETC__q1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:666.16-666.70"
          }
        },
        "cpu.memory_xactor_f_rd_data_first__55_BITS_36_TO_5_ETC__q2": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_rd_data_first__55_BITS_36_TO_5_ETC__q2",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:665.17-665.71"
          }
        },
        "cpu.memory_xactor_f_wr_addr.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:5.17-5.20|mkeclass.v:984.43-992.53"
          }
        },
        "cpu.memory_xactor_f_wr_addr.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:13.17-13.20|mkeclass.v:984.43-992.53"
          }
        },
        "cpu.memory_xactor_f_wr_addr.DEQ": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr DEQ",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:11.17-11.20|mkeclass.v:984.43-992.53"
          }
        },
        "cpu.memory_xactor_f_wr_addr.D_IN": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", 475, 474, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 481, 480, 479, 478, 477, 476, 473, 462, 451, 449 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:7.29-7.33|mkeclass.v:984.43-992.53"
          }
        },
        "cpu.memory_xactor_f_wr_addr.D_OUT": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "x", "0", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "x", "0", "0", 391, 392, 407, 408, 409, 410, 411, 412, 413, 414, 399, 400, 401, 402, 403, 404, 405, 406, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 394, 429, 430, 393 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:10.29-10.34|mkeclass.v:984.43-992.53"
          }
        },
        "cpu.memory_xactor_f_wr_addr.EMPTY_N": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:12.17-12.24|mkeclass.v:984.43-992.53"
          }
        },
        "cpu.memory_xactor_f_wr_addr.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr RST",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:6.17-6.20|mkeclass.v:984.43-992.53"
          }
        },
        "cpu.memory_xactor_f_wr_addr.count": {
          "hide_name": 0,
          "bits": [ 386, 387 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr count",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:16.15-16.20|mkeclass.v:984.43-992.53"
          }
        },
        "cpu.memory_xactor_f_wr_addr.count_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 448, 387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:44.30-44.39|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.memory_xactor_f_wr_addr.count_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 448, 446 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:44.30-44.39|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[0]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "x", "0", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "x", "0", "0", 391, 392, 407, 408, 409, 410, 411, 412, 413, 414, 399, 400, 401, 402, 403, 404, 405, 406, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 394, 429, 430, 393 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr mem[0]",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:15.21-15.24|mkeclass.v:984.43-992.53"
          }
        },
        "cpu.memory_xactor_f_wr_addr.mem[1]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "x", "0", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "x", "0", "0", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr mem[1]",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:15.21-15.24|mkeclass.v:984.43-992.53"
          }
        },
        "cpu.memory_xactor_f_wr_addr.read_en": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr read_en",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:26.10-26.17|mkeclass.v:984.43-992.53"
          }
        },
        "cpu.memory_xactor_f_wr_addr.rptr": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr rptr",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:17.9-17.13|mkeclass.v:984.43-992.53"
          }
        },
        "cpu.memory_xactor_f_wr_addr.wptr": {
          "hide_name": 0,
          "bits": [ 483 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr wptr",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:17.15-17.19|mkeclass.v:984.43-992.53"
          }
        },
        "cpu.memory_xactor_f_wr_addr.wptr_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 482 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:43.29-43.37|mkeclass.v:984.43-992.53|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.memory_xactor_f_wr_addr.wptr_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
          }
        },
        "cpu.memory_xactor_f_wr_addr.write_en": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr write_en",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:25.10-25.18|mkeclass.v:984.43-992.53"
          }
        },
        "cpu.memory_xactor_f_wr_addr_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:557.8-557.35"
          }
        },
        "cpu.memory_xactor_f_wr_addr_DEQ": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr_DEQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:558.8-558.35"
          }
        },
        "cpu.memory_xactor_f_wr_addr_D_IN": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", 475, 474, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 481, 480, 479, 478, 477, 476, 473, 462, 451, 449 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:556.17-556.45"
          }
        },
        "cpu.memory_xactor_f_wr_addr_D_OUT": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "x", "0", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "x", "0", "0", 391, 392, 407, 408, 409, 410, 411, 412, 413, 414, 399, 400, 401, 402, 403, 404, 405, 406, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 394, 429, 430, 393 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr_D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:556.47-556.76"
          }
        },
        "cpu.memory_xactor_f_wr_addr_EMPTY_N": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_addr_EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:559.8-559.39"
          }
        },
        "cpu.memory_xactor_f_wr_data.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:5.17-5.20|mkeclass.v:995.43-1003.53"
          }
        },
        "cpu.memory_xactor_f_wr_data.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:13.17-13.20|mkeclass.v:995.43-1003.53"
          }
        },
        "cpu.memory_xactor_f_wr_data.DEQ": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data DEQ",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:11.17-11.20|mkeclass.v:995.43-1003.53"
          }
        },
        "cpu.memory_xactor_f_wr_data.D_IN": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "x", "x", "x", "x", 501, 499, 497, 495, 493, 491, 489, 486, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:7.29-7.33|mkeclass.v:995.43-1003.53"
          }
        },
        "cpu.memory_xactor_f_wr_data.D_OUT": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "x", "x", "x", "x", 502, 500, 498, 496, 494, 492, 490, 488, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:10.29-10.34|mkeclass.v:995.43-1003.53"
          }
        },
        "cpu.memory_xactor_f_wr_data.EMPTY_N": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:12.17-12.24|mkeclass.v:995.43-1003.53"
          }
        },
        "cpu.memory_xactor_f_wr_data.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data RST",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:6.17-6.20|mkeclass.v:995.43-1003.53"
          }
        },
        "cpu.memory_xactor_f_wr_data.count": {
          "hide_name": 0,
          "bits": [ 431, 432 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data count",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:16.15-16.20|mkeclass.v:995.43-1003.53"
          }
        },
        "cpu.memory_xactor_f_wr_data.count_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 485, 432 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:44.30-44.39|mkeclass.v:995.43-1003.53|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.memory_xactor_f_wr_data.count_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 485, 484 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:44.30-44.39|mkeclass.v:995.43-1003.53|/usr/bin/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "cpu.memory_xactor_f_wr_data.mem[0]": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "x", "x", "x", "x", 502, 500, 498, 496, 494, 492, 490, 488, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data mem[0]",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:15.21-15.24|mkeclass.v:995.43-1003.53"
          }
        },
        "cpu.memory_xactor_f_wr_data.mem[1]": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data mem[1]",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:15.21-15.24|mkeclass.v:995.43-1003.53"
          }
        },
        "cpu.memory_xactor_f_wr_data.read_en": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data read_en",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:26.10-26.17|mkeclass.v:995.43-1003.53"
          }
        },
        "cpu.memory_xactor_f_wr_data.rptr": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data rptr",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:17.9-17.13|mkeclass.v:995.43-1003.53"
          }
        },
        "cpu.memory_xactor_f_wr_data.wptr": {
          "hide_name": 0,
          "bits": [ 504 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data wptr",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:17.15-17.19|mkeclass.v:995.43-1003.53"
          }
        },
        "cpu.memory_xactor_f_wr_data.wptr_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 503 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:43.29-43.37|mkeclass.v:995.43-1003.53|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.memory_xactor_f_wr_data.wptr_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 487 ],
          "attributes": {
          }
        },
        "cpu.memory_xactor_f_wr_data.write_en": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data write_en",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:25.10-25.18|mkeclass.v:995.43-1003.53"
          }
        },
        "cpu.memory_xactor_f_wr_data_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:565.8-565.35"
          }
        },
        "cpu.memory_xactor_f_wr_data_DEQ": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data_DEQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:566.8-566.35"
          }
        },
        "cpu.memory_xactor_f_wr_data_D_IN": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "x", "x", "x", "x", 501, 499, 497, 495, 493, 491, 489, 486, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:564.17-564.45"
          }
        },
        "cpu.memory_xactor_f_wr_data_D_OUT": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "x", "x", "x", "x", 502, 500, 498, 496, 494, 492, 490, 488, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data_D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:564.47-564.76"
          }
        },
        "cpu.memory_xactor_f_wr_data_EMPTY_N": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_data_EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:567.8-567.39"
          }
        },
        "cpu.memory_xactor_f_wr_resp.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_resp CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:5.17-5.20|mkeclass.v:1006.42-1014.52"
          }
        },
        "cpu.memory_xactor_f_wr_resp.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_resp CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:13.17-13.20|mkeclass.v:1006.42-1014.52"
          }
        },
        "cpu.memory_xactor_f_wr_resp.D_IN": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_resp D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:7.29-7.33|mkeclass.v:1006.42-1014.52"
          }
        },
        "cpu.memory_xactor_f_wr_resp.D_OUT": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_resp D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:10.29-10.34|mkeclass.v:1006.42-1014.52"
          }
        },
        "cpu.memory_xactor_f_wr_resp.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_resp RST",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:6.17-6.20|mkeclass.v:1006.42-1014.52"
          }
        },
        "cpu.memory_xactor_f_wr_resp.count": {
          "hide_name": 0,
          "bits": [ 509, 507 ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_resp count",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:16.15-16.20|mkeclass.v:1006.42-1014.52"
          }
        },
        "cpu.memory_xactor_f_wr_resp.count_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 508, 507 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:44.30-44.39|mkeclass.v:1006.42-1014.52|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.memory_xactor_f_wr_resp.count_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 505 ],
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:28.5-58.8|mkeclass.v:1006.42-1014.52"
          }
        },
        "cpu.memory_xactor_f_wr_resp.count_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 506 ],
          "attributes": {
          }
        },
        "cpu.memory_xactor_f_wr_resp.count_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 383, 511, 382 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.memory_xactor_f_wr_resp.mem[0]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_resp mem[0]",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:15.21-15.24|mkeclass.v:1006.42-1014.52"
          }
        },
        "cpu.memory_xactor_f_wr_resp.mem[1]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_resp mem[1]",
            "src": "mkeclass_axi4.v:72.14-131.6|FIFO2.v:15.21-15.24|mkeclass.v:1006.42-1014.52"
          }
        },
        "cpu.memory_xactor_f_wr_resp_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_resp_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:573.8-573.35"
          }
        },
        "cpu.memory_xactor_f_wr_resp_D_IN": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_resp_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:572.16-572.44"
          }
        },
        "cpu.memory_xactor_f_wr_resp_D_OUT": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu memory_xactor_f_wr_resp_D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:572.46-572.75"
          }
        },
        "cpu.put_data__h4677": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu put_data__h4677",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:662.3-662.18"
          }
        },
        "cpu.put_data__h5283": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu put_data__h5283",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:663.3-663.18"
          }
        },
        "cpu.put_inst__h2189": {
          "hide_name": 0,
          "bits": [ 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, "0", 2332, 2333, "0", 2334, 2335, 2336, 2337, "0", 2338, 2339, 2340, 2341, 2342, 2343, 2344, "0", 2345, "0", "0", 2346 ],
          "attributes": {
            "hdlname": "cpu put_inst__h2189",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:664.3-664.18",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 12 13 15 16 17 18 20 21 22 23 24 25 26 28 31"
          }
        },
        "cpu.rg_wEpoch": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu rg_wEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:468.7-468.16"
          }
        },
        "cpu.rg_wEpoch_D_IN": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu rg_wEpoch_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:469.8-469.22"
          }
        },
        "cpu.rg_wEpoch_EN": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu rg_wEpoch_EN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:469.24-469.36"
          }
        },
        "cpu.rg_wEpoch_port1__read": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu rg_wEpoch_port1__read",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:465.8-465.29"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_1_connect_first": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_1_connect_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:281.8-281.54|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_1_connect_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_1_connect_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:282.8-282.57|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_1_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_1_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:283.8-283.52|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_2_connect_first": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_2_connect_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:285.8-285.54|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_2_connect_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_2_connect_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:286.8-286.57|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_2_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_2_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:287.8-287.52|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_3_connect_first": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_3_connect_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:289.8-289.54|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_3_connect_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_3_connect_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:290.8-290.57|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_3_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_3_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:291.8-291.52|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_4_connect_first": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_4_connect_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:293.8-293.54|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_4_connect_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_4_connect_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:294.8-294.57|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_4_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_4_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:295.8-295.52|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_5_connect_first": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_5_connect_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:297.8-297.54|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_5_connect_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_5_connect_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:298.8-298.57|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_5_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_5_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:299.8-299.52|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_6_connect_first": {
          "hide_name": 0,
          "bits": [ 835 ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_6_connect_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:301.8-301.54|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_6_connect_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_6_connect_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:302.8-302.57|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_6_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_6_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:303.8-303.52|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_connect_first": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_connect_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:305.8-305.52|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_connect_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_connect_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:306.8-306.55|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_fifof_to_rxe_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_fifof_to_rxe_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:307.8-307.50|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:308.8-308.57|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 512, 513, 514, 515 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 174, 518, 519, 1003 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 262, 264, 519, 520 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 524, 515 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 536, 537, 528, 525 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 541, 532, 529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 542, 543, 544, 528 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_1_connect_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:309.8-309.56|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_1_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_1_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:310.8-310.52|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_2_connect_ena_data": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_2_connect_ena_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:311.8-311.57|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_2_connect_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_2_connect_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:312.8-312.56|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_2_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_2_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:313.8-313.52|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_3_connect_ena_data": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_3_connect_ena_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:314.8-314.57|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_3_connect_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_3_connect_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:315.8-315.56|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_3_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_3_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:316.8-316.52|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_4_connect_ena_data": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_4_connect_ena_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:317.8-317.57|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_4_connect_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_4_connect_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:318.8-318.56|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_4_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_4_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:319.8-319.52|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_5_connect_ena_data": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_5_connect_ena_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:320.8-320.57|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_5_connect_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_5_connect_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:321.8-321.56|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_5_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_5_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:322.8-322.52|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_6_connect_ena_data": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_6_connect_ena_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:323.8-323.57|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_6_connect_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_6_connect_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:324.8-324.56|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_6_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_6_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:325.8-325.52|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_connect_ena_data": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_connect_ena_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:326.8-326.55|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_connect_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_connect_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:327.8-327.54|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_empty_txe_to_fifof_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_empty_txe_to_fifof_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:328.8-328.50|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_flush_from_writeback": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_flush_from_writeback",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:329.8-329.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_mkConnectionGetPut_1": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_mkConnectionGetPut_1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:332.8-332.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_mkConnectionVtoAf": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_mkConnectionVtoAf",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:333.8-333.37|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_mkConnectionVtoAf_1": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_mkConnectionVtoAf_1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:334.8-334.39|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_mkConnectionVtoAf_2": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_mkConnectionVtoAf_2",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:335.8-335.39|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_mkConnectionVtoAf_3": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_mkConnectionVtoAf_3",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:336.8-336.39|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_RL_redirection_from_stage2": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_RL_redirection_from_stage2",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:337.8-337.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_clint_msip": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_clint_msip",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:338.8-338.27|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_clint_mtime": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_clint_mtime",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:339.8-339.28|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_clint_mtip": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_clint_mtip",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:340.8-340.27|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_ext_interrupt": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_ext_interrupt",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:342.8-342.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_memory_request_get": {
          "hide_name": 0,
          "bits": [ 1964 ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_memory_request_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:345.8-345.35|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CAN_FIRE_memory_response_put": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv CAN_FIRE_memory_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:346.8-346.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu riscv CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:91.10-91.13|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.EN_dump_get": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu riscv EN_dump_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:461.31-461.42|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.EN_memory_response_put": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "hdlname": "cpu riscv EN_memory_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:111.10-111.32|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.RDY_clint_msip": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv RDY_clint_msip",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:130.8-130.22|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.RDY_clint_mtime": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv RDY_clint_mtime",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:131.8-131.23|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.RDY_clint_mtip": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv RDY_clint_mtip",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:132.8-132.22|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.RDY_ext_interrupt": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv RDY_ext_interrupt",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:134.8-134.25|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.RDY_memory_request_get": {
          "hide_name": 0,
          "bits": [ 1964 ],
          "attributes": {
            "hdlname": "cpu riscv RDY_memory_request_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:107.10-107.32|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.RDY_memory_response_put": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv RDY_memory_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:112.10-112.33|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.RDY_mv_curr_priv": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv RDY_mv_curr_priv",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:119.10-119.26|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.RDY_mv_trap": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv RDY_mv_trap",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:123.10-123.21|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.RST_N": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu riscv RST_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:92.10-92.15|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_1_connect_first": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_1_connect_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:348.8-348.55|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_1_connect_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_1_connect_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:349.8-349.58|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_1_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_1_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:350.8-350.53|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_2_connect_first": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_2_connect_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:352.8-352.55|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_2_connect_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_2_connect_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:353.8-353.58|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_2_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_2_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:354.8-354.53|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_3_connect_first": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_3_connect_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:356.8-356.55|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_3_connect_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_3_connect_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:357.8-357.58|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_3_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_3_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:358.8-358.53|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_4_connect_first": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_4_connect_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:360.8-360.55|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_4_connect_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_4_connect_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:361.8-361.58|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_4_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_4_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:362.8-362.53|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_5_connect_first": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_5_connect_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:364.8-364.55|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_5_connect_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_5_connect_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:365.8-365.58|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_5_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_5_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:366.8-366.53|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_6_connect_first": {
          "hide_name": 0,
          "bits": [ 835 ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_6_connect_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:368.8-368.55|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_6_connect_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_6_connect_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:369.8-369.58|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_6_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_6_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:370.8-370.53|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_connect_first": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_connect_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:372.8-372.53|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_connect_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_connect_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:373.8-373.56|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_fifof_to_rxe_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_fifof_to_rxe_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:374.8-374.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_1_connect_ena_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:375.8-375.58|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_1_connect_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_1_connect_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:376.8-376.57|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_1_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_1_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:377.8-377.53|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_2_connect_ena_data": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_2_connect_ena_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:378.8-378.58|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_2_connect_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_2_connect_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:379.8-379.57|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_2_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_2_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:380.8-380.53|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_3_connect_ena_data": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_3_connect_ena_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:381.8-381.58|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_3_connect_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_3_connect_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:382.8-382.57|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_3_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_3_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:383.8-383.53|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_4_connect_ena_data": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_4_connect_ena_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:384.8-384.58|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_4_connect_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_4_connect_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:385.8-385.57|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_4_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_4_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:386.8-386.53|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_5_connect_ena_data": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_5_connect_ena_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:387.8-387.58|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_5_connect_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_5_connect_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:388.8-388.57|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_5_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_5_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:389.8-389.53|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_6_connect_ena_data": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_6_connect_ena_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:390.8-390.58|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_6_connect_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_6_connect_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:391.8-391.57|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_6_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_6_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:392.8-392.53|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_connect_ena_data": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_connect_ena_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:393.8-393.56|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_connect_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_connect_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:394.8-394.55|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_empty_txe_to_fifof_connect_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_empty_txe_to_fifof_connect_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:395.8-395.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_flush_from_writeback": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_flush_from_writeback",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:396.8-396.41|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_mkConnectionGetPut_1": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_mkConnectionGetPut_1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:399.8-399.41|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_mkConnectionVtoAf": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_mkConnectionVtoAf",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:400.8-400.38|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_mkConnectionVtoAf_1": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_mkConnectionVtoAf_1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:401.8-401.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_mkConnectionVtoAf_2": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_mkConnectionVtoAf_2",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:402.8-402.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_mkConnectionVtoAf_3": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_mkConnectionVtoAf_3",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:403.8-403.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_RL_redirection_from_stage2": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_RL_redirection_from_stage2",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:404.8-404.44|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_dump_get": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_dump_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:408.8-408.26|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.WILL_FIRE_memory_response_put": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "hdlname": "cpu riscv WILL_FIRE_memory_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:413.8-413.37|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu riscv fifof CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:472.28-480.30|FIFOL1.v:42.26-42.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv fifof CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:472.28-480.30|FIFOL1.v:48.26-48.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof.D_IN": {
          "hide_name": 0,
          "bits": [ "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551 ],
          "attributes": {
            "hdlname": "cpu riscv fifof D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:472.28-480.30|FIFOL1.v:45.26-45.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof.D_OUT": {
          "hide_name": 0,
          "bits": [ "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552 ],
          "attributes": {
            "hdlname": "cpu riscv fifof D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:472.28-480.30|FIFOL1.v:52.27-52.32|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 566, 580, 559, 561 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 562, 563, 564, 565 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 567, 593 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 586, 592, 557, 582 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 562, 583, 584, 585 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof.D_OUT_SB_LUT4_I3_O_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 576, 590, 591, 579 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof.EMPTY_N": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
            "hdlname": "cpu riscv fifof EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:472.28-480.30|FIFOL1.v:51.27-51.34|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof.ENQ": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "hdlname": "cpu riscv fifof ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:472.28-480.30|FIFOL1.v:46.26-46.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu riscv fifof RST",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:472.28-480.30|FIFOL1.v:43.26-43.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof.empty_reg": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
            "hdlname": "cpu riscv fifof empty_reg",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:472.28-480.30|FIFOL1.v:56.27-56.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof.empty_reg_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 595 ],
          "attributes": {
          }
        },
        "cpu.riscv.fifof_1.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_1 CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:42.26-42.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_1.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv fifof_1 CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:48.26-48.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_1.D_IN": {
          "hide_name": 0,
          "bits": [ 653, 651, 649, 647, 643, 641, 639, 637, 635, 633, 631, 629, 627, 625, 621, 619, 617, 615, 613, 612, 610, 608, 606, 604, 665, 663, 661, 659, 657, 655, 645, 623, 313, 312 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_1 D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:45.26-45.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_1.D_OUT": {
          "hide_name": 0,
          "bits": [ 654, 652, 650, 648, 644, 642, 640, 638, 636, 634, 632, 630, 628, 626, 622, 620, 618, 616, 614, 560, 611, 609, 607, 605, 666, 664, 662, 660, 658, 656, 646, 624, 603, 602 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_1 D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:52.27-52.32|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_1.EMPTY_N": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_1 EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:51.27-51.34|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_1.ENQ": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_1 ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:46.26-46.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_1.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_1 RST",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:43.26-43.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_1.empty_reg": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_1 empty_reg",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:483.28-491.34|FIFOL1.v:56.27-56.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_1_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv fifof_1_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:149.8-149.19|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_1_D_IN": {
          "hide_name": 0,
          "bits": [ 653, 651, 649, 647, 643, 641, 639, 637, 635, 633, 631, 629, 627, 625, 621, 619, 617, 615, 613, 612, 610, 608, 606, 604, 665, 663, 661, 659, 657, 655, 645, 623, 313, 312 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_1_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:148.17-148.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_1_D_OUT": {
          "hide_name": 0,
          "bits": [ 654, 652, 650, 648, 644, 642, 640, 638, 636, 634, 632, 630, 628, 626, 622, 620, 618, 616, 614, 560, 611, 609, 607, 605, 666, 664, 662, 660, 658, 656, 646, 624, 603, 602 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_1_D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:148.31-148.44|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_1_EMPTY_N": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_1_EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:149.34-149.49|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_1_ENQ": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_1_ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:149.51-149.62|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_2.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_2 CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:42.26-42.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_2.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv fifof_2 CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:48.26-48.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_2.D_IN": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", 789, 788, 786, 784, 782, "x", "x", "x", "x", "x", "x", 779, 777, 775, 773, 771, 769, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 767, 765, 763, "x", "x", 671, "x", "x", "x", "x", "x", 797, 796, 795, 794, 793, 792, 791, 781, 762, 761 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_2 D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:45.26-45.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 673, 667, 672, 680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 673, 538, 535 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 541, 668, 532, 529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 669, 670, 754 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 670, 674, 675 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 676, 679 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 684, 682, 674 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 683, 532, 529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 686, 688, 692, 687 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 693, 680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:0.0-0.0|module_decoder_func_32.v:358.5-366.12|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/techmap.v:573.22-573.23"
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 689, 690, 685, 691 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 694, 681 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof_2.D_IN_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 695, 696, 697 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof_2.D_OUT": {
          "hide_name": 0,
          "bits": [ 760, 705, 746, "x", "x", "x", 1573, 790, 581, 787, 785, 783, 749, 745, 724, 703, 702, "0", 780, 778, 776, 774, 772, 770, 744, 742, 740, 738, 736, 734, 732, 730, 728, 726, 723, 721, 719, 750, 717, 752, 755, 768, 766, 764, 556, 555, 558, 716, 714, 712, 710, 708, 588, 583, 591, 587, 590, 571, 563, 578, 569, 577 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_2 D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:52.27-52.32|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_30_R": {
          "hide_name": 0,
          "bits": [ 693, 529, 748, 747 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 751, 754 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:0.0-0.0|module_decoder_func_32.v:442.5-448.12|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2380, "0", 754, 754 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:0.0-0.0|module_decoder_func_32.v:442.5-448.12|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "0 "
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_7_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 756, 757, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:0.0-0.0|module_decoder_func_32.v:432.5-438.12|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/techmap.v:583.28-583.35"
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_7_R": {
          "hide_name": 0,
          "bits": [ 753 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof_2.D_OUT_SB_DFFESR_Q_9_R": {
          "hide_name": 0,
          "bits": [ 758 ],
          "attributes": {
          }
        },
        "cpu.riscv.fifof_2.EMPTY_N": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_2 EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:51.27-51.34|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_2.ENQ": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_2 ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:46.26-46.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_2.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_2 RST",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:43.26-43.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_2.empty_reg": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_2 empty_reg",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:494.28-502.34|FIFOL1.v:56.27-56.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_2_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv fifof_2_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:153.8-153.19|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_2_D_IN": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", 789, 788, 786, 784, 782, "x", "x", "x", "x", "x", "x", 779, 777, 775, 773, 771, 769, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 767, 765, 763, "x", "x", 671, "x", "x", "x", "x", "x", 797, 796, 795, 794, 793, 792, 791, 781, 762, 761 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_2_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:152.17-152.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_2_D_OUT": {
          "hide_name": 0,
          "bits": [ 760, 705, 746, "x", "x", "x", 1573, 790, 581, 787, 785, 783, 749, 745, 724, 703, 702, "0", 780, 778, 776, 774, 772, 770, 744, 742, 740, 738, 736, 734, 732, 730, 728, 726, 723, 721, 719, 750, 717, 752, 755, 768, 766, 764, 556, 555, 558, 716, 714, 712, 710, 708, 588, 583, 591, 587, 590, 571, 563, 578, 569, 577 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_2_D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:152.31-152.44|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_2_EMPTY_N": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_2_EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:153.34-153.49|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_2_ENQ": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_2_ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:153.51-153.62|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_3.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_3 CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:42.26-42.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_3.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv fifof_3 CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:48.26-48.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_3.D_IN": {
          "hide_name": 0,
          "bits": [ 800, 716, 714, 712, 710, 708, 654, 652, 650, 648, 644, 642, 640, 638, 636, 634, 632, 630, 628, 626, 622, 620, 618, 616, 614, 560, 611, 609, 607, 605, 666, 664, 662, 660, 658, 656, 646, 624 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_3 D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:45.26-45.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_3.D_OUT": {
          "hide_name": 0,
          "bits": [ 801, 570, 589, 593, 568, 594, 831, 830, 829, 828, 819, 808, 799, 798, 827, 826, 825, 824, 823, 822, 821, 820, 818, 817, 816, 815, 814, 813, 812, 811, 810, 809, 807, 806, 805, 804, 803, 802 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_3 D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:52.27-52.32|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_3.EMPTY_N": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_3 EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:51.27-51.34|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_3.ENQ": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_3 ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:46.26-46.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_3.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_3 RST",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:43.26-43.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_3.empty_reg": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_3 empty_reg",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:505.28-513.34|FIFOL1.v:56.27-56.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_3.empty_reg_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 841, 839, 2144, 573 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof_3_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv fifof_3_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:157.8-157.19|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_3_D_IN": {
          "hide_name": 0,
          "bits": [ 800, 716, 714, 712, 710, 708, 654, 652, 650, 648, 644, 642, 640, 638, 636, 634, 632, 630, 628, 626, 622, 620, 618, 616, 614, 560, 611, 609, 607, 605, 666, 664, 662, 660, 658, 656, 646, 624 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_3_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:156.17-156.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_3_D_OUT": {
          "hide_name": 0,
          "bits": [ 801, 570, 589, 593, 568, 594, 831, 830, 829, 828, 819, 808, 799, 798, 827, 826, 825, 824, 823, 822, 821, 820, 818, 817, 816, 815, 814, 813, 812, 811, 810, 809, 807, 806, 805, 804, 803, 802 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_3_D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:156.31-156.44|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_3_EMPTY_N": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_3_EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:157.34-157.49|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_3_ENQ": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_3_ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:157.51-157.62|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_4.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_4 CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:516.28-524.34|FIFOL1.v:42.26-42.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_4.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv fifof_4 CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:516.28-524.34|FIFOL1.v:48.26-48.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_4.D_IN": {
          "hide_name": 0,
          "bits": [ 752, 755, 768, 766, 764, 556, 555, 558, 716, 714, 712, 710, 708, 588, 583, 591, 587, 590, 571, 563, 578, 569, 577, "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv fifof_4 D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:516.28-524.34|FIFOL1.v:45.26-45.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_4.D_OUT": {
          "hide_name": 0,
          "bits": [ 843, 842, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv fifof_4 D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:516.28-524.34|FIFOL1.v:52.27-52.32|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_4.D_OUT_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 572, 574, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof_4.EMPTY_N": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_4 EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:516.28-524.34|FIFOL1.v:51.27-51.34|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_4.ENQ": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_4 ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:516.28-524.34|FIFOL1.v:46.26-46.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_4.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_4 RST",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:516.28-524.34|FIFOL1.v:43.26-43.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_4.empty_reg": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_4 empty_reg",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:516.28-524.34|FIFOL1.v:56.27-56.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_4_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv fifof_4_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:161.8-161.19|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_4_D_IN": {
          "hide_name": 0,
          "bits": [ 752, 755, 768, 766, 764, 556, 555, 558, 716, 714, 712, 710, 708, 588, 583, 591, 587, 590, 571, 563, 578, 569, 577, "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv fifof_4_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:160.17-160.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_4_D_OUT": {
          "hide_name": 0,
          "bits": [ 843, 842, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv fifof_4_D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:160.31-160.44|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_4_EMPTY_N": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_4_EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:161.34-161.49|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_4_ENQ": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_4_ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:161.51-161.62|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_5.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_5 CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:527.28-535.34|FIFOL1.v:42.26-42.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_5.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv fifof_5 CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:527.28-535.34|FIFOL1.v:48.26-48.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_5.D_IN": {
          "hide_name": 0,
          "bits": [ 2381, 2382, 2383, 2384, 2385, 2386, 2387, 715, 713, 711, 709, 707, 2388, 2389, 684, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 701, 698, 695, 696, 700, "0", 699, 653, 651, 649, 647, 643, 641, 639, 637, 635, 633, 631, 629, 627, 625, 621, 619, 617, 615, 613, 612, 610, 608, 606, 604, 665, 663, 661, 659, 657, 655, 645, 623 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_5 D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:527.28-535.34|FIFOL1.v:45.26-45.30|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2 3 4 5 6 12 13 15 16 17 18 19 20 21 22 23 24"
          }
        },
        "cpu.riscv.fifof_5.EMPTY_N": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_5 EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:527.28-535.34|FIFOL1.v:51.27-51.34|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_5.ENQ": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_5 ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:527.28-535.34|FIFOL1.v:46.26-46.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_5.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_5 RST",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:527.28-535.34|FIFOL1.v:43.26-43.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_5.empty_reg": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_5 empty_reg",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:527.28-535.34|FIFOL1.v:56.27-56.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_5_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv fifof_5_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:165.8-165.19|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_5_D_IN": {
          "hide_name": 0,
          "bits": [ 2381, 2382, 2383, 2384, 2385, 2386, 2387, 715, 713, 711, 709, 707, 2388, 2389, 684, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 701, 698, 695, 696, 700, "0", 699, 653, 651, 649, 647, 643, 641, 639, 637, 635, 633, 631, 629, 627, 625, 621, 619, 617, 615, 613, 612, 610, 608, 606, 604, 665, 663, 661, 659, 657, 655, 645, 623 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_5_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:164.17-164.29|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2 3 4 5 6 12 13 15 16 17 18 19 20 21 22 23 24"
          }
        },
        "cpu.riscv.fifof_5_EMPTY_N": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_5_EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:165.34-165.49|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_5_ENQ": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_5_ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:165.51-165.62|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_6.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_6 CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:538.28-546.34|FIFOL1.v:42.26-42.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_6.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv fifof_6 CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:538.28-546.34|FIFOL1.v:48.26-48.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_6.EMPTY_N": {
          "hide_name": 0,
          "bits": [ 835 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_6 EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:538.28-546.34|FIFOL1.v:51.27-51.34|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_6.ENQ": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_6 ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:538.28-546.34|FIFOL1.v:46.26-46.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_6.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_6 RST",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:538.28-546.34|FIFOL1.v:43.26-43.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_6.empty_reg": {
          "hide_name": 0,
          "bits": [ 835 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_6 empty_reg",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:538.28-546.34|FIFOL1.v:56.27-56.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_6.empty_reg_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 832 ],
          "attributes": {
          }
        },
        "cpu.riscv.fifof_6.empty_reg_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 835, 833, 834, 844 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof_6.empty_reg_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1964, 846, 845, 601 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.fifof_6_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv fifof_6_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:169.8-169.19|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_6_EMPTY_N": {
          "hide_name": 0,
          "bits": [ 835 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_6_EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:169.34-169.49|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_6_ENQ": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_6_ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:169.51-169.62|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv fifof_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:145.8-145.17|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_D_IN": {
          "hide_name": 0,
          "bits": [ "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:144.17-144.27|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_D_OUT": {
          "hide_name": 0,
          "bits": [ "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:144.29-144.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_EMPTY_N": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:145.30-145.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.fifof_ENQ": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "hdlname": "cpu riscv fifof_ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:145.45-145.54|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.inst_request_get": {
          "hide_name": 0,
          "bits": [ 313, 312, "0", "0", 164, 163, 162, 161, 160, 159, 158, 157, 156, 154, 298, 296, 294, 292, 290, 288, 286, 284, 326, 324, 322, 320, 318, 316, 314, 302, 282, 279, 2376, 2377 ],
          "attributes": {
            "hdlname": "cpu riscv inst_request_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:96.19-96.35|mkeclass.v:1017.9-1040.2",
            "unused_bits": "32 33"
          }
        },
        "cpu.riscv.inst_response_put": {
          "hide_name": 0,
          "bits": [ 922, 271, 268, 983, 982, 978, 975, 972, 969, 966, 963, 960, 957, 954, 951, 949, 946, 943, 942, 939, 936, 933, 930, 929, 926, 999, 996, 993, 990, 987, 984, 981, 950, "0", 923 ],
          "attributes": {
            "hdlname": "cpu riscv inst_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:100.19-100.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.memory_request_get": {
          "hide_name": 0,
          "bits": [ 373, "x", "x", "x", 371, 368, 501, 499, 497, 495, 493, 491, 489, 486, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 475, 474, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 481, 480, 479, 478, 477, 476, 473, 462, 451, 449 ],
          "attributes": {
            "hdlname": "cpu riscv memory_request_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:106.19-106.37|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.memory_response_put": {
          "hide_name": 0,
          "bits": [ 2375, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv memory_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:110.19-110.38|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 "
          }
        },
        "cpu.riscv.mv_trap": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "hdlname": "cpu riscv mv_trap",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:122.10-122.17|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.resetpc": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv resetpc",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:90.19-90.26|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.CAN_FIRE_RL_initialize_regfile": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 CAN_FIRE_RL_initialize_regfile",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:366.8-366.38|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.CAN_FIRE_ma_csr_decode": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 CAN_FIRE_ma_csr_decode",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:372.8-372.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.CAN_FIRE_ma_csr_misa_c": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 CAN_FIRE_ma_csr_misa_c",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:373.8-373.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.CAN_FIRE_ma_flush": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 CAN_FIRE_ma_flush",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:374.8-374.25|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.CAN_FIRE_ma_interrupt": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 CAN_FIRE_ma_interrupt",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:375.8-375.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.CAN_FIRE_ma_update_eEpoch": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 CAN_FIRE_ma_update_eEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:376.8-376.33|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.CAN_FIRE_ma_update_wEpoch": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 CAN_FIRE_ma_update_wEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:377.8-377.33|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.CAN_FIRE_tx_stage1_control_enq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 CAN_FIRE_tx_stage1_control_enq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:378.8-378.42|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.CAN_FIRE_tx_stage1_control_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 CAN_FIRE_tx_stage1_control_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:379.8-379.42|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.CAN_FIRE_tx_stage1_dump_enq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 CAN_FIRE_tx_stage1_dump_enq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:380.8-380.39|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.CAN_FIRE_tx_stage1_dump_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 CAN_FIRE_tx_stage1_dump_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:381.8-381.39|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.CAN_FIRE_tx_stage1_meta_enq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 CAN_FIRE_tx_stage1_meta_enq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:382.8-382.39|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.CAN_FIRE_tx_stage1_meta_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 CAN_FIRE_tx_stage1_meta_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:383.8-383.39|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.CAN_FIRE_tx_stage1_operands_enq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 CAN_FIRE_tx_stage1_operands_enq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:384.8-384.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.CAN_FIRE_tx_stage1_operands_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 CAN_FIRE_tx_stage1_operands_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:385.8-385.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:192.10-192.13|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.EN_ma_update_eEpoch": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 EN_ma_update_eEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:272.10-272.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.EN_ma_update_wEpoch": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 EN_ma_update_wEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:276.10-276.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.IF_chk_interrupt_7_BIT_1_8_OR_ff_memory_respon_ETC___d68": {
          "hide_name": 0,
          "bits": [ 767, 765, 763 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 IF_chk_interrupt_7_BIT_1_8_OR_ff_memory_respon_ETC___d68",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:463.16-463.72|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.IF_chk_interrupt_7_BIT_1_8_OR_ff_memory_respon_ETC___d68_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 847, 669, 706, 525 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.IF_chk_interrupt_7_BIT_1_8_OR_ff_memory_respon_ETC___d68_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 686, 529, 532, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.IF_chk_interrupt_7_BIT_1_8_OR_ff_memory_respon_ETC___d68_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 684, 851, 689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.IF_chk_interrupt_7_BIT_1_8_OR_ff_memory_respon_ETC___d68_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 690, 852, 688 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.IF_chk_interrupt_7_BIT_1_8_OR_ff_memory_respon_ETC___d68_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 853, 532, 529, 525 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.IF_chk_interrupt_7_BIT_1_8_OR_ff_memory_respon_ETC___d68_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 857, 854 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.MUX_rg_fabric_request_port1__write_1__SEL_1": {
          "hide_name": 0,
          "bits": [ 860 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 MUX_rg_fabric_request_port1__write_1__SEL_1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:410.8-410.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.MUX_rg_fabric_request_port1__write_1__SEL_1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 858, 859, 276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.MUX_rg_fabric_request_port1__write_1__VAL_2": {
          "hide_name": 0,
          "bits": [ "0", "0", 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 MUX_rg_fabric_request_port1__write_1__VAL_2",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:408.17-408.60|mkeclass.v:1017.9-1040.2",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1": {
          "hide_name": 0,
          "bits": [ 653, 651, 2430, 885, 917, 915, 913, 911, 909, 889, 868, 866, 907, 905, 903, 901, 899, 897, 895, 893, 891, 887, 884, 882, 880, 878, 876, 874, 872, 870, 921, 919 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 MUX_rg_pc_write_1__VAL_1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:409.3-409.27|mkeclass.v:1017.9-1040.2",
            "unused_bits": "2"
          }
        },
        "cpu.riscv.stage1.MUX_rg_pc_write_1__VAL_1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 649, 916, 914, 912, 910, 908, 888, 867, 865, 906, 904, 902, 900, 898, 896, 894, 892, 890, 886, 883, 881, 879, 877, 875, 873, 871, 869, 920, 918 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:635.37-635.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu.riscv.stage1.MUX_rg_wfi_write_1__SEL_1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 MUX_rg_wfi_write_1__SEL_1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:412.8-412.33|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.RDY_ma_update_eEpoch": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 RDY_ma_update_eEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:273.10-273.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.RDY_ma_update_wEpoch": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 RDY_ma_update_wEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:277.10-277.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.RST_N": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 RST_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:193.10-193.15|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.WILL_FIRE_RL_initialize_regfile": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 WILL_FIRE_RL_initialize_regfile",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:386.8-386.39|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.WILL_FIRE_ma_csr_decode": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 WILL_FIRE_ma_csr_decode",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:392.8-392.31|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.WILL_FIRE_ma_csr_misa_c": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 WILL_FIRE_ma_csr_misa_c",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:393.8-393.31|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.WILL_FIRE_ma_interrupt": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 WILL_FIRE_ma_interrupt",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:395.8-395.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.WILL_FIRE_ma_update_eEpoch": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 WILL_FIRE_ma_update_eEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:396.8-396.34|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.WILL_FIRE_ma_update_wEpoch": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 WILL_FIRE_ma_update_wEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:397.8-397.34|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.WILL_FIRE_tx_stage1_control_enq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 WILL_FIRE_tx_stage1_control_enq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:398.8-398.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.WILL_FIRE_tx_stage1_control_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 WILL_FIRE_tx_stage1_control_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:399.8-399.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.WILL_FIRE_tx_stage1_dump_enq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 WILL_FIRE_tx_stage1_dump_enq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:400.8-400.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.WILL_FIRE_tx_stage1_dump_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 WILL_FIRE_tx_stage1_dump_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:401.8-401.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.WILL_FIRE_tx_stage1_meta_enq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 WILL_FIRE_tx_stage1_meta_enq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:402.8-402.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.WILL_FIRE_tx_stage1_meta_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 WILL_FIRE_tx_stage1_meta_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:403.8-403.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.WILL_FIRE_tx_stage1_operands_enq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 WILL_FIRE_tx_stage1_operands_enq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:404.8-404.44|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.WILL_FIRE_tx_stage1_operands_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 WILL_FIRE_tx_stage1_operands_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:405.8-405.44|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1._theResult___fst__h3006": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 _theResult___fst__h3006",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:459.16-459.39|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.chk_interrupt___d57": {
          "hide_name": 0,
          "bits": [ "x", "0", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 chk_interrupt___d57",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:458.16-458.35|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.commit_rd_put": {
          "hide_name": 0,
          "bits": [ "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, 2432, 2433, 2434, 2435, 2436 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 commit_rd_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:254.19-254.32|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 32 33 34 35 36"
          }
        },
        "cpu.riscv.stage1.curr_epoch__h2083": {
          "hide_name": 0,
          "bits": [ 313, 312 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 curr_epoch__h2083",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:464.16-464.33|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.decoder_func_32___d66": {
          "hide_name": 0,
          "bits": [ 759, 704, "x", "x", "x", "x", "x", 789, 788, 786, 784, 782, "x", "x", "x", "x", "x", "x", 779, 777, 775, 773, 771, 769, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 2437, 2438, 2439, "x", "x", 671, "x", "x", "x", "x", "x", 797, 796, 795, 794, 793, 792, 791, 781, 762, 761 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 decoder_func_32___d66",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:450.17-450.38|mkeclass.v:1017.9-1040.2",
            "unused_bits": "41 42 43"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 ff_memory_response CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:5.17-5.20|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 ff_memory_response CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:13.17-13.20|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN": {
          "hide_name": 0,
          "bits": [ 922, 271, 268, 983, 982, 978, 975, 972, 969, 966, 963, 960, 957, 954, 951, 949, 946, 943, 942, 939, 936, 933, 930, 929, 926, 999, 996, 993, 990, 987, 984, 981, 950, "0", 923 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 ff_memory_response D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:7.29-7.33|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_10_I1": {
          "hide_name": 0,
          "bits": [ 924, 925, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_11_I1": {
          "hide_name": 0,
          "bits": [ 927, 928, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_13_I1": {
          "hide_name": 0,
          "bits": [ 931, 932, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_14_I1": {
          "hide_name": 0,
          "bits": [ 934, 935, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_15_I1": {
          "hide_name": 0,
          "bits": [ 937, 938, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_16_I1": {
          "hide_name": 0,
          "bits": [ 940, 941, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_18_I1": {
          "hide_name": 0,
          "bits": [ 944, 945, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_19_I1": {
          "hide_name": 0,
          "bits": [ 947, 948, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_21_I1": {
          "hide_name": 0,
          "bits": [ 952, 953, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_22_I1": {
          "hide_name": 0,
          "bits": [ 955, 956, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_23_I1": {
          "hide_name": 0,
          "bits": [ 958, 959, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_24_I1": {
          "hide_name": 0,
          "bits": [ 961, 962, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_25_I1": {
          "hide_name": 0,
          "bits": [ 964, 965, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_26_I1": {
          "hide_name": 0,
          "bits": [ 967, 968, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_27_I1": {
          "hide_name": 0,
          "bits": [ 970, 971, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_28_I1": {
          "hide_name": 0,
          "bits": [ 973, 974, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_29_I1": {
          "hide_name": 0,
          "bits": [ 976, 977, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 979, 980, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_5_I1": {
          "hide_name": 0,
          "bits": [ 985, 986, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_6_I1": {
          "hide_name": 0,
          "bits": [ 988, 989, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_7_I1": {
          "hide_name": 0,
          "bits": [ 991, 992, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_8_I1": {
          "hide_name": 0,
          "bits": [ 994, 995, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_IN_SB_LUT4_O_9_I1": {
          "hide_name": 0,
          "bits": [ 997, 998, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.D_OUT": {
          "hide_name": 0,
          "bits": [ 706, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, "0", 2472 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 ff_memory_response D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:10.29-10.34|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 34"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 ff_memory_response RST",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:6.17-6.20|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.count": {
          "hide_name": 0,
          "bits": [ 1003, 519 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 ff_memory_response count",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:16.15-16.20|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.count_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1002, 519 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:44.30-44.39|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.count_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 1000 ],
          "attributes": {
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:28.5-58.8|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.count_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 1001 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[0]": {
          "hide_name": 0,
          "bits": [ 1024, 1023, 1022, 542, 543, 536, 533, 539, 530, 526, 1020, 1019, 1018, 1017, 1015, 1014, 1013, 1012, 1011, 1010, 1009, 1008, 1007, 677, 1030, 1029, 1028, 1027, 1026, 1025, 1021, 1016, 1006, "0", 1005 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 ff_memory_response mem[0]",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:15.21-15.24|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.mem[1]": {
          "hide_name": 0,
          "bits": [ 1051, 1050, 1049, 547, 548, 537, 534, 540, 531, 527, 1047, 1046, 1045, 1044, 1042, 1041, 1040, 1039, 1038, 1037, 1036, 1035, 1034, 678, 1057, 1056, 1055, 1054, 1053, 1052, 1048, 1043, 1033, "0", 1032 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 ff_memory_response mem[1]",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:15.21-15.24|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.rptr": {
          "hide_name": 0,
          "bits": [ 528 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 ff_memory_response rptr",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:17.9-17.13|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.rptr_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 1058 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:47.29-47.37|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.wptr": {
          "hide_name": 0,
          "bits": [ 1060 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 ff_memory_response wptr",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:17.15-17.19|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.wptr_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 1059 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|FIFO2.v:43.29-43.37|mkstage1.v:571.43-579.50|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "cpu.riscv.stage1.ff_memory_response.wptr_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1004 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.ff_memory_response.wptr_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1031 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.ff_memory_response_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 ff_memory_response_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:347.8-347.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.ff_memory_response_D_IN": {
          "hide_name": 0,
          "bits": [ 922, 271, 268, 983, 982, 978, 975, 972, 969, 966, 963, 960, 957, 954, 951, 949, 946, 943, 942, 939, 936, 933, 930, 929, 926, 999, 996, 993, 990, 987, 984, 981, 950, "0", 923 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 ff_memory_response_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:346.17-346.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.ff_memory_response_D_OUT": {
          "hide_name": 0,
          "bits": [ 706, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, "0", 2472 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 ff_memory_response_D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:346.42-346.66|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 34"
          }
        },
        "cpu.riscv.stage1.final_instruction__h2887": {
          "hide_name": 0,
          "bits": [ 2381, 2382, 2383, 2384, 2385, 2386, 2387, 715, 713, 711, 709, 707, 2388, 2389, 684, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 701, 698, 695, 696, 700, "0", 699 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 final_instruction__h2887",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:451.17-451.41|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2 3 4 5 6 12 13 15 16 17 18 19 20 21 22 23 24"
          }
        },
        "cpu.riscv.stage1.func_cause___1__h2999": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "1", "1", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 func_cause___1__h2999",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:460.9-460.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.inst_request_get": {
          "hide_name": 0,
          "bits": [ 313, 312, "0", "0", 164, 163, 162, 161, 160, 159, 158, 157, 156, 154, 298, 296, 294, 292, 290, 288, 286, 284, 326, 324, 322, 320, 318, 316, 314, 302, 282, 279, 2376, 2377 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 inst_request_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:197.19-197.35|mkeclass.v:1017.9-1040.2",
            "unused_bits": "32 33"
          }
        },
        "cpu.riscv.stage1.inst_response_put": {
          "hide_name": 0,
          "bits": [ 922, 271, 268, 983, 982, 978, 975, 972, 969, 966, 963, 960, 957, 954, 951, 949, 946, 943, 942, 939, 936, 933, 930, 929, 926, 999, 996, 993, 990, 987, 984, 981, 950, "0", 923 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 inst_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:201.19-201.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_chk_interrupt_0.chk_interrupt": {
          "hide_name": 0,
          "bits": [ "x", "0", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_chk_interrupt_0 chk_interrupt",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_chk_interrupt.v:46.18-46.31|mkstage1.v:731.24-736.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_chk_interrupt_0.chk_interrupt_mie": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_chk_interrupt_0 chk_interrupt_mie",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_chk_interrupt.v:45.19-45.36|mkstage1.v:731.24-736.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_chk_interrupt_0.chk_interrupt_mip": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_chk_interrupt_0 chk_interrupt_mip",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_chk_interrupt.v:44.19-44.36|mkstage1.v:731.24-736.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_chk_interrupt_0.chk_interrupt_mstatus": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_chk_interrupt_0 chk_interrupt_mstatus",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_chk_interrupt.v:43.19-43.40|mkstage1.v:731.24-736.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_chk_interrupt_0.chk_interrupt_prv": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_chk_interrupt_0 chk_interrupt_prv",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_chk_interrupt.v:42.18-42.35|mkstage1.v:731.24-736.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_chk_interrupt_0.m_interrupts__h28": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_chk_interrupt_0 m_interrupts__h28",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_chk_interrupt.v:53.17-53.34|mkstage1.v:731.24-736.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_chk_interrupt_0.pending_interrupts__h29": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_chk_interrupt_0 pending_interrupts__h29",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_chk_interrupt.v:52.17-52.40|mkstage1.v:731.24-736.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_chk_interrupt_0.x__h186": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_chk_interrupt_0 x__h186",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_chk_interrupt.v:53.36-53.43|mkstage1.v:731.24-736.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_chk_interrupt_0.x__h24": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_chk_interrupt_0 x__h24",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_chk_interrupt.v:54.16-54.22|mkstage1.v:731.24-736.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_chk_interrupt_0.y__h114": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_chk_interrupt_0 y__h114",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_chk_interrupt.v:53.45-53.52|mkstage1.v:731.24-736.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_14_TO_12_0_1_1_1_6__q2": {
          "hide_name": 0,
          "bits": [ 2473, 2474, 2474 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 CASE_decoder_func_32_inst_BITS_14_TO_12_0_1_1_1_6__q2",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:53.15-53.68|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_31_TO_7_0_6_0x2_ETC__q1": {
          "hide_name": 0,
          "bits": [ "0", "1", "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 CASE_decoder_func_32_inst_BITS_31_TO_7_0_6_0x2_ETC__q1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:54.8-54.62|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_4_TO_2_0b0_IF_N_ETC__q3": {
          "hide_name": 0,
          "bits": [ 2475, 2476, 2476 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 CASE_decoder_func_32_inst_BITS_4_TO_2_0b0_IF_N_ETC__q3",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:55.8-55.62|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_4_TO_2_0b0_IF_d_ETC__q5": {
          "hide_name": 0,
          "bits": [ 2477, 2478, 2478 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 CASE_decoder_func_32_inst_BITS_4_TO_2_0b0_IF_d_ETC__q5",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:57.8-57.62|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b0_1_0b_ETC__q11": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 CASE_decoder_func_32_inst_BITS_6_TO_2_0b0_1_0b_ETC__q11",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:59.15-59.70|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_0__ETC__q7": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_0__ETC__q7",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:45.15-45.69|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_0__ETC__q8": {
          "hide_name": 0,
          "bits": [ 788, 786, 784, 782 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_0__ETC__q8",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:49.15-49.69|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_de_ETC__q10": {
          "hide_name": 0,
          "bits": [ 2479, 2480, 2481, 2482, 2483, 743, 741, 739 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_de_ETC__q10",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:44.15-44.70|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2 3 4"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_de_ETC__q9": {
          "hide_name": 0,
          "bits": [ 737, 735, 733, 731, 729, 727, 725, 722, 720, 718, "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 CASE_decoder_func_32_inst_BITS_6_TO_2_0b101_de_ETC__q9",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:43.16-43.70|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.CASE_decoder_func_32_inst_BITS_6_TO_2_0b11_3_0_ETC__q12": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 CASE_decoder_func_32_inst_BITS_6_TO_2_0b11_3_0_ETC__q12",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:60.8-60.63|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.IF_NOT_decoder_func_32_inst_BITS_1_TO_0_2_EQ_0_ETC___d147": {
          "hide_name": 0,
          "bits": [ 2437, 2438, 2439 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 IF_NOT_decoder_func_32_inst_BITS_1_TO_0_2_EQ_0_ETC___d147",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:74.16-74.73|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.IF_decoder_func_32_inst_BITS_14_TO_12_9_EQ_0_7_ETC___d136": {
          "hide_name": 0,
          "bits": [ "0", "1", "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 IF_decoder_func_32_inst_BITS_14_TO_12_9_EQ_0_7_ETC___d136",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:75.9-75.66|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.IF_decoder_func_32_inst_BITS_6_TO_2_EQ_0b11000_ETC___d174": {
          "hide_name": 0,
          "bits": [ 789, 788, 786, 784, 782, "x", "x", "x", "x", "x", "x", 779 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 IF_decoder_func_32_inst_BITS_6_TO_2_EQ_0b11000_ETC___d174",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:65.17-65.74|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.IF_decoder_func_32_inst_BIT_30_10_THEN_0b1011__ETC___d211": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 IF_decoder_func_32_inst_BIT_30_10_THEN_0b1011__ETC___d211",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:71.16-71.73|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1._theResult_____5_snd__h893": {
          "hide_name": 0,
          "bits": [ 2484, 2485, "0", "x", "0", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 _theResult_____5_snd__h893",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:46.8-46.34|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1._theResult_____5_snd__h921": {
          "hide_name": 0,
          "bits": [ 2486, 2487, "0", "x", "0", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 _theResult_____5_snd__h921",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:69.16-69.42|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1._theResult_____5_snd__h948": {
          "hide_name": 0,
          "bits": [ 2488, 2489, "0", "x", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 _theResult_____5_snd__h948",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:47.8-47.34|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.bit12_19__h44": {
          "hide_name": 0,
          "bits": [ 699, 699, 699, 699, 699, 699, 699, 699 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 bit12_19__h44",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:67.16-67.29|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.bit20_30__h45": {
          "hide_name": 0,
          "bits": [ 699, 699, 699, 699, 699, 699, 699, 699, 699, 699, 699 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 bit20_30__h45",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:66.17-66.30|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.decoder_func_32": {
          "hide_name": 0,
          "bits": [ 759, 704, "x", "x", "x", "x", "x", 789, 788, 786, 784, 782, "x", "x", "x", "x", "x", "x", 779, 777, 775, 773, 771, 769, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 2437, 2438, 2439, "x", "x", 671, "x", "x", "x", "x", "x", 797, 796, 795, 794, 793, 792, 791, 781, 762, 761 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 decoder_func_32",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:37.19-37.34|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "41 42 43"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.decoder_func_32_csrs": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 decoder_func_32_csrs",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:36.19-36.39|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.decoder_func_32_inst": {
          "hide_name": 0,
          "bits": [ 2381, 2382, 2383, 2384, 2385, 2386, 2387, 715, 713, 711, 709, 707, 2388, 2389, 684, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 701, 698, 695, 696, 700, "0", 699 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 decoder_func_32_inst",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:35.19-35.39|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2 3 4 5 6 12 13 15 16 17 18 19 20 21 22 23 24"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.fn___1__h4217": {
          "hide_name": 0,
          "bits": [ 2388, "1", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 fn___1__h4217",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:72.9-72.22|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 "
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.fn___1__h4239": {
          "hide_name": 0,
          "bits": [ 2388, 2389, 684, "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 fn___1__h4239",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:73.9-73.22|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.fn___1__h4242": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", 2490 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 fn___1__h4242",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:51.8-51.21|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "3"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.fn___1__h4290": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", 2491 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 fn___1__h4290",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:52.8-52.21|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "3"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.immediate_value___1__h1461": {
          "hide_name": 0,
          "bits": [ 789, 788, 786, 784, 782, "x", "x", "x", "x", "x", "x", 779, 2390, 2391, 2392, 2393, 2394, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 immediate_value___1__h1461",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:62.17-62.43|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "12 13 14 15 16"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.immediate_value___1__h1461_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 529, 693, 715, 1070 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.immediate_value___1__h1461_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 715, 1069, 693, 529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.immediate_value__h47": {
          "hide_name": 0,
          "bits": [ 789, 788, 786, 784, 782, "x", "x", "x", "x", "x", "x", 779, 2479, 2480, 2481, 2482, 2483, 743, 741, 739, 737, 735, 733, 731, 729, 727, 725, 722, 720, 718, "x", 699 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 immediate_value__h47",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:63.3-63.23|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "12 13 14 15 16"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.instance_address_valid_0.address_valid_addr": {
          "hide_name": 0,
          "bits": [ 2395, 2396, 2397, 2398, 2399, 701, 698, 695, 696, 700, "0", 699 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 instance_address_valid_0 address_valid_addr",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:93.24-95.44|module_address_valid.v:35.19-35.37|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2 3 4"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.instance_address_valid_0.address_valid_misa": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 instance_address_valid_0 address_valid_misa",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:93.24-95.44|module_address_valid.v:36.19-36.37|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.instr_meta_funct__h342": {
          "hide_name": 0,
          "bits": [ 759, 704, "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 instr_meta_funct__h342",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:68.16-68.38|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.instr_meta_funct__h342_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1073, 1071, 1061, 691 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.instr_meta_funct__h342_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1071, 1072, 685, 1061 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.instr_meta_immediate__h341": {
          "hide_name": 0,
          "bits": [ 789, 788, 786, 784, 782, "x", "x", "x", "x", "x", "x", 779, 777, 775, 773, 771, 769, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 instr_meta_immediate__h341",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:64.3-64.29|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.temp1___1__h4153": {
          "hide_name": 0,
          "bits": [ 2492, 2493, "0", "x", "0", "x", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 temp1___1__h4153",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:68.40-68.56|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.temp1__h68": {
          "hide_name": 0,
          "bits": [ 2388, 2389, 684, "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 temp1__h68",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:68.58-68.68|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.trapcause___1__h943": {
          "hide_name": 0,
          "bits": [ "x", "x", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 trapcause___1__h943",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:69.44-69.63|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.x__h191": {
          "hide_name": 0,
          "bits": [ 797, 796, 795, 794, 793 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 x__h191",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:70.16-70.23|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.x__h20": {
          "hide_name": 0,
          "bits": [ 792, 791, 781, 762, 761 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 x__h20",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:70.25-70.31|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.x__h260": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 x__h260",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:48.15-48.22|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.instance_decoder_func_32_1.x__h4156": {
          "hide_name": 0,
          "bits": [ 2492, 2493, "0", "x", "0", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 instance_decoder_func_32_1 x__h4156",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:69.65-69.73|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_1": {
          "hide_name": 0,
          "bits": [ 797, 796, 795, 794, 793 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf ADDR_1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|RegFile.v:27.25-27.31|mkstage1.v:585.18-598.22|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 676, 1063 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 676, 1064 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_1_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 676, 1065 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 699, 1062, 680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2": {
          "hide_name": 0,
          "bits": [ 792, 791, 781, 762, 761 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf ADDR_2",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|RegFile.v:29.25-29.31|mkstage1.v:585.18-598.22|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1079, 1067 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_1_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1066, 1080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 1079, 1068 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 1079, 1077 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1079, 1078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1066, 699, 674 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 679, 1075, 1076, 1074 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 541, 535, 538, 1081 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 855, 856, 529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 715, 713, 1081, 1082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_3": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf ADDR_3",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|RegFile.v:33.25-33.31|mkstage1.v:585.18-598.22|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_4": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf ADDR_4",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|RegFile.v:35.25-35.31|mkstage1.v:585.18-598.22|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.ADDR_5": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf ADDR_5",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|RegFile.v:37.25-37.31|mkstage1.v:585.18-598.22|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|RegFile.v:21.25-21.28|mkstage1.v:585.18-598.22|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.D_IN": {
          "hide_name": 0,
          "bits": [ "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|RegFile.v:23.25-23.29|mkstage1.v:585.18-598.22|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.D_IN_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 570, 589, 1083, 1084 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.D_OUT_1": {
          "hide_name": 0,
          "bits": [ "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf D_OUT_1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|RegFile.v:28.25-28.32|mkstage1.v:585.18-598.22|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.D_OUT_2": {
          "hide_name": 0,
          "bits": [ "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf D_OUT_2",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|RegFile.v:30.25-30.32|mkstage1.v:585.18-598.22|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.D_OUT_3": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf D_OUT_3",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|RegFile.v:34.25-34.32|mkstage1.v:585.18-598.22|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.D_OUT_4": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf D_OUT_4",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|RegFile.v:36.25-36.32|mkstage1.v:585.18-598.22|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.D_OUT_5": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf D_OUT_5",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|RegFile.v:38.25-38.32|mkstage1.v:585.18-598.22|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[0]": {
          "hide_name": 0,
          "bits": [ "0", 1087, "0", 1087, "0", 1087, "0", 1087, "0", 1087, "0", 1087, "0", 1087, "0", 1087, "0", 1087, "0", 1087, "0", 1087, "0", 1087, "0", 1087, "0", 1087, "0", 1087, "0", 1087 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[0]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1086 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[0]_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 1094, 1093, 795, 796 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[0]_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1096, 1092, 781, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[10]": {
          "hide_name": 0,
          "bits": [ "0", 1099, "0", 1099, "0", 1099, "0", 1099, "0", 1099, "0", 1099, "0", 1099, "0", 1099, "0", 1099, "0", 1099, "0", 1099, "0", 1099, "0", 1099, "0", 1099, "0", 1099, "0", 1099 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[10]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1098 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[11]": {
          "hide_name": 0,
          "bits": [ "0", 1103, "0", 1103, "0", 1103, "0", 1103, "0", 1103, "0", 1103, "0", 1103, "0", 1103, "0", 1103, "0", 1103, "0", 1103, "0", 1103, "0", 1103, "0", 1103, "0", 1103, "0", 1103 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[11]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1102 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[12]": {
          "hide_name": 0,
          "bits": [ "0", 1106, "0", 1106, "0", 1106, "0", 1106, "0", 1106, "0", 1106, "0", 1106, "0", 1106, "0", 1106, "0", 1106, "0", 1106, "0", 1106, "0", 1106, "0", 1106, "0", 1106, "0", 1106 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[12]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1105 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[13]": {
          "hide_name": 0,
          "bits": [ "0", 1109, "0", 1109, "0", 1109, "0", 1109, "0", 1109, "0", 1109, "0", 1109, "0", 1109, "0", 1109, "0", 1109, "0", 1109, "0", 1109, "0", 1109, "0", 1109, "0", 1109, "0", 1109 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[13]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1112 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[14]": {
          "hide_name": 0,
          "bits": [ "0", 1115, "0", 1115, "0", 1115, "0", 1115, "0", 1115, "0", 1115, "0", 1115, "0", 1115, "0", 1115, "0", 1115, "0", 1115, "0", 1115, "0", 1115, "0", 1115, "0", 1115, "0", 1115 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[14]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1114 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[14]_SB_DFFE_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1123, 1108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[15]": {
          "hide_name": 0,
          "bits": [ "0", 1119, "0", 1119, "0", 1119, "0", 1119, "0", 1119, "0", 1119, "0", 1119, "0", 1119, "0", 1119, "0", 1119, "0", 1119, "0", 1119, "0", 1119, "0", 1119, "0", 1119, "0", 1119 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[15]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1122 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[16]": {
          "hide_name": 0,
          "bits": [ "0", 1125, "0", 1125, "0", 1125, "0", 1125, "0", 1125, "0", 1125, "0", 1125, "0", 1125, "0", 1125, "0", 1125, "0", 1125, "0", 1125, "0", 1125, "0", 1125, "0", 1125, "0", 1125 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[16]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1124 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[16]_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 1130, 1129, 795, 796 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[16]_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1132, 1128, 781, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[17]": {
          "hide_name": 0,
          "bits": [ "0", 1127, "0", 1127, "0", 1127, "0", 1127, "0", 1127, "0", 1127, "0", 1127, "0", 1127, "0", 1127, "0", 1127, "0", 1127, "0", 1127, "0", 1127, "0", 1127, "0", 1127, "0", 1127 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[17]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1134 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[18]": {
          "hide_name": 0,
          "bits": [ "0", 1136, "0", 1136, "0", 1136, "0", 1136, "0", 1136, "0", 1136, "0", 1136, "0", 1136, "0", 1136, "0", 1136, "0", 1136, "0", 1136, "0", 1136, "0", 1136, "0", 1136, "0", 1136 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[18]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1135 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[19]": {
          "hide_name": 0,
          "bits": [ "0", 1137, "0", 1137, "0", 1137, "0", 1137, "0", 1137, "0", 1137, "0", 1137, "0", 1137, "0", 1137, "0", 1137, "0", 1137, "0", 1137, "0", 1137, "0", 1137, "0", 1137, "0", 1137 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[19]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1138 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[19]_SB_DFFE_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1100, 1126 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[1]": {
          "hide_name": 0,
          "bits": [ "0", 1091, "0", 1091, "0", 1091, "0", 1091, "0", 1091, "0", 1091, "0", 1091, "0", 1091, "0", 1091, "0", 1091, "0", 1091, "0", 1091, "0", 1091, "0", 1091, "0", 1091, "0", 1091 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[1]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1139 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[1]_SB_DFFE_Q_E_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1104, 1116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[20]": {
          "hide_name": 0,
          "bits": [ "0", 1141, "0", 1141, "0", 1141, "0", 1141, "0", 1141, "0", 1141, "0", 1141, "0", 1141, "0", 1141, "0", 1141, "0", 1141, "0", 1141, "0", 1141, "0", 1141, "0", 1141, "0", 1141 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[20]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1140 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[21]": {
          "hide_name": 0,
          "bits": [ "0", 1143, "0", 1143, "0", 1143, "0", 1143, "0", 1143, "0", 1143, "0", 1143, "0", 1143, "0", 1143, "0", 1143, "0", 1143, "0", 1143, "0", 1143, "0", 1143, "0", 1143, "0", 1143 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[21]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1146 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[22]": {
          "hide_name": 0,
          "bits": [ "0", 1148, "0", 1148, "0", 1148, "0", 1148, "0", 1148, "0", 1148, "0", 1148, "0", 1148, "0", 1148, "0", 1148, "0", 1148, "0", 1148, "0", 1148, "0", 1148, "0", 1148, "0", 1148 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[22]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1147 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[22]_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 1145, 1151, 796, 795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[22]_SB_LUT4_I1_1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1152, 1131, 1153, 794 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[22]_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1144, 1150, 791, 781 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[22]_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1158, 1133, 1159, 762 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[23]": {
          "hide_name": 0,
          "bits": [ "0", 1149, "0", 1149, "0", 1149, "0", 1149, "0", 1149, "0", 1149, "0", 1149, "0", 1149, "0", 1149, "0", 1149, "0", 1149, "0", 1149, "0", 1149, "0", 1149, "0", 1149, "0", 1149 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[23]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1164 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[24]": {
          "hide_name": 0,
          "bits": [ "0", 1166, "0", 1166, "0", 1166, "0", 1166, "0", 1166, "0", 1166, "0", 1166, "0", 1166, "0", 1166, "0", 1166, "0", 1166, "0", 1166, "0", 1166, "0", 1166, "0", 1166, "0", 1166 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[24]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1165 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[24]_SB_DFFE_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1123, 1167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[24]_SB_LUT4_I0_1_O": {
          "hide_name": 0,
          "bits": [ 1155, 1156, 1157, 795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[24]_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1161, 1162, 1163, 781 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[25]": {
          "hide_name": 0,
          "bits": [ "0", 1168, "0", 1168, "0", 1168, "0", 1168, "0", 1168, "0", 1168, "0", 1168, "0", 1168, "0", 1168, "0", 1168, "0", 1168, "0", 1168, "0", 1168, "0", 1168, "0", 1168, "0", 1168 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[25]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1169 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[26]": {
          "hide_name": 0,
          "bits": [ "0", 1171, "0", 1171, "0", 1171, "0", 1171, "0", 1171, "0", 1171, "0", 1171, "0", 1171, "0", 1171, "0", 1171, "0", 1171, "0", 1171, "0", 1171, "0", 1171, "0", 1171, "0", 1171 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[26]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1170 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[27]": {
          "hide_name": 0,
          "bits": [ "0", 1172, "0", 1172, "0", 1172, "0", 1172, "0", 1172, "0", 1172, "0", 1172, "0", 1172, "0", 1172, "0", 1172, "0", 1172, "0", 1172, "0", 1172, "0", 1172, "0", 1172, "0", 1172 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[27]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1173 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[28]": {
          "hide_name": 0,
          "bits": [ "0", 1175, "0", 1175, "0", 1175, "0", 1175, "0", 1175, "0", 1175, "0", 1175, "0", 1175, "0", 1175, "0", 1175, "0", 1175, "0", 1175, "0", 1175, "0", 1175, "0", 1175, "0", 1175 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[28]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1174 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[28]_SB_DFFE_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1123, 1176 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[29]": {
          "hide_name": 0,
          "bits": [ "0", 1181, "0", 1181, "0", 1181, "0", 1181, "0", 1181, "0", 1181, "0", 1181, "0", 1181, "0", 1181, "0", 1181, "0", 1181, "0", 1181, "0", 1181, "0", 1181, "0", 1181, "0", 1181 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[29]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1180 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[29]_SB_LUT4_I0_1_O": {
          "hide_name": 0,
          "bits": [ 1175, 1177, 797, 1179 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[29]_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1175, 1177, 792, 1178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[2]": {
          "hide_name": 0,
          "bits": [ "0", 1184, "0", 1184, "0", 1184, "0", 1184, "0", 1184, "0", 1184, "0", 1184, "0", 1184, "0", 1184, "0", 1184, "0", 1184, "0", 1184, "0", 1184, "0", 1184, "0", 1184, "0", 1184 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[2]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1183 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[2]_SB_DFFE_Q_E_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1089, 1090, 1088 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[2]_SB_DFFE_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1104, 1090 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[30]": {
          "hide_name": 0,
          "bits": [ "0", 1177, "0", 1177, "0", 1177, "0", 1177, "0", 1177, "0", 1177, "0", 1177, "0", 1177, "0", 1177, "0", 1177, "0", 1177, "0", 1177, "0", 1177, "0", 1177, "0", 1177, "0", 1177 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[30]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1186 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[31]": {
          "hide_name": 0,
          "bits": [ "0", 1182, "0", 1182, "0", 1182, "0", 1182, "0", 1182, "0", 1182, "0", 1182, "0", 1182, "0", 1182, "0", 1182, "0", 1182, "0", 1182, "0", 1182, "0", 1182, "0", 1182, "0", 1182 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[31]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1187 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[3]": {
          "hide_name": 0,
          "bits": [ "0", 1185, "0", 1185, "0", 1185, "0", 1185, "0", 1185, "0", 1185, "0", 1185, "0", 1185, "0", 1185, "0", 1185, "0", 1185, "0", 1185, "0", 1185, "0", 1185, "0", 1185, "0", 1185 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[3]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1188 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[4]": {
          "hide_name": 0,
          "bits": [ "0", 1190, "0", 1190, "0", 1190, "0", 1190, "0", 1190, "0", 1190, "0", 1190, "0", 1190, "0", 1190, "0", 1190, "0", 1190, "0", 1190, "0", 1190, "0", 1190, "0", 1190, "0", 1190 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[4]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1189 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[4]_SB_DFFE_Q_E_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1107, 1191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[5]": {
          "hide_name": 0,
          "bits": [ "0", 1192, "0", 1192, "0", 1192, "0", 1192, "0", 1192, "0", 1192, "0", 1192, "0", 1192, "0", 1192, "0", 1192, "0", 1192, "0", 1192, "0", 1192, "0", 1192, "0", 1192, "0", 1192 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[5]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1195 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[5]_SB_DFFE_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1123, 1191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]": {
          "hide_name": 0,
          "bits": [ "0", 1197, "0", 1197, "0", 1197, "0", 1197, "0", 1197, "0", 1197, "0", 1197, "0", 1197, "0", 1197, "0", 1197, "0", 1197, "0", 1197, "0", 1197, "0", 1197, "0", 1197, "0", 1197 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1196 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_DFFE_Q_E_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1100, 1142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 1194, 1200, 796, 795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_LUT4_I1_1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1201, 1095, 1202, 794 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1203, 1154, 793 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1193, 1199, 791, 781 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1205, 1097, 1206, 762 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[6]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1207, 1160, 761 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[7]": {
          "hide_name": 0,
          "bits": [ "0", 1198, "0", 1198, "0", 1198, "0", 1198, "0", 1198, "0", 1198, "0", 1198, "0", 1198, "0", 1198, "0", 1198, "0", 1198, "0", 1198, "0", 1198, "0", 1198, "0", 1198, "0", 1198 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[7]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1209 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[8]": {
          "hide_name": 0,
          "bits": [ "0", 1211, "0", 1211, "0", 1211, "0", 1211, "0", 1211, "0", 1211, "0", 1211, "0", 1211, "0", 1211, "0", 1211, "0", 1211, "0", 1211, "0", 1211, "0", 1211, "0", 1211, "0", 1211 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[8]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1210 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[8]_SB_LUT4_I0_1_O": {
          "hide_name": 0,
          "bits": [ 1111, 1121, 1204, 795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[8]_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1110, 1120, 1208, 781 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[9]": {
          "hide_name": 0,
          "bits": [ "0", 1215, "0", 1215, "0", 1215, "0", 1215, "0", 1215, "0", 1215, "0", 1215, "0", 1215, "0", 1215, "0", 1215, "0", 1215, "0", 1215, "0", 1215, "0", 1215, "0", 1215, "0", 1215 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[9]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1214 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[9]_SB_LUT4_I0_1_O": {
          "hide_name": 0,
          "bits": [ 1211, 1099, 797, 1213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf.reg_file[9]_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1211, 1099, 792, 1212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf_ADDR_1": {
          "hide_name": 0,
          "bits": [ 797, 796, 795, 794, 793 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf_ADDR_1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:357.16-357.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf_ADDR_2": {
          "hide_name": 0,
          "bits": [ 792, 791, 781, 762, 761 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf_ADDR_2",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:358.9-358.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf_ADDR_3": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf_ADDR_3",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:359.9-359.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf_ADDR_4": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf_ADDR_4",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:360.9-360.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf_ADDR_5": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf_ADDR_5",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:361.9-361.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf_D_IN": {
          "hide_name": 0,
          "bits": [ "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085, "0", 1085 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:354.17-354.35|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf_D_OUT_1": {
          "hide_name": 0,
          "bits": [ "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494, "0", 2494 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf_D_OUT_1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:355.3-355.24|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "cpu.riscv.stage1.integer_rf_rf_D_OUT_2": {
          "hide_name": 0,
          "bits": [ "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495, "0", 2495 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 integer_rf_rf_D_OUT_2",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:356.3-356.24|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "cpu.riscv.stage1.ma_csr_decode_c": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 ma_csr_decode_c",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:269.19-269.34|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.ma_flush_newpc": {
          "hide_name": 0,
          "bits": [ 2496, 2497, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 ma_flush_newpc",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:259.19-259.33|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu.riscv.stage1.ma_interrupt_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 ma_interrupt_i",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:266.10-266.24|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.resetpc": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 resetpc",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:191.19-191.26|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_action_D_IN": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_action_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:305.8-305.22|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_eEpoch": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_eEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:309.7-309.16|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_eEpoch_D_IN": {
          "hide_name": 0,
          "bits": [ 1216 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_eEpoch_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:310.8-310.22|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_eEpoch_EN": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_eEpoch_EN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:310.24-310.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request": {
          "hide_name": 0,
          "bits": [ "0", "0", 164, 163, 162, 161, 160, 159, 158, 157, 156, 154, 298, 296, 294, 292, 290, 288, 286, 284, 326, 324, 322, 320, 318, 316, 314, 302, 282, 279, 2376, 2377 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_fabric_request",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:314.16-314.33|mkeclass.v:1017.9-1040.2",
            "unused_bits": "30 31"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN": {
          "hide_name": 0,
          "bits": [ "0", "0", 1287, 1284, 1281, 1277, 1274, 1270, 1267, 1263, 1257, 1253, 1250, 1246, 1243, 1239, 1236, 1232, 1229, 1225, 1312, 1308, 1305, 1301, 1298, 1294, 1291, 1260, 1222, 1219, 2498, 2499 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_fabric_request_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:315.17-315.39|mkeclass.v:1017.9-1040.2",
            "unused_bits": "30 31"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 1223, 1224, 277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ 1230, 1231, 277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ 1237, 1238, 277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 1244, 1245, 277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ 1251, 1252, 277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_20_I2": {
          "hide_name": 0,
          "bits": [ 1261, 1262, 277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_22_I2": {
          "hide_name": 0,
          "bits": [ 1268, 1269, 277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_24_I2": {
          "hide_name": 0,
          "bits": [ 1275, 1276, 277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_26_I2": {
          "hide_name": 0,
          "bits": [ 1282, 1283, 277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1258, 1259, 277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 1292, 1293, 277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 1299, 1300, 277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 1306, 1307, 277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1217, 277, 279, 1218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_D_IN_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 164, 1323, 1337, 1336, 1335, 1334, 1328, 1316, 1314, 1315, 1333, 1332, 1331, 1330, 1329, 1327, 1326, 1325, 1324, 1322, 1321, 1320, 1319, 1317, 1318, 1338, 1218, 2500, 2501 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:641.45-641.70|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22",
            "unused_bits": "28 29"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_EN": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_fabric_request_EN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:316.8-316.28|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port0__write_1": {
          "hide_name": 0,
          "bits": [ "0", "0", 2502, 1282, 1279, 1275, 1272, 1268, 1265, 1261, 1255, 1251, 1248, 1244, 1241, 1237, 1234, 1230, 1227, 1223, 1310, 1306, 1303, 1299, 1296, 1292, 1289, 1258, 1220, 2503, 2504, 2505 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_fabric_request_port0__write_1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:294.17-294.49|mkeclass.v:1017.9-1040.2",
            "unused_bits": "2 29 30 31"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port1__read": {
          "hide_name": 0,
          "bits": [ "0", "0", 2502, 1282, 1279, 1275, 1272, 1268, 1265, 1261, 1255, 1251, 1248, 1244, 1241, 1237, 1234, 1230, 1227, 1223, 1310, 1306, 1303, 1299, 1296, 1292, 1289, 1258, 1220, 2503, 2504, 2505 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_fabric_request_port1__read",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:295.3-295.32|mkeclass.v:1017.9-1040.2",
            "unused_bits": "2 29 30 31"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port1__write_1": {
          "hide_name": 0,
          "bits": [ "0", "0", 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_fabric_request_port1__write_1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:296.3-296.35|mkeclass.v:1017.9-1040.2",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu.riscv.stage1.rg_fabric_request_port2__read": {
          "hide_name": 0,
          "bits": [ "0", "0", 1287, 1284, 1281, 1277, 1274, 1270, 1267, 1263, 1257, 1253, 1250, 1246, 1243, 1239, 1236, 1232, 1229, 1225, 1312, 1308, 1305, 1301, 1298, 1294, 1291, 1260, 1222, 1219, 2498, 2499 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_fabric_request_port2__read",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:297.3-297.32|mkeclass.v:1017.9-1040.2",
            "unused_bits": "30 31"
          }
        },
        "cpu.riscv.stage1.rg_index": {
          "hide_name": 0,
          "bits": [ 864, 861, 862, 863, 859 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_index",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:320.15-320.23|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_index_D_IN": {
          "hide_name": 0,
          "bits": [ 1346, 1345, 1344, 1342, 1340 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_index_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:321.16-321.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_index_D_IN_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 864, 1343, 1341, 1339 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:672.26-672.41|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu.riscv.stage1.rg_index_EN": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_index_EN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:322.8-322.19|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_initialize": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_initialize",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:326.7-326.20|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_initialize_D_IN": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_initialize_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:327.8-327.26|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_initialize_EN": {
          "hide_name": 0,
          "bits": [ 860 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_initialize_EN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:327.28-327.44|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_initialize_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1116, 1118, 1117 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc": {
          "hide_name": 0,
          "bits": [ 653, 651, 649, 647, 643, 641, 639, 637, 635, 633, 631, 629, 627, 625, 621, 619, 617, 615, 613, 612, 610, 608, 606, 604, 665, 663, 661, 659, 657, 655, 645, 623 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_pc",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:331.16-331.21|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN": {
          "hide_name": 0,
          "bits": [ 1350, 1348, 1408, 1407, 1400, 1399, 1395, 1394, 1390, 1389, 1385, 1384, 1381, 1380, 1373, 1372, 1368, 1367, 1363, 1362, 1358, 1357, 1353, 1352, 1423, 1422, 1420, 1419, 1415, 1414, 1405, 1378 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_pc_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:332.16-332.26|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_10_I0": {
          "hide_name": 0,
          "bits": [ 1351, 860, 882, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 516, 884, 1304 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_11_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 517, 1354 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_12_I0": {
          "hide_name": 0,
          "bits": [ 1356, 860, 887, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 277, 1310, 1311 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_13_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 517, 1359 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_14_I0": {
          "hide_name": 0,
          "bits": [ 1361, 860, 893, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 516, 895, 1228 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_15_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 517, 1364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_16_I0": {
          "hide_name": 0,
          "bits": [ 1366, 860, 897, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_17_I3": {
          "hide_name": 0,
          "bits": [ 516, 899, 1235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_17_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 517, 1369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_18_I0": {
          "hide_name": 0,
          "bits": [ 1371, 860, 901, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_19_I3": {
          "hide_name": 0,
          "bits": [ 277, 1241, 1242 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_19_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 517, 1374 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 517, 1349 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_20_I0": {
          "hide_name": 0,
          "bits": [ 1379, 860, 905, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_21_I3": {
          "hide_name": 0,
          "bits": [ 1248, 277, 860, 1249 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_22_I0": {
          "hide_name": 0,
          "bits": [ 1383, 860, 866, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 277, 1255, 1256 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_23_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 517, 1386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_24_I0": {
          "hide_name": 0,
          "bits": [ 1388, 860, 889, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 277, 1265, 1266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_25_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 517, 1391 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_26_I0": {
          "hide_name": 0,
          "bits": [ 1393, 860, 911, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 277, 1272, 1273 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_27_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 517, 1396 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_28_I0": {
          "hide_name": 0,
          "bits": [ 1398, 860, 915, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_29_I3": {
          "hide_name": 0,
          "bits": [ 277, 1279, 1280 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_29_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 517, 1401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1377, 860, 919, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_30_I0": {
          "hide_name": 0,
          "bits": [ 1406, 860, 885, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_31_I3": {
          "hide_name": 0,
          "bits": [ 277, 164, 1286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_31_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 517, 1409 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 516, 921, 1404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_3_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 517, 1411 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_4_I0": {
          "hide_name": 0,
          "bits": [ 1413, 860, 870, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 277, 1220, 1221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_5_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 517, 1416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_6_I0": {
          "hide_name": 0,
          "bits": [ 1418, 860, 874, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_8_I0": {
          "hide_name": 0,
          "bits": [ 1421, 860, 878, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 277, 1296, 1297 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_9_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 517, 1424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_D_IN_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1347, 860 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_pc_EN": {
          "hide_name": 0,
          "bits": [ 1427 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_pc_EN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:333.8-333.16|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_pc_SB_DFFER_Q_R": {
          "hide_name": 0,
          "bits": [ 597 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage1.rg_wEpoch": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_wEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:337.7-337.16|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_wEpoch_D_IN": {
          "hide_name": 0,
          "bits": [ 1428 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_wEpoch_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:338.8-338.22|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_wEpoch_EN": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_wEpoch_EN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:338.24-338.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_wEpoch_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 545, 546 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_wfi": {
          "hide_name": 0,
          "bits": [ 1432 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_wfi",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:342.7-342.13|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_wfi_D_IN": {
          "hide_name": 0,
          "bits": [ 517 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_wfi_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:343.8-343.19|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_wfi_D_IN_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 517, 1429 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_wfi_D_IN_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 277, 1289, 1290 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.rg_wfi_EN": {
          "hide_name": 0,
          "bits": [ 1431 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 rg_wfi_EN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:343.21-343.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.rg_wfi_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 521, 522, 523 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.tx_stage1_control_enq_data": {
          "hide_name": 0,
          "bits": [ 653, 651, 649, 647, 643, 641, 639, 637, 635, 633, 631, 629, 627, 625, 621, 619, 617, 615, 613, 612, 610, 608, 606, 604, 665, 663, 661, 659, 657, 655, 645, 623, 313, 312 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 tx_stage1_control_enq_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:239.19-239.45|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.tx_stage1_dump_enq_data": {
          "hide_name": 0,
          "bits": [ 2381, 2382, 2383, 2384, 2385, 2386, 2387, 715, 713, 711, 709, 707, 2388, 2389, 684, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 701, 698, 695, 696, 700, "0", 699, 653, 651, 649, 647, 643, 641, 639, 637, 635, 633, 631, 629, 627, 625, 621, 619, 617, 615, 613, 612, 610, 608, 606, 604, 665, 663, 661, 659, 657, 655, 645, 623 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 tx_stage1_dump_enq_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:251.19-251.42|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2 3 4 5 6 12 13 15 16 17 18 19 20 21 22 23 24"
          }
        },
        "cpu.riscv.stage1.tx_stage1_meta_enq_data": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", 789, 788, 786, 784, 782, "x", "x", "x", "x", "x", "x", 779, 777, 775, 773, 771, 769, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 767, 765, 763, "x", "x", 671, "x", "x", "x", "x", "x", 797, 796, 795, 794, 793, 792, 791, 781, 762, 761 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 tx_stage1_meta_enq_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:227.19-227.42|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.tx_stage1_operands_enq_data": {
          "hide_name": 0,
          "bits": [ "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 tx_stage1_operands_enq_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:215.19-215.46|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.v__h2828": {
          "hide_name": 0,
          "bits": [ 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, "0", 2566 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 v__h2828",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:452.3-452.11|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 31"
          }
        },
        "cpu.riscv.stage1.x1_avValue_meta_funct__h2931": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 x1_avValue_meta_funct__h2931",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:461.9-461.37|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.x__h2991": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1 x__h2991",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:457.17-457.25|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.x__h3155": {
          "hide_name": 0,
          "bits": [ "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 x__h3155",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:453.3-453.11|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.x__h3155_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1433, 1434, 1435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.x__h3155_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1104, 1118, 761, 1436 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.x__h3181": {
          "hide_name": 0,
          "bits": [ "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 x__h3181",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:454.3-454.11|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1.x__h3181_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1441, 1442, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.x__h3181_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1104, 1118, 793, 1444 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.x__h3181_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 795, 1437, 1438, 794 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.x__h3181_SB_LUT4_O_I1_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1439, 1089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.x__h3181_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1113, 1101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.x__h3181_SB_LUT4_O_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 797, 1439, 796, 1440 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage1.x__read__h987": {
          "hide_name": 0,
          "bits": [ "0", 2567, "0", 2567, "0", 2567, "0", 2567, "0", 2567, "0", 2567, "0", 2567, "0", 2567, "0", 2567, "0", 2567, "0", 2567, "0", 2567, "0", 2567, "0", 2567, "0", 2567, "0", 2567 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 x__read__h987",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:455.3-455.16|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "cpu.riscv.stage1.x_wget__h976": {
          "hide_name": 0,
          "bits": [ "0", 2568, "0", 2568, "0", 2568, "0", 2568, "0", 2568, "0", 2568, "0", 2568, "0", 2568, "0", 2568, "0", 2568, "0", 2568, "0", 2568, "0", 2568, "0", 2568, "0", 2568, "0", 2568 ],
          "attributes": {
            "hdlname": "cpu riscv stage1 x_wget__h976",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|mkstage1.v:456.3-456.15|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "cpu.riscv.stage1_EN_ma_update_eEpoch": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
            "hdlname": "cpu riscv stage1_EN_ma_update_eEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:184.8-184.34|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1_EN_ma_update_wEpoch": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "hdlname": "cpu riscv stage1_EN_ma_update_wEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:185.8-185.34|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1_commit_rd_put": {
          "hide_name": 0,
          "bits": [ "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, 2432, 2433, 2434, 2435, 2436 ],
          "attributes": {
            "hdlname": "cpu riscv stage1_commit_rd_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:176.17-176.37|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 32 33 34 35 36"
          }
        },
        "cpu.riscv.stage1_inst_request_get": {
          "hide_name": 0,
          "bits": [ 313, 312, "0", "0", 164, 163, 162, 161, 160, 159, 158, 157, 156, 154, 298, 296, 294, 292, 290, 288, 286, 284, 326, 324, 322, 320, 318, 316, 314, 302, 282, 279, 2376, 2377 ],
          "attributes": {
            "hdlname": "cpu riscv stage1_inst_request_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:178.17-178.40|mkeclass.v:1017.9-1040.2",
            "unused_bits": "32 33"
          }
        },
        "cpu.riscv.stage1_inst_response_put": {
          "hide_name": 0,
          "bits": [ 922, 271, 268, 983, 982, 978, 975, 972, 969, 966, 963, 960, 957, 954, 951, 949, 946, 943, 942, 939, 936, 933, 930, 929, 926, 999, 996, 993, 990, 987, 984, 981, 950, "0", 923 ],
          "attributes": {
            "hdlname": "cpu riscv stage1_inst_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:177.17-177.41|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1_ma_csr_decode_c": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage1_ma_csr_decode_c",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:172.17-172.39|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1_ma_flush_newpc": {
          "hide_name": 0,
          "bits": [ 2496, 2497, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429 ],
          "attributes": {
            "hdlname": "cpu riscv stage1_ma_flush_newpc",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:179.17-179.38|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu.riscv.stage1_ma_interrupt_i": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage1_ma_interrupt_i",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:190.8-190.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1_tx_stage1_control_enq_data": {
          "hide_name": 0,
          "bits": [ 653, 651, 649, 647, 643, 641, 639, 637, 635, 633, 631, 629, 627, 625, 621, 619, 617, 615, 613, 612, 610, 608, 606, 604, 665, 663, 661, 659, 657, 655, 645, 623, 313, 312 ],
          "attributes": {
            "hdlname": "cpu riscv stage1_tx_stage1_control_enq_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:178.42-178.75|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1_tx_stage1_dump_enq_data": {
          "hide_name": 0,
          "bits": [ 2381, 2382, 2383, 2384, 2385, 2386, 2387, 715, 713, 711, 709, 707, 2388, 2389, 684, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 701, 698, 695, 696, 700, "0", 699, 653, 651, 649, 647, 643, 641, 639, 637, 635, 633, 631, 629, 627, 625, 621, 619, 617, 615, 613, 612, 610, 608, 606, 604, 665, 663, 661, 659, 657, 655, 645, 623 ],
          "attributes": {
            "hdlname": "cpu riscv stage1_tx_stage1_dump_enq_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:173.17-173.47|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2 3 4 5 6 12 13 15 16 17 18 19 20 21 22 23 24"
          }
        },
        "cpu.riscv.stage1_tx_stage1_meta_enq_data": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", 789, 788, 786, 784, 782, "x", "x", "x", "x", "x", "x", 779, 777, 775, 773, 771, 769, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 767, 765, 763, "x", "x", 671, "x", "x", "x", "x", "x", 797, 796, 795, 794, 793, 792, 791, 781, 762, 761 ],
          "attributes": {
            "hdlname": "cpu riscv stage1_tx_stage1_meta_enq_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:175.17-175.47|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage1_tx_stage1_operands_enq_data": {
          "hide_name": 0,
          "bits": [ "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 553, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551, "x", 551 ],
          "attributes": {
            "hdlname": "cpu riscv stage1_tx_stage1_operands_enq_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:174.3-174.37|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_ma_csr_misa_c": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_ma_csr_misa_c",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:480.8-480.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_ma_update_wEpoch": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_ma_update_wEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:481.8-481.33|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_memory_request_get": {
          "hide_name": 0,
          "bits": [ 1964 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_memory_request_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:482.8-482.35|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_operand_fwding_put": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_operand_fwding_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:483.8-483.35|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_rx_stage1_control_first": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_rx_stage1_control_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:484.8-484.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_rx_stage1_control_first_deq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_rx_stage1_control_first_deq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:485.8-485.48|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_rx_stage1_control_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_rx_stage1_control_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:486.8-486.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_rx_stage1_dump_first": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_rx_stage1_dump_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:487.8-487.37|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_rx_stage1_dump_first_deq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_rx_stage1_dump_first_deq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:488.8-488.45|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_rx_stage1_dump_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_rx_stage1_dump_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:489.8-489.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_rx_stage1_meta_first": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_rx_stage1_meta_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:490.8-490.37|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_rx_stage1_meta_first_deq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_rx_stage1_meta_first_deq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:491.8-491.45|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_rx_stage1_meta_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_rx_stage1_meta_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:492.8-492.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_rx_stage1_operands_first": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_rx_stage1_operands_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:493.8-493.41|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_rx_stage1_operands_first_deq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_rx_stage1_operands_first_deq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:494.8-494.49|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_rx_stage1_operands_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_rx_stage1_operands_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:495.8-495.44|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_tx_stage3_common_enq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_tx_stage3_common_enq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:496.8-496.41|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_tx_stage3_common_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_tx_stage3_common_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:497.8-497.41|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_tx_stage3_dump_enq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_tx_stage3_dump_enq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:498.8-498.39|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_tx_stage3_dump_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_tx_stage3_dump_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:499.8-499.39|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_tx_stage3_type_enq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_tx_stage3_type_enq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:500.8-500.39|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CAN_FIRE_tx_stage3_type_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CAN_FIRE_tx_stage3_type_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:501.8-501.39|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CASE_aluinputs_BITS_72_TO_71_0_aluinputs_BIT_ETC__q4": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CASE_aluinputs_BITS_72_TO_71_0_aluinputs_BIT_ETC__q4",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:530.15-530.67|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:314.10-314.13|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.EN_ma_csr_misa_c": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 EN_ma_csr_misa_c",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:417.10-417.26|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.EN_ma_update_wEpoch": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 EN_ma_update_wEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:412.10-412.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.EN_operand_fwding_put": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 EN_operand_fwding_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:408.10-408.31|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.IF_alu_inputs_16_BITS_72_TO_71_21_EQ_0_22_THEN_ETC___d280": {
          "hide_name": 0,
          "bits": [ 752, 755, 768, 766, 764, 556, 555, 558, 716, 714, 712, 710, 708, 588, 583, 591, 587, 590, 571, 563, 578, 569, 577, "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 IF_alu_inputs_16_BITS_72_TO_71_21_EQ_0_22_THEN_ETC___d280",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:528.16-528.73|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.RDY_ma_csr_misa_c": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 RDY_ma_csr_misa_c",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:418.10-418.27|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.RDY_ma_update_wEpoch": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 RDY_ma_update_wEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:413.10-413.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.RDY_memory_request_get": {
          "hide_name": 0,
          "bits": [ 1964 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 RDY_memory_request_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:404.10-404.32|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.RDY_mv_redirection_fst": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 RDY_mv_redirection_fst",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:422.10-422.32|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.RDY_mv_redirection_snd": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 RDY_mv_redirection_snd",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:426.10-426.32|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.RDY_operand_fwding_put": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 RDY_operand_fwding_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:409.10-409.32|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.RST_N": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 RST_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:315.10-315.15|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_ma_csr_misa_c": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_ma_csr_misa_c",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:503.8-503.31|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_ma_update_wEpoch": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_ma_update_wEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:504.8-504.34|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_operand_fwding_put": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_operand_fwding_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:506.8-506.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_rx_stage1_control_first": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_rx_stage1_control_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:507.8-507.41|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_rx_stage1_control_first_deq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_rx_stage1_control_first_deq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:508.8-508.49|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_rx_stage1_control_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_rx_stage1_control_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:509.8-509.44|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_rx_stage1_dump_first": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_rx_stage1_dump_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:510.8-510.38|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_rx_stage1_dump_first_deq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_rx_stage1_dump_first_deq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:511.8-511.46|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_rx_stage1_dump_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_rx_stage1_dump_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:512.8-512.41|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_rx_stage1_meta_first": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_rx_stage1_meta_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:513.8-513.38|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_rx_stage1_meta_first_deq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_rx_stage1_meta_first_deq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:514.8-514.46|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_rx_stage1_meta_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_rx_stage1_meta_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:515.8-515.41|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_rx_stage1_operands_first": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_rx_stage1_operands_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:516.8-516.42|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_rx_stage1_operands_first_deq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_rx_stage1_operands_first_deq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:517.8-517.50|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_rx_stage1_operands_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_rx_stage1_operands_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:518.8-518.45|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_tx_stage3_common_enq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_tx_stage3_common_enq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:519.8-519.42|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_tx_stage3_common_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_tx_stage3_common_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:520.8-520.42|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_tx_stage3_dump_enq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_tx_stage3_dump_enq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:521.8-521.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_tx_stage3_dump_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_tx_stage3_dump_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:522.8-522.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_tx_stage3_type_enq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_tx_stage3_type_enq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:523.8-523.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.WILL_FIRE_tx_stage3_type_notFull": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 WILL_FIRE_tx_stage3_type_notFull",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:524.8-524.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2._op2__h2304": {
          "hide_name": 0,
          "bits": [ 1546, 1961, 1960, 1959, 1642, 1958, 1636, 1957, 2569, 2570, "0", 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 _op2__h2304",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:529.16-529.27|mkeclass.v:1017.9-1040.2",
            "unused_bits": "8 9 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu.riscv.stage2.alu.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:15.11-15.14|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu.RST_N": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu RST_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:16.11-16.16|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu.add_sub": {
          "hide_name": 0,
          "bits": [ 1547, 1500, 1571, 1559, 1555, 1551, 1540, 1496, 1452, 1448, 1544, 1536, 1532, 1528, 1524, 1520, 1516, 1512, 1508, 1504, 1492, 1488, 1484, 1480, 1476, 1472, 1468, 1464, 1460, 1456, 1567, 1563 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu add_sub",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.15-41.22|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu.add_sub_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 1499, 1570, 1558, 1554, 1550, 1539, 1495, 1451, 1447, 1543, 1535, 1531, 1527, 1523, 1519, 1515, 1511, 1507, 1503, 1491, 1487, 1483, 1479, 1475, 1471, 1467, 1463, 1459, 1455, 1566, 1562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu.riscv.stage2.alu.effective_addr": {
          "hide_name": 0,
          "bits": [ 1376, 1426, 1410, 1285, 1402, 1278, 1397, 1271, 1392, 1264, 1387, 1254, 1382, 1247, 1375, 1240, 1370, 1233, 1365, 1226, 1360, 1309, 1355, 1302, 1425, 1295, 1430, 1288, 1417, 1313, 1412, 1403 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu effective_addr",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.15-65.29|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu.funct3": {
          "hide_name": 0,
          "bits": [ 760, 705, 746 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu funct3",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:37.14-37.20|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu.funct7": {
          "hide_name": 0,
          "bits": [ 1573 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu funct7",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:38.8-38.14|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2592, 2593, 2594, 1572 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:549.12-583.50|module_decoder_func_32.v:0.0-0.0|module_decoder_func_32.v:416.5-428.12|mkstage1.v:737.26-739.51|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 1 2"
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1575, 541, 538, 535 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1577, 856, 529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1578, 854 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 849, 848 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 684, 685, 691 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 748, 1575, 1576 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 1574 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_1_I1": {
          "hide_name": 0,
          "bits": [ 1546, 2595, 2596, 2597, 1641, 2598, 1635, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "1 2 3 5 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ "0", 1600, 1630, 1624, 1640, 1622, 1638, 1604, 1582, 1580, 1620, 1620, 1618, 1616, 1614, 1612, 1610, 1608, 1606, 1602, 1598, 1596, 1594, 1592, 1590, 1588, 1586, 1584, 1634, 1632, 1628, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.48-41.63|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu.riscv.stage2.alu.funct7_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1546, 1498, 1569, 1557, 1553, 1549, 1538, 1494, 1450, 1446, 1542, 1534, 1530, 1526, 1522, 1518, 1514, 1510, 1506, 1502, 1490, 1486, 1482, 1478, 1474, 1470, 1466, 1462, 1458, 1454, 1565, 1561 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:41.25-41.77|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:31.22-31.23"
          }
        },
        "cpu.riscv.stage2.alu.inputs": {
          "hide_name": 0,
          "bits": [ 2624, "0", "0", "0", "0", "0", "0", 1376, 1426, 1410, 1285, 1402, 1278, 1397, 1271, 1392, 1264, 1387, 1254, 1382, 1247, 1375, 1240, 1370, 1233, 1365, 1226, 1360, 1309, 1355, 1302, 1425, 1295, 1430, 1288, 1417, 1313, 1412, 1403, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, "0", "0", "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu inputs",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:32.25-32.31|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70"
          }
        },
        "cpu.riscv.stage2.alu.inputs_fn": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", 1573 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu inputs_fn",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:19.19-19.28|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu.inputs_funct3": {
          "hide_name": 0,
          "bits": [ 760, 705, 746 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu inputs_funct3",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:25.19-25.32|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu.inputs_imm_value": {
          "hide_name": 0,
          "bits": [ 790, 581, 787, 785, 783, 749, 745, 724, 703, 702, "0", 780, 778, 776, 774, 772, 770, 744, 742, 740, 738, 736, 734, 732, 730, 728, 726, 723, 721, 719, 750, 717 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu inputs_imm_value",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:23.20-23.36|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu.inputs_inst_type": {
          "hide_name": 0,
          "bits": [ 768, 766, 764 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu inputs_inst_type",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:24.19-24.35|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu.inputs_lpc": {
          "hide_name": 0,
          "bits": [ 654, 652 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu inputs_lpc",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:28.19-28.29|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu.inputs_memaccess": {
          "hide_name": 0,
          "bits": [ 752, 755 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu inputs_memaccess",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:26.19-26.35|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1": {
          "hide_name": 0,
          "bits": [ 1545, 1497, 1568, 1556, 1552, 1548, 1537, 1493, 1449, 1445, 1541, 1533, 1529, 1525, 1521, 1517, 1513, 1509, 1505, 1501, 1489, 1485, 1481, 1477, 1473, 1469, 1465, 1461, 1457, 1453, 1564, 1560 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu inputs_op1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:20.20-20.30|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 566, 580, 559, 1646 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 566, 580, 559, 1647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3": {
          "hide_name": 0,
          "bits": [ 566, 580, 559, 1648 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 1651, 1652, 1649, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1650, 1653, 1654, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1664, 1668, 1660, 1655 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1663, 1629, 1665, 1666 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1684, 1669, 1672, 1667 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1670, 1671, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1673, 1676, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1673, 1674, 1675, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1678, 1688, 1689, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1690, 1691 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1697, 1698, 1599, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1685, 1686, 1687, 1681 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1699, 1695, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1695, 1696, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1713, 1701, 1705, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1556, 1702, 1703, 1704 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1692, 1693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1708, 1709, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 1710, 1711 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1712, 1706, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1706, 1707, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1656, 1657 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1694, 1714, 1721, 1717 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1718, 1719, 1599, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1682, 1715, 1721 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1656, 1657, 1658, 1659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1473, 1599, 1469, 1725 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1726, 1722, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1661, 1662, 1727, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_16_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1722, 1723, 1599, 1724 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3": {
          "hide_name": 0,
          "bits": [ 566, 580, 559, 1728 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1729, 1730, 1731, 1732 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1734, 1733, 1735, 1736 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 1740, 1739, 1735, 1541 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1529, 1617, 1738 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1753, 1744, 1737, 1749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1750, 1751, 1743, 1752 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1623, 1754, 1755, 1756 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1741, 1742, 1743, 1642 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1757, 1668, 1762, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1665, 1682, 1623, 1683 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1765, 1679, 1766, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1763, 1764, 1642 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1767, 1768, 1700, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1720, 1700, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1769, 1770, 1771, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1642, 1743 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1716, 1761, 1623, 1772 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1778, 1779, 1780, 1740 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1625, 1560, 1783, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1595, 1485, 1785, 1786 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1787, 1788, 1509, 1607 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1615, 1525, 1781, 1782 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1775, 1776, 1777 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1517, 1789, 1790, 1611 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 582, 1791, 1792, 1615 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 586, 592, 557, 1794 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 586, 592, 557, 1793 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1600, 1599, 1629, 1623, 1639, 1621, 1637, 1603, 1581, 1579, "1", 1619, 1617, 1615, 1613, 1611, 1609, 1607, 1605, 1601, 1597, 1595, 1593, 1591, 1589, 1587, 1585, 1583, 1633, 1631, 1627, 1625 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_18_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_26_I3": {
          "hide_name": 0,
          "bits": [ 772, 1795, 1796 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_20_I3": {
          "hide_name": 0,
          "bits": [ 566, 580, 559, 1797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_21_I3": {
          "hide_name": 0,
          "bits": [ 566, 580, 559, 1798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 566, 580, 559, 1799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 566, 580, 559, 1800 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 566, 580, 559, 1801 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 566, 580, 559, 1802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 566, 580, 559, 1803 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 566, 580, 559, 1804 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 566, 580, 559, 1805 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1645, 1643, 1505, 1546 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1643, 1644, 1521, 1546 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O": {
          "hide_name": 0,
          "bits": [ 1842, 1806, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 1806, 1807, 1599, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1809, 1810, 1811, 1808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1812, 1836, 1818, 1815 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1816, 1817, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1819, 1817, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1820, 1623, 1825, 1829 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1826, 1827, 1828, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1830, 1831, 1629, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1834, 1832, 1833, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1823, 1824, 1642, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1812, 1836, 1837 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1838, 1839, 1629, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1835, 1573, 1560, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1840, 1841, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1847, 1811, 1813 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1846, 1813, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1850, 1851, 1848, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 1876, 1877, 1850, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 1855, 1856, 1573, 1854 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1857, 1865, 1861, 1858 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1843, 1866 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1867, 1844, 1623, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1868, 1869, 1629, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1869, 1840, 1629, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_1_O": {
          "hide_name": 0,
          "bits": [ 1862, 1863, 1864, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1872, 1871, 1873, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1599, 1560, 1843, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1874, 1913, 1623, 1875 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1827, 1826, 1623, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_2_I0": {
          "hide_name": 0,
          "bits": [ 1876, 1877, 1879, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_2_O": {
          "hide_name": 0,
          "bits": [ 1880, 1623, 1878 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1882, 1883, 1845, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1859, 1860, 1853, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1821, 1831, 1629, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1629, 1623, 1884, 1852 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1931, 1888, 1891, 1885 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1573, 1855, 1889, 1890 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1893, 1894, 1623, 1892 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 1860, 1859, 1893, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1898, 1896, 1897, 1858 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 1874, 1894, 1893, 1873 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1902, 1900, 1903, 1899 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1901, 1873, 1878, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1895, 1904, 1905, 1906 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1919, 1907, 1912, 1909 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1910, 1881, 1911, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1833, 1913, 1914, 1915 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1920, 1870, 1916, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 1920, 1870 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1875, 1921 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1924, 1922, 1917, 1923 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 1916, 1917, 1865, 1918 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1834, 1832, 1908 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1924, 785 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1926, 1925, 1927, 1642 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1932, 1930, 1928, 1929 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1904, 1933, 1934, 1573 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1814, 1935 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1552, 1556, 1938, 1546 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1816, 1942, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1886, 1818, 1887, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1936, 1937, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1943, 1937, 1944, 1945 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1939, 1940, 1941, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1939, 1599, 1948, 1949 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1599, 1546, 1537, 1951 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1950, 1599, 1548, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1946, 1947, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1809, 1842, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1813, 1811, 1814, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1677, 1680, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 1956, 1955, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_1_I1": {
          "hide_name": 0,
          "bits": [ 1822, 1849, 1599, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I1_1_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1952, 1953, 1936, 1954 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op1_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1676, 1678, 1599, 1675 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op2": {
          "hide_name": 0,
          "bits": [ 1546, 1961, 1960, 1959, 1642, 1958, 1636, 1957, 2569, 2570, "0", 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu inputs_op2",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:21.20-21.30|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2",
            "unused_bits": "8 9 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu.riscv.stage2.alu.inputs_op2_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 1795, 790 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.alu.sra": {
          "hide_name": 0,
          "bits": [ 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 1560 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu sra",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:44.15-44.18|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30"
          }
        },
        "cpu.riscv.stage2.alu.srl": {
          "hide_name": 0,
          "bits": [ 2657, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu srl",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:43.15-43.18|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu.riscv.stage2.alu_inputs": {
          "hide_name": 0,
          "bits": [ 2624, "0", "0", "0", "0", "0", "0", 1376, 1426, 1410, 1285, 1402, 1278, 1397, 1271, 1392, 1264, 1387, 1254, 1382, 1247, 1375, 1240, 1370, 1233, 1365, 1226, 1360, 1309, 1355, 1302, 1425, 1295, 1430, 1288, 1417, 1313, 1412, 1403, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, "0", "0", "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu_inputs",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:463.17-463.27|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70"
          }
        },
        "cpu.riscv.stage2.alu_inputs_fn": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", 1573 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu_inputs_fn",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:465.16-465.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu_inputs_funct3": {
          "hide_name": 0,
          "bits": [ 760, 705, 746 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu_inputs_funct3",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:466.16-466.33|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu_inputs_imm_value": {
          "hide_name": 0,
          "bits": [ 790, 581, 787, 785, 783, 749, 745, 724, 703, 702, "0", 780, 778, 776, 774, 772, 770, 744, 742, 740, 738, 736, 734, 732, 730, 728, 726, 723, 721, 719, 750, 717 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu_inputs_imm_value",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:464.17-464.37|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu_inputs_inst_type": {
          "hide_name": 0,
          "bits": [ 768, 766, 764 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu_inputs_inst_type",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:466.35-466.55|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu_inputs_lpc": {
          "hide_name": 0,
          "bits": [ 654, 652 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu_inputs_lpc",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:467.16-467.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu_inputs_memaccess": {
          "hide_name": 0,
          "bits": [ 752, 755 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu_inputs_memaccess",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:467.32-467.52|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu_inputs_op1": {
          "hide_name": 0,
          "bits": [ 1545, 1497, 1568, 1556, 1552, 1548, 1537, 1493, 1449, 1445, 1541, 1533, 1529, 1525, 1521, 1517, 1513, 1509, 1505, 1501, 1489, 1485, 1481, 1477, 1473, 1469, 1465, 1461, 1457, 1453, 1564, 1560 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu_inputs_op1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:464.39-464.53|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.alu_inputs_op2": {
          "hide_name": 0,
          "bits": [ 1546, 1961, 1960, 1959, 1642, 1958, 1636, 1957, 2569, 2570, "0", 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 alu_inputs_op2",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:464.55-464.69|mkeclass.v:1017.9-1040.2",
            "unused_bits": "8 9 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu.riscv.stage2.curr_epoch__h1765": {
          "hide_name": 0,
          "bits": [ 800, 1967 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 curr_epoch__h1765",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:539.16-539.33|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.ff_memory_request.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 ff_memory_request CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:42.26-42.29|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.ff_memory_request.CLR": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 ff_memory_request CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:48.26-48.29|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_IN": {
          "hide_name": 0,
          "bits": [ 800, 760, 705, 746, 752, 755, 1546, 1961, 1960, 1959, 1642, 1958, 1636, 1957, 2569, 2570, "0", 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 1376, 1426, 1410, 1285, 1402, 1278, 1397, 1271, 1392, 1264, 1387, 1254, 1382, 1247, 1375, 1240, 1370, 1233, 1365, 1226, 1360, 1309, 1355, 1302, 1425, 1295, 1430, 1288, 1417, 1313, 1412, 1403 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 ff_memory_request D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:45.26-45.30|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2",
            "unused_bits": "14 15 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37"
          }
        },
        "cpu.riscv.stage2.ff_memory_request.D_OUT": {
          "hide_name": 0,
          "bits": [ 373, "x", "x", "x", 371, 368, 501, 499, 497, 495, 493, 491, 489, 486, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 475, 474, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 481, 480, 479, 478, 477, 476, 473, 462, 451, 449 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 ff_memory_request D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:52.27-52.32|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.ff_memory_request.EMPTY_N": {
          "hide_name": 0,
          "bits": [ 1964 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 ff_memory_request EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:51.27-51.34|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.ff_memory_request.ENQ": {
          "hide_name": 0,
          "bits": [ 1962 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 ff_memory_request ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:46.26-46.29|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.ff_memory_request.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 ff_memory_request RST",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:43.26-43.29|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.ff_memory_request.empty_reg": {
          "hide_name": 0,
          "bits": [ 1964 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 ff_memory_request empty_reg",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|FIFOL1.v:56.27-56.36|mkstage2.v:701.28-709.47|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.ff_memory_request.empty_reg_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1963 ],
          "attributes": {
          }
        },
        "cpu.riscv.stage2.ff_memory_request.empty_reg_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 1962, 1965, 846 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.ff_memory_request.empty_reg_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 364, 1966, 1964 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.ff_memory_request_CLR": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 ff_memory_request_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:472.8-472.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.ff_memory_request_D_IN": {
          "hide_name": 0,
          "bits": [ 800, 760, 705, 746, 752, 755, 1546, 1961, 1960, 1959, 1642, 1958, 1636, 1957, 2569, 2570, "0", 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 1376, 1426, 1410, 1285, 1402, 1278, 1397, 1271, 1392, 1264, 1387, 1254, 1382, 1247, 1375, 1240, 1370, 1233, 1365, 1226, 1360, 1309, 1355, 1302, 1425, 1295, 1430, 1288, 1417, 1313, 1412, 1403 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 ff_memory_request_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:471.17-471.39|mkeclass.v:1017.9-1040.2",
            "unused_bits": "14 15 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37"
          }
        },
        "cpu.riscv.stage2.ff_memory_request_D_OUT": {
          "hide_name": 0,
          "bits": [ 373, "x", "x", "x", 371, 368, 501, 499, 497, 495, 493, 491, 489, 486, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 475, 474, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 481, 480, 479, 478, 477, 476, 473, 462, 451, 449 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 ff_memory_request_D_OUT",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:471.41-471.64|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.ff_memory_request_EMPTY_N": {
          "hide_name": 0,
          "bits": [ 1964 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 ff_memory_request_EMPTY_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:474.8-474.33|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.ff_memory_request_ENQ": {
          "hide_name": 0,
          "bits": [ 1962 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 ff_memory_request_ENQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:475.8-475.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.memory_request_get": {
          "hide_name": 0,
          "bits": [ 373, "x", "x", "x", 371, 368, 501, 499, 497, 495, 493, 491, 489, 486, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 475, 474, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 481, 480, 479, 478, 477, 476, 473, 462, 451, 449 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 memory_request_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:403.19-403.37|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.mv_redirection_fst": {
          "hide_name": 0,
          "bits": [ 1376, 1426, 1410, 1285, 1402, 1278, 1397, 1271, 1392, 1264, 1387, 1254, 1382, 1247, 1375, 1240, 1370, 1233, 1365, 1226, 1360, 1309, 1355, 1302, 1425, 1295, 1430, 1288, 1417, 1313, 1412, 1403 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 mv_redirection_fst",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:421.19-421.37|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.mv_redirection_snd": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 mv_redirection_snd",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:425.10-425.28|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.op1__h2301": {
          "hide_name": 0,
          "bits": [ "0", 2751, "0", 2751, "0", 2751, "0", 2751, "0", 2751, "0", 2751, "0", 2751, "0", 2751, "0", 2751, "0", 2751, "0", 2751, "0", 2751, "0", 2751, "0", 2751, "0", 2751, "0", 2751 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 op1__h2301",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:531.17-531.27|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "cpu.riscv.stage2.op2__h2302": {
          "hide_name": 0,
          "bits": [ "0", 2752, "0", 2752, "0", 2752, "0", 2752, "0", 2752, "0", 2752, "0", 2752, "0", 2752, "0", 2752, "0", 2752, "0", 2752, "0", 2752, "0", 2752, "0", 2752, "0", 2752, "0", 2752 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 op2__h2302",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:532.3-532.13|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "cpu.riscv.stage2.operand_fwding_put": {
          "hide_name": 0,
          "bits": [ 2753, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, 2755, 2756, 2757, 2758, 2759 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 operand_fwding_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:407.19-407.37|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 33 34 35 36 37"
          }
        },
        "cpu.riscv.stage2.rd__h3901": {
          "hide_name": 0,
          "bits": [ "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rd__h3901",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:533.3-533.12|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "cpu.riscv.stage2.rdaddr__h3900": {
          "hide_name": 0,
          "bits": [ 2755, 2756, 2757, 2758, 2759 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rdaddr__h3900",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:538.16-538.29|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2 3 4"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch": {
          "hide_name": 0,
          "bits": [ 1967 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rg_eEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:454.7-454.16|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_D_IN": {
          "hide_name": 0,
          "bits": [ 1968 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rg_eEpoch_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:455.8-455.22|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rg_eEpoch_EN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:455.24-455.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1969, 1745, 1970, 1971 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 550, 1972 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 768, 764, 1973, 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 1974, 1975, 1973 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1981, 1982, 1983, 1984 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1977, 1978, 1979, 1980 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1985, 1986, 1987, 1976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 2001, 1996, 1993, 1985 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1989, 1990, 1991, 1992 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1611, 1517, 1994, 1995 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_3_I0": {
          "hide_name": 0,
          "bits": [ 1997, 1998, 1999, 2000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2003, 2004, 2005, 2006 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1560, 1625, 2002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2009, 2012, 2033, 1988 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2010, 2011, 746, 705 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1629, 1568, 2017 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2018, 2019, 2020, 2021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2022, 1546, 1545, 2023 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2024, 1636, 1537, 2025 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0": {
          "hide_name": 0,
          "bits": [ 2026, 1593, 1481, 2027 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2013, 2014, 2015, 2016 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2030, 1605, 1593, 2031 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2032, 1629, 1585, 1597 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2028, 1613, 1627, 2029 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2048, 2049, 2063, 2062, 2061, 2060, 2050, 2037, 2035, 2036, 2059, 2058, 2057, 2056, 2055, 2054, 2053, 2052, 2051, 2047, 2046, 2045, 2044, 2043, 2042, 2041, 2040, 2038, 2039, 2064, 2034, 2007 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 2048, 2049, 2063, 2062, 2061, 2060, 2050, 2037, 2035, 2036, 2059, 2058, 2057, 2056, 2055, 2054, 2053, 2052, 2051, 2047, 2046, 2045, 2044, 2043, 2042, 2041, 2040, 2038, 2039, 2064, 2034 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:46.22-46.45|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2007, 2008, 746, 760 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2080, 2081, 2095, 2094, 2093, 2092, 2082, 2069, 2067, 2068, 2091, 2090, 2089, 2088, 2087, 2086, 2085, 2084, 2083, 2079, 2078, 2077, 2076, 2075, 2074, 2073, 2072, 2070, 2071, 2096, 2066, 2065 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 2080, 2081, 2095, 2094, 2093, 2092, 2082, 2069, 2067, 2068, 2091, 2090, 2089, 2088, 2087, 2086, 2085, 2084, 2083, 2079, 2078, 2077, 2076, 2075, 2074, 2073, 2072, 2070, 2071, 2096, 2066 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:45.21-45.62|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2097, 1795, 2098, 2099 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2100, 2101, 2102, 558 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1627, 646, 2105, 2106 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1589, 666, 2103, 2104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1546, 1497, 2098, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1599, 1773, 1774, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 1773, 2108, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2107, 1705, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1757, 1758, 1759, 1760 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2109, 1629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1745, 1746, 1747, 1748 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_EN_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1642, 1623, 1864, 2110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_eEpoch_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 522, 549 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage2.rg_wEpoch": {
          "hide_name": 0,
          "bits": [ 800 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rg_wEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:458.7-458.16|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rg_wEpoch_D_IN": {
          "hide_name": 0,
          "bits": [ 2111 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rg_wEpoch_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:459.8-459.22|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rg_wEpoch_EN": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rg_wEpoch_EN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:459.24-459.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rx_stage1_control_first_deq_rdy_b": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rx_stage1_control_first_deq_rdy_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:345.10-345.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rx_stage1_control_first_x": {
          "hide_name": 0,
          "bits": [ 654, 652, 650, 648, 644, 642, 640, 638, 636, 634, 632, 630, 628, 626, 622, 620, 618, 616, 614, 560, 611, 609, 607, 605, 666, 664, 662, 660, 658, 656, 646, 624, 603, 602 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rx_stage1_control_first_x",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:348.19-348.44|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rx_stage1_control_first_x_BITS_31_TO_0__q3": {
          "hide_name": 0,
          "bits": [ 654, 652, 650, 648, 644, 642, 640, 638, 636, 634, 632, 630, 628, 626, 622, 620, 618, 616, 614, 560, 611, 609, 607, 605, 666, 664, 662, 660, 658, 656, 646, 624 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rx_stage1_control_first_x_BITS_31_TO_0__q3",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:534.3-534.45|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rx_stage1_control_notEmpty_b": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rx_stage1_control_notEmpty_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:342.10-342.38|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rx_stage1_dump_first_deq_rdy_b": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rx_stage1_dump_first_deq_rdy_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:381.10-381.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rx_stage1_dump_notEmpty_b": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rx_stage1_dump_notEmpty_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:378.10-378.35|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rx_stage1_meta_first_deq_rdy_b": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rx_stage1_meta_first_deq_rdy_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:333.10-333.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rx_stage1_meta_first_x": {
          "hide_name": 0,
          "bits": [ 760, 705, 746, "x", "x", "x", 1573, 790, 581, 787, 785, 783, 749, 745, 724, 703, 702, "0", 780, 778, 776, 774, 772, 770, 744, 742, 740, 738, 736, 734, 732, 730, 728, 726, 723, 721, 719, 750, 717, 752, 755, 768, 766, 764, 556, 555, 558, 716, 714, 712, 710, 708, 588, 583, 591, 587, 590, 571, 563, 578, 569, 577 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rx_stage1_meta_first_x",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:336.19-336.41|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rx_stage1_meta_first_x_BITS_38_TO_7__q2": {
          "hide_name": 0,
          "bits": [ 790, 581, 787, 785, 783, 749, 745, 724, 703, 702, "0", 780, 778, 776, 774, 772, 770, 744, 742, 740, 738, 736, 734, 732, 730, 728, 726, 723, 721, 719, 750, 717 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rx_stage1_meta_first_x_BITS_38_TO_7__q2",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:535.3-535.42|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rx_stage1_meta_first_x_BITS_6_TO_0__q1": {
          "hide_name": 0,
          "bits": [ 760, 705, 746, "x", "x", "x", 1573 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rx_stage1_meta_first_x_BITS_6_TO_0__q1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:537.16-537.54|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rx_stage1_meta_notEmpty_b": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rx_stage1_meta_notEmpty_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:330.10-330.35|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rx_stage1_operands_first_deq_rdy_b": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rx_stage1_operands_first_deq_rdy_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:321.10-321.44|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rx_stage1_operands_first_x": {
          "hide_name": 0,
          "bits": [ "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rx_stage1_operands_first_x",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:324.19-324.45|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.rx_stage1_operands_notEmpty_b": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 rx_stage1_operands_notEmpty_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:318.10-318.39|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.tx_stage3_common_enq_data": {
          "hide_name": 0,
          "bits": [ 800, 716, 714, 712, 710, 708, 654, 652, 650, 648, 644, 642, 640, 638, 636, 634, 632, 630, 628, 626, 622, 620, 618, 616, 614, 560, 611, 609, 607, 605, 666, 664, 662, 660, 658, 656, 646, 624 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 tx_stage3_common_enq_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:363.19-363.44|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.tx_stage3_type_enq_data": {
          "hide_name": 0,
          "bits": [ 752, 755, 768, 766, 764, 556, 555, 558, 716, 714, 712, 710, 708, 588, 583, 591, 587, 590, 571, 563, 578, 569, 577, "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage2 tx_stage3_type_enq_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:375.19-375.42|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2.wr_redirection_wget": {
          "hide_name": 0,
          "bits": [ 2624, 1376, 1426, 1410, 1285, 1402, 1278, 1397, 1271, 1392, 1264, 1387, 1254, 1382, 1247, 1375, 1240, 1370, 1233, 1365, 1226, 1360, 1309, 1355, 1302, 1425, 1295, 1430, 1288, 1417, 1313, 1412, 1403 ],
          "attributes": {
            "hdlname": "cpu riscv stage2 wr_redirection_wget",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkstage2.v:450.17-450.36|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 "
          }
        },
        "cpu.riscv.stage2_EN_ma_csr_misa_c": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2_EN_ma_csr_misa_c",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:214.8-214.31|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_EN_ma_update_wEpoch": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "hdlname": "cpu riscv stage2_EN_ma_update_wEpoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:215.8-215.34|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_EN_operand_fwding_put": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage2_EN_operand_fwding_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:217.8-217.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_RDY_memory_request_get": {
          "hide_name": 0,
          "bits": [ 1964 ],
          "attributes": {
            "hdlname": "cpu riscv stage2_RDY_memory_request_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:218.8-218.37|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_memory_request_get": {
          "hide_name": 0,
          "bits": [ 373, "x", "x", "x", 371, 368, 501, 499, 497, 495, 493, 491, 489, 486, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 475, 474, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 481, 480, 479, 478, 477, 476, 473, 462, 451, 449 ],
          "attributes": {
            "hdlname": "cpu riscv stage2_memory_request_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:205.17-205.42|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst": {
          "hide_name": 0,
          "bits": [ 1376, 1426, 1410, 1285, 1402, 1278, 1397, 1271, 1392, 1264, 1387, 1254, 1382, 1247, 1375, 1240, 1370, 1233, 1365, 1226, 1360, 1309, 1355, 1302, 1425, 1295, 1430, 1288, 1417, 1313, 1412, 1403 ],
          "attributes": {
            "hdlname": "cpu riscv stage2_mv_redirection_fst",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:213.17-213.42|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_mv_redirection_fst_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 2125, 2142, 2139, 2138, 2137, 2135, 2124, 2113, 2112, 2136, 2134, 2133, 2132, 2131, 2130, 2129, 2128, 2127, 2126, 2123, 2122, 2121, 2120, 2119, 2118, 2117, 2116, 2115, 2114, 2141, 2140 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:586.12-629.52|mkalu.v:65.32-65.61|mkstage2.v:684.9-698.20|mkeclass.v:1017.9-1040.2|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu.riscv.stage2_mv_redirection_snd": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
            "hdlname": "cpu riscv stage2_mv_redirection_snd",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:220.8-220.33|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_operand_fwding_put": {
          "hide_name": 0,
          "bits": [ 2753, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, 2755, 2756, 2757, 2758, 2759 ],
          "attributes": {
            "hdlname": "cpu riscv stage2_operand_fwding_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:211.17-211.42|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 33 34 35 36 37"
          }
        },
        "cpu.riscv.stage2_rx_stage1_control_first_deq_rdy_b": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
            "hdlname": "cpu riscv stage2_rx_stage1_control_first_deq_rdy_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:222.8-222.48|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_rx_stage1_control_first_x": {
          "hide_name": 0,
          "bits": [ 654, 652, 650, 648, 644, 642, 640, 638, 636, 634, 632, 630, 628, 626, 622, 620, 618, 616, 614, 560, 611, 609, 607, 605, 666, 664, 662, 660, 658, 656, 646, 624, 603, 602 ],
          "attributes": {
            "hdlname": "cpu riscv stage2_rx_stage1_control_first_x",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:212.17-212.49|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_rx_stage1_control_notEmpty_b": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
            "hdlname": "cpu riscv stage2_rx_stage1_control_notEmpty_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:223.8-223.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_rx_stage1_dump_first_deq_rdy_b": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "hdlname": "cpu riscv stage2_rx_stage1_dump_first_deq_rdy_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:225.8-225.45|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_rx_stage1_dump_notEmpty_b": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "hdlname": "cpu riscv stage2_rx_stage1_dump_notEmpty_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:226.8-226.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_rx_stage1_meta_first_deq_rdy_b": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
            "hdlname": "cpu riscv stage2_rx_stage1_meta_first_deq_rdy_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:228.8-228.45|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_rx_stage1_meta_first_x": {
          "hide_name": 0,
          "bits": [ 760, 705, 746, "x", "x", "x", 1573, 790, 581, 787, 785, 783, 749, 745, 724, 703, 702, "0", 780, 778, 776, 774, 772, 770, 744, 742, 740, 738, 736, 734, 732, 730, 728, 726, 723, 721, 719, 750, 717, 752, 755, 768, 766, 764, 556, 555, 558, 716, 714, 712, 710, 708, 588, 583, 591, 587, 590, 571, 563, 578, 569, 577 ],
          "attributes": {
            "hdlname": "cpu riscv stage2_rx_stage1_meta_first_x",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:209.17-209.46|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_rx_stage1_meta_notEmpty_b": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
            "hdlname": "cpu riscv stage2_rx_stage1_meta_notEmpty_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:229.8-229.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_rx_stage1_operands_first_deq_rdy_b": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
            "hdlname": "cpu riscv stage2_rx_stage1_operands_first_deq_rdy_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:231.8-231.49|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_rx_stage1_operands_first_x": {
          "hide_name": 0,
          "bits": [ "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 554, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552, "0", 552 ],
          "attributes": {
            "hdlname": "cpu riscv stage2_rx_stage1_operands_first_x",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:207.3-207.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_rx_stage1_operands_notEmpty_b": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
            "hdlname": "cpu riscv stage2_rx_stage1_operands_notEmpty_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:232.8-232.44|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_tx_stage3_common_enq_data": {
          "hide_name": 0,
          "bits": [ 800, 716, 714, 712, 710, 708, 654, 652, 650, 648, 644, 642, 640, 638, 636, 634, 632, 630, 628, 626, 622, 620, 618, 616, 614, 560, 611, 609, 607, 605, 666, 664, 662, 660, 658, 656, 646, 624 ],
          "attributes": {
            "hdlname": "cpu riscv stage2_tx_stage3_common_enq_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:211.44-211.76|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage2_tx_stage3_type_enq_data": {
          "hide_name": 0,
          "bits": [ 752, 755, 768, 766, 764, 556, 555, 558, 716, 714, 712, 710, 708, 588, 583, 591, 587, 590, 571, 563, 578, 569, 577, "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage2_tx_stage3_type_enq_data",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:210.17-210.47|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.CAN_FIRE_RL_wr_memory_response__dreg_update": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 CAN_FIRE_RL_wr_memory_response__dreg_update",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:395.8-395.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.CAN_FIRE_clint_msip": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 CAN_FIRE_clint_msip",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:396.8-396.27|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.CAN_FIRE_clint_mtime": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 CAN_FIRE_clint_mtime",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:397.8-397.28|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.CAN_FIRE_clint_mtip": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 CAN_FIRE_clint_mtip",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:398.8-398.27|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.CAN_FIRE_ext_interrupt": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 CAN_FIRE_ext_interrupt",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:401.8-401.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.CAN_FIRE_memory_response_put": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 CAN_FIRE_memory_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:402.8-402.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.CAN_FIRE_operand_fwding_get": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 CAN_FIRE_operand_fwding_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:403.8-403.35|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.CAN_FIRE_rx_stage3_common_first": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 CAN_FIRE_rx_stage3_common_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:404.8-404.39|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.CAN_FIRE_rx_stage3_common_first_deq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 CAN_FIRE_rx_stage3_common_first_deq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:405.8-405.47|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.CAN_FIRE_rx_stage3_common_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 CAN_FIRE_rx_stage3_common_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:406.8-406.42|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.CAN_FIRE_rx_stage3_dump_first": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 CAN_FIRE_rx_stage3_dump_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:407.8-407.37|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.CAN_FIRE_rx_stage3_dump_first_deq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 CAN_FIRE_rx_stage3_dump_first_deq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:408.8-408.45|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.CAN_FIRE_rx_stage3_dump_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 CAN_FIRE_rx_stage3_dump_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:409.8-409.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.CAN_FIRE_rx_stage3_type_first": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 CAN_FIRE_rx_stage3_type_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:410.8-410.37|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.CAN_FIRE_rx_stage3_type_first_deq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 CAN_FIRE_rx_stage3_type_first_deq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:411.8-411.45|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.CAN_FIRE_rx_stage3_type_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 CAN_FIRE_rx_stage3_type_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:412.8-412.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:204.10-204.13|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.EN_dump_get": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 EN_dump_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:302.10-302.21|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.EN_memory_response_put": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 EN_memory_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:245.10-245.32|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.EN_operand_fwding_get": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 EN_operand_fwding_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:254.10-254.31|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.NOT_rg_rerun_02_20_AND_ff_stage3_type_w_data_w_ETC___d153": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 NOT_rg_rerun_02_20_AND_ff_stage3_type_w_data_w_ETC___d153",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:497.8-497.65|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.RDY_clint_msip": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 RDY_clint_msip",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:277.10-277.24|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.RDY_clint_mtime": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 RDY_clint_mtime",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:287.10-287.25|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.RDY_clint_mtip": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 RDY_clint_mtip",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:282.10-282.24|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.RDY_csr_updated": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 RDY_csr_updated",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:296.10-296.25|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.RDY_ext_interrupt": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 RDY_ext_interrupt",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:292.10-292.27|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.RDY_flush_fst": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 RDY_flush_fst",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:260.10-260.23|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.RDY_flush_snd": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 RDY_flush_snd",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:264.10-264.23|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.RDY_memory_response_put": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 RDY_memory_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:246.10-246.33|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.RDY_mv_csr_decode": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 RDY_mv_csr_decode",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:268.10-268.27|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.RDY_mv_csr_misa_c": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 RDY_mv_csr_misa_c",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:272.10-272.27|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.RDY_mv_curr_priv": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 RDY_mv_curr_priv",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:308.10-308.26|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.RDY_operand_fwding_get": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 RDY_operand_fwding_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:256.10-256.32|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.RDY_system_instruction": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 RDY_system_instruction",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:642.16-642.38|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.RST_N": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 RST_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:205.10-205.15|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.WILL_FIRE_RL_wr_memory_response__dreg_update": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 WILL_FIRE_RL_wr_memory_response__dreg_update",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:415.8-415.52|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.WILL_FIRE_dump_get": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 WILL_FIRE_dump_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:420.8-420.26|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.WILL_FIRE_memory_response_put": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 WILL_FIRE_memory_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:422.8-422.37|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.WILL_FIRE_operand_fwding_get": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 WILL_FIRE_operand_fwding_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:423.8-423.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.WILL_FIRE_rx_stage3_common_first": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 WILL_FIRE_rx_stage3_common_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:424.8-424.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.WILL_FIRE_rx_stage3_common_first_deq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 WILL_FIRE_rx_stage3_common_first_deq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:425.8-425.48|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.WILL_FIRE_rx_stage3_common_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 WILL_FIRE_rx_stage3_common_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:426.8-426.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.WILL_FIRE_rx_stage3_dump_first": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 WILL_FIRE_rx_stage3_dump_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:427.8-427.38|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.WILL_FIRE_rx_stage3_dump_first_deq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 WILL_FIRE_rx_stage3_dump_first_deq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:428.8-428.46|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.WILL_FIRE_rx_stage3_dump_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 WILL_FIRE_rx_stage3_dump_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:429.8-429.41|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.WILL_FIRE_rx_stage3_type_first": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 WILL_FIRE_rx_stage3_type_first",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:430.8-430.38|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.WILL_FIRE_rx_stage3_type_first_deq_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 WILL_FIRE_rx_stage3_type_first_deq_rdy",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:431.8-431.46|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.WILL_FIRE_rx_stage3_type_notEmpty": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 WILL_FIRE_rx_stage3_type_notEmpty",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:432.8-432.41|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3._dfoo10": {
          "hide_name": 0,
          "bits": [ "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, 2432, 2433, 2434, 2435, 2436, "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 _dfoo10",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:489.17-489.24|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 32 33 34 35 36"
          }
        },
        "cpu.riscv.stage3._dfoo14": {
          "hide_name": 0,
          "bits": [ "1", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 _dfoo14",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:490.17-490.24|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3._theResult____h4490": {
          "hide_name": 0,
          "bits": [ "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 _theResult____h4490",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:493.3-493.22|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "cpu.riscv.stage3.clint_mtime_c_mtime": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 clint_mtime_c_mtime",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:285.19-285.38|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.commit_rd_get": {
          "hide_name": 0,
          "bits": [ "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, 2432, 2433, 2434, 2435, 2436 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 commit_rd_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:250.19-250.32|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 32 33 34 35 36"
          }
        },
        "cpu.riscv.stage3.csr.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:8.19-8.22|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.RDY_write_csr": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr RDY_write_csr",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:30.15-30.28|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.RST_N": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr RST_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:9.19-9.24|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csr_addr": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csr_addr",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:12.19-12.27|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csr_valid": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csr_valid",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:16.19-16.28|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csr_wdata": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csr_wdata",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:13.19-13.28|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csrfile.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csrfile CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:42.13-78.4|mkcsrfile.v:106.10-106.13|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csrfile.EN_read_csr": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csrfile EN_read_csr",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:42.13-78.4|mkcsrfile.v:111.10-111.21|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csrfile.EN_upd_on_ret": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csrfile EN_upd_on_ret",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:42.13-78.4|mkcsrfile.v:121.10-121.23|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csrfile.RDY_ext_interrupt": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csrfile RDY_ext_interrupt",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:42.13-78.4|mkcsrfile.v:134.10-134.27|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csrfile.RDY_read_csr": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csrfile RDY_read_csr",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:42.13-78.4|mkcsrfile.v:113.10-113.22|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csrfile.RDY_upd_on_ret": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csrfile RDY_upd_on_ret",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:42.13-78.4|mkcsrfile.v:123.10-123.24|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csrfile.RDY_upd_on_trap": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csrfile RDY_upd_on_trap",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:42.13-78.4|mkcsrfile.v:129.10-129.25|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csrfile.RDY_write_csr": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csrfile RDY_write_csr",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:42.13-78.4|mkcsrfile.v:118.10-118.23|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csrfile.RST_N": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csrfile RST_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:42.13-78.4|mkcsrfile.v:107.10-107.15|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csrfile.csr_mstatus": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csrfile csr_mstatus",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:42.13-78.4|mkcsrfile.v:136.17-136.28|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csrfile.mv_interrupt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csrfile mv_interrupt",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:42.13-78.4|mkcsrfile.v:135.10-135.22|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csrfile.read_csr_addr": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csrfile read_csr_addr",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:42.13-78.4|mkcsrfile.v:110.19-110.32|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csrfile.rg_mie": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csrfile rg_mie",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:42.13-78.4|mkcsrfile.v:141.16-141.22|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csrfile.upd_on_trap": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csrfile upd_on_trap",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:42.13-78.4|mkcsrfile.v:128.19-128.30|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csrfile.upd_on_trap_cause": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csrfile upd_on_trap_cause",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:42.13-78.4|mkcsrfile.v:125.18-125.35|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csrfile.upd_on_trap_pc": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csrfile upd_on_trap_pc",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:42.13-78.4|mkcsrfile.v:126.19-126.33|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csrfile.write_csr_addr": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csrfile write_csr_addr",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:42.13-78.4|mkcsrfile.v:115.19-115.33|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.csrfile.write_csr_word": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr csrfile write_csr_word",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:42.13-78.4|mkcsrfile.v:116.19-116.33|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.mstatus": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr mstatus",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:29.15-29.22|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.pending_irq": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr pending_irq",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:25.19-25.30|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.trap_cause": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr trap_cause",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:19.19-19.29|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.trap_handler": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr trap_handler",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:21.19-21.31|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr.trap_pc": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr trap_pc",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkcsr.v:20.19-20.26|mkstage3.v:633.7-654.2|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr_clint_mtime_c_mtime": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr_clint_mtime_c_mtime",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:366.17-366.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr_mv_csr_decode": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr_mv_csr_decode",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:364.17-364.34|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr_mv_interrupt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr_mv_interrupt",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:386.8-386.24|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr_system_instruction_csr_address": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr_system_instruction_csr_address",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:371.17-371.51|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr_system_instruction_funct3": {
          "hide_name": 0,
          "bits": [ 843, 842, "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr_system_instruction_funct3",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:373.16-373.45|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr_system_instruction_lpc": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr_system_instruction_lpc",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:374.34-374.60|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr_system_instruction_op1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr_system_instruction_op1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:367.17-367.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr_take_trap": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr_take_trap",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:368.3-368.16|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr_take_trap_pc": {
          "hide_name": 0,
          "bits": [ 831, 830, 829, 828, 819, 808, 799, 798, 827, 826, 825, 824, 823, 822, 821, 820, 818, 817, 816, 815, 814, 813, 812, 811, 810, 809, 807, 806, 805, 804, 803, 802 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr_take_trap_pc",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:370.3-370.19|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.csr_updated": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 csr_updated",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:295.10-295.21|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.dump_ff.CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 dump_ff CLK",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|FIFOL1.v:42.26-42.29|mkstage3.v:657.29-665.35|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.dump_ff.CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 dump_ff CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|FIFOL1.v:48.26-48.29|mkstage3.v:657.29-665.35|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.dump_ff.DEQ": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 dump_ff DEQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|FIFOL1.v:47.26-47.29|mkstage3.v:657.29-665.35|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.dump_ff.FULL_N": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 dump_ff FULL_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|FIFOL1.v:50.26-50.32|mkstage3.v:657.29-665.35|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.dump_ff.RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 dump_ff RST",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|FIFOL1.v:43.26-43.29|mkstage3.v:657.29-665.35|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.dump_ff_CLR": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 dump_ff_CLR",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:390.8-390.19|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.dump_ff_DEQ": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 dump_ff_DEQ",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:390.21-390.32|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.dump_ff_FULL_N": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 dump_ff_FULL_N",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:390.64-390.78|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.flush_fst": {
          "hide_name": 0,
          "bits": [ 831, 830, 829, 828, 819, 808, 799, 798, 827, 826, 825, 824, 823, 822, 821, 820, 818, 817, 816, 815, 814, 813, 812, 811, 810, 809, 807, 806, 805, 804, 803, 802 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 flush_fst",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:259.19-259.28|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.flush_snd": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 flush_snd",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:263.10-263.19|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.memory_response_put": {
          "hide_name": 0,
          "bits": [ 2375, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 memory_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:244.19-244.38|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 "
          }
        },
        "cpu.riscv.stage3.mv_csr_decode": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 mv_csr_decode",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:267.19-267.32|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.mv_interrupt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 mv_interrupt",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:299.10-299.22|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.operand_fwding_get": {
          "hide_name": 0,
          "bits": [ 2753, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, 2755, 2756, 2757, 2758, 2759 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 operand_fwding_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:255.19-255.37|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 33 34 35 36 37"
          }
        },
        "cpu.riscv.stage3.rg_epoch": {
          "hide_name": 0,
          "bits": [ 836 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 rg_epoch",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:351.7-351.15|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.rg_epoch_04_EQ_IF_ff_stage3_common_w_data_whas_ETC___d142": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 rg_epoch_04_EQ_IF_ff_stage3_common_w_data_whas_ETC___d142",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:507.8-507.65|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.rg_epoch_04_EQ_IF_ff_stage3_common_w_data_whas_ETC___d151": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 rg_epoch_04_EQ_IF_ff_stage3_common_w_data_whas_ETC___d151",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:508.8-508.65|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.rg_epoch_D_IN": {
          "hide_name": 0,
          "bits": [ 2143 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 rg_epoch_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:352.8-352.21|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.rg_epoch_EN": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 rg_epoch_EN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:352.23-352.34|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.rg_epoch_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 572, 573, 574, 575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage3.rg_epoch_SB_LUT4_I1_O_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 572, 575, 2145, 276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage3.rg_epoch_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1104, 1089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage3.rg_rerun": {
          "hide_name": 0,
          "bits": [ 2146 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 rg_rerun",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:355.7-355.15|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.rg_rerun_02_OR_ff_stage3_type_w_data_whas__4_A_ETC___d118": {
          "hide_name": 0,
          "bits": [ 2146 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 rg_rerun_02_OR_ff_stage3_type_w_data_whas__4_A_ETC___d118",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:510.8-510.65|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.rg_rerun_D_IN": {
          "hide_name": 0,
          "bits": [ 2144 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 rg_rerun_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:356.8-356.21|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.rg_rerun_EN": {
          "hide_name": 0,
          "bits": [ 2147 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 rg_rerun_EN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:356.23-356.34|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.rx_stage3_common_first_deq_rdy_b": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 rx_stage3_common_first_deq_rdy_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:211.10-211.42|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.rx_stage3_common_first_x": {
          "hide_name": 0,
          "bits": [ 801, 570, 589, 593, 568, 594, 831, 830, 829, 828, 819, 808, 799, 798, 827, 826, 825, 824, 823, 822, 821, 820, 818, 817, 816, 815, 814, 813, 812, 811, 810, 809, 807, 806, 805, 804, 803, 802 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 rx_stage3_common_first_x",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:214.19-214.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.rx_stage3_common_notEmpty_b": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 rx_stage3_common_notEmpty_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:208.10-208.37|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.rx_stage3_dump_first_deq_rdy_b": {
          "hide_name": 0,
          "bits": [ 835 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 rx_stage3_dump_first_deq_rdy_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:235.10-235.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.rx_stage3_dump_notEmpty_b": {
          "hide_name": 0,
          "bits": [ 835 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 rx_stage3_dump_notEmpty_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:232.10-232.35|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.rx_stage3_type_first_deq_rdy_b": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 rx_stage3_type_first_deq_rdy_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:223.10-223.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.rx_stage3_type_first_x": {
          "hide_name": 0,
          "bits": [ 843, 842, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 rx_stage3_type_first_x",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:226.19-226.41|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.rx_stage3_type_notEmpty_b": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 rx_stage3_type_notEmpty_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:220.10-220.35|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.system_instruction_csr_address": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 system_instruction_csr_address",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:638.15-638.45|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.system_instruction_op1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 system_instruction_op1",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:639.16-639.38|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.take_trap": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 take_trap",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:647.19-647.28|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.take_trap_pc": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 take_trap_pc",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:646.14-646.26|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.take_trap_type_cause": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 take_trap_type_cause",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:645.17-645.37|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.wr_commit_wget": {
          "hide_name": 0,
          "bits": [ "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, 2432, 2433, 2434, 2435, 2436, "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 wr_commit_wget",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:340.17-340.31|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 32 33 34 35 36"
          }
        },
        "cpu.riscv.stage3.wr_flush_wget": {
          "hide_name": 0,
          "bits": [ "1", 831, 830, 829, 828, 819, 808, 799, 798, 827, 826, 825, 824, 823, 822, 821, 820, 818, 817, 816, 815, 814, 813, 812, 811, 810, 809, 807, 806, 805, 804, 803, 802 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 wr_flush_wget",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:342.17-342.30|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.wr_flush_whas": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 wr_flush_whas",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:347.8-347.21|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.wr_memory_response": {
          "hide_name": 0,
          "bits": [ 837, 840, "0", 840, "0", 840, "0", 840, "0", 840, "0", 840, "0", 840, "0", 840, "0", 840, "0", 840, "0", 840, "0", 840, "0", 840, "0", 840, "0", 840, "0", 840, "0", 840, 838 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 wr_memory_response",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:359.16-359.34|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.wr_memory_response_1_wget": {
          "hide_name": 0,
          "bits": [ 2375, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 wr_memory_response_1_wget",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:341.17-341.42|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 "
          }
        },
        "cpu.riscv.stage3.wr_memory_response_D_IN": {
          "hide_name": 0,
          "bits": [ 2148, 360, "0", 360, "0", 360, "0", 360, "0", 360, "0", 360, "0", 360, "0", 360, "0", 360, "0", 360, "0", 360, "0", 360, "0", 360, "0", 360, "0", 360, "0", 360, "0", 360, 361 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 wr_memory_response_D_IN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:360.17-360.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.wr_memory_response_D_IN_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 510, 444 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu.riscv.stage3.wr_memory_response_EN": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3 wr_memory_response_EN",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:361.8-361.29|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.wr_operand_fwding_wget": {
          "hide_name": 0,
          "bits": [ "1", "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, "0", 2760, 570, 589, 593, 568, 594 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 wr_operand_fwding_wget",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:340.33-340.55|mkeclass.v:1017.9-1040.2",
            "unused_bits": "2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32"
          }
        },
        "cpu.riscv.stage3.wr_operand_fwding_whas": {
          "hide_name": 0,
          "bits": [ 2753 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 wr_operand_fwding_whas",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:348.8-348.30|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 "
          }
        },
        "cpu.riscv.stage3.x__h4841": {
          "hide_name": 0,
          "bits": [ 2143 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 x__h4841",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:512.8-512.16|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3.x__read_rdaddr__h5856": {
          "hide_name": 0,
          "bits": [ 2755, 2756, 2757, 2758, 2759 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 x__read_rdaddr__h5856",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:496.16-496.37|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 1 2 3 4"
          }
        },
        "cpu.riscv.stage3.x__read_rdvalue__h5857": {
          "hide_name": 0,
          "bits": [ "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754 ],
          "attributes": {
            "hdlname": "cpu riscv stage3 x__read_rdvalue__h5857",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:633.12-675.40|mkstage3.v:494.3-494.25|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "cpu.riscv.stage3_EN_dump_get": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage3_EN_dump_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:257.8-257.26|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3_EN_memory_response_put": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "hdlname": "cpu riscv stage3_EN_memory_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:259.8-259.37|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3_EN_operand_fwding_get": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv stage3_EN_operand_fwding_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:260.8-260.36|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3_clint_mtime_c_mtime": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3_clint_mtime_c_mtime",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:246.17-246.43|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3_commit_rd_get": {
          "hide_name": 0,
          "bits": [ "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, "0", 2431, 2432, 2433, 2434, 2435, 2436 ],
          "attributes": {
            "hdlname": "cpu riscv stage3_commit_rd_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:249.17-249.37|mkeclass.v:1017.9-1040.2",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 32 33 34 35 36"
          }
        },
        "cpu.riscv.stage3_flush_fst": {
          "hide_name": 0,
          "bits": [ 831, 830, 829, 828, 819, 808, 799, 798, 827, 826, 825, 824, 823, 822, 821, 820, 818, 817, 816, 815, 814, 813, 812, 811, 810, 809, 807, 806, 805, 804, 803, 802 ],
          "attributes": {
            "hdlname": "cpu riscv stage3_flush_fst",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:251.17-251.33|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3_flush_snd": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "hdlname": "cpu riscv stage3_flush_snd",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:266.8-266.24|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3_memory_response_put": {
          "hide_name": 0,
          "bits": [ 2375, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3_memory_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:250.17-250.43|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 "
          }
        },
        "cpu.riscv.stage3_mv_csr_decode": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv stage3_mv_csr_decode",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:245.17-245.37|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3_mv_interrupt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3_mv_interrupt",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:268.8-268.27|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3_operand_fwding_get": {
          "hide_name": 0,
          "bits": [ 2753, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, "0", 2754, 2755, 2756, 2757, 2758, 2759 ],
          "attributes": {
            "hdlname": "cpu riscv stage3_operand_fwding_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:248.17-248.42|mkeclass.v:1017.9-1040.2",
            "unused_bits": "0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 33 34 35 36 37"
          }
        },
        "cpu.riscv.stage3_rx_stage3_common_first_deq_rdy_b": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
            "hdlname": "cpu riscv stage3_rx_stage3_common_first_deq_rdy_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:270.8-270.47|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3_rx_stage3_common_first_x": {
          "hide_name": 0,
          "bits": [ 801, 570, 589, 593, 568, 594, 831, 830, 829, 828, 819, 808, 799, 798, 827, 826, 825, 824, 823, 822, 821, 820, 818, 817, 816, 815, 814, 813, 812, 811, 810, 809, 807, 806, 805, 804, 803, 802 ],
          "attributes": {
            "hdlname": "cpu riscv stage3_rx_stage3_common_first_x",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:248.44-248.75|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3_rx_stage3_common_notEmpty_b": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
            "hdlname": "cpu riscv stage3_rx_stage3_common_notEmpty_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:271.8-271.42|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3_rx_stage3_dump_first_deq_rdy_b": {
          "hide_name": 0,
          "bits": [ 835 ],
          "attributes": {
            "hdlname": "cpu riscv stage3_rx_stage3_dump_first_deq_rdy_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:273.8-273.45|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3_rx_stage3_dump_notEmpty_b": {
          "hide_name": 0,
          "bits": [ 835 ],
          "attributes": {
            "hdlname": "cpu riscv stage3_rx_stage3_dump_notEmpty_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:274.8-274.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3_rx_stage3_type_first_deq_rdy_b": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
            "hdlname": "cpu riscv stage3_rx_stage3_type_first_deq_rdy_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:276.8-276.45|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3_rx_stage3_type_first_x": {
          "hide_name": 0,
          "bits": [ 843, 842, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv stage3_rx_stage3_type_first_x",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:247.17-247.46|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv.stage3_rx_stage3_type_notEmpty_b": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
            "hdlname": "cpu riscv stage3_rx_stage3_type_notEmpty_b",
            "src": "mkeclass_axi4.v:72.14-131.6|mkriscv.v:277.8-277.40|mkeclass.v:1017.9-1040.2"
          }
        },
        "cpu.riscv_EN_ext_interrupt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv_EN_ext_interrupt",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:590.8-590.30"
          }
        },
        "cpu.riscv_EN_memory_response_put": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "hdlname": "cpu riscv_EN_memory_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:594.8-594.36"
          }
        },
        "cpu.riscv_RDY_memory_request_get": {
          "hide_name": 0,
          "bits": [ 1964 ],
          "attributes": {
            "hdlname": "cpu riscv_RDY_memory_request_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:598.8-598.36"
          }
        },
        "cpu.riscv_RDY_memory_response_put": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu riscv_RDY_memory_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:1039.30-1039.59"
          }
        },
        "cpu.riscv_clint_mtime_c_mtime": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv_clint_mtime_c_mtime",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:582.17-582.42"
          }
        },
        "cpu.riscv_ext_interrupt_intrpt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu riscv_ext_interrupt_intrpt",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:601.8-601.34"
          }
        },
        "cpu.riscv_inst_request_get": {
          "hide_name": 0,
          "bits": [ 313, 312, "0", "0", 164, 163, 162, 161, 160, 159, 158, 157, 156, 154, 298, 296, 294, 292, 290, 288, 286, 284, 326, 324, 322, 320, 318, 316, 314, 302, 282, 279, 2376, 2377 ],
          "attributes": {
            "hdlname": "cpu riscv_inst_request_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:584.17-584.39",
            "unused_bits": "32 33"
          }
        },
        "cpu.riscv_inst_response_put": {
          "hide_name": 0,
          "bits": [ 922, 271, 268, 983, 982, 978, 975, 972, 969, 966, 963, 960, 957, 954, 951, 949, 946, 943, 942, 939, 936, 933, 930, 929, 926, 999, 996, 993, 990, 987, 984, 981, 950, "0", 923 ],
          "attributes": {
            "hdlname": "cpu riscv_inst_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:583.17-583.40"
          }
        },
        "cpu.riscv_memory_request_get": {
          "hide_name": 0,
          "bits": [ 373, "x", "x", "x", 371, 368, 501, 499, 497, 495, 493, 491, 489, 486, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 475, 474, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 481, 480, 479, 478, 477, 476, 473, 462, 451, 449 ],
          "attributes": {
            "hdlname": "cpu riscv_memory_request_get",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:581.17-581.41"
          }
        },
        "cpu.riscv_memory_response_put": {
          "hide_name": 0,
          "bits": [ 2375, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu riscv_memory_response_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:584.41-584.66",
            "unused_bits": "0 "
          }
        },
        "cpu.riscv_mv_curr_priv": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "hdlname": "cpu riscv_mv_curr_priv",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:585.16-585.34"
          }
        },
        "cpu.riscv_mv_trap": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu riscv_mv_trap",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:602.8-602.21"
          }
        },
        "cpu.sb_clint_mtime_put": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "cpu sb_clint_mtime_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:1247.38-1247.56"
          }
        },
        "cpu.sb_ext_interrupt_put": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu sb_ext_interrupt_put",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:411.10-411.30"
          }
        },
        "cpu.value__h2034": {
          "hide_name": 0,
          "bits": [ "x", "0", "0" ],
          "attributes": {
            "hdlname": "cpu value__h2034",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:669.16-669.28"
          }
        },
        "cpu.w_wdata__h3100": {
          "hide_name": 0,
          "bits": [ 501, 499, 497, 495, 493, 491, 489, 486, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu w_wdata__h3100",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:658.9-658.23"
          }
        },
        "cpu.w_wstrb__h3101": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu w_wstrb__h3101",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:668.16-668.30"
          }
        },
        "cpu.write_strobe__h2618": {
          "hide_name": 0,
          "bits": [ "1", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu write_strobe__h2618",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:659.15-659.34"
          }
        },
        "cpu.x__h2807": {
          "hide_name": 0,
          "bits": [ "x", "x", "0" ],
          "attributes": {
            "hdlname": "cpu x__h2807",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:669.30-669.38"
          }
        },
        "cpu.x_port1__read__h2628": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu x_port1__read__h2628",
            "src": "mkeclass_axi4.v:72.14-131.6|mkeclass.v:671.8-671.28"
          }
        },
        "dbg_led": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8 ],
          "attributes": {
            "src": "mkeclass_axi4.v:5.23-5.30"
          }
        },
        "dmem_addr": {
          "hide_name": 0,
          "bits": [ 391, 392, 407, 408, 409, 410, 411, 412, 413, 414, 399, 400, 401, 402, 403, 404, 405, 406, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 394, 429, 430, 393 ],
          "attributes": {
            "src": "mkeclass_axi4.v:33.17-33.26"
          }
        },
        "dmem_awvalid": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "mkeclass_axi4.v:35.17-35.29"
          }
        },
        "dmem_wdata": {
          "hide_name": 0,
          "bits": [ 502, 500, 498, 496, 494, 492, 490, 488, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "mkeclass_axi4.v:34.17-34.27"
          }
        },
        "dmem_wvalid": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "mkeclass_axi4.v:35.31-35.42"
          }
        },
        "imem_addr": {
          "hide_name": 0,
          "bits": [ "x", "x", 146, 143, 140, 137, 134, 131, 128, 125, 122, 119 ],
          "attributes": {
          }
        },
        "instr_mem.addr": {
          "hide_name": 0,
          "bits": [ "x", "x", 146, 143, 140, 137, 134, 131, 128, 125, 122, 119, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "instr_mem addr",
            "src": "mkeclass_axi4.v:59.10-63.6|bram.v:3.24-3.28"
          }
        },
        "instr_mem.clk": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "instr_mem clk",
            "src": "mkeclass_axi4.v:59.10-63.6|bram.v:2.17-2.20"
          }
        },
        "instr_mem.mem.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 2149, 212, 2150, 2151, 2152, 208, 2153, 2154, 2155, 210, 2156, 2157, 2158, 206, 2159, 2160 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "instr_mem.mem.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 2161, 204, 2162, 2163, 2164, 198, 2165, 2166, 2167, 202, 2168, 2169, 2170, 196, 2171, 2172 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "instr_mem.mem.0.2_RDATA": {
          "hide_name": 0,
          "bits": [ 2173, 194, 2174, 2175, 2176, 190, 2177, 2178, 2179, 192, 2180, 2181, 2182, 188, 2183, 2184 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "instr_mem.mem.0.3_RDATA": {
          "hide_name": 0,
          "bits": [ 2185, 186, 2186, 2187, 2188, 182, 2189, 2190, 2191, 184, 2192, 2193, 2194, 180, 2195, 2196 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "instr_mem.mem.0.4_RDATA": {
          "hide_name": 0,
          "bits": [ 2197, 226, 2198, 2199, 2200, 222, 2201, 2202, 2203, 224, 2204, 2205, 2206, 220, 2207, 2208 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "instr_mem.mem.0.5_RDATA": {
          "hide_name": 0,
          "bits": [ 2209, 218, 2210, 2211, 2212, 214, 2213, 2214, 2215, 216, 2216, 2217, 2218, 200, 2219, 2220 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "instr_mem.mem.0.6_RDATA": {
          "hide_name": 0,
          "bits": [ 178, 175, 2225, 2232 ],
          "attributes": {
            "unused_bits": "2 3"
          }
        },
        "instr_mem.mem.0.6_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2221, 178, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 175, 2229, 2230, 2231, 2232, 2233, 2234 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 5 6 7 8 10 11 12 13 14 15"
          }
        },
        "instr_mem.rdata": {
          "hide_name": 0,
          "bits": [ 212, 210, 208, 206, 204, 202, 198, 196, 194, 192, 190, "0", 188, 186, "0", 184, 182, 180, 226, "0", 224, 222, 220, 218, 216, 214, 200, "0", 178, "0", "0", 175 ],
          "attributes": {
            "hdlname": "instr_mem rdata",
            "src": "mkeclass_axi4.v:59.10-63.6|bram.v:4.24-4.29"
          }
        },
        "int_osc": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "mkeclass_axi4.v:11.10-11.17"
          }
        },
        "rom_data": {
          "hide_name": 0,
          "bits": [ 212, 210, 208, 206, 204, 202, 198, 196, 194, 192, 190, "0", 188, 186, "0", 184, 182, 180, 226, "0", 224, 222, 220, 218, 216, 214, 200, "0", 178, "0", "0", 175 ],
          "attributes": {
            "src": "mkeclass_axi4.v:37.17-37.25"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "mkeclass_axi4.v:3.17-3.22"
          }
        },
        "uart_data": {
          "hide_name": 0,
          "bits": [ 2242, 2241, 2240, 2239, 2238, 2237, 2236, 2235 ],
          "attributes": {
            "src": "mkeclass_axi4.v:40.15-40.24"
          }
        },
        "uart_inst.bits_sent": {
          "hide_name": 0,
          "bits": [ 2260, 2258, 2256, 2254, 2252, 2250, 2248, 2245 ],
          "attributes": {
            "hdlname": "uart_inst bits_sent",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:29.14-29.23"
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2259, 2267, 2266, 2261, 2265, 2264, 2263, 2262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:55.37-55.53|/usr/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2259, 2257, 2255, 2253, 2251, 2249, 2247, 2243 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:58.25-58.38|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 2260, 2273, 2272, 2271, 2270, 2269, 2268 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:58.25-58.38|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "uart_inst.bits_sent_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 2246 ],
          "attributes": {
          }
        },
        "uart_inst.buf_tx": {
          "hide_name": 0,
          "bits": [ 2290, 2288, 2286, 2284, 2282, 2280, 2278, 2276 ],
          "attributes": {
            "hdlname": "uart_inst buf_tx",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:28.14-28.20"
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2279 ],
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8"
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2281 ],
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8"
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2283 ],
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8"
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2285 ],
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8"
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2287 ],
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8"
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2289 ],
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8"
          }
        },
        "uart_inst.buf_tx_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2277 ],
          "attributes": {
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:37.5-72.8"
          }
        },
        "uart_inst.clk": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "uart_inst clk",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:12.11-12.14"
          }
        },
        "uart_inst.senddata": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "uart_inst senddata",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:14.11-14.19"
          }
        },
        "uart_inst.state": {
          "hide_name": 0,
          "bits": [ 2302, 2299, 2297, 2296, 2295, 2294, 2293, 2291 ],
          "attributes": {
            "hdlname": "uart_inst state",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:27.14-27.19"
          }
        },
        "uart_inst.state_SB_DFFSR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2298 ],
          "attributes": {
          }
        },
        "uart_inst.state_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2301 ],
          "attributes": {
          }
        },
        "uart_inst.state_SB_DFFSR_Q_7_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2303, 2274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_inst.tx": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "uart_inst tx",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:18.12-18.14"
          }
        },
        "uart_inst.txbit": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "uart_inst txbit",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:30.9-30.14"
          }
        },
        "uart_inst.txbyte": {
          "hide_name": 0,
          "bits": [ 2242, 2241, 2240, 2239, 2238, 2237, 2236, 2235 ],
          "attributes": {
            "hdlname": "uart_inst txbyte",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:13.16-13.22"
          }
        },
        "uart_send": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "mkeclass_axi4.v:41.15-41.24"
          }
        },
        "uart_send_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "mkeclass_axi4.v:43.5-49.8"
          }
        },
        "uart_send_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2305 ],
          "attributes": {
          }
        },
        "uart_send_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 2304, 5 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2297, 2296, 2307, 2299 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2308, 2309, 2244, 2312 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2302, 2310 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2299, 2297, 2296, 2311 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2292 ],
          "attributes": {
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2300, 2290, 2274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2259, 2318, 2317, 2316, 2315, 2314, 2313, 2312 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:55.37-55.53|/usr/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "uart_send_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 2259, 2318, 2317, 2316, 2315, 2314, 2313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mkeclass_axi4.v:51.18-56.6|uart_tx_8n1.v:55.37-55.53|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "uart_send_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2306, 2302, 2300, 2244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_send_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2275 ],
          "attributes": {
          }
        },
        "uart_tx": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "mkeclass_axi4.v:4.17-4.24"
          }
        },
        "uart_tx_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2319 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "uart_tx_SB_LUT4_O_I3_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2320 ],
          "attributes": {
          }
        }
      }
    }
  }
}
