// Seed: 2003488122
module module_0 ();
  logic id_1, id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd62,
    parameter id_3 = 32'd27,
    parameter id_4 = 32'd90
) (
    id_1,
    _id_2,
    _id_3
);
  inout wire _id_3;
  output wire _id_2;
  output wire id_1;
  logic _id_4[1 : -1  -  id_2];
  ;
  module_0 modCall_1 ();
  wire [id_4  +  id_3 : ""] id_5[1 : id_4];
endmodule
module module_2 (
    output wire id_0
);
  wand id_2, id_3, id_4, id_5, id_6;
  module_0 modCall_1 ();
  assign id_4 = 1;
  wire id_7;
endmodule
