// Seed: 1180391504
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  uwire id_5;
  wor   id_6 = 1;
  wire  id_7;
  wire  id_8;
  assign id_5 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    output uwire id_2,
    output tri0  id_3,
    output wire  id_4,
    input  uwire id_5,
    output tri0  id_6,
    input  tri1  id_7,
    input  wire  id_8,
    input  tri   id_9,
    input  tri0  id_10,
    input  wand  id_11,
    input  tri0  id_12,
    output tri1  id_13,
    input  wand  id_14,
    input  tri0  id_15,
    input  wire  id_16,
    input  wand  id_17,
    input  tri0  id_18,
    input  uwire id_19,
    output wire  id_20
);
  wire id_22;
  assign id_4 = 1'h0;
  module_0(
      id_22, id_22, id_22, id_22
  );
  uwire id_23 = 1'd0, id_24;
endmodule
