{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594511762929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.1 Build 200 11/30/2016 SJ Standard Edition " "Version 16.1.1 Build 200 11/30/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594511762929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 11 19:56:02 2020 " "Processing started: Sat Jul 11 19:56:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594511762929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594511762929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594511762929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594511763267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594511763267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab2-arch " "Found design unit 1: Lab2-arch" {  } { { "Lab2.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab2/Lab2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594511770893 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Found entity 1: Lab2" {  } { { "Lab2.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab2/Lab2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594511770893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594511770893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2 " "Elaborating entity \"Lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594511770909 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ready VCC " "Pin \"ready\" is stuck at VCC" {  } { { "Lab2.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab2/Lab2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594511771455 "|Lab2|ready"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1594511771455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594511771518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594511771815 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594511771815 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[0\] " "No output dependent on input pin \"N\[0\]\"" {  } { { "Lab2.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab2/Lab2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594511771956 "|Lab2|N[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[1\] " "No output dependent on input pin \"N\[1\]\"" {  } { { "Lab2.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab2/Lab2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594511771956 "|Lab2|N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[2\] " "No output dependent on input pin \"N\[2\]\"" {  } { { "Lab2.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab2/Lab2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594511771956 "|Lab2|N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[3\] " "No output dependent on input pin \"N\[3\]\"" {  } { { "Lab2.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab2/Lab2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594511771956 "|Lab2|N[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[4\] " "No output dependent on input pin \"N\[4\]\"" {  } { { "Lab2.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab2/Lab2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594511771956 "|Lab2|N[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[5\] " "No output dependent on input pin \"N\[5\]\"" {  } { { "Lab2.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab2/Lab2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594511771956 "|Lab2|N[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[6\] " "No output dependent on input pin \"N\[6\]\"" {  } { { "Lab2.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab2/Lab2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594511771956 "|Lab2|N[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[7\] " "No output dependent on input pin \"N\[7\]\"" {  } { { "Lab2.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab2/Lab2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594511771956 "|Lab2|N[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[8\] " "No output dependent on input pin \"N\[8\]\"" {  } { { "Lab2.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab2/Lab2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594511771956 "|Lab2|N[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[9\] " "No output dependent on input pin \"N\[9\]\"" {  } { { "Lab2.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab2/Lab2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594511771956 "|Lab2|N[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1594511771956 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594511771956 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594511771956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594511771956 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1594511771956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594511771956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594511771987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 11 19:56:11 2020 " "Processing ended: Sat Jul 11 19:56:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594511771987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594511771987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594511771987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594511771987 ""}
