set_property DIFF_TERM FALSE [get_ports {hispi_clk[p]}]
set_property DIFF_TERM FALSE [get_ports {hispi_clk[n]}]
set_property IBUF_LOW_PWR FALSE [get_ports {hispi_clk[p]}]
set_property IBUF_LOW_PWR FALSE [get_ports {hispi_clk[n]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data[0][p]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data[0][n]}]
set_property IBUF_LOW_PWR FALSE [get_ports {hispi_data[0][p]}]
set_property IBUF_LOW_PWR FALSE [get_ports {hispi_data[0][n]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data[1][p]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data[1][n]}]
set_property IBUF_LOW_PWR FALSE [get_ports {hispi_data[1][p]}]
set_property IBUF_LOW_PWR FALSE [get_ports {hispi_data[1][n]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data[2][p]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data[2][n]}]
set_property IBUF_LOW_PWR FALSE [get_ports {hispi_data[2][p]}]
set_property IBUF_LOW_PWR FALSE [get_ports {hispi_data[2][n]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data[3][p]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data[3][n]}]
set_property IBUF_LOW_PWR FALSE [get_ports {hispi_data[3][p]}]
set_property IBUF_LOW_PWR FALSE [get_ports {hispi_data[3][n]}]

