$date
	Mon Sep  4 15:53:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lab5p2_tb $end
$var wire 4 ! B [3:0] $end
$var reg 4 " G [3:0] $end
$scope module uut $end
$var wire 4 # G [3:0] $end
$var wire 8 $ M1 [0:7] $end
$var wire 8 % M2 [0:7] $end
$var wire 8 & M3 [0:7] $end
$var wire 8 ' M0 [0:7] $end
$var wire 4 ( B [3:0] $end
$scope module st0 $end
$var wire 3 ) s [2:0] $end
$var wire 8 * w [0:7] $end
$var reg 1 + f $end
$upscope $end
$scope module st1 $end
$var wire 3 , s [2:0] $end
$var wire 8 - w [0:7] $end
$var reg 1 . f $end
$upscope $end
$scope module st2 $end
$var wire 3 / s [2:0] $end
$var wire 8 0 w [0:7] $end
$var reg 1 1 f $end
$upscope $end
$scope module st3 $end
$var wire 3 2 s [2:0] $end
$var wire 8 3 w [0:7] $end
$var reg 1 4 f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
b1010101 3
b0 2
01
b1101001 0
b0 /
0.
b111100 -
b0 ,
0+
b1111 *
b0 )
b0 (
b1010101 '
b1111 &
b111100 %
b1101001 $
b0 #
b0 "
b0 !
$end
#20
b1 !
b1 (
14
b10101010 '
b10101010 3
b1 "
b1 #
#40
11
b11 !
b11 (
14
b1010101 '
b1010101 3
b1 )
b1 ,
b1 /
b1 2
b10 "
b10 #
#60
b10 !
b10 (
04
b10101010 '
b10101010 3
b11 "
b11 #
#80
b110 !
b110 (
1.
b1010101 '
b1010101 3
b10 )
b10 ,
b10 /
b10 2
b100 "
b100 #
#100
b111 !
b111 (
14
b10101010 '
b10101010 3
b101 "
b101 #
#120
01
b101 !
b101 (
14
b1010101 '
b1010101 3
b11 )
b11 ,
b11 /
b11 2
b110 "
b110 #
#140
b100 !
b100 (
04
b10101010 '
b10101010 3
b111 "
b111 #
#160
1+
b1110 !
b1110 (
11
b1010101 '
b1010101 3
b100 )
b100 ,
b100 /
b100 2
b1000 "
b1000 #
#180
b1111 !
b1111 (
14
b10101010 '
b10101010 3
b1001 "
b1001 #
#200
01
b1101 !
b1101 (
14
b1010101 '
b1010101 3
b101 )
b101 ,
b101 /
b101 2
b1010 "
b1010 #
#220
b1100 !
b1100 (
04
b10101010 '
b10101010 3
b1011 "
b1011 #
#240
b1000 !
b1000 (
0.
b1010101 '
b1010101 3
b110 )
b110 ,
b110 /
b110 2
b1100 "
b1100 #
#260
b1001 !
b1001 (
14
b10101010 '
b10101010 3
b1101 "
b1101 #
#280
11
b1011 !
b1011 (
14
b1010101 '
b1010101 3
b111 )
b111 ,
b111 /
b111 2
b1110 "
b1110 #
#300
b1010 !
b1010 (
04
b10101010 '
b10101010 3
b1111 "
b1111 #
#320
