// Mem file initialization records.
//
// SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
// Vivado v2019.1.3 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// Created on Sunday February 09, 2020 - 07:10:30 pm, from:
//
//     Map file     - C:\A2_project\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bmm
//     Data file(s) - c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'design_multi_i_processing_system7_0.design_multi_i_axi_bram_ctrl_0_bram_0_8K_15_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.
