// Seed: 3341188518
module module_0;
  assign module_2.id_9   = 0;
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  tri   id_3,
    input  tri0  id_4,
    input  tri1  id_5
);
  assign id_0 = -1'd0;
  module_0 modCall_1 ();
  assign id_0 = 1;
  wire id_7, id_8;
endmodule
module module_2 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2,
    output wor id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wor id_7,
    output wor id_8,
    output supply1 id_9,
    input tri0 id_10,
    output wor id_11,
    input tri0 id_12
);
  assign id_8 = id_4 - id_5 + 1;
  module_0 modCall_1 ();
endmodule
