// Seed: 2528937980
module module_0;
  wire id_2;
  wire id_3;
  assign module_2.type_2 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output wire  id_1,
    output uwire id_2,
    output tri   id_3,
    input  uwire id_4,
    input  tri1  id_5,
    input  wor   id_6,
    input  uwire id_7,
    input  uwire id_8,
    output wand  id_9
);
  assign id_1 = id_5;
  logic [7:0] id_11;
  assign id_11[1] = 1'h0;
  nor primCall (id_1, id_11, id_4, id_5, id_6, id_7, id_8);
  module_0 modCall_1 ();
  assign id_3 = 1'h0;
  wire id_12;
endmodule
module module_2 (
    output wire id_0,
    input wire id_1,
    input tri id_2,
    output supply0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input wor id_6,
    input wand id_7,
    output tri id_8,
    output tri id_9,
    input tri1 id_10,
    output tri0 id_11,
    input uwire id_12,
    input uwire id_13,
    output tri0 id_14,
    output supply0 id_15,
    output tri0 id_16
);
  string id_18 = "";
  module_0 modCall_1 ();
endmodule
