Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  4 17:20:04 2019
| Host         : wings running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file TopLayer_control_sets_placed.rpt
| Design       : TopLayer
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    55 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            3 |
|    16+ |           51 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             149 |           91 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           39 |
| Yes          | No                    | No                     |            1024 |          500 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             104 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+-----------------------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+------------------------------+-----------------------------------------+------------------+----------------+
|  clk_BUFG      |                              |                                         |                1 |              1 |
|  CLK_IBUF_BUFG |                              |                                         |                2 |              4 |
|  clk_dis_BUFG  | _display2/an[3]_i_2_n_1      | _display2/an[7]_i_1_n_1                 |                3 |              4 |
|  clk_dis_BUFG  | _display2/an[3]_i_2_n_1      | _display2/an[3]_i_1_n_1                 |                1 |              4 |
|  clk_BUFG      | _pc/total0                   | _counter/p_0_in                         |                4 |             16 |
|  clk_BUFG      | _pc/branch                   | _counter/p_0_in                         |                4 |             16 |
|  clk_BUFG      | _pc/or_jump_return1          | _counter/p_0_in                         |                4 |             16 |
|  clk_BUFG      | _pc/pc_reg[3]_5              | _counter/p_0_in                         |                4 |             16 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_17[0] |                                         |               18 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_20[0] |                                         |               17 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_2[0]  |                                         |               17 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_19[0] |                                         |               14 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_18[0] |                                         |               12 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_7[0]  |                                         |               20 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_16[0] |                                         |               14 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_15[0] |                                         |               21 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_14[0] |                                         |               15 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_13[0] |                                         |               14 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_3[0]  |                                         |               17 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_4[0]  |                                         |               16 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_5[0]  |                                         |               16 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_6[0]  |                                         |               19 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_10[0] |                                         |               17 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_8[0]  |                                         |               15 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_9[0]  |                                         |               17 |             32 |
|  clk_BUFG      | _pc/rst_0[0]                 |                                         |               11 |             32 |
|  CLK_IBUF_BUFG |                              | _swifreq/divider1/counter[0]_i_1__0_n_1 |                8 |             32 |
|  CLK_IBUF_BUFG |                              | _swifreq/divider2/clear                 |                8 |             32 |
|  CLK_IBUF_BUFG |                              | divider_dis/clear                       |                8 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_3_0[0]  |                                         |               16 |             32 |
|  clk_BUFG      |                              | _pc/memory[31][31]_i_6_0                |               15 |             32 |
|  clk_BUFG      | _pc/E[0]                     | _counter/p_0_in                         |               18 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_12[0] |                                         |               18 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_3_1[0]  |                                         |               16 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_4_0[0]  |                                         |               10 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_4_1[0]  |                                         |               17 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_4_2[0]  |                                         |               15 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_4_4[0]  |                                         |               13 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_11[0] |                                         |               10 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_1[0]  |                                         |               16 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_8_0[0]  |                                         |               16 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_6_3[0]  |                                         |               19 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_6_2[0]  |                                         |               15 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_6_1[0]  |                                         |               16 |             32 |
|  clk_BUFG      | _pc/memory[31][31]_i_4_3[0]  |                                         |               13 |             32 |
|  clk_dis_BUFG  |                              |                                         |               35 |             49 |
|  n_0_1978_BUFG |                              |                                         |               53 |             95 |
|  clk_BUFG      | _alu/pc_reg[3]_6             |                                         |               32 |            128 |
|  clk_BUFG      | _alu/pc_reg[3]_5             |                                         |               32 |            128 |
|  clk_BUFG      | _alu/pc_reg[3]_4             |                                         |               32 |            128 |
|  clk_BUFG      | _alu/pc_reg[3]_3             |                                         |               32 |            128 |
|  clk_BUFG      | _alu/pc_reg[3]_2             |                                         |               32 |            128 |
|  clk_BUFG      | _alu/pc_reg[3]_1             |                                         |               32 |            128 |
|  clk_BUFG      | _alu/pc_reg[3]_0             |                                         |               32 |            128 |
|  clk_BUFG      | _alu/pc_reg[3]               |                                         |               32 |            128 |
+----------------+------------------------------+-----------------------------------------+------------------+----------------+


