compile time switches : -timescale=1ns/1ns +vcs+flush+all +warn=all -sverilog
run time switches : none
