5 18 101 4 main
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (dut_and_proc) 2 -i (main.dut) 2 -vcd (merge8.11b.vcd) 2 -o (merge8.11b.cdd) 2 -v (merge8.11b.v) 2 -y (lib) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
15 main 0
3 0 dut_and_proc "main.dut" 0 lib/dut_and_proc.v 1 11 1
2 1 1 0 0 1 1008 0 0 1 1 b
2 2 29 0 0 1 1008 1 0 1 18 0 1 0 0 0 0
2 3 1 0 0 2 100c 0 0 1 1 c
2 4 29 0 0 2 1008 3 0 1 18 0 1 0 0 0 0
2 5 2b 0 0 2 1008 2 4 1 18 0 1 0 0 0 0
2 6 45 7 70008 5 100a 5 0 1 18 0 1 0 0 0 0
2 7 3d 7 a000e 2 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 3 103000c 1 0 0 0 1 17 0 1 0 0 1 0
1 b 2 4 6000c 1 0 0 0 1 17 1 1 0 0 0 0
1 c 3 5 6000c 1 0 0 0 1 17 1 1 0 0 1 0
4 6 7 7 1 7 0 6
4 7 7 10 6 6 0 6
3 1 dut_and_proc.$u0 "main.dut.$u0" 0 lib/dut_and_proc.v 0 9 1
2 8 1 8 a000a 2 100c 0 0 1 1 c
2 9 1 8 60006 1 1008 0 0 1 1 b
2 10 8 8 6000a 2 130c 8 9 1 18 0 1 0 1 1 0
2 11 1 8 20002 0 1410 0 0 1 1 a
2 12 37 8 2000a 2 1e 10 11
4 12 8 2 11 0 0 12
