# ğŸ‘‹ Hi, I'm TEJASWINI Katari
### ğŸ’¡ Design Verification & Chip Design Enthusiast | ASIC / SoC / FPGA Engineer  

ğŸš€ Passionate about bridging **Design and Verification** to deliver efficient, high-performance silicon.  
Focused on creating **scalable UVM-based environments**, validating RTL designs, and achieving complete coverage closure.  

ğŸ“ **Masterâ€™s in Computer Engineering** â€“ *California State University, Northridge*  
ğŸŒ± Currently working on **ASIC block-level verification**, **protocol testbenches**, and **interconnect design validation**.  

---

## ğŸ’» Tech Stack  

### ğŸ§‘â€ğŸ’» Programming & Verification Languages  
**SystemVerilog** Â· **Verilog** Â· **UVM** Â· **C/C++** Â· **Python** Â· **TCL** Â· **Shell**

### ğŸ¢ Verification & Methodologies  
**ASIC/SoC Functional Verification** Â· **UVM Testbenches** Â· **Assertions (SVA)** Â· **Constrained-Random Testing** Â· **Functional Coverage** Â· **RTL Design**

### ğŸ§° Tools & Simulation  
**Synopsys VCS** Â· **Verdi** Â· **Design Compiler** Â· **Cadence Xcelium** Â· **SimVision** Â· **ModelSim** Â· **QuestaSim** Â· **MATLAB** Â· **Linux**  

---

## ğŸŒŸ Projects  

### ğŸ”¹ **AHB Interconnect UVC Development**  
**Tools & Languages:** SystemVerilog, UVM, Synopsys VCS, Verdi  
- Designed and implemented a **UVM Verification Component (UVC)** for AHB interconnect, including agent, driver, monitor, and scoreboard.  
- Developed **directed and constrained-random sequences** for read/write and burst operations.  
- Collected **functional coverage** and debugged protocol violations using *Verdi*, improving testbench reliability.  

---

### ğŸ”¹ **1x3 Router Design** *(Jan 2025 â€“ May 2025)*  
- Designed and implemented a **1x3 router** in Verilog for efficient data routing.  
- Integrated **FSM**, **FIFO buffers**, **synchronizers**, and **registers** to manage data flow.  
- Synthesized RTL using *Synopsys Design Compiler* and validated code quality with *SpyGlass linting*.  

---

### ğŸ”¹ **Automated Washing Machine Controller** *(Jan 2024 â€“ May 2024)*  
- Developed an **FSM-based controller** supporting multiple load modes and timed operations.  
- Implemented **safety logic** for soak, wash, rinse, and spin cycles.  
- Verified design functionality through **RTL simulation and synthesis** with *Synopsys tools*.  

---

### ğŸ”¹ **Verification of Modulo-12 Loadable Up-Down Counter** *(Aug 2023 â€“ Dec 2023)*  
- Built a **class-based UVM-style testbench** for functional verification.  
- Implemented **interface, driver, monitor, and transaction classes**.  
- Applied **functional coverage** and **constrained-random testing** to ensure design robustness.  

---

## âš™ï¸ Additional Highlights  
- Strong foundation in **Digital Logic**, **Microarchitecture**, and **RTL-to-GDS flow**  
- Experienced with **Coverage-Driven Verification** and **Assertion-Based Verification (ABV)**  
- Enthusiastic about **Low-Power Design**, **DFT**, and **AI-assisted Verification flows**

---

## ğŸŒ Connect with Me  
[ğŸ’¼ LinkedIn](www.linkedin.com/in/tejaswini-katari-b1650b214/) | [ğŸ“§ Email](tejaswinikatari1709@email.com) | [ğŸ’» GitHub](https://github.com/kat1709)

---

## ğŸ“Š GitHub Stats  
![Tejaswini's GitHub Stats](https://github-readme-stats.vercel.app/api?username=YOURUSERNAME&show_icons=true&theme=radical)  
![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=YOURUSERNAME&layout=compact&theme=radical)

---

ğŸ’¡ *"Great silicon starts with great verification â€” every signal tells a story."*


## ğŸ’¡ Motivation
Iâ€™m deeply passionate about finding bugs before silicon doesâ€”because great chips start with great verification.

## ğŸ“« Letâ€™s Connect
Open to collaboration, learning, and innovative chip design discussions!
