<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../dma.h:140:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 6144 has been inferred" BundleName="hostmem" VarName="in" LoopLoc="../dma.h:140:21" LoopName="VITIS_LOOP_140_1" ParentFunc="void Mem2Stream_Batch&lt;64u, 3072u&gt;(ap_uint&lt;64u&gt;*, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, unsigned int)" Length="6144" Direction="read" AccessID="scevgepseq" OrigID="for.inc.i.load.5" OrigAccess-DebugLoc="../dma.h:142:25" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../dma.h:140:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 384 has been inferred" BundleName="hostmem" VarName="in" LoopLoc="../dma.h:140:21" LoopName="VITIS_LOOP_140_1" ParentFunc="void Mem2Stream_Batch&lt;64u, 3072u&gt;(ap_uint&lt;64u&gt;*, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, unsigned int)" Length="384" Direction="read" AccessID="scevgep3seq" OrigID="for.inc.i8.load.5" OrigAccess-DebugLoc="../dma.h:142:25" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="../dma.h:166:21" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="../dma.h:166:21" LoopName="VITIS_LOOP_166_1" ParentFunc="void Mem2Stream_Batch&lt;64u, 3072u&gt;(ap_uint&lt;64u&gt;*, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, unsigned int)"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../dma.h:153:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 256 has been inferred" BundleName="hostmem" VarName="out" LoopLoc="../dma.h:153:21" LoopName="VITIS_LOOP_153_1" ParentFunc="void Stream2Mem_Batch&lt;64u, 128u&gt;(hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, ap_uint&lt;64u&gt;*, unsigned int)" Length="256" Direction="write" AccessID="scevgepseq" OrigID="for.inc.i.store.8" OrigAccess-DebugLoc="../dma.h:156:9" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../dma.h:153:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 16 has been inferred" BundleName="hostmem" VarName="out" LoopLoc="../dma.h:153:21" LoopName="VITIS_LOOP_153_1" ParentFunc="void Stream2Mem_Batch&lt;64u, 128u&gt;(hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, ap_uint&lt;64u&gt;*, unsigned int)" Length="16" Direction="write" AccessID="scevgep3seq" OrigID="for.inc.i9.store.8" OrigAccess-DebugLoc="../dma.h:156:9" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="../dma.h:187:21" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="../dma.h:187:21" LoopName="VITIS_LOOP_187_1" ParentFunc="void Stream2Mem_Batch&lt;64u, 128u&gt;(hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, ap_uint&lt;64u&gt;*, unsigned int)"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../dma.h:140:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="hostmem" VarName="in" LoopLoc="../dma.h:140:21" LoopName="VITIS_LOOP_140_1" ParentFunc="void Mem2Stream_Batch&lt;64u, 3072u&gt;(ap_uint&lt;64u&gt;*, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, unsigned int)" OrigID="scevgepseq" OrigAccess-DebugLoc="../dma.h:140:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../dma.h:140:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="hostmem" VarName="in" LoopLoc="../dma.h:140:21" LoopName="VITIS_LOOP_140_1" ParentFunc="void Mem2Stream_Batch&lt;64u, 3072u&gt;(ap_uint&lt;64u&gt;*, hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, unsigned int)" OrigID="scevgep3seq" OrigAccess-DebugLoc="../dma.h:140:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../dma.h:153:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="hostmem" VarName="out" LoopLoc="../dma.h:153:21" LoopName="VITIS_LOOP_153_1" ParentFunc="void Stream2Mem_Batch&lt;64u, 128u&gt;(hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, ap_uint&lt;64u&gt;*, unsigned int)" OrigID="scevgepseq" OrigAccess-DebugLoc="../dma.h:153:21" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../dma.h:153:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="hostmem" VarName="out" LoopLoc="../dma.h:153:21" LoopName="VITIS_LOOP_153_1" ParentFunc="void Stream2Mem_Batch&lt;64u, 128u&gt;(hls::stream&lt;ap_uint&lt;64u&gt;, 0&gt;&amp;, ap_uint&lt;64u&gt;*, unsigned int)" OrigID="scevgep3seq" OrigAccess-DebugLoc="../dma.h:153:21" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../dma.h:140:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 6144 and bit width 64 in loop 'VITIS_LOOP_140_1' has been inferred on bundle 'hostmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="hostmem" LoopLoc="../dma.h:140:21" LoopName="VITIS_LOOP_140_1" Length="6144" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../dma.h:140:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 384 and bit width 64 in loop 'VITIS_LOOP_140_1' has been inferred on bundle 'hostmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="hostmem" LoopLoc="../dma.h:140:21" LoopName="VITIS_LOOP_140_1" Length="384" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../dma.h:153:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 256 and bit width 64 in loop 'VITIS_LOOP_153_1' has been inferred on bundle 'hostmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="hostmem" LoopLoc="../dma.h:153:21" LoopName="VITIS_LOOP_153_1" Length="256" Width="64" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../dma.h:153:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 16 and bit width 64 in loop 'VITIS_LOOP_153_1' has been inferred on bundle 'hostmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="hostmem" LoopLoc="../dma.h:153:21" LoopName="VITIS_LOOP_153_1" Length="16" Width="64" Direction="write"/>
</VitisHLS:BurstInfo>

