5 18 1fd81 9 6 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (sbit_sel2.vcd) 2 -o (sbit_sel2.cdd) 2 -v (sbit_sel2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 sbit_sel2.v 9 32 1 
2 1 15 15 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 11 107000a 1 0 4 1 4 17 0 f 0 0 0 0
1 b 2 12 107000a 1 0 0 0 1 17 0 1 0 1 0 0
1 i 3 13 107000a 1 0 31 0 32 49 0 ffffffff 0 7 3 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 sbit_sel2.v 15 21 1 
2 2 16 16 16 c000f 1 0 61008 0 0 4 16 8 0
2 3 16 16 16 80008 0 1 1410 0 0 4 1 a
2 4 16 16 16 8000f 1 37 1a 2 3
2 5 17 17 17 10003 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
4 4 11 5 5 4
4 5 0 0 0 4
3 1 main.u$0.u$1 "main.u$0.u$1" 0 sbit_sel2.v 17 20 1 
2 6 17 17 17 80008 1 0 1004 0 0 32 48 0 0
2 7 17 17 17 60006 0 1 1410 0 0 32 33 i
2 8 17 17 17 60008 1 37 400016 6 7
2 9 17 17 17 d000d 1 0 1008 0 0 32 48 6 0
2 10 17 17 17 b000b 7 1 100c 0 0 32 33 i
2 11 17 17 17 b000d 7 d 80100e 9 10 1 18 0 1 1 1 0 0
2 12 17 17 17 18001c 6 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
2 13 17 17 17 140014 1 0 1008 0 0 32 48 1 0
2 14 17 17 17 120012 6 1 101c 0 0 32 33 i
2 15 17 17 17 120014 6 6 1298 13 14 32 50 0 ffffffff fffffffe 1 6 1
2 16 17 17 17 100010 0 1 1410 0 0 32 33 i
2 17 17 17 17 100014 6 37 c0003a 15 16
4 8 11 11 11 8
4 11 0 12 0 8
4 17 6 11 11 8
4 12 0 17 0 8
3 1 main.u$0.u$1.u$2 "main.u$0.u$1.u$2" 0 sbit_sel2.v 17 20 1 
2 18 18 18 18 100010 6 1 101c 0 0 32 33 i
2 19 18 18 18 e0011 6 23 101c 0 18 1 18 0 1 0 0 0 0 a
2 20 18 18 18 a000a 0 1 1410 0 0 1 1 b
2 21 18 18 18 a0011 6 37 3e 19 20
2 22 19 19 19 b000b 1 0 1008 0 0 32 48 5 0
2 23 19 19 19 a000b c 2c 900a 22 0 32 18 0 ffffffff 0 0 0 0
4 21 11 23 23 21
4 23 0 0 0 21
3 1 main.u$3 "main.u$3" 0 sbit_sel2.v 23 30 1 
