{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 19:37:25 2013 " "Info: Processing started: Tue Nov 19 19:37:25 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ripple_carry -c ripple_carry --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ripple_carry -c ripple_carry --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "b2 s3 12.753 ns Longest " "Info: Longest tpd from source pin \"b2\" to destination pin \"s3\" is 12.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns b2 1 PIN PIN_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 2; PIN Node = 'b2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b2 } "NODE_NAME" } } { "ripple_carry.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab3/ripple carry/ripple_carry.bdf" { { 232 240 408 248 "b2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.606 ns) + CELL(0.517 ns) 7.987 ns full_adder:inst3\|inst12~25 2 COMB LCCOMB_X10_Y5_N20 2 " "Info: 2: + IC(6.606 ns) + CELL(0.517 ns) = 7.987 ns; Loc. = LCCOMB_X10_Y5_N20; Fanout = 2; COMB Node = 'full_adder:inst3\|inst12~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.123 ns" { b2 full_adder:inst3|inst12~25 } "NODE_NAME" } } { "full_adder.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab3/ripple carry/full_adder.bdf" { { 344 648 728 408 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.445 ns full_adder:inst3\|inst12~26 3 COMB LCCOMB_X10_Y5_N22 1 " "Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 8.445 ns; Loc. = LCCOMB_X10_Y5_N22; Fanout = 1; COMB Node = 'full_adder:inst3\|inst12~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { full_adder:inst3|inst12~25 full_adder:inst3|inst12~26 } "NODE_NAME" } } { "full_adder.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab3/ripple carry/full_adder.bdf" { { 344 648 728 408 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(2.986 ns) 12.753 ns s3 4 PIN PIN_W9 0 " "Info: 4: + IC(1.322 ns) + CELL(2.986 ns) = 12.753 ns; Loc. = PIN_W9; Fanout = 0; PIN Node = 's3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { full_adder:inst3|inst12~26 s3 } "NODE_NAME" } } { "ripple_carry.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab3/ripple carry/ripple_carry.bdf" { { 96 504 680 112 "s3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.825 ns ( 37.83 % ) " "Info: Total cell delay = 4.825 ns ( 37.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.928 ns ( 62.17 % ) " "Info: Total interconnect delay = 7.928 ns ( 62.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.753 ns" { b2 full_adder:inst3|inst12~25 full_adder:inst3|inst12~26 s3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.753 ns" { b2 {} b2~combout {} full_adder:inst3|inst12~25 {} full_adder:inst3|inst12~26 {} s3 {} } { 0.000ns 0.000ns 6.606ns 0.000ns 1.322ns } { 0.000ns 0.864ns 0.517ns 0.458ns 2.986ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 19:37:26 2013 " "Info: Processing ended: Tue Nov 19 19:37:26 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
