<stg><name>Crypto_Pipeline_WRITE_TWIDDLE_LOOP</name>


<trans_list>

<trans id="124" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %INTTTwiddleIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %NTTTwiddleIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INTTTwiddleIn, void @empty_24, i32 0, i32 0, void @empty_26, i32 1, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %NTTTwiddleIn, void @empty_24, i32 0, i32 0, void @empty_26, i32 1, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i12 0, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc63

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc63:0 %i_1 = load i12 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc63:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc63:2 %icmp_ln68 = icmp_eq  i12 %i_1, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc63:3 %add_ln68 = add i12 %i_1, i12 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc63:4 %br_ln68 = br i1 %icmp_ln68, void %for.inc63.split, void %sw.epilog.loopexit12.exitStub

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="12">
<![CDATA[
for.inc63.split:0 %i_2_cast70 = zext i12 %i_1

]]></Node>
<StgValue><ssdm name="i_2_cast70"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="12">
<![CDATA[
for.inc63.split:1 %empty = trunc i12 %i_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc63.split:4 %lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %i_1, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:22 %NTTTwiddleIn_addr = getelementptr i32 %NTTTwiddleIn, i64 0, i64 %i_2_cast70

]]></Node>
<StgValue><ssdm name="NTTTwiddleIn_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="11">
<![CDATA[
for.inc63.split:23 %NTTTwiddleIn_load = load i11 %NTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="NTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:40 %INTTTwiddleIn_addr = getelementptr i32 %INTTTwiddleIn, i64 0, i64 %i_2_cast70

]]></Node>
<StgValue><ssdm name="INTTTwiddleIn_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="11">
<![CDATA[
for.inc63.split:41 %INTTTwiddleIn_load = load i11 %INTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="INTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc63.split:42 %switch_ln69 = switch i4 %empty, void %arrayidx62.case.15, i4 0, void %arrayidx62.case.0, i4 1, void %arrayidx62.case.1, i4 2, void %arrayidx62.case.2, i4 3, void %arrayidx62.case.3, i4 4, void %arrayidx62.case.4, i4 5, void %arrayidx62.case.5, i4 6, void %arrayidx62.case.6, i4 7, void %arrayidx62.case.7, i4 8, void %arrayidx62.case.8, i4 9, void %arrayidx62.case.9, i4 10, void %arrayidx62.case.10, i4 11, void %arrayidx62.case.11, i4 12, void %arrayidx62.case.12, i4 13, void %arrayidx62.case.13, i4 14, void %arrayidx62.case.14

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx62.exit:0 %store_ln68 = store i12 %add_ln68, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.exit:1 %br_ln68 = br void %for.inc63

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="11">
<![CDATA[
for.inc63.split:23 %NTTTwiddleIn_load = load i11 %NTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="NTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="11">
<![CDATA[
for.inc63.split:41 %INTTTwiddleIn_load = load i11 %INTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="INTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0">
<![CDATA[
sw.epilog.loopexit12.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc63.split:2 %speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln68"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc63.split:3 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="7">
<![CDATA[
for.inc63.split:5 %zext_ln68 = zext i7 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:6 %NTTTWiddleRAM_addr = getelementptr i32 %NTTTWiddleRAM, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:7 %NTTTWiddleRAM_1_addr = getelementptr i32 %NTTTWiddleRAM_1, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:8 %NTTTWiddleRAM_2_addr = getelementptr i32 %NTTTWiddleRAM_2, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_2_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:9 %NTTTWiddleRAM_3_addr = getelementptr i32 %NTTTWiddleRAM_3, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_3_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:10 %NTTTWiddleRAM_4_addr = getelementptr i32 %NTTTWiddleRAM_4, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_4_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:11 %NTTTWiddleRAM_5_addr = getelementptr i32 %NTTTWiddleRAM_5, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_5_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:12 %NTTTWiddleRAM_6_addr = getelementptr i32 %NTTTWiddleRAM_6, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_6_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:13 %NTTTWiddleRAM_7_addr = getelementptr i32 %NTTTWiddleRAM_7, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_7_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:14 %NTTTWiddleRAM_8_addr = getelementptr i32 %NTTTWiddleRAM_8, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_8_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:15 %NTTTWiddleRAM_9_addr = getelementptr i32 %NTTTWiddleRAM_9, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_9_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:16 %NTTTWiddleRAM_10_addr = getelementptr i32 %NTTTWiddleRAM_10, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_10_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:17 %NTTTWiddleRAM_11_addr = getelementptr i32 %NTTTWiddleRAM_11, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_11_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:18 %NTTTWiddleRAM_12_addr = getelementptr i32 %NTTTWiddleRAM_12, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_12_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:19 %NTTTWiddleRAM_13_addr = getelementptr i32 %NTTTWiddleRAM_13, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_13_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:20 %NTTTWiddleRAM_14_addr = getelementptr i32 %NTTTWiddleRAM_14, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_14_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:21 %NTTTWiddleRAM_15_addr = getelementptr i32 %NTTTWiddleRAM_15, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_15_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:24 %INTTTWiddleRAM_addr = getelementptr i32 %INTTTWiddleRAM, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:25 %INTTTWiddleRAM_1_addr = getelementptr i32 %INTTTWiddleRAM_1, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_1_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:26 %INTTTWiddleRAM_2_addr = getelementptr i32 %INTTTWiddleRAM_2, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_2_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:27 %INTTTWiddleRAM_3_addr = getelementptr i32 %INTTTWiddleRAM_3, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_3_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:28 %INTTTWiddleRAM_4_addr = getelementptr i32 %INTTTWiddleRAM_4, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_4_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:29 %INTTTWiddleRAM_5_addr = getelementptr i32 %INTTTWiddleRAM_5, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_5_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:30 %INTTTWiddleRAM_6_addr = getelementptr i32 %INTTTWiddleRAM_6, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_6_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:31 %INTTTWiddleRAM_7_addr = getelementptr i32 %INTTTWiddleRAM_7, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_7_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:32 %INTTTWiddleRAM_8_addr = getelementptr i32 %INTTTWiddleRAM_8, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_8_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:33 %INTTTWiddleRAM_9_addr = getelementptr i32 %INTTTWiddleRAM_9, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_9_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:34 %INTTTWiddleRAM_10_addr = getelementptr i32 %INTTTWiddleRAM_10, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_10_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:35 %INTTTWiddleRAM_11_addr = getelementptr i32 %INTTTWiddleRAM_11, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_11_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:36 %INTTTWiddleRAM_12_addr = getelementptr i32 %INTTTWiddleRAM_12, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_12_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:37 %INTTTWiddleRAM_13_addr = getelementptr i32 %INTTTWiddleRAM_13, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_13_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:38 %INTTTWiddleRAM_14_addr = getelementptr i32 %INTTTWiddleRAM_14, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_14_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.split:39 %INTTTWiddleRAM_15_addr = getelementptr i32 %INTTTWiddleRAM_15, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_15_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.14:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_14_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.14:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_14_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.14:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.13:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_13_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.13:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_13_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.13:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.12:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_12_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.12:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_12_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.12:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.11:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_11_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.11:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_11_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.11:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.10:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_10_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.10:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_10_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.10:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.9:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_9_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.9:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_9_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.9:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.8:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_8_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.8:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_8_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.8:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.7:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_7_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.7:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_7_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.7:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.6:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_6_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.6:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_6_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.6:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.5:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_5_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.5:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_5_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.5:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.4:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_4_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.4:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_4_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.4:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.3:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_3_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.3:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_3_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.3:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.2:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_2_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.2:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_2_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.2:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.1:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_1_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.1:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_1_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.1:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.0:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.0:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.0:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.15:0 %store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_15_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx62.case.15:1 %store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_15_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
arrayidx62.case.15:2 %br_ln70 = br void %arrayidx62.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="125" name="NTTTWiddleRAM" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="NTTTWiddleRAM_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="NTTTWiddleRAM_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="NTTTWiddleRAM_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="NTTTWiddleRAM_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="NTTTWiddleRAM_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="NTTTWiddleRAM_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="NTTTWiddleRAM_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="NTTTWiddleRAM_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="NTTTWiddleRAM_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="NTTTWiddleRAM_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="NTTTWiddleRAM_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="137" name="NTTTWiddleRAM_12" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="NTTTWiddleRAM_13" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="NTTTWiddleRAM_14" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="NTTTWiddleRAM_15" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="NTTTwiddleIn" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="NTTTwiddleIn"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="INTTTWiddleRAM" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="INTTTWiddleRAM_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="INTTTWiddleRAM_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="INTTTWiddleRAM_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="INTTTWiddleRAM_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="147" name="INTTTWiddleRAM_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="148" name="INTTTWiddleRAM_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="149" name="INTTTWiddleRAM_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="150" name="INTTTWiddleRAM_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="151" name="INTTTWiddleRAM_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="152" name="INTTTWiddleRAM_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="INTTTWiddleRAM_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="INTTTWiddleRAM_12" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="155" name="INTTTWiddleRAM_13" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="156" name="INTTTWiddleRAM_14" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="157" name="INTTTWiddleRAM_15" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="158" name="INTTTwiddleIn" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="INTTTwiddleIn"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="160" from="StgValue_159" to="i" fromId="159" toId="6">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="161" toId="7">
</dataflow>
<dataflow id="163" from="INTTTwiddleIn" to="specmemcore_ln0" fromId="158" toId="7">
</dataflow>
<dataflow id="165" from="StgValue_164" to="specmemcore_ln0" fromId="164" toId="7">
</dataflow>
<dataflow id="167" from="StgValue_166" to="specmemcore_ln0" fromId="166" toId="7">
</dataflow>
<dataflow id="169" from="StgValue_168" to="specmemcore_ln0" fromId="168" toId="7">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="161" toId="8">
</dataflow>
<dataflow id="171" from="NTTTwiddleIn" to="specmemcore_ln0" fromId="141" toId="8">
</dataflow>
<dataflow id="172" from="StgValue_164" to="specmemcore_ln0" fromId="164" toId="8">
</dataflow>
<dataflow id="173" from="StgValue_166" to="specmemcore_ln0" fromId="166" toId="8">
</dataflow>
<dataflow id="174" from="StgValue_168" to="specmemcore_ln0" fromId="168" toId="8">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="175" toId="9">
</dataflow>
<dataflow id="177" from="INTTTwiddleIn" to="specinterface_ln0" fromId="158" toId="9">
</dataflow>
<dataflow id="179" from="empty_24" to="specinterface_ln0" fromId="178" toId="9">
</dataflow>
<dataflow id="181" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="9">
</dataflow>
<dataflow id="182" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="9">
</dataflow>
<dataflow id="184" from="empty_26" to="specinterface_ln0" fromId="183" toId="9">
</dataflow>
<dataflow id="185" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="9">
</dataflow>
<dataflow id="186" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="9">
</dataflow>
<dataflow id="187" from="empty_26" to="specinterface_ln0" fromId="183" toId="9">
</dataflow>
<dataflow id="188" from="empty_26" to="specinterface_ln0" fromId="183" toId="9">
</dataflow>
<dataflow id="189" from="empty_26" to="specinterface_ln0" fromId="183" toId="9">
</dataflow>
<dataflow id="190" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="9">
</dataflow>
<dataflow id="191" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="9">
</dataflow>
<dataflow id="192" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="9">
</dataflow>
<dataflow id="193" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="9">
</dataflow>
<dataflow id="194" from="empty_26" to="specinterface_ln0" fromId="183" toId="9">
</dataflow>
<dataflow id="195" from="empty_26" to="specinterface_ln0" fromId="183" toId="9">
</dataflow>
<dataflow id="197" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="9">
</dataflow>
<dataflow id="198" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="9">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="175" toId="10">
</dataflow>
<dataflow id="200" from="NTTTwiddleIn" to="specinterface_ln0" fromId="141" toId="10">
</dataflow>
<dataflow id="201" from="empty_24" to="specinterface_ln0" fromId="178" toId="10">
</dataflow>
<dataflow id="202" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="10">
</dataflow>
<dataflow id="203" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="10">
</dataflow>
<dataflow id="204" from="empty_26" to="specinterface_ln0" fromId="183" toId="10">
</dataflow>
<dataflow id="205" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="10">
</dataflow>
<dataflow id="206" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="10">
</dataflow>
<dataflow id="207" from="empty_26" to="specinterface_ln0" fromId="183" toId="10">
</dataflow>
<dataflow id="208" from="empty_26" to="specinterface_ln0" fromId="183" toId="10">
</dataflow>
<dataflow id="209" from="empty_26" to="specinterface_ln0" fromId="183" toId="10">
</dataflow>
<dataflow id="210" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="10">
</dataflow>
<dataflow id="211" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="10">
</dataflow>
<dataflow id="212" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="10">
</dataflow>
<dataflow id="213" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="10">
</dataflow>
<dataflow id="214" from="empty_26" to="specinterface_ln0" fromId="183" toId="10">
</dataflow>
<dataflow id="215" from="empty_26" to="specinterface_ln0" fromId="183" toId="10">
</dataflow>
<dataflow id="216" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="10">
</dataflow>
<dataflow id="217" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="10">
</dataflow>
<dataflow id="219" from="StgValue_218" to="store_ln0" fromId="218" toId="11">
</dataflow>
<dataflow id="220" from="i" to="store_ln0" fromId="6" toId="11">
</dataflow>
<dataflow id="221" from="i" to="i_1" fromId="6" toId="13">
</dataflow>
<dataflow id="223" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="222" toId="14">
</dataflow>
<dataflow id="224" from="StgValue_196" to="specpipeline_ln0" fromId="196" toId="14">
</dataflow>
<dataflow id="225" from="StgValue_180" to="specpipeline_ln0" fromId="180" toId="14">
</dataflow>
<dataflow id="226" from="StgValue_159" to="specpipeline_ln0" fromId="159" toId="14">
</dataflow>
<dataflow id="227" from="StgValue_180" to="specpipeline_ln0" fromId="180" toId="14">
</dataflow>
<dataflow id="229" from="p_str" to="specpipeline_ln0" fromId="228" toId="14">
</dataflow>
<dataflow id="230" from="i_1" to="icmp_ln68" fromId="13" toId="15">
</dataflow>
<dataflow id="232" from="StgValue_231" to="icmp_ln68" fromId="231" toId="15">
</dataflow>
<dataflow id="233" from="i_1" to="add_ln68" fromId="13" toId="16">
</dataflow>
<dataflow id="235" from="StgValue_234" to="add_ln68" fromId="234" toId="16">
</dataflow>
<dataflow id="236" from="icmp_ln68" to="br_ln68" fromId="15" toId="17">
</dataflow>
<dataflow id="237" from="i_1" to="i_2_cast70" fromId="13" toId="18">
</dataflow>
<dataflow id="238" from="i_1" to="empty" fromId="13" toId="19">
</dataflow>
<dataflow id="240" from="_ssdm_op_PartSelect.i7.i12.i32.i32" to="lshr_ln2" fromId="239" toId="20">
</dataflow>
<dataflow id="241" from="i_1" to="lshr_ln2" fromId="13" toId="20">
</dataflow>
<dataflow id="243" from="StgValue_242" to="lshr_ln2" fromId="242" toId="20">
</dataflow>
<dataflow id="245" from="StgValue_244" to="lshr_ln2" fromId="244" toId="20">
</dataflow>
<dataflow id="246" from="NTTTwiddleIn" to="NTTTwiddleIn_addr" fromId="141" toId="21">
</dataflow>
<dataflow id="248" from="StgValue_247" to="NTTTwiddleIn_addr" fromId="247" toId="21">
</dataflow>
<dataflow id="249" from="i_2_cast70" to="NTTTwiddleIn_addr" fromId="18" toId="21">
</dataflow>
<dataflow id="250" from="NTTTwiddleIn_addr" to="NTTTwiddleIn_load" fromId="21" toId="22">
</dataflow>
<dataflow id="251" from="INTTTwiddleIn" to="INTTTwiddleIn_addr" fromId="158" toId="23">
</dataflow>
<dataflow id="252" from="StgValue_247" to="INTTTwiddleIn_addr" fromId="247" toId="23">
</dataflow>
<dataflow id="253" from="i_2_cast70" to="INTTTwiddleIn_addr" fromId="18" toId="23">
</dataflow>
<dataflow id="254" from="INTTTwiddleIn_addr" to="INTTTwiddleIn_load" fromId="23" toId="24">
</dataflow>
<dataflow id="255" from="empty" to="switch_ln69" fromId="19" toId="25">
</dataflow>
<dataflow id="257" from="StgValue_256" to="switch_ln69" fromId="256" toId="25">
</dataflow>
<dataflow id="259" from="StgValue_258" to="switch_ln69" fromId="258" toId="25">
</dataflow>
<dataflow id="261" from="StgValue_260" to="switch_ln69" fromId="260" toId="25">
</dataflow>
<dataflow id="263" from="StgValue_262" to="switch_ln69" fromId="262" toId="25">
</dataflow>
<dataflow id="265" from="StgValue_264" to="switch_ln69" fromId="264" toId="25">
</dataflow>
<dataflow id="267" from="StgValue_266" to="switch_ln69" fromId="266" toId="25">
</dataflow>
<dataflow id="269" from="StgValue_268" to="switch_ln69" fromId="268" toId="25">
</dataflow>
<dataflow id="271" from="StgValue_270" to="switch_ln69" fromId="270" toId="25">
</dataflow>
<dataflow id="273" from="StgValue_272" to="switch_ln69" fromId="272" toId="25">
</dataflow>
<dataflow id="275" from="StgValue_274" to="switch_ln69" fromId="274" toId="25">
</dataflow>
<dataflow id="277" from="StgValue_276" to="switch_ln69" fromId="276" toId="25">
</dataflow>
<dataflow id="279" from="StgValue_278" to="switch_ln69" fromId="278" toId="25">
</dataflow>
<dataflow id="281" from="StgValue_280" to="switch_ln69" fromId="280" toId="25">
</dataflow>
<dataflow id="283" from="StgValue_282" to="switch_ln69" fromId="282" toId="25">
</dataflow>
<dataflow id="285" from="StgValue_284" to="switch_ln69" fromId="284" toId="25">
</dataflow>
<dataflow id="286" from="add_ln68" to="store_ln68" fromId="16" toId="26">
</dataflow>
<dataflow id="287" from="i" to="store_ln68" fromId="6" toId="26">
</dataflow>
<dataflow id="288" from="NTTTwiddleIn_addr" to="NTTTwiddleIn_load" fromId="21" toId="28">
</dataflow>
<dataflow id="289" from="INTTTwiddleIn_addr" to="INTTTwiddleIn_load" fromId="23" toId="29">
</dataflow>
<dataflow id="291" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln68" fromId="290" toId="30">
</dataflow>
<dataflow id="293" from="StgValue_292" to="speclooptripcount_ln68" fromId="292" toId="30">
</dataflow>
<dataflow id="294" from="StgValue_292" to="speclooptripcount_ln68" fromId="292" toId="30">
</dataflow>
<dataflow id="295" from="StgValue_292" to="speclooptripcount_ln68" fromId="292" toId="30">
</dataflow>
<dataflow id="297" from="_ssdm_op_SpecLoopName" to="specloopname_ln68" fromId="296" toId="31">
</dataflow>
<dataflow id="299" from="empty_0" to="specloopname_ln68" fromId="298" toId="31">
</dataflow>
<dataflow id="300" from="lshr_ln2" to="zext_ln68" fromId="20" toId="32">
</dataflow>
<dataflow id="301" from="NTTTWiddleRAM" to="NTTTWiddleRAM_addr" fromId="125" toId="33">
</dataflow>
<dataflow id="302" from="StgValue_247" to="NTTTWiddleRAM_addr" fromId="247" toId="33">
</dataflow>
<dataflow id="303" from="zext_ln68" to="NTTTWiddleRAM_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="304" from="NTTTWiddleRAM_1" to="NTTTWiddleRAM_1_addr" fromId="126" toId="34">
</dataflow>
<dataflow id="305" from="StgValue_247" to="NTTTWiddleRAM_1_addr" fromId="247" toId="34">
</dataflow>
<dataflow id="306" from="zext_ln68" to="NTTTWiddleRAM_1_addr" fromId="32" toId="34">
</dataflow>
<dataflow id="307" from="NTTTWiddleRAM_2" to="NTTTWiddleRAM_2_addr" fromId="127" toId="35">
</dataflow>
<dataflow id="308" from="StgValue_247" to="NTTTWiddleRAM_2_addr" fromId="247" toId="35">
</dataflow>
<dataflow id="309" from="zext_ln68" to="NTTTWiddleRAM_2_addr" fromId="32" toId="35">
</dataflow>
<dataflow id="310" from="NTTTWiddleRAM_3" to="NTTTWiddleRAM_3_addr" fromId="128" toId="36">
</dataflow>
<dataflow id="311" from="StgValue_247" to="NTTTWiddleRAM_3_addr" fromId="247" toId="36">
</dataflow>
<dataflow id="312" from="zext_ln68" to="NTTTWiddleRAM_3_addr" fromId="32" toId="36">
</dataflow>
<dataflow id="313" from="NTTTWiddleRAM_4" to="NTTTWiddleRAM_4_addr" fromId="129" toId="37">
</dataflow>
<dataflow id="314" from="StgValue_247" to="NTTTWiddleRAM_4_addr" fromId="247" toId="37">
</dataflow>
<dataflow id="315" from="zext_ln68" to="NTTTWiddleRAM_4_addr" fromId="32" toId="37">
</dataflow>
<dataflow id="316" from="NTTTWiddleRAM_5" to="NTTTWiddleRAM_5_addr" fromId="130" toId="38">
</dataflow>
<dataflow id="317" from="StgValue_247" to="NTTTWiddleRAM_5_addr" fromId="247" toId="38">
</dataflow>
<dataflow id="318" from="zext_ln68" to="NTTTWiddleRAM_5_addr" fromId="32" toId="38">
</dataflow>
<dataflow id="319" from="NTTTWiddleRAM_6" to="NTTTWiddleRAM_6_addr" fromId="131" toId="39">
</dataflow>
<dataflow id="320" from="StgValue_247" to="NTTTWiddleRAM_6_addr" fromId="247" toId="39">
</dataflow>
<dataflow id="321" from="zext_ln68" to="NTTTWiddleRAM_6_addr" fromId="32" toId="39">
</dataflow>
<dataflow id="322" from="NTTTWiddleRAM_7" to="NTTTWiddleRAM_7_addr" fromId="132" toId="40">
</dataflow>
<dataflow id="323" from="StgValue_247" to="NTTTWiddleRAM_7_addr" fromId="247" toId="40">
</dataflow>
<dataflow id="324" from="zext_ln68" to="NTTTWiddleRAM_7_addr" fromId="32" toId="40">
</dataflow>
<dataflow id="325" from="NTTTWiddleRAM_8" to="NTTTWiddleRAM_8_addr" fromId="133" toId="41">
</dataflow>
<dataflow id="326" from="StgValue_247" to="NTTTWiddleRAM_8_addr" fromId="247" toId="41">
</dataflow>
<dataflow id="327" from="zext_ln68" to="NTTTWiddleRAM_8_addr" fromId="32" toId="41">
</dataflow>
<dataflow id="328" from="NTTTWiddleRAM_9" to="NTTTWiddleRAM_9_addr" fromId="134" toId="42">
</dataflow>
<dataflow id="329" from="StgValue_247" to="NTTTWiddleRAM_9_addr" fromId="247" toId="42">
</dataflow>
<dataflow id="330" from="zext_ln68" to="NTTTWiddleRAM_9_addr" fromId="32" toId="42">
</dataflow>
<dataflow id="331" from="NTTTWiddleRAM_10" to="NTTTWiddleRAM_10_addr" fromId="135" toId="43">
</dataflow>
<dataflow id="332" from="StgValue_247" to="NTTTWiddleRAM_10_addr" fromId="247" toId="43">
</dataflow>
<dataflow id="333" from="zext_ln68" to="NTTTWiddleRAM_10_addr" fromId="32" toId="43">
</dataflow>
<dataflow id="334" from="NTTTWiddleRAM_11" to="NTTTWiddleRAM_11_addr" fromId="136" toId="44">
</dataflow>
<dataflow id="335" from="StgValue_247" to="NTTTWiddleRAM_11_addr" fromId="247" toId="44">
</dataflow>
<dataflow id="336" from="zext_ln68" to="NTTTWiddleRAM_11_addr" fromId="32" toId="44">
</dataflow>
<dataflow id="337" from="NTTTWiddleRAM_12" to="NTTTWiddleRAM_12_addr" fromId="137" toId="45">
</dataflow>
<dataflow id="338" from="StgValue_247" to="NTTTWiddleRAM_12_addr" fromId="247" toId="45">
</dataflow>
<dataflow id="339" from="zext_ln68" to="NTTTWiddleRAM_12_addr" fromId="32" toId="45">
</dataflow>
<dataflow id="340" from="NTTTWiddleRAM_13" to="NTTTWiddleRAM_13_addr" fromId="138" toId="46">
</dataflow>
<dataflow id="341" from="StgValue_247" to="NTTTWiddleRAM_13_addr" fromId="247" toId="46">
</dataflow>
<dataflow id="342" from="zext_ln68" to="NTTTWiddleRAM_13_addr" fromId="32" toId="46">
</dataflow>
<dataflow id="343" from="NTTTWiddleRAM_14" to="NTTTWiddleRAM_14_addr" fromId="139" toId="47">
</dataflow>
<dataflow id="344" from="StgValue_247" to="NTTTWiddleRAM_14_addr" fromId="247" toId="47">
</dataflow>
<dataflow id="345" from="zext_ln68" to="NTTTWiddleRAM_14_addr" fromId="32" toId="47">
</dataflow>
<dataflow id="346" from="NTTTWiddleRAM_15" to="NTTTWiddleRAM_15_addr" fromId="140" toId="48">
</dataflow>
<dataflow id="347" from="StgValue_247" to="NTTTWiddleRAM_15_addr" fromId="247" toId="48">
</dataflow>
<dataflow id="348" from="zext_ln68" to="NTTTWiddleRAM_15_addr" fromId="32" toId="48">
</dataflow>
<dataflow id="349" from="INTTTWiddleRAM" to="INTTTWiddleRAM_addr" fromId="142" toId="49">
</dataflow>
<dataflow id="350" from="StgValue_247" to="INTTTWiddleRAM_addr" fromId="247" toId="49">
</dataflow>
<dataflow id="351" from="zext_ln68" to="INTTTWiddleRAM_addr" fromId="32" toId="49">
</dataflow>
<dataflow id="352" from="INTTTWiddleRAM_1" to="INTTTWiddleRAM_1_addr" fromId="143" toId="50">
</dataflow>
<dataflow id="353" from="StgValue_247" to="INTTTWiddleRAM_1_addr" fromId="247" toId="50">
</dataflow>
<dataflow id="354" from="zext_ln68" to="INTTTWiddleRAM_1_addr" fromId="32" toId="50">
</dataflow>
<dataflow id="355" from="INTTTWiddleRAM_2" to="INTTTWiddleRAM_2_addr" fromId="144" toId="51">
</dataflow>
<dataflow id="356" from="StgValue_247" to="INTTTWiddleRAM_2_addr" fromId="247" toId="51">
</dataflow>
<dataflow id="357" from="zext_ln68" to="INTTTWiddleRAM_2_addr" fromId="32" toId="51">
</dataflow>
<dataflow id="358" from="INTTTWiddleRAM_3" to="INTTTWiddleRAM_3_addr" fromId="145" toId="52">
</dataflow>
<dataflow id="359" from="StgValue_247" to="INTTTWiddleRAM_3_addr" fromId="247" toId="52">
</dataflow>
<dataflow id="360" from="zext_ln68" to="INTTTWiddleRAM_3_addr" fromId="32" toId="52">
</dataflow>
<dataflow id="361" from="INTTTWiddleRAM_4" to="INTTTWiddleRAM_4_addr" fromId="146" toId="53">
</dataflow>
<dataflow id="362" from="StgValue_247" to="INTTTWiddleRAM_4_addr" fromId="247" toId="53">
</dataflow>
<dataflow id="363" from="zext_ln68" to="INTTTWiddleRAM_4_addr" fromId="32" toId="53">
</dataflow>
<dataflow id="364" from="INTTTWiddleRAM_5" to="INTTTWiddleRAM_5_addr" fromId="147" toId="54">
</dataflow>
<dataflow id="365" from="StgValue_247" to="INTTTWiddleRAM_5_addr" fromId="247" toId="54">
</dataflow>
<dataflow id="366" from="zext_ln68" to="INTTTWiddleRAM_5_addr" fromId="32" toId="54">
</dataflow>
<dataflow id="367" from="INTTTWiddleRAM_6" to="INTTTWiddleRAM_6_addr" fromId="148" toId="55">
</dataflow>
<dataflow id="368" from="StgValue_247" to="INTTTWiddleRAM_6_addr" fromId="247" toId="55">
</dataflow>
<dataflow id="369" from="zext_ln68" to="INTTTWiddleRAM_6_addr" fromId="32" toId="55">
</dataflow>
<dataflow id="370" from="INTTTWiddleRAM_7" to="INTTTWiddleRAM_7_addr" fromId="149" toId="56">
</dataflow>
<dataflow id="371" from="StgValue_247" to="INTTTWiddleRAM_7_addr" fromId="247" toId="56">
</dataflow>
<dataflow id="372" from="zext_ln68" to="INTTTWiddleRAM_7_addr" fromId="32" toId="56">
</dataflow>
<dataflow id="373" from="INTTTWiddleRAM_8" to="INTTTWiddleRAM_8_addr" fromId="150" toId="57">
</dataflow>
<dataflow id="374" from="StgValue_247" to="INTTTWiddleRAM_8_addr" fromId="247" toId="57">
</dataflow>
<dataflow id="375" from="zext_ln68" to="INTTTWiddleRAM_8_addr" fromId="32" toId="57">
</dataflow>
<dataflow id="376" from="INTTTWiddleRAM_9" to="INTTTWiddleRAM_9_addr" fromId="151" toId="58">
</dataflow>
<dataflow id="377" from="StgValue_247" to="INTTTWiddleRAM_9_addr" fromId="247" toId="58">
</dataflow>
<dataflow id="378" from="zext_ln68" to="INTTTWiddleRAM_9_addr" fromId="32" toId="58">
</dataflow>
<dataflow id="379" from="INTTTWiddleRAM_10" to="INTTTWiddleRAM_10_addr" fromId="152" toId="59">
</dataflow>
<dataflow id="380" from="StgValue_247" to="INTTTWiddleRAM_10_addr" fromId="247" toId="59">
</dataflow>
<dataflow id="381" from="zext_ln68" to="INTTTWiddleRAM_10_addr" fromId="32" toId="59">
</dataflow>
<dataflow id="382" from="INTTTWiddleRAM_11" to="INTTTWiddleRAM_11_addr" fromId="153" toId="60">
</dataflow>
<dataflow id="383" from="StgValue_247" to="INTTTWiddleRAM_11_addr" fromId="247" toId="60">
</dataflow>
<dataflow id="384" from="zext_ln68" to="INTTTWiddleRAM_11_addr" fromId="32" toId="60">
</dataflow>
<dataflow id="385" from="INTTTWiddleRAM_12" to="INTTTWiddleRAM_12_addr" fromId="154" toId="61">
</dataflow>
<dataflow id="386" from="StgValue_247" to="INTTTWiddleRAM_12_addr" fromId="247" toId="61">
</dataflow>
<dataflow id="387" from="zext_ln68" to="INTTTWiddleRAM_12_addr" fromId="32" toId="61">
</dataflow>
<dataflow id="388" from="INTTTWiddleRAM_13" to="INTTTWiddleRAM_13_addr" fromId="155" toId="62">
</dataflow>
<dataflow id="389" from="StgValue_247" to="INTTTWiddleRAM_13_addr" fromId="247" toId="62">
</dataflow>
<dataflow id="390" from="zext_ln68" to="INTTTWiddleRAM_13_addr" fromId="32" toId="62">
</dataflow>
<dataflow id="391" from="INTTTWiddleRAM_14" to="INTTTWiddleRAM_14_addr" fromId="156" toId="63">
</dataflow>
<dataflow id="392" from="StgValue_247" to="INTTTWiddleRAM_14_addr" fromId="247" toId="63">
</dataflow>
<dataflow id="393" from="zext_ln68" to="INTTTWiddleRAM_14_addr" fromId="32" toId="63">
</dataflow>
<dataflow id="394" from="INTTTWiddleRAM_15" to="INTTTWiddleRAM_15_addr" fromId="157" toId="64">
</dataflow>
<dataflow id="395" from="StgValue_247" to="INTTTWiddleRAM_15_addr" fromId="247" toId="64">
</dataflow>
<dataflow id="396" from="zext_ln68" to="INTTTWiddleRAM_15_addr" fromId="32" toId="64">
</dataflow>
<dataflow id="397" from="NTTTwiddleIn_load" to="store_ln69" fromId="28" toId="65">
</dataflow>
<dataflow id="398" from="NTTTWiddleRAM_14_addr" to="store_ln69" fromId="47" toId="65">
</dataflow>
<dataflow id="399" from="INTTTwiddleIn_load" to="store_ln70" fromId="29" toId="66">
</dataflow>
<dataflow id="400" from="INTTTWiddleRAM_14_addr" to="store_ln70" fromId="63" toId="66">
</dataflow>
<dataflow id="401" from="NTTTwiddleIn_load" to="store_ln69" fromId="28" toId="68">
</dataflow>
<dataflow id="402" from="NTTTWiddleRAM_13_addr" to="store_ln69" fromId="46" toId="68">
</dataflow>
<dataflow id="403" from="INTTTwiddleIn_load" to="store_ln70" fromId="29" toId="69">
</dataflow>
<dataflow id="404" from="INTTTWiddleRAM_13_addr" to="store_ln70" fromId="62" toId="69">
</dataflow>
<dataflow id="405" from="NTTTwiddleIn_load" to="store_ln69" fromId="28" toId="71">
</dataflow>
<dataflow id="406" from="NTTTWiddleRAM_12_addr" to="store_ln69" fromId="45" toId="71">
</dataflow>
<dataflow id="407" from="INTTTwiddleIn_load" to="store_ln70" fromId="29" toId="72">
</dataflow>
<dataflow id="408" from="INTTTWiddleRAM_12_addr" to="store_ln70" fromId="61" toId="72">
</dataflow>
<dataflow id="409" from="NTTTwiddleIn_load" to="store_ln69" fromId="28" toId="74">
</dataflow>
<dataflow id="410" from="NTTTWiddleRAM_11_addr" to="store_ln69" fromId="44" toId="74">
</dataflow>
<dataflow id="411" from="INTTTwiddleIn_load" to="store_ln70" fromId="29" toId="75">
</dataflow>
<dataflow id="412" from="INTTTWiddleRAM_11_addr" to="store_ln70" fromId="60" toId="75">
</dataflow>
<dataflow id="413" from="NTTTwiddleIn_load" to="store_ln69" fromId="28" toId="77">
</dataflow>
<dataflow id="414" from="NTTTWiddleRAM_10_addr" to="store_ln69" fromId="43" toId="77">
</dataflow>
<dataflow id="415" from="INTTTwiddleIn_load" to="store_ln70" fromId="29" toId="78">
</dataflow>
<dataflow id="416" from="INTTTWiddleRAM_10_addr" to="store_ln70" fromId="59" toId="78">
</dataflow>
<dataflow id="417" from="NTTTwiddleIn_load" to="store_ln69" fromId="28" toId="80">
</dataflow>
<dataflow id="418" from="NTTTWiddleRAM_9_addr" to="store_ln69" fromId="42" toId="80">
</dataflow>
<dataflow id="419" from="INTTTwiddleIn_load" to="store_ln70" fromId="29" toId="81">
</dataflow>
<dataflow id="420" from="INTTTWiddleRAM_9_addr" to="store_ln70" fromId="58" toId="81">
</dataflow>
<dataflow id="421" from="NTTTwiddleIn_load" to="store_ln69" fromId="28" toId="83">
</dataflow>
<dataflow id="422" from="NTTTWiddleRAM_8_addr" to="store_ln69" fromId="41" toId="83">
</dataflow>
<dataflow id="423" from="INTTTwiddleIn_load" to="store_ln70" fromId="29" toId="84">
</dataflow>
<dataflow id="424" from="INTTTWiddleRAM_8_addr" to="store_ln70" fromId="57" toId="84">
</dataflow>
<dataflow id="425" from="NTTTwiddleIn_load" to="store_ln69" fromId="28" toId="86">
</dataflow>
<dataflow id="426" from="NTTTWiddleRAM_7_addr" to="store_ln69" fromId="40" toId="86">
</dataflow>
<dataflow id="427" from="INTTTwiddleIn_load" to="store_ln70" fromId="29" toId="87">
</dataflow>
<dataflow id="428" from="INTTTWiddleRAM_7_addr" to="store_ln70" fromId="56" toId="87">
</dataflow>
<dataflow id="429" from="NTTTwiddleIn_load" to="store_ln69" fromId="28" toId="89">
</dataflow>
<dataflow id="430" from="NTTTWiddleRAM_6_addr" to="store_ln69" fromId="39" toId="89">
</dataflow>
<dataflow id="431" from="INTTTwiddleIn_load" to="store_ln70" fromId="29" toId="90">
</dataflow>
<dataflow id="432" from="INTTTWiddleRAM_6_addr" to="store_ln70" fromId="55" toId="90">
</dataflow>
<dataflow id="433" from="NTTTwiddleIn_load" to="store_ln69" fromId="28" toId="92">
</dataflow>
<dataflow id="434" from="NTTTWiddleRAM_5_addr" to="store_ln69" fromId="38" toId="92">
</dataflow>
<dataflow id="435" from="INTTTwiddleIn_load" to="store_ln70" fromId="29" toId="93">
</dataflow>
<dataflow id="436" from="INTTTWiddleRAM_5_addr" to="store_ln70" fromId="54" toId="93">
</dataflow>
<dataflow id="437" from="NTTTwiddleIn_load" to="store_ln69" fromId="28" toId="95">
</dataflow>
<dataflow id="438" from="NTTTWiddleRAM_4_addr" to="store_ln69" fromId="37" toId="95">
</dataflow>
<dataflow id="439" from="INTTTwiddleIn_load" to="store_ln70" fromId="29" toId="96">
</dataflow>
<dataflow id="440" from="INTTTWiddleRAM_4_addr" to="store_ln70" fromId="53" toId="96">
</dataflow>
<dataflow id="441" from="NTTTwiddleIn_load" to="store_ln69" fromId="28" toId="98">
</dataflow>
<dataflow id="442" from="NTTTWiddleRAM_3_addr" to="store_ln69" fromId="36" toId="98">
</dataflow>
<dataflow id="443" from="INTTTwiddleIn_load" to="store_ln70" fromId="29" toId="99">
</dataflow>
<dataflow id="444" from="INTTTWiddleRAM_3_addr" to="store_ln70" fromId="52" toId="99">
</dataflow>
<dataflow id="445" from="NTTTwiddleIn_load" to="store_ln69" fromId="28" toId="101">
</dataflow>
<dataflow id="446" from="NTTTWiddleRAM_2_addr" to="store_ln69" fromId="35" toId="101">
</dataflow>
<dataflow id="447" from="INTTTwiddleIn_load" to="store_ln70" fromId="29" toId="102">
</dataflow>
<dataflow id="448" from="INTTTWiddleRAM_2_addr" to="store_ln70" fromId="51" toId="102">
</dataflow>
<dataflow id="449" from="NTTTwiddleIn_load" to="store_ln69" fromId="28" toId="104">
</dataflow>
<dataflow id="450" from="NTTTWiddleRAM_1_addr" to="store_ln69" fromId="34" toId="104">
</dataflow>
<dataflow id="451" from="INTTTwiddleIn_load" to="store_ln70" fromId="29" toId="105">
</dataflow>
<dataflow id="452" from="INTTTWiddleRAM_1_addr" to="store_ln70" fromId="50" toId="105">
</dataflow>
<dataflow id="453" from="NTTTwiddleIn_load" to="store_ln69" fromId="28" toId="107">
</dataflow>
<dataflow id="454" from="NTTTWiddleRAM_addr" to="store_ln69" fromId="33" toId="107">
</dataflow>
<dataflow id="455" from="INTTTwiddleIn_load" to="store_ln70" fromId="29" toId="108">
</dataflow>
<dataflow id="456" from="INTTTWiddleRAM_addr" to="store_ln70" fromId="49" toId="108">
</dataflow>
<dataflow id="457" from="NTTTwiddleIn_load" to="store_ln69" fromId="28" toId="110">
</dataflow>
<dataflow id="458" from="NTTTWiddleRAM_15_addr" to="store_ln69" fromId="48" toId="110">
</dataflow>
<dataflow id="459" from="INTTTwiddleIn_load" to="store_ln70" fromId="29" toId="111">
</dataflow>
<dataflow id="460" from="INTTTWiddleRAM_15_addr" to="store_ln70" fromId="64" toId="111">
</dataflow>
<dataflow id="461" from="icmp_ln68" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="462" from="empty" to="StgValue_4" fromId="19" toId="4">
</dataflow>
<dataflow id="463" from="icmp_ln68" to="StgValue_3" fromId="15" toId="3">
</dataflow>
</dataflows>


</stg>
