
/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
  __HAL_RCC_DMA1_CLK_ENABLE();
#n#t/* DMA interrupt init */
#t/* DMA1_Stream0_IRQn interrupt configuration */
#tHAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
#tHAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
#t/* DMA1_Stream1_IRQn interrupt configuration */
#tHAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
#tHAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
#t/* DMA1_Stream3_IRQn interrupt configuration */
#tHAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 2, 0);
#tHAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
#t/* DMA1_Stream5_IRQn interrupt configuration */
#tHAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
#tHAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
#t/* DMA1_Stream6_IRQn interrupt configuration */
#tHAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 2, 0);
#tHAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
#t/* DMA2_Stream0_IRQn interrupt configuration */
#tHAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
#tHAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
#t/* DMA2_Stream1_IRQn interrupt configuration */
#tHAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 2, 0);
#tHAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
#t/* DMA2_Stream2_IRQn interrupt configuration */
#tHAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 1, 0);
#tHAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
#t/* DMA2_Stream5_IRQn interrupt configuration */
#tHAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 1, 0);
#tHAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
#t/* DMA2_Stream7_IRQn interrupt configuration */
#tHAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 2, 0);
#tHAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
#n}
