#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec 13 21:39:47 2023
# Process ID: 1239
# Current directory: /home/fpga
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/vivado.log
# Journal file: /home/fpga/vivado.jou
# Running On: worker, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 1, Host memory: 6218 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set_property SEVERITY {Warning} [get_drc_checks UCIO-1]
# read_verilog -sv [ glob ./hdl/*.sv ]
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# read_mem [ glob ./data/*.mem ]
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1248
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/hdl/video_sig_gen.sv:14]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'color' is used before its declaration [/home/fpga/hdl/image_sprite_2.sv:31]
WARNING: [Synth 8-6901] identifier 'color' is used before its declaration [/home/fpga/hdl/image_sprite_2.sv:32]
WARNING: [Synth 8-6901] identifier 'color' is used before its declaration [/home/fpga/hdl/image_sprite_2.sv:33]
WARNING: [Synth 8-6901] identifier 'color' is used before its declaration [/home/fpga/hdl/image_sprite.sv:45]
WARNING: [Synth 8-6901] identifier 'color' is used before its declaration [/home/fpga/hdl/image_sprite.sv:46]
WARNING: [Synth 8-6901] identifier 'color' is used before its declaration [/home/fpga/hdl/image_sprite.sv:47]
WARNING: [Synth 8-6901] identifier 'bto7s_led_out' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:53]
WARNING: [Synth 8-6901] identifier 'bto7s_led_out' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:54]
WARNING: [Synth 8-6901] identifier 'bto7s_led_out' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:56]
WARNING: [Synth 8-6901] identifier 'bto7s_led_out' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:57]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:64]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:65]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:66]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:67]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:68]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:69]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:70]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:71]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1987.391 ; gain = 377.699 ; free physical = 3247 ; free virtual = 8856
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'hdmi_clk_wiz_720p' [/home/fpga/hdl/hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_clk_wiz_720p' (0#1) [/home/fpga/hdl/hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'camera' [/home/fpga/hdl/camera.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/camera.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'camera' (0#1) [/home/fpga/hdl/camera.sv:4]
INFO: [Synth 8-6157] synthesizing module 'recover' [/home/fpga/hdl/recover.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'recover' (0#1) [/home/fpga/hdl/recover.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 76800 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:55]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:61]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (17) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/hdl/top_level.sv:207]
INFO: [Synth 8-6157] synthesizing module 'scale' [/home/fpga/hdl/scale.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'scale' (0#1) [/home/fpga/hdl/scale.sv:4]
INFO: [Synth 8-6157] synthesizing module 'rotate' [/home/fpga/hdl/rotate.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'rotate' (0#1) [/home/fpga/hdl/rotate.sv:4]
INFO: [Synth 8-6157] synthesizing module 'rgb_to_ycrcb' [/home/fpga/hdl/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_ycrcb' (0#1) [/home/fpga/hdl/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6157] synthesizing module 'pipelining' [/home/fpga/hdl/pipelining.sv:4]
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipelining' (0#1) [/home/fpga/hdl/pipelining.sv:4]
INFO: [Synth 8-6157] synthesizing module 'channel_select' [/home/fpga/hdl/channel_select.sv:6]
INFO: [Synth 8-226] default block is never used [/home/fpga/hdl/channel_select.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'channel_select' (0#1) [/home/fpga/hdl/channel_select.sv:6]
INFO: [Synth 8-6157] synthesizing module 'threshold' [/home/fpga/hdl/threshold.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'threshold' (0#1) [/home/fpga/hdl/threshold.sv:7]
INFO: [Synth 8-6157] synthesizing module 'lab05_ssc' [/home/fpga/hdl/lab05_ssc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/fpga/hdl/lab05_ssc.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/fpga/hdl/lab05_ssc.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'lab05_ssc' (0#1) [/home/fpga/hdl/lab05_ssc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'pipelining__parameterized0' [/home/fpga/hdl/pipelining.sv:4]
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipelining__parameterized0' (0#1) [/home/fpga/hdl/pipelining.sv:4]
INFO: [Synth 8-6157] synthesizing module 'pipelining__parameterized1' [/home/fpga/hdl/pipelining.sv:4]
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipelining__parameterized1' (0#1) [/home/fpga/hdl/pipelining.sv:4]
INFO: [Synth 8-6157] synthesizing module 'center_of_mass' [/home/fpga/hdl/center_of_mass.sv:4]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/fpga/hdl/divider.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/home/fpga/hdl/divider.sv:4]
WARNING: [Synth 8-689] width (11) of port connection 'quotient_out' does not match port width (32) of module 'divider' [/home/fpga/hdl/center_of_mass.sv:34]
WARNING: [Synth 8-689] width (10) of port connection 'quotient_out' does not match port width (32) of module 'divider' [/home/fpga/hdl/center_of_mass.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'center_of_mass' (0#1) [/home/fpga/hdl/center_of_mass.sv:4]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [/home/fpga/hdl/top_level.sv:430]
INFO: [Synth 8-6157] synthesizing module 'image_sprite' [/home/fpga/hdl/image_sprite.sv:10]
	Parameter WIDTH bound to: 256 - type: integer 
	Parameter HEIGHT bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipelining__parameterized2' [/home/fpga/hdl/pipelining.sv:4]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipelining__parameterized2' (0#1) [/home/fpga/hdl/pipelining.sv:4]
INFO: [Synth 8-6157] synthesizing module 'pipelining__parameterized3' [/home/fpga/hdl/pipelining.sv:4]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipelining__parameterized3' (0#1) [/home/fpga/hdl/pipelining.sv:4]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 65536 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: image.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'image.mem' is read successfully [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: palette.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'palette.mem' is read successfully [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'image_sprite' (0#1) [/home/fpga/hdl/image_sprite.sv:10]
WARNING: [Synth 8-689] width (32) of port connection 'x_in' does not match port width (11) of module 'image_sprite' [/home/fpga/hdl/top_level.sv:455]
WARNING: [Synth 8-689] width (32) of port connection 'y_in' does not match port width (10) of module 'image_sprite' [/home/fpga/hdl/top_level.sv:456]
INFO: [Synth 8-6157] synthesizing module 'pipelining__parameterized4' [/home/fpga/hdl/pipelining.sv:4]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipelining__parameterized4' (0#1) [/home/fpga/hdl/pipelining.sv:4]
INFO: [Synth 8-6157] synthesizing module 'pipelining__parameterized5' [/home/fpga/hdl/pipelining.sv:4]
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipelining__parameterized5' (0#1) [/home/fpga/hdl/pipelining.sv:4]
INFO: [Synth 8-6157] synthesizing module 'pipelining__parameterized6' [/home/fpga/hdl/pipelining.sv:4]
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipelining__parameterized6' (0#1) [/home/fpga/hdl/pipelining.sv:4]
INFO: [Synth 8-6157] synthesizing module 'pipelining__parameterized7' [/home/fpga/hdl/pipelining.sv:4]
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipelining__parameterized7' (0#1) [/home/fpga/hdl/pipelining.sv:4]
INFO: [Synth 8-6157] synthesizing module 'video_mux' [/home/fpga/hdl/video_mux.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'video_mux' (0#1) [/home/fpga/hdl/video_mux.sv:4]
WARNING: [Synth 8-689] width (24) of port connection 'crosshair_in' does not match port width (1) of module 'video_mux' [/home/fpga/hdl/top_level.sv:516]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [/home/fpga/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [/home/fpga/hdl/tm_choice.sv:1]
INFO: [Synth 8-226] default block is never used [/home/fpga/hdl/tmds_encoder.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element old_x_dir_reg was removed.  [/home/fpga/hdl/top_level.sv:430]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port hcount_in[10] in module rotate is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2197.820 ; gain = 588.129 ; free physical = 2979 ; free virtual = 8593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2197.820 ; gain = 588.129 ; free physical = 2979 ; free virtual = 8593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2197.820 ; gain = 588.129 ; free physical = 2979 ; free virtual = 8593
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2197.820 ; gain = 0.000 ; free physical = 2979 ; free virtual = 8593
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.637 ; gain = 0.000 ; free physical = 2956 ; free virtual = 8585
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.637 ; gain = 0.000 ; free physical = 2956 ; free virtual = 8585
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2260.637 ; gain = 650.945 ; free physical = 2954 ; free virtual = 8584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2260.637 ; gain = 650.945 ; free physical = 2954 ; free virtual = 8584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2260.637 ; gain = 650.945 ; free physical = 2954 ; free virtual = 8584
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'camera'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_FRAME_START |                                0 | 00000000000000000000000000000000
             ROW_CAPTURE |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'camera'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2260.637 ; gain = 650.945 ; free physical = 2953 ; free virtual = 8584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   22 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   5 Input    5 Bit       Adders := 6     
	  10 Input    5 Bit       Adders := 3     
	   7 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
	   4 Input    3 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	              192 Bit    Registers := 1     
	              120 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               55 Bit    Registers := 1     
	               50 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	               24 Bit    Registers := 5     
	               22 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 12    
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---RAMs : 
	            1200K Bit	(76800 X 16 bit)          RAMs := 1     
	             512K Bit	(65536 X 8 bit)          RAMs := 1     
	               6K Bit	(256 X 24 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   24 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 3     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 16    
	   4 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 6     
	   8 Input    7 Bit        Muxes := 1     
	   9 Input    7 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 62    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP yb_reg, operation Mode is: (A*(B:0x74))'.
DSP Report: register yb_reg is absorbed into DSP yb_reg.
DSP Report: operator yb0 is absorbed into DSP yb_reg.
DSP Report: Generating DSP y10, operation Mode is: PCIN+(A*(B:0x132))'.
DSP Report: register yr_reg is absorbed into DSP y10.
DSP Report: operator y10 is absorbed into DSP y10.
DSP Report: operator yr0 is absorbed into DSP y10.
DSP Report: Generating DSP y1_reg, operation Mode is: (PCIN+((A:0x259)*B)')'.
DSP Report: register y1_reg is absorbed into DSP y1_reg.
DSP Report: register yg_reg is absorbed into DSP y1_reg.
DSP Report: operator y10 is absorbed into DSP y1_reg.
DSP Report: operator yg0 is absorbed into DSP y1_reg.
DSP Report: Generating DSP crg_reg, operation Mode is: (A*(B:0x1ad))'.
DSP Report: register crg_reg is absorbed into DSP crg_reg.
DSP Report: operator crg0 is absorbed into DSP crg_reg.
DSP Report: Generating DSP crb_reg, operation Mode is: (A*(B:0x53))'.
DSP Report: register crb_reg is absorbed into DSP crb_reg.
DSP Report: operator crb0 is absorbed into DSP crb_reg.
DSP Report: Generating DSP cbr_reg, operation Mode is: (A*(B:0xad))'.
DSP Report: register cbr_reg is absorbed into DSP cbr_reg.
DSP Report: operator cbr0 is absorbed into DSP cbr_reg.
DSP Report: Generating DSP cbg_reg, operation Mode is: (A*(B:0x153))'.
DSP Report: register cbg_reg is absorbed into DSP cbg_reg.
DSP Report: operator cbg0 is absorbed into DSP cbg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'nolabel_line499/data_out_reg' and it is trimmed from '24' to '1' bits. [/home/fpga/hdl/pipelining.sv:21]
DSP Report: Generating DSP addra0, operation Mode is: C+A*(B:0x140).
DSP Report: operator addra0 is absorbed into DSP addra0.
DSP Report: operator addra1 is absorbed into DSP addra0.
DSP Report: Generating DSP rotate_m/pixel_addr_out_reg, operation Mode is: C+A*(B:0x140).
DSP Report: register rotate_m/pixel_addr_out_reg is absorbed into DSP rotate_m/pixel_addr_out_reg.
DSP Report: operator rotate_m/pixel_addr_out0 is absorbed into DSP rotate_m/pixel_addr_out_reg.
DSP Report: operator rotate_m/pixel_addr_out1 is absorbed into DSP rotate_m/pixel_addr_out_reg.
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element frame_buffer/BRAM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_0__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_0__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_0__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_0__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_0__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_0__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_0__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_0__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_0__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_0__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_0__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_0__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_0__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_0__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_0__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_1__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_1__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_1__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_1__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_1__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_1__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_1__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_1__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_1__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_1__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_1__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_1__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_1__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_1__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (frame_buffer/BRAM_reg_mux_sel_a_pos_1__14) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2260.637 ; gain = 650.945 ; free physical = 2905 ; free virtual = 8555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level                                          | frame_buffer/BRAM_reg | 75 K x 16(READ_FIRST)  | W | R | 75 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg              | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg              | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb_to_ycrcb | (A*(B:0x74))'          | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | PCIN+(A*(B:0x132))'    | 10     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (PCIN+((A:0x259)*B)')' | 10     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb | (A*(B:0x1ad))'         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0x53))'          | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0xad))'          | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0x153))'         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top_level    | C+A*(B:0x140)          | 10     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|rotate       | C+A*(B:0x140)          | 10     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+-------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2260.637 ; gain = 650.945 ; free physical = 2897 ; free virtual = 8555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2356.645 ; gain = 746.953 ; free physical = 2782 ; free virtual = 8440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level                                          | frame_buffer/BRAM_reg | 75 K x 16(READ_FIRST)  | W | R | 75 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg              | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg              | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_12__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_13__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_14__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_15__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2364.652 ; gain = 754.961 ; free physical = 2774 ; free virtual = 8432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2364.652 ; gain = 754.961 ; free physical = 2774 ; free virtual = 8432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2364.652 ; gain = 754.961 ; free physical = 2774 ; free virtual = 8432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2364.652 ; gain = 754.961 ; free physical = 2774 ; free virtual = 8432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2364.652 ; gain = 754.961 ; free physical = 2774 ; free virtual = 8432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2364.652 ; gain = 754.961 ; free physical = 2774 ; free virtual = 8432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2364.652 ; gain = 754.961 ; free physical = 2774 ; free virtual = 8432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | nolabel_line499/buffer_reg[0]  | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_level   | nolabel_line504/buffer_reg[23] | 4      | 24    | YES          | NO                 | YES               | 24     | 0       | 
|top_level   | ps1_blue/buffer_reg[7]         | 4      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|top_level   | pst_green/buffer_reg[7]        | 4      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|top_level   | ps1_red/buffer_reg[7]          | 4      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|top_level   | nolabel_line385/buffer_reg[33] | 5      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|top_level   | nolabel_line394/buffer_reg[30] | 5      | 10    | YES          | NO                 | YES               | 10     | 0       | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_level    | C'+A'*B        | 10     | 9      | 11     | -      | 17     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|rgb_to_ycrcb | (A*B)'         | 8      | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | PCIN+(A*B)'    | 8      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (PCIN+(A*B)')' | 10     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb | (A*B)'         | 8      | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A*B)'         | 8      | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A*B)'         | 8      | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A*B)'         | 8      | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rotate       | (C+A*B)'       | 10     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   103|
|3     |DSP48E1    |     9|
|7     |LUT1       |    29|
|8     |LUT2       |   282|
|9     |LUT3       |   152|
|10    |LUT4       |   269|
|11    |LUT5       |   189|
|12    |LUT6       |   219|
|13    |MMCME2_ADV |     1|
|14    |MUXF7      |     5|
|15    |OSERDESE2  |     6|
|17    |RAMB18E1   |     1|
|18    |RAMB36E1   |    64|
|37    |SRL16E     |    62|
|38    |FDRE       |   924|
|39    |FDSE       |     9|
|40    |IBUF       |    30|
|41    |OBUF       |    46|
|42    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2364.652 ; gain = 754.961 ; free physical = 2773 ; free virtual = 8432
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2364.652 ; gain = 692.145 ; free physical = 2773 ; free virtual = 8432
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2364.660 ; gain = 754.961 ; free physical = 2773 ; free virtual = 8432
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 3050 ; free virtual = 8712
INFO: [Netlist 29-17] Analyzing 187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 3050 ; free virtual = 8712
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Synth Design complete | Checksum: 6cb43bca
INFO: [Common 17-83] Releasing license: Synthesis
132 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2364.660 ; gain = 1070.938 ; free physical = 3050 ; free virtual = 8713
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2211.539; main = 1918.405; forked = 430.955
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3339.457; main = 2364.656; forked = 974.801
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2404.672 ; gain = 0.000 ; free physical = 3045 ; free virtual = 8713
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
# report_utilization -file $outputDir/post_synth_util.rpt
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2436.688 ; gain = 8.004 ; free physical = 3017 ; free virtual = 8698

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: e8547ff7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.688 ; gain = 0.000 ; free physical = 3017 ; free virtual = 8698

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 55 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 32 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ffd14c48

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2524.562 ; gain = 0.000 ; free physical = 2938 ; free virtual = 8619
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1995e5633

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2524.562 ; gain = 0.000 ; free physical = 2938 ; free virtual = 8619
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15d16c689

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2524.562 ; gain = 0.000 ; free physical = 2938 ; free virtual = 8619
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15d16c689

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2548.574 ; gain = 24.012 ; free physical = 2938 ; free virtual = 8619
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13080975f

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2548.574 ; gain = 24.012 ; free physical = 2938 ; free virtual = 8619
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13080975f

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2548.574 ; gain = 24.012 ; free physical = 2938 ; free virtual = 8619
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.574 ; gain = 0.000 ; free physical = 2938 ; free virtual = 8619
Ending Logic Optimization Task | Checksum: 13080975f

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2548.574 ; gain = 24.012 ; free physical = 2938 ; free virtual = 8619

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 65 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 16 WE to EN ports
Number of BRAM Ports augmented: 48 newly gated: 16 Total Ports: 130
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 8e09d767

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2882 ; free virtual = 8568
Ending Power Optimization Task | Checksum: 8e09d767

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2620.578 ; gain = 72.004 ; free physical = 2882 ; free virtual = 8569

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 9ba5e1c7

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2882 ; free virtual = 8569
Ending Final Cleanup Task | Checksum: 9ba5e1c7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2882 ; free virtual = 8569

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2882 ; free virtual = 8569
Ending Netlist Obfuscation Task | Checksum: 9ba5e1c7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2882 ; free virtual = 8569
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2620.578 ; gain = 191.895 ; free physical = 2882 ; free virtual = 8569
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2884 ; free virtual = 8571
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 376b2f25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2884 ; free virtual = 8571
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2884 ; free virtual = 8571

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 107338b4c

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2880 ; free virtual = 8571

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15280fff7

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2879 ; free virtual = 8571

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15280fff7

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2879 ; free virtual = 8571
Phase 1 Placer Initialization | Checksum: 15280fff7

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2879 ; free virtual = 8571

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ffee921d

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2878 ; free virtual = 8571

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17ba2467d

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2878 ; free virtual = 8571

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17ba2467d

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2878 ; free virtual = 8571

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c366f4c9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2877 ; free virtual = 8571

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 188 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 85 nets or LUTs. Breaked 0 LUT, combined 85 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2875 ; free virtual = 8571

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             85  |                    85  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             85  |                    85  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 15a210794

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2875 ; free virtual = 8571
Phase 2.4 Global Placement Core | Checksum: 17a52e2fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2875 ; free virtual = 8571
Phase 2 Global Placement | Checksum: 17a52e2fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2875 ; free virtual = 8571

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c97333ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2875 ; free virtual = 8571

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15b3e4f7b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2875 ; free virtual = 8571

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12ee67585

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2875 ; free virtual = 8571

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11c5547ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2875 ; free virtual = 8571

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2a796af93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2874 ; free virtual = 8571

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26bc83325

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2874 ; free virtual = 8571

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f5a97c3f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2874 ; free virtual = 8571
Phase 3 Detail Placement | Checksum: 1f5a97c3f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2874 ; free virtual = 8571

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 241932575

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.884 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 205681a3c

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2874 ; free virtual = 8571
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 205681a3c

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2874 ; free virtual = 8571
Phase 4.1.1.1 BUFG Insertion | Checksum: 241932575

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2874 ; free virtual = 8571

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.884. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e08dffea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2874 ; free virtual = 8571

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2874 ; free virtual = 8571
Phase 4.1 Post Commit Optimization | Checksum: 1e08dffea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2874 ; free virtual = 8571

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e08dffea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2874 ; free virtual = 8571

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e08dffea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2874 ; free virtual = 8571
Phase 4.3 Placer Reporting | Checksum: 1e08dffea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2874 ; free virtual = 8571

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2874 ; free virtual = 8571

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2874 ; free virtual = 8571
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b7032586

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2874 ; free virtual = 8571
Ending Placer Task | Checksum: 177a28d36

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2620.578 ; gain = 0.000 ; free physical = 2874 ; free virtual = 8571
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2866 ; free virtual = 8571
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.

Phase 1 Build RT Design
Checksum: PlaceDB: edd480e5 ConstDB: 0 ShapeSum: 89ce0c51 RouteDB: 0
Post Restoration Checksum: NetGraph: 85c300e0 | NumContArr: 3cb31e71 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: db8074fe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2868 ; free virtual = 8568

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: db8074fe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2868 ; free virtual = 8568

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: db8074fe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2868 ; free virtual = 8568
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2806446af

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2868 ; free virtual = 8568
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.124  | TNS=0.000  | WHS=-0.198 | THS=-13.735|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2095
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2095
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2c7a340d9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2868 ; free virtual = 8568

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2c7a340d9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2868 ; free virtual = 8568
Phase 3 Initial Routing | Checksum: 1ccd86dc1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2797 ; free virtual = 8552

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 330
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.135  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1530b94e2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2797 ; free virtual = 8551
Phase 4 Rip-up And Reroute | Checksum: 1530b94e2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2797 ; free virtual = 8552

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e72796e3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2797 ; free virtual = 8552
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.142  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: e72796e3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2797 ; free virtual = 8552

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e72796e3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2797 ; free virtual = 8552
Phase 5 Delay and Skew Optimization | Checksum: e72796e3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2797 ; free virtual = 8552

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a19fdbc0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2797 ; free virtual = 8552
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.142  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 194c0d8fc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2797 ; free virtual = 8552
Phase 6 Post Hold Fix | Checksum: 194c0d8fc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2797 ; free virtual = 8552

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.36219 %
  Global Horizontal Routing Utilization  = 0.974753 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17db3b4de

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2797 ; free virtual = 8552

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17db3b4de

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2796 ; free virtual = 8552

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ac7c8c4e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2796 ; free virtual = 8552

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.143  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: fef52b16

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2796 ; free virtual = 8552
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: bfc06f4a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2811 ; free virtual = 8566

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2811 ; free virtual = 8567

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2811 ; free virtual = 8566
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2636.586 ; gain = 0.000 ; free physical = 2803 ; free virtual = 8567
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/obj/post_imp_drc.rpt.
report_drc completed successfully
# set_property SEVERITY {Warning} [get_drc_checks UCIO-1]
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/cbg_reg input rgbtoycrcb_m/cbg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/cbr_reg input rgbtoycrcb_m/cbr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/crb_reg input rgbtoycrcb_m/crb_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/crg_reg input rgbtoycrcb_m/crg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/y10 input rgbtoycrcb_m/y10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/y1_reg input rgbtoycrcb_m/y1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/yb_reg input rgbtoycrcb_m/yb_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rotate_m/pixel_addr_out_reg input rotate_m/pixel_addr_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rotate_m/pixel_addr_out_reg input rotate_m/pixel_addr_out_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 8596352 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2786.887 ; gain = 150.301 ; free physical = 2617 ; free virtual = 8386
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 21:41:16 2023...
