<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FPGA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Encoder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Encoder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Encoder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Encoder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Encoder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Encoder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Encoder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Encoder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Encoder_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Encoder_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Encoder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Encoder_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_Encoder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_Encoder_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Encoder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1706715259" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1706715259">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1706799774" xil_pn:in_ck="145253796453239637" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1706799774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Encoder.v"/>
      <outfile xil_pn:name="FPGA_Reciever.v"/>
      <outfile xil_pn:name="FPGA_Sender.v"/>
      <outfile xil_pn:name="TB_Encoder.v"/>
    </transform>
    <transform xil_pn:end_ts="1706715259" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3086216098615107564" xil_pn:start_ts="1706715259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706715259" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="927066339920473098" xil_pn:start_ts="1706715259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706715260" xil_pn:in_ck="3788791530946634903" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7520249226021774179" xil_pn:start_ts="1706715259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Image1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Image1.v"/>
    </transform>
    <transform xil_pn:end_ts="1706799775" xil_pn:in_ck="-8860382630604118948" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1706799774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Encoder.v"/>
      <outfile xil_pn:name="FPGA_Reciever.v"/>
      <outfile xil_pn:name="FPGA_Sender.v"/>
      <outfile xil_pn:name="TB_Encoder.v"/>
      <outfile xil_pn:name="ipcore_dir/Image1.v"/>
    </transform>
    <transform xil_pn:end_ts="1706799787" xil_pn:in_ck="-6735938425815030204" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5340762028926645063" xil_pn:start_ts="1706799775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_Encoder_beh.prj"/>
      <outfile xil_pn:name="TB_Encoder_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1706799788" xil_pn:in_ck="-5827143834036681020" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3754576189256174038" xil_pn:start_ts="1706799787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_Encoder_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1706709603" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1706709603">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1706800171" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7089280808753067211" xil_pn:start_ts="1706800171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706800172" xil_pn:in_ck="3788791530946634903" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7520249226021774179" xil_pn:start_ts="1706800171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Image1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Image1.v"/>
    </transform>
    <transform xil_pn:end_ts="1706800172" xil_pn:in_ck="3877524331443444981" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1706800172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706800172" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3391243665143390953" xil_pn:start_ts="1706800172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706800172" xil_pn:in_ck="3877524331443444981" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1706800172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706800172" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3261322851288810983" xil_pn:start_ts="1706800172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706802029" xil_pn:in_ck="-7586414467125228213" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-4607538626867199430" xil_pn:start_ts="1706801995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Encoder.lso"/>
      <outfile xil_pn:name="Encoder.ngc"/>
      <outfile xil_pn:name="Encoder.ngr"/>
      <outfile xil_pn:name="Encoder.prj"/>
      <outfile xil_pn:name="Encoder.stx"/>
      <outfile xil_pn:name="Encoder.syr"/>
      <outfile xil_pn:name="Encoder.xst"/>
      <outfile xil_pn:name="Encoder_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
