6:31:48 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Fri Jan 10 18:32:13 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
Options changed - recompiling
@E: CD213 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":628:17:628:24|Undefined identifier
@E: CD213 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":645:12:645:19|Undefined identifier
@E: CD213 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":661:18:661:25|Undefined identifier
3 errors parsing file C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 10 18:32:13 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 10 18:32:13 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Fri Jan 10 18:33:15 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":20:7:20:9|Top entity is set to MMU.
Options changed - recompiling
@W: CD645 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:8:17:10|Ignoring undefined library ice
@W: CD642 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":18:28:18:28|Ignoring use clause - library ice not found ...
@E: CD213 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":631:17:631:24|Undefined identifier
@E: CD213 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:12:648:19|Undefined identifier
@E: CD213 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":664:18:664:25|Undefined identifier
3 errors parsing file C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 10 18:33:15 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 10 18:33:16 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Fri Jan 10 18:41:29 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
Options changed - recompiling
@E: CG103 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":651:8:651:8|Expecting expression
1 error parsing file C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 10 18:41:29 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 10 18:41:29 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Fri Jan 10 18:42:05 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Synthesizing work.mmu.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Unbound component SB_IO_OD mapped to black box
@E: CD327 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":653:26:653:33|Illegal connection of instance input packagepin to entity output romen1_n
@E: CD326 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Port latchinputvalue of entity work.sb_io_od is unconnected. If a port needs to remain unconnected, use the keyword open.
@E: CD327 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":670:26:670:28|Illegal connection of instance input packagepin to entity output md7
@E: CD326 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":665:4:665:8|Port latchinputvalue of entity work.sb_io_od is unconnected. If a port needs to remain unconnected, use the keyword open.
@E: CD327 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":686:26:686:34|Illegal connection of instance input packagepin to entity output r_w_n_245
@E: CD326 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":681:4:681:14|Port latchinputvalue of entity work.sb_io_od is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":382:25:382:37|Signal r_w_n_245_int is undriven. Either assign the signal a value or remove the signal declaration.
Synthesis failed
6 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 10 18:42:05 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 10 18:42:05 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Fri Jan 10 18:53:32 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
Options changed - recompiling
@E: CD255 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":598:4:598:4|No identifier "romen1_n_int" in scope
1 error parsing file C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 10 18:53:32 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 10 18:53:32 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Fri Jan 10 18:54:00 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Synthesizing work.mmu.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Unbound component SB_IO_OD mapped to black box
@E: CD326 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Port latchinputvalue of entity work.sb_io_od is unconnected. If a port needs to remain unconnected, use the keyword open.
@E: CD327 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":670:26:670:28|Illegal connection of instance input packagepin to entity output md7
@E: CD326 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":665:4:665:8|Port latchinputvalue of entity work.sb_io_od is unconnected. If a port needs to remain unconnected, use the keyword open.
@E: CD326 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":681:4:681:14|Port latchinputvalue of entity work.sb_io_od is unconnected. If a port needs to remain unconnected, use the keyword open.
Synthesis failed
4 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 10 18:54:00 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 10 18:54:00 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Fri Jan 10 19:00:44 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Synthesizing work.mmu.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Unbound component SB_IO_OD mapped to black box
@E: CD327 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":654:30:654:37|Illegal connection of instance input dout0 to entity output romen1_n
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Synthesizing work.sb_io_od.syn_black_box.
@E: CD327 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":672:30:672:32|Illegal connection of instance input dout0 to entity output md7
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Synthesizing work.sb_io_od.syn_black_box.
@E: CD327 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":689:30:689:38|Illegal connection of instance input dout0 to entity output r_w_n_245
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Synthesizing work.sb_io_od.syn_black_box.
Synthesis failed
3 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 10 19:00:44 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 10 19:00:44 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Sat Jan 11 13:35:13 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Synthesizing work.mmu.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Unbound component SB_IO_OD mapped to black box
@E: CD327 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":662:30:662:37|Illegal connection of instance input packagepin to entity output romen1_n
@E: CD327 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":654:30:654:37|Illegal connection of instance input dout0 to entity output romen1_n
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Synthesizing work.sb_io_od.syn_black_box.
@E: CD327 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":680:30:680:32|Illegal connection of instance input packagepin to entity output md7
@E: CD327 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":672:30:672:32|Illegal connection of instance input dout0 to entity output md7
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Synthesizing work.sb_io_od.syn_black_box.
@E: CD327 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":697:30:697:38|Illegal connection of instance input packagepin to entity output r_w_n_245
@E: CD327 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":689:30:689:38|Illegal connection of instance input dout0 to entity output r_w_n_245
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Synthesizing work.sb_io_od.syn_black_box.
Synthesis failed
6 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 13:35:14 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 13:35:14 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Sat Jan 11 13:39:38 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Synthesizing work.mmu.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Unbound component SB_IO_OD mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Synthesizing work.sb_io_od.syn_black_box.
Post processing for work.sb_io_od.syn_black_box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl":17:7:17:12|Synthesizing work.mmu_ra.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":16:7:16:12|Synthesizing work.ra_mux.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl":21:7:21:20|Synthesizing work.dram_hold_time.rtl.
Post processing for work.dram_hold_time.rtl
Post processing for work.ra_mux.rtl
@W: CL113 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":66:8:66:9|Feedback mux created for signal RA_ENABLE_N. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
Post processing for work.mmu_ra.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl":17:7:17:13|Synthesizing work.mmu_kbd.rtl.
Post processing for work.mmu_kbd.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl":17:7:17:14|Synthesizing work.mmu_en80.rtl.
Post processing for work.mmu_en80.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl":16:7:16:13|Synthesizing work.mmu_md7.rtl.
Post processing for work.mmu_md7.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl":17:7:17:15|Synthesizing work.mmu_romen.rtl.
Post processing for work.mmu_romen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl":17:7:17:15|Synthesizing work.mmu_rw245.rtl.
Post processing for work.mmu_rw245.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl":17:7:17:17|Synthesizing work.mmu_cxxxout.rtl.
Post processing for work.mmu_cxxxout.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":17:7:17:19|Synthesizing work.mmu_internals.rtl.
Post processing for work.mmu_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":51:8:51:9|Latch generated from process for signal INTC8EN_INT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":18:7:18:15|Synthesizing work.mmu_casen.rtl.
Post processing for work.mmu_casen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl":17:7:17:15|Synthesizing work.mmu_selmb.rtl.
Post processing for work.mmu_selmb.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":17:7:17:22|Synthesizing work.common_internals.rtl.
Post processing for work.common_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_0; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":16:7:16:24|Synthesizing work.soft_switches_c05x.rtl.
Post processing for work.soft_switches_c05x.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal PG2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal HIRES; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal MIX; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal ITEXT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl":18:7:18:24|Synthesizing work.soft_switches_c00x.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":17:7:17:16|Synthesizing work.latch_9334.rtl.
Post processing for work.latch_9334.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q6; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q5; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q4; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q7; possible missing assignment in an if or case statement.
Post processing for work.soft_switches_c00x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl":17:7:17:28|Synthesizing work.mmu_soft_switches_c08x.rtl.
Post processing for work.mmu_soft_switches_c08x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":16:7:16:17|Synthesizing work.dev_decoder.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LS138.vhdl":18:7:18:11|Synthesizing work.ls138.rtl.
Post processing for work.ls138.rtl
Post processing for work.dev_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl":17:7:17:14|Synthesizing work.mmu_mpon.rtl.
Post processing for work.mmu_mpon.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl":16:7:16:22|Synthesizing work.mmu_addr_decoder.rtl.
Post processing for work.mmu_addr_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl":21:7:21:19|Synthesizing work.mmu_hold_time.rtl.
Post processing for work.mmu_hold_time.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":17:7:17:22|Synthesizing work.delay_oscillator.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Unbound component SB_HFOSC mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Synthesizing work.sb_hfosc.syn_black_box.
Post processing for work.sb_hfosc.syn_black_box
Post processing for work.delay_oscillator.rtl
Post processing for work.mmu.rtl
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input dout1 of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input clockenable of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input latchinputvalue of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input inputclk of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input outputclk of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input dout1 of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input clockenable of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input latchinputvalue of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input inputclk of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input outputclk of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input dout1 of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input clockenable of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input latchinputvalue of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input inputclk of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input outputclk of instance U_ROMEN1_N is floating
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 15 to 8 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 3 to 0 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":27:8:27:12|Input PHI_0 is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 13:39:38 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 13:39:39 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 13:39:39 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\dev\Apple_IIe_MMU_3V3\firmware\MMU\MMU_Implmnt\synwork\MMU_comp.srs changed - recompiling
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 13:39:40 2025

###########################################################]
Pre-mapping Report

# Sat Jan 11 13:39:40 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU_scck.rpt 
Printing clock  summary report in "C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance ITEXT (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance MIX (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN0 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN1 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN2 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN3 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_0 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_1 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q6 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q7 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist MMU

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                                        Clock                     Clock
Clock                                         Frequency     Period        Type                                                         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      20.830        inferred                                                     Autoconstr_clkgroup_0     10   
DRAM_HOLD_TIME|D_Q3_derived_clock             48.0 MHz      20.830        derived (from DELAY_OSCILLATOR|DELAY_CLK_inferred_clock)     Autoconstr_clkgroup_0     1    
MMU|PHI_0                                     284.8 MHz     3.511         inferred                                                     Autoconstr_clkgroup_1     22   
System                                        1.0 MHz       1000.000      system                                                       system_clkgroup           0    
======================================================================================================================================================================

@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock which controls 10 sequential elements including U_MMU_HOLD_TIME.D_PHI_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock MMU|PHI_0 which controls 22 sequential elements including U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 13:39:40 2025

###########################################################]
Map & Optimize Report

# Sat Jan 11 13:39:40 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":50:8:50:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":41:8:41:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|User-specified initial value defined for instance U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":62:8:62:9|Removing sequential instance U_MMU_MPON.DELTA_01XX_N (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":51:8:51:9|Removing sequential instance U_MMU_MPON.M5_7 (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":43:8:43:9|Removing sequential instance U_MMU_MPON.M5_2 (in view: work.MMU(rtl)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.04ns		  98 /        21
   2		0h:00m:00s		    -0.04ns		  98 /        21

   3		0h:00m:00s		    -0.04ns		 105 /        21


   4		0h:00m:00s		    -0.04ns		 104 /        21
@A: BN291 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_soft_switches_c08x.vhdl":58:8:58:9|Boundary register U_MMU_SOFT_SWITCHES_C08X.BANK1 (in view: work.MMU(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"c:\dev\apple_iie_mmu_3v3\firmware\custom\mmu.vhdl":20:8:20:12|SB_GB inserted on the net PHI_0_c.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net PENIO_N
1) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (in view: work.MMU(rtl)), output net PENIO_N (in view: work.MMU(rtl))
    net        PENIO_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        PENIO_N
@W: BN137 :|Found combinational loop during mapping at net INTC300_N
2) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (in view: work.MMU(rtl)), output net INTC300_N (in view: work.MMU(rtl))
    net        INTC300_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        INTC300_N
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
3) instance UMMU_INTERNALS.INTC8EN_INT_latch (in view: work.MMU(rtl)), output net UMMU_INTERNALS.INTC8EN_INT (in view: work.MMU(rtl))
    net        UMMU_INTERNALS.INTC8EN_INT
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        UMMU_INTERNALS.INTC8EN_INT
@W: BN137 :|Found combinational loop during mapping at net ALTSTKZP
4) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (in view: work.MMU(rtl)), output net ALTSTKZP (in view: work.MMU(rtl))
    net        ALTSTKZP
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        ALTSTKZP
@W: BN137 :|Found combinational loop during mapping at net FLG2
5) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (in view: work.MMU(rtl)), output net FLG2 (in view: work.MMU(rtl))
    net        FLG2
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        FLG2
@W: BN137 :|Found combinational loop during mapping at net FLG1
6) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (in view: work.MMU(rtl)), output net FLG1 (in view: work.MMU(rtl))
    net        FLG1
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        FLG1
@W: BN137 :|Found combinational loop during mapping at net EN80VID
7) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (in view: work.MMU(rtl)), output net EN80VID (in view: work.MMU(rtl))
    net        EN80VID
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        EN80VID
@W: BN137 :|Found combinational loop during mapping at net HIRES
8) instance U_SOFT_SWITCHES_C05X.HIRES_latch (in view: work.MMU(rtl)), output net HIRES (in view: work.MMU(rtl))
    net        HIRES
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        HIRES
@W: BN137 :|Found combinational loop during mapping at net PG2
9) instance U_SOFT_SWITCHES_C05X.PG2_latch (in view: work.MMU(rtl)), output net PG2 (in view: work.MMU(rtl))
    net        PG2
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        PG2
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: MT611 :|Automatically generated clock DRAM_HOLD_TIME|D_Q3_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 10 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
7 instances converted, 11 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------
@K:CKID0002       PHI_0_ibuf          SB_IO                  10         U_MMU_SOFT_SWITCHES_C08X.WRPROT
=======================================================================================================
============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element                   Drive Element Type     Fanout     Sample Instance             Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       U_DELAY_OSCILLATOR.U_SB_HFOSC     SB_HFOSC               11         U_MMU_HOLD_TIME.D_PHI_0     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 141MB)

Writing Analyst data base C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\synwork\MMU_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
1) instance INTC8EN_INT_latch (in view: work.MMU_INTERNALS(netlist)), output net INTC8EN_INT (in view: work.MMU_INTERNALS(netlist))
    net        UMMU_INTERNALS.G_37
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_37
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.INTC300_N
2) instance Q5_latch (in view: work.LATCH_9334(netlist)), output net INTC300_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_36
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_36
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.PENIO_N
3) instance Q3_latch (in view: work.LATCH_9334(netlist)), output net PENIO_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_35
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_35
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
4) instance Q0_latch (in view: work.LATCH_9334(netlist)), output net EN80VID (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_41
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.HIRES
5) instance HIRES_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net HIRES (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_42
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        U_SOFT_SWITCHES_C05X.HIRES
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.ALTSTKZP
6) instance Q4_latch (in view: work.LATCH_9334(netlist)), output net ALTSTKZP (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_38
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_38
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG2
7) instance Q2_latch (in view: work.LATCH_9334(netlist)), output net FLG2 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_39
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_39
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG1
8) instance Q1_latch (in view: work.LATCH_9334(netlist)), output net FLG1 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_40
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_40
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.PG2
9) instance PG2_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net PG2 (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_43
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        U_SOFT_SWITCHES_C05X.PG2
End of loops
@W: MT246 :"c:\dev\apple_iie_mmu_3v3\firmware\custom\mmu.vhdl":683:4:683:14|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock MMU|PHI_0 with period 5.65ns. Please declare a user-defined clock on object "p:PHI_0"
@W: MT420 |Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:U_DELAY_OSCILLATOR.DELAY_CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jan 11 13:39:41 2025
#


Top view:               MMU
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -14.446

                                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      215.2 MHz     20.830        4.646         16.184     inferred     Autoconstr_clkgroup_0
MMU|PHI_0                                     177.0 MHz     150.4 MHz     5.650         6.648         -0.997     inferred     Autoconstr_clkgroup_1
System                                        1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
===================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  System                                     |  20.830      14.433   |  No paths    -      |  No paths    -      |  No paths    -    
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  |  20.830      16.184   |  No paths    -      |  No paths    -      |  No paths    -    
MMU|PHI_0                                  System                                     |  5.650       -14.446  |  No paths    -      |  No paths    -      |  No paths    -    
MMU|PHI_0                                  MMU|PHI_0                                  |  5.650       -0.997   |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DELAY_OSCILLATOR|DELAY_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                                       Arrival           
Instance                                                          Reference                                     Type        Pin     Net                          Time        Slack 
                                                                  Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.D_PHI_0                                           DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_PHI_0                      0.796       14.433
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N                                   DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFFR     Q       RA_ENABLE_N                  0.796       16.184
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3                         0.796       16.215
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3_0                       0.796       16.308
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[0]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[0]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[1]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[2]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[0]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       Q3_SHIFT_REGISTER[0]         0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[0]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       SHIFT_REGISTER[0]            0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       SHIFT_REGISTER[1]            0.796       17.311
===================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                  Starting                                                                                          Required           
Instance                                                          Reference                                     Type         Pin       Net                          Time         Slack 
                                                                  Clock                                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_ROMEN1_N                                                        DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_IO_OD     DOUT0     ROMEN1_N_INT_0_i             20.830       14.433
U_MMU_HOLD_TIME.D_PHI_0                                           DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         SHIFT_REGISTER[1]            20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         D_Q3_0                       20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_RAS_N                      DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         PRAS_N_SHIFT_REGISTER[2]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         PRAS_N_SHIFT_REGISTER[0]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         PRAS_N_SHIFT_REGISTER[1]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         Q3_SHIFT_REGISTER[0]         20.675       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         SHIFT_REGISTER[0]            20.675       17.311
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         20.830

    - Propagation time:                      6.396
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 14.433

    Number of logic level(s):                1
    Starting point:                          U_MMU_HOLD_TIME.D_PHI_0 / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            DELAY_OSCILLATOR|DELAY_CLK_inferred_clock [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                           Pin       Pin               Arrival     No. of    
Name                        Type         Name      Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.D_PHI_0     SB_DFF       Q         Out     0.796     0.796       -         
D_PHI_0                     Net          -         -       1.599     -           2         
U_MMU_ROMEN.g0_2            SB_LUT4      I0        In      -         2.395       -         
U_MMU_ROMEN.g0_2            SB_LUT4      O         Out     0.661     3.056       -         
ROMEN1_N_INT_0_i            Net          -         -       3.340     -           1         
U_ROMEN1_N                  SB_IO_OD     DOUT0     In      -         6.396       -         
===========================================================================================
Total path delay (propagation time + setup) of 6.396 is 1.457(22.8%) logic and 4.939(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MMU|PHI_0
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                           Arrival            
Instance                                 Reference     Type        Pin     Net              Time        Slack  
                                         Clock                                                                 
---------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF      Q       M5               0.796       -14.446
U_MMU_MPON.DELTA_01XX_N_ret              MMU|PHI_0     SB_DFF      Q       MPON_N_0_9_0     0.796       -12.414
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS     Q       BANK2            0.796       -4.532 
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR     Q       RDRAM            0.796       -2.572 
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS     Q       RDROM            0.796       -2.572 
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR     Q       OUT_FST_ACC      0.796       -0.997 
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN        MMU|PHI_0     SB_DFFS     Q       OUT_WREN         0.796       -0.925 
U_MMU_SOFT_SWITCHES_C08X.WRPROT          MMU|PHI_0     SB_DFFR     Q       WRPROT           0.796       1.128  
U_MMU_MPON.M5_0                          MMU|PHI_0     SB_DFF      Q       M5_0             0.796       2.132  
===============================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                  Required            
Instance                                 Reference     Type         Pin       Net                  Time         Slack  
                                         Clock                                                                         
-----------------------------------------------------------------------------------------------------------------------
U_ROMEN1_N                               MMU|PHI_0     SB_IO_OD     DOUT0     ROMEN1_N_INT_0_i     5.650        -14.446
U_MD7                                    MMU|PHI_0     SB_IO_OD     DOUT0     UNGATED_MD7          5.650        -12.217
U_MMU_SOFT_SWITCHES_C08X.WRPROT          MMU|PHI_0     SB_DFFR      D         WRPROT_0             5.495        -0.997 
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN        MMU|PHI_0     SB_DFFS      D         OUT_WREN_0           5.495        -0.956 
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS      D         BANK2_0              5.495        1.004  
U_MMU_MPON.DELTA_01XX_N_ret              MMU|PHI_0     SB_DFF       D         MPON_N_0_9_reti      5.495        1.035  
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR      D         OUT_FST_ACC_0        5.495        1.035  
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR      D         RDRAM_0              5.495        1.128  
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS      D         RDROM_0              5.495        1.128  
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF       D         M5_0                 5.495        2.132  
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      20.097
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -14.446

    Number of logic level(s):                8
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                        Pin       Pin               Arrival     No. of    
Name                                     Type         Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                            SB_DFF       Q         Out     0.796     0.796       -         
M5                                       Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                   SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                   SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                          Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                   SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                   SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                          Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                 Net          -         -       1.371     -           18        
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      I1        In      -         8.317       -         
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      O         Out     0.589     8.906       -         
N_61                                     Net          -         -       1.371     -           1         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      I0        In      -         10.277      -         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      O         Out     0.661     10.938      -         
INTC8EN_INT                              Net          -         -       1.371     -           4         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      I2        In      -         12.309      -         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      O         Out     0.558     12.868      -         
N_8                                      Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      I1        In      -         14.239      -         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      O         Out     0.589     14.828      -         
N_9_0                                    Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_2                         SB_LUT4      I1        In      -         16.199      -         
U_MMU_ROMEN.g0_2                         SB_LUT4      O         Out     0.558     16.757      -         
ROMEN1_N_INT_0_i                         Net          -         -       3.340     -           1         
U_ROMEN1_N                               SB_IO_OD     DOUT0     In      -         20.097      -         
========================================================================================================
Total path delay (propagation time + setup) of 20.097 is 5.561(27.7%) logic and 14.536(72.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      18.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.414

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.DELTA_01XX_N_ret / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                        Pin       Pin               Arrival     No. of    
Name                                     Type         Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U_MMU_MPON.DELTA_01XX_N_ret              SB_DFF       Q         Out     0.796     0.796       -         
MPON_N_0_9_0                             Net          -         -       1.599     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI2HQP      SB_LUT4      I2        In      -         2.395       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI2HQP      SB_LUT4      O         Out     0.558     2.953       -         
MPON_N_0_a2_4_2                          Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      I1        In      -         4.324       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      O         Out     0.589     4.913       -         
MPON_N_0                                 Net          -         -       1.371     -           18        
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      I1        In      -         6.284       -         
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      O         Out     0.589     6.873       -         
N_61                                     Net          -         -       1.371     -           1         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      I0        In      -         8.244       -         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      O         Out     0.661     8.906       -         
INTC8EN_INT                              Net          -         -       1.371     -           4         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      I2        In      -         10.277      -         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      O         Out     0.558     10.835      -         
N_8                                      Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      I1        In      -         12.206      -         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      O         Out     0.589     12.795      -         
N_9_0                                    Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_2                         SB_LUT4      I1        In      -         14.166      -         
U_MMU_ROMEN.g0_2                         SB_LUT4      O         Out     0.558     14.724      -         
ROMEN1_N_INT_0_i                         Net          -         -       3.340     -           1         
U_ROMEN1_N                               SB_IO_OD     DOUT0     In      -         18.064      -         
========================================================================================================
Total path delay (propagation time + setup) of 18.064 is 4.899(27.1%) logic and 13.165(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      17.930
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.280

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                                       Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                                       Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      I3        In      -         8.317       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      O         Out     0.424     8.741       -         
INTC300_N                                             Net          -         -       1.371     -           6         
U_MMU_ROMEN.g0_i_o3_0                                 SB_LUT4      I1        In      -         10.111      -         
U_MMU_ROMEN.g0_i_o3_0                                 SB_LUT4      O         Out     0.589     10.701      -         
N_8                                                   Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_i_m3                                   SB_LUT4      I1        In      -         12.072      -         
U_MMU_ROMEN.g0_i_m3                                   SB_LUT4      O         Out     0.589     12.661      -         
N_9_0                                                 Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_2                                      SB_LUT4      I1        In      -         14.032      -         
U_MMU_ROMEN.g0_2                                      SB_LUT4      O         Out     0.558     14.590      -         
ROMEN1_N_INT_0_i                                      Net          -         -       3.340     -           1         
U_ROMEN1_N                                            SB_IO_OD     DOUT0     In      -         17.930      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.930 is 4.765(26.6%) logic and 13.165(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      17.868
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.217

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                                       Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                                       Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      I3        In      -         8.317       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      O         Out     0.424     8.741       -         
INTC300_N                                             Net          -         -       1.371     -           6         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4                      SB_LUT4      I1        In      -         10.111      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4                      SB_LUT4      O         Out     0.558     10.670      -         
N_4                                                   Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      I1        In      -         12.041      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      O         Out     0.558     12.599      -         
N_8_0                                                 Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      I1        In      -         13.970      -         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      O         Out     0.558     14.528      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         17.868      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.868 is 4.703(26.3%) logic and 13.165(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      17.826
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.176

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                                       Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                                       Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      I3        In      -         8.317       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      O         Out     0.424     8.741       -         
FLG1                                                  Net          -         -       1.371     -           3         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4_1                    SB_LUT4      I2        In      -         10.111      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4_1                    SB_LUT4      O         Out     0.558     10.670      -         
N_6                                                   Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      I2        In      -         12.041      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      O         Out     0.517     12.557      -         
N_8_0                                                 Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      I1        In      -         13.928      -         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      O         Out     0.558     14.486      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         17.826      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.826 is 4.662(26.1%) logic and 13.165(73.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

---------------------------------------
Resource Usage Report for MMU 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             19 uses
SB_DFF          13 uses
SB_DFFER        1 use
SB_DFFR         4 uses
SB_DFFS         3 uses
SB_GB           1 use
SB_HFOSC        1 use
SB_IO_OD        3 uses
VCC             19 uses
SB_LUT4         119 uses

I/O ports: 38
I/O primitives: 38
SB_IO          38 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (2%)
Total load per clock:
   DELAY_OSCILLATOR|DELAY_CLK_inferred_clock: 11
   MMU|PHI_0: 1

@S |Mapping Summary:
Total  LUTs: 119 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 119 = 119 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 13:39:41 2025

###########################################################]


Synthesis exit by 0.
Current Implementation MMU_Implmnt its sbt path: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt
MMU_Implmnt: newer file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist" "-pSG48" "-yC:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/sbt/constraint/MMU_pcf_sbt.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf...
Parsing edif file: C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/sbt/constraint/MMU_pcf_sbt.pcf ...
start to read sdc/scf file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.scf
sdc_reader OK C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.scf
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance U_DELAY_OSCILLATOR.U_SB_HFOSC. default value (0) is added.
Stored edif netlist at C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU...
net ROMEN1_N_c has2 instterms
Error: Illegal Connection: Pin 'PACKAGEPIN' of instance 'U_ROMEN1_N' of type 'SB_IO_OD' should be connected to only one top module port. It is connected to the following terminals : 
ROMEN1_N_obuf/DOUT0
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Sat Jan 11 13:47:31 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":18:7:18:9|Top entity is set to MMU.
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
@W: CD645 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":14:8:14:10|Ignoring undefined library ice
VHDL syntax check successful!
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":18:7:18:9|Synthesizing work.mmu.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":42:18:42:25|Unbound component SB_IO_OD mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":42:18:42:25|Synthesizing work.sb_io_od.syn_black_box.
Post processing for work.sb_io_od.syn_black_box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl":17:7:17:12|Synthesizing work.mmu_ra.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":16:7:16:12|Synthesizing work.ra_mux.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl":21:7:21:20|Synthesizing work.dram_hold_time.rtl.
Post processing for work.dram_hold_time.rtl
Post processing for work.ra_mux.rtl
@W: CL113 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":66:8:66:9|Feedback mux created for signal RA_ENABLE_N. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
Post processing for work.mmu_ra.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl":17:7:17:13|Synthesizing work.mmu_kbd.rtl.
Post processing for work.mmu_kbd.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl":17:7:17:14|Synthesizing work.mmu_en80.rtl.
Post processing for work.mmu_en80.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl":16:7:16:13|Synthesizing work.mmu_md7.rtl.
Post processing for work.mmu_md7.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl":17:7:17:15|Synthesizing work.mmu_romen.rtl.
Post processing for work.mmu_romen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl":17:7:17:15|Synthesizing work.mmu_rw245.rtl.
Post processing for work.mmu_rw245.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl":17:7:17:17|Synthesizing work.mmu_cxxxout.rtl.
Post processing for work.mmu_cxxxout.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":17:7:17:19|Synthesizing work.mmu_internals.rtl.
Post processing for work.mmu_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":51:8:51:9|Latch generated from process for signal INTC8EN_INT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":18:7:18:15|Synthesizing work.mmu_casen.rtl.
Post processing for work.mmu_casen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl":17:7:17:15|Synthesizing work.mmu_selmb.rtl.
Post processing for work.mmu_selmb.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":17:7:17:22|Synthesizing work.common_internals.rtl.
Post processing for work.common_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_0; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":16:7:16:24|Synthesizing work.soft_switches_c05x.rtl.
Post processing for work.soft_switches_c05x.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal PG2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal HIRES; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal MIX; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal ITEXT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl":18:7:18:24|Synthesizing work.soft_switches_c00x.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":17:7:17:16|Synthesizing work.latch_9334.rtl.
Post processing for work.latch_9334.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q6; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q5; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q4; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q7; possible missing assignment in an if or case statement.
Post processing for work.soft_switches_c00x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl":17:7:17:28|Synthesizing work.mmu_soft_switches_c08x.rtl.
Post processing for work.mmu_soft_switches_c08x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":16:7:16:17|Synthesizing work.dev_decoder.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LS138.vhdl":18:7:18:11|Synthesizing work.ls138.rtl.
Post processing for work.ls138.rtl
Post processing for work.dev_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl":17:7:17:14|Synthesizing work.mmu_mpon.rtl.
Post processing for work.mmu_mpon.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl":16:7:16:22|Synthesizing work.mmu_addr_decoder.rtl.
Post processing for work.mmu_addr_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl":21:7:21:19|Synthesizing work.mmu_hold_time.rtl.
Post processing for work.mmu_hold_time.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":17:7:17:22|Synthesizing work.delay_oscillator.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Unbound component SB_HFOSC mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Synthesizing work.sb_hfosc.syn_black_box.
Post processing for work.sb_hfosc.syn_black_box
Post processing for work.delay_oscillator.rtl
Post processing for work.mmu.rtl
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":684:4:684:14|Input dout1 of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":684:4:684:14|Input clockenable of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":684:4:684:14|Input latchinputvalue of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":684:4:684:14|Input inputclk of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":684:4:684:14|Input outputclk of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":667:4:667:8|Input dout1 of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":667:4:667:8|Input clockenable of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":667:4:667:8|Input latchinputvalue of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":667:4:667:8|Input inputclk of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":667:4:667:8|Input outputclk of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:13|Input dout1 of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:13|Input clockenable of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:13|Input latchinputvalue of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:13|Input inputclk of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:13|Input outputclk of instance U_ROMEN1_N is floating
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 15 to 8 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 3 to 0 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":27:8:27:12|Input PHI_0 is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 13:47:31 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":18:7:18:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":18:7:18:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 13:47:31 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 13:47:31 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\synwork\MMU_comp.srs changed - recompiling
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":18:7:18:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":18:7:18:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 13:47:32 2025

###########################################################]
Pre-mapping Report

# Sat Jan 11 13:47:32 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU_scck.rpt 
Printing clock  summary report in "C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance ITEXT (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance MIX (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN0 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN1 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN2 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN3 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_0 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_1 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q6 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q7 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist MMU

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                                        Clock                     Clock
Clock                                         Frequency     Period        Type                                                         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      20.830        inferred                                                     Autoconstr_clkgroup_0     10   
DRAM_HOLD_TIME|D_Q3_derived_clock             48.0 MHz      20.830        derived (from DELAY_OSCILLATOR|DELAY_CLK_inferred_clock)     Autoconstr_clkgroup_0     1    
MMU|PHI_0                                     284.8 MHz     3.511         inferred                                                     Autoconstr_clkgroup_1     22   
System                                        1.0 MHz       1000.000      system                                                       system_clkgroup           0    
======================================================================================================================================================================

@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock which controls 10 sequential elements including U_MMU_HOLD_TIME.D_PHI_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock MMU|PHI_0 which controls 22 sequential elements including U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 13:47:32 2025

###########################################################]
Map & Optimize Report

# Sat Jan 11 13:47:32 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":50:8:50:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":41:8:41:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|User-specified initial value defined for instance U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":62:8:62:9|Removing sequential instance U_MMU_MPON.DELTA_01XX_N (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":51:8:51:9|Removing sequential instance U_MMU_MPON.M5_7 (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":43:8:43:9|Removing sequential instance U_MMU_MPON.M5_2 (in view: work.MMU(rtl)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.04ns		  98 /        21
   2		0h:00m:00s		    -0.04ns		  98 /        21

   3		0h:00m:00s		    -0.04ns		 105 /        21


   4		0h:00m:00s		    -0.04ns		 104 /        21
@A: BN291 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_soft_switches_c08x.vhdl":58:8:58:9|Boundary register U_MMU_SOFT_SWITCHES_C08X.BANK1 (in view: work.MMU(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"c:\dev\apple_iie_mmu_3v3\firmware\custom\mmu.vhdl":21:8:21:12|SB_GB inserted on the net PHI_0_c.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net PENIO_N
1) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (in view: work.MMU(rtl)), output net PENIO_N (in view: work.MMU(rtl))
    net        PENIO_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        PENIO_N
@W: BN137 :|Found combinational loop during mapping at net INTC300_N
2) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (in view: work.MMU(rtl)), output net INTC300_N (in view: work.MMU(rtl))
    net        INTC300_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        INTC300_N
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
3) instance UMMU_INTERNALS.INTC8EN_INT_latch (in view: work.MMU(rtl)), output net UMMU_INTERNALS.INTC8EN_INT (in view: work.MMU(rtl))
    net        UMMU_INTERNALS.INTC8EN_INT
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        UMMU_INTERNALS.INTC8EN_INT
@W: BN137 :|Found combinational loop during mapping at net ALTSTKZP
4) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (in view: work.MMU(rtl)), output net ALTSTKZP (in view: work.MMU(rtl))
    net        ALTSTKZP
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        ALTSTKZP
@W: BN137 :|Found combinational loop during mapping at net FLG2
5) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (in view: work.MMU(rtl)), output net FLG2 (in view: work.MMU(rtl))
    net        FLG2
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        FLG2
@W: BN137 :|Found combinational loop during mapping at net FLG1
6) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (in view: work.MMU(rtl)), output net FLG1 (in view: work.MMU(rtl))
    net        FLG1
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        FLG1
@W: BN137 :|Found combinational loop during mapping at net EN80VID
7) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (in view: work.MMU(rtl)), output net EN80VID (in view: work.MMU(rtl))
    net        EN80VID
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        EN80VID
@W: BN137 :|Found combinational loop during mapping at net HIRES
8) instance U_SOFT_SWITCHES_C05X.HIRES_latch (in view: work.MMU(rtl)), output net HIRES (in view: work.MMU(rtl))
    net        HIRES
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        HIRES
@W: BN137 :|Found combinational loop during mapping at net PG2
9) instance U_SOFT_SWITCHES_C05X.PG2_latch (in view: work.MMU(rtl)), output net PG2 (in view: work.MMU(rtl))
    net        PG2
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        PG2
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: MT611 :|Automatically generated clock DRAM_HOLD_TIME|D_Q3_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 10 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
7 instances converted, 11 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------
@K:CKID0002       PHI_0_ibuf          SB_IO                  10         U_MMU_SOFT_SWITCHES_C08X.WRPROT
=======================================================================================================
============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element                   Drive Element Type     Fanout     Sample Instance             Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       U_DELAY_OSCILLATOR.U_SB_HFOSC     SB_HFOSC               11         U_MMU_HOLD_TIME.D_PHI_0     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 141MB)

Writing Analyst data base C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\synwork\MMU_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
1) instance INTC8EN_INT_latch (in view: work.MMU_INTERNALS(netlist)), output net INTC8EN_INT (in view: work.MMU_INTERNALS(netlist))
    net        UMMU_INTERNALS.G_37
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_37
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.INTC300_N
2) instance Q5_latch (in view: work.LATCH_9334(netlist)), output net INTC300_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_36
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_36
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.PENIO_N
3) instance Q3_latch (in view: work.LATCH_9334(netlist)), output net PENIO_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_35
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_35
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
4) instance Q0_latch (in view: work.LATCH_9334(netlist)), output net EN80VID (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_41
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.HIRES
5) instance HIRES_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net HIRES (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_42
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        U_SOFT_SWITCHES_C05X.HIRES
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.ALTSTKZP
6) instance Q4_latch (in view: work.LATCH_9334(netlist)), output net ALTSTKZP (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_38
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_38
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG2
7) instance Q2_latch (in view: work.LATCH_9334(netlist)), output net FLG2 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_39
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_39
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG1
8) instance Q1_latch (in view: work.LATCH_9334(netlist)), output net FLG1 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_40
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_40
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.PG2
9) instance PG2_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net PG2 (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_43
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        U_SOFT_SWITCHES_C05X.PG2
End of loops
@W: MT246 :"c:\dev\apple_iie_mmu_3v3\firmware\custom\mmu.vhdl":684:4:684:14|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock MMU|PHI_0 with period 5.65ns. Please declare a user-defined clock on object "p:PHI_0"
@W: MT420 |Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:U_DELAY_OSCILLATOR.DELAY_CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jan 11 13:47:33 2025
#


Top view:               MMU
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -14.446

                                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      215.2 MHz     20.830        4.646         16.184     inferred     Autoconstr_clkgroup_0
MMU|PHI_0                                     177.0 MHz     150.4 MHz     5.650         6.648         -0.997     inferred     Autoconstr_clkgroup_1
System                                        1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
===================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  System                                     |  20.830      14.433   |  No paths    -      |  No paths    -      |  No paths    -    
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  |  20.830      16.184   |  No paths    -      |  No paths    -      |  No paths    -    
MMU|PHI_0                                  System                                     |  5.650       -14.446  |  No paths    -      |  No paths    -      |  No paths    -    
MMU|PHI_0                                  MMU|PHI_0                                  |  5.650       -0.997   |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DELAY_OSCILLATOR|DELAY_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                                       Arrival           
Instance                                                          Reference                                     Type        Pin     Net                          Time        Slack 
                                                                  Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.D_PHI_0                                           DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_PHI_0                      0.796       14.433
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N                                   DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFFR     Q       RA_ENABLE_N                  0.796       16.184
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3                         0.796       16.215
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3_0                       0.796       16.308
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[0]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[0]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[1]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[2]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[0]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       Q3_SHIFT_REGISTER[0]         0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[0]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       SHIFT_REGISTER[0]            0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       SHIFT_REGISTER[1]            0.796       17.311
===================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                  Starting                                                                                          Required           
Instance                                                          Reference                                     Type         Pin       Net                          Time         Slack 
                                                                  Clock                                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_ROMEN1_N                                                        DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_IO_OD     DOUT0     ROMEN1_N_INT_0_i             20.830       14.433
U_MMU_HOLD_TIME.D_PHI_0                                           DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         SHIFT_REGISTER[1]            20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         D_Q3_0                       20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_RAS_N                      DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         PRAS_N_SHIFT_REGISTER[2]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         PRAS_N_SHIFT_REGISTER[0]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         PRAS_N_SHIFT_REGISTER[1]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         Q3_SHIFT_REGISTER[0]         20.675       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         SHIFT_REGISTER[0]            20.675       17.311
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         20.830

    - Propagation time:                      6.396
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 14.433

    Number of logic level(s):                1
    Starting point:                          U_MMU_HOLD_TIME.D_PHI_0 / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            DELAY_OSCILLATOR|DELAY_CLK_inferred_clock [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                           Pin       Pin               Arrival     No. of    
Name                        Type         Name      Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.D_PHI_0     SB_DFF       Q         Out     0.796     0.796       -         
D_PHI_0                     Net          -         -       1.599     -           2         
U_MMU_ROMEN.g0_2            SB_LUT4      I0        In      -         2.395       -         
U_MMU_ROMEN.g0_2            SB_LUT4      O         Out     0.661     3.056       -         
ROMEN1_N_INT_0_i            Net          -         -       3.340     -           1         
U_ROMEN1_N                  SB_IO_OD     DOUT0     In      -         6.396       -         
===========================================================================================
Total path delay (propagation time + setup) of 6.396 is 1.457(22.8%) logic and 4.939(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MMU|PHI_0
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                           Arrival            
Instance                                 Reference     Type        Pin     Net              Time        Slack  
                                         Clock                                                                 
---------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF      Q       M5               0.796       -14.446
U_MMU_MPON.DELTA_01XX_N_ret              MMU|PHI_0     SB_DFF      Q       MPON_N_0_9_0     0.796       -12.414
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS     Q       BANK2            0.796       -4.532 
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR     Q       RDRAM            0.796       -2.572 
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS     Q       RDROM            0.796       -2.572 
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR     Q       OUT_FST_ACC      0.796       -0.997 
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN        MMU|PHI_0     SB_DFFS     Q       OUT_WREN         0.796       -0.925 
U_MMU_SOFT_SWITCHES_C08X.WRPROT          MMU|PHI_0     SB_DFFR     Q       WRPROT           0.796       1.128  
U_MMU_MPON.M5_0                          MMU|PHI_0     SB_DFF      Q       M5_0             0.796       2.132  
===============================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                  Required            
Instance                                 Reference     Type         Pin       Net                  Time         Slack  
                                         Clock                                                                         
-----------------------------------------------------------------------------------------------------------------------
U_ROMEN1_N                               MMU|PHI_0     SB_IO_OD     DOUT0     ROMEN1_N_INT_0_i     5.650        -14.446
U_MD7                                    MMU|PHI_0     SB_IO_OD     DOUT0     UNGATED_MD7          5.650        -12.217
U_MMU_SOFT_SWITCHES_C08X.WRPROT          MMU|PHI_0     SB_DFFR      D         WRPROT_0             5.495        -0.997 
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN        MMU|PHI_0     SB_DFFS      D         OUT_WREN_0           5.495        -0.956 
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS      D         BANK2_0              5.495        1.004  
U_MMU_MPON.DELTA_01XX_N_ret              MMU|PHI_0     SB_DFF       D         MPON_N_0_9_reti      5.495        1.035  
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR      D         OUT_FST_ACC_0        5.495        1.035  
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR      D         RDRAM_0              5.495        1.128  
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS      D         RDROM_0              5.495        1.128  
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF       D         M5_0                 5.495        2.132  
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      20.097
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -14.446

    Number of logic level(s):                8
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                        Pin       Pin               Arrival     No. of    
Name                                     Type         Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                            SB_DFF       Q         Out     0.796     0.796       -         
M5                                       Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                   SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                   SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                          Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                   SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                   SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                          Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                 Net          -         -       1.371     -           18        
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      I1        In      -         8.317       -         
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      O         Out     0.589     8.906       -         
N_61                                     Net          -         -       1.371     -           1         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      I0        In      -         10.277      -         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      O         Out     0.661     10.938      -         
INTC8EN_INT                              Net          -         -       1.371     -           4         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      I2        In      -         12.309      -         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      O         Out     0.558     12.868      -         
N_8                                      Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      I1        In      -         14.239      -         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      O         Out     0.589     14.828      -         
N_9_0                                    Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_2                         SB_LUT4      I1        In      -         16.199      -         
U_MMU_ROMEN.g0_2                         SB_LUT4      O         Out     0.558     16.757      -         
ROMEN1_N_INT_0_i                         Net          -         -       3.340     -           1         
U_ROMEN1_N                               SB_IO_OD     DOUT0     In      -         20.097      -         
========================================================================================================
Total path delay (propagation time + setup) of 20.097 is 5.561(27.7%) logic and 14.536(72.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      18.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.414

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.DELTA_01XX_N_ret / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                        Pin       Pin               Arrival     No. of    
Name                                     Type         Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U_MMU_MPON.DELTA_01XX_N_ret              SB_DFF       Q         Out     0.796     0.796       -         
MPON_N_0_9_0                             Net          -         -       1.599     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI2HQP      SB_LUT4      I2        In      -         2.395       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI2HQP      SB_LUT4      O         Out     0.558     2.953       -         
MPON_N_0_a2_4_2                          Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      I1        In      -         4.324       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      O         Out     0.589     4.913       -         
MPON_N_0                                 Net          -         -       1.371     -           18        
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      I1        In      -         6.284       -         
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      O         Out     0.589     6.873       -         
N_61                                     Net          -         -       1.371     -           1         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      I0        In      -         8.244       -         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      O         Out     0.661     8.906       -         
INTC8EN_INT                              Net          -         -       1.371     -           4         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      I2        In      -         10.277      -         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      O         Out     0.558     10.835      -         
N_8                                      Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      I1        In      -         12.206      -         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      O         Out     0.589     12.795      -         
N_9_0                                    Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_2                         SB_LUT4      I1        In      -         14.166      -         
U_MMU_ROMEN.g0_2                         SB_LUT4      O         Out     0.558     14.724      -         
ROMEN1_N_INT_0_i                         Net          -         -       3.340     -           1         
U_ROMEN1_N                               SB_IO_OD     DOUT0     In      -         18.064      -         
========================================================================================================
Total path delay (propagation time + setup) of 18.064 is 4.899(27.1%) logic and 13.165(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      17.930
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.280

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                                       Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                                       Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      I3        In      -         8.317       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      O         Out     0.424     8.741       -         
INTC300_N                                             Net          -         -       1.371     -           6         
U_MMU_ROMEN.g0_i_o3_0                                 SB_LUT4      I1        In      -         10.111      -         
U_MMU_ROMEN.g0_i_o3_0                                 SB_LUT4      O         Out     0.589     10.701      -         
N_8                                                   Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_i_m3                                   SB_LUT4      I1        In      -         12.072      -         
U_MMU_ROMEN.g0_i_m3                                   SB_LUT4      O         Out     0.589     12.661      -         
N_9_0                                                 Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_2                                      SB_LUT4      I1        In      -         14.032      -         
U_MMU_ROMEN.g0_2                                      SB_LUT4      O         Out     0.558     14.590      -         
ROMEN1_N_INT_0_i                                      Net          -         -       3.340     -           1         
U_ROMEN1_N                                            SB_IO_OD     DOUT0     In      -         17.930      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.930 is 4.765(26.6%) logic and 13.165(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      17.868
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.217

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                                       Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                                       Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      I3        In      -         8.317       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      O         Out     0.424     8.741       -         
INTC300_N                                             Net          -         -       1.371     -           6         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4                      SB_LUT4      I1        In      -         10.111      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4                      SB_LUT4      O         Out     0.558     10.670      -         
N_4                                                   Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      I1        In      -         12.041      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      O         Out     0.558     12.599      -         
N_8_0                                                 Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      I1        In      -         13.970      -         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      O         Out     0.558     14.528      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         17.868      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.868 is 4.703(26.3%) logic and 13.165(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      17.826
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.176

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                                       Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                                       Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      I3        In      -         8.317       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      O         Out     0.424     8.741       -         
FLG1                                                  Net          -         -       1.371     -           3         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4_1                    SB_LUT4      I2        In      -         10.111      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4_1                    SB_LUT4      O         Out     0.558     10.670      -         
N_6                                                   Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      I2        In      -         12.041      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      O         Out     0.517     12.557      -         
N_8_0                                                 Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      I1        In      -         13.928      -         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      O         Out     0.558     14.486      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         17.826      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.826 is 4.662(26.1%) logic and 13.165(73.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

---------------------------------------
Resource Usage Report for MMU 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             19 uses
SB_DFF          13 uses
SB_DFFER        1 use
SB_DFFR         4 uses
SB_DFFS         3 uses
SB_GB           1 use
SB_HFOSC        1 use
SB_IO_OD        3 uses
VCC             19 uses
SB_LUT4         119 uses

I/O ports: 38
I/O primitives: 38
SB_IO          38 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (2%)
Total load per clock:
   DELAY_OSCILLATOR|DELAY_CLK_inferred_clock: 11
   MMU|PHI_0: 1

@S |Mapping Summary:
Total  LUTs: 119 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 119 = 119 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 13:47:33 2025

###########################################################]


Synthesis exit by 0.
Current Implementation MMU_Implmnt its sbt path: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt
MMU_Implmnt: newer file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist" "-pSG48" "-yC:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/sbt/constraint/MMU_pcf_sbt.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf...
Parsing edif file: C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/sbt/constraint/MMU_pcf_sbt.pcf ...
start to read sdc/scf file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.scf
sdc_reader OK C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.scf
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance U_DELAY_OSCILLATOR.U_SB_HFOSC. default value (0) is added.
Stored edif netlist at C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU...
net ROMEN1_N_c has2 instterms
Error: Illegal Connection: Pin 'PACKAGEPIN' of instance 'U_ROMEN1_N' of type 'SB_IO_OD' should be connected to only one top module port. It is connected to the following terminals : 
ROMEN1_N_obuf/DOUT0
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Sat Jan 11 13:48:37 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":19:7:19:9|Top entity is set to MMU.
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
VHDL syntax check successful!
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":19:7:19:9|Synthesizing work.mmu.rtl.
@W: CD281 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":43:18:43:25|Generic neg_trigger not found on locally defined component sb_io_od 
@W: CD282 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3592:10:3592:17|However, generic neg_trigger is on a different entity/component with the same name 
@N: CD630 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3592:10:3592:17|Synthesizing sb_ice40_components_syn.sb_io_od.syn_black_box.
@E: CD722 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3595:20:3595:30|Generic neg_trigger has not been given a value
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 13:48:37 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 13:48:37 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Sat Jan 11 13:49:46 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":19:7:19:9|Top entity is set to MMU.
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
@E: CD725 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":653:27:653:29|Can't associate actual.  Formal 'neg_trigger' is unknown.
1 error parsing file C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 13:49:46 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 13:49:46 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Sat Jan 11 13:49:48 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":19:7:19:9|Top entity is set to MMU.
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
@E: CD725 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":653:27:653:29|Can't associate actual.  Formal 'neg_trigger' is unknown.
1 error parsing file C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 13:49:48 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 13:49:48 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Sat Jan 11 13:54:43 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
@E: CD725 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":651:27:651:29|Can't associate actual.  Formal 'neg_trigger' is unknown.
1 error parsing file C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 13:54:43 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 13:54:43 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Sat Jan 11 13:55:05 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Synthesizing work.mmu.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Unbound component SB_IO_OD mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Synthesizing work.sb_io_od.syn_black_box.
Post processing for work.sb_io_od.syn_black_box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl":17:7:17:12|Synthesizing work.mmu_ra.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":16:7:16:12|Synthesizing work.ra_mux.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl":21:7:21:20|Synthesizing work.dram_hold_time.rtl.
Post processing for work.dram_hold_time.rtl
Post processing for work.ra_mux.rtl
@W: CL113 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":66:8:66:9|Feedback mux created for signal RA_ENABLE_N. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
Post processing for work.mmu_ra.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl":17:7:17:13|Synthesizing work.mmu_kbd.rtl.
Post processing for work.mmu_kbd.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl":17:7:17:14|Synthesizing work.mmu_en80.rtl.
Post processing for work.mmu_en80.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl":16:7:16:13|Synthesizing work.mmu_md7.rtl.
Post processing for work.mmu_md7.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl":17:7:17:15|Synthesizing work.mmu_romen.rtl.
Post processing for work.mmu_romen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl":17:7:17:15|Synthesizing work.mmu_rw245.rtl.
Post processing for work.mmu_rw245.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl":17:7:17:17|Synthesizing work.mmu_cxxxout.rtl.
Post processing for work.mmu_cxxxout.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":17:7:17:19|Synthesizing work.mmu_internals.rtl.
Post processing for work.mmu_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":51:8:51:9|Latch generated from process for signal INTC8EN_INT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":18:7:18:15|Synthesizing work.mmu_casen.rtl.
Post processing for work.mmu_casen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl":17:7:17:15|Synthesizing work.mmu_selmb.rtl.
Post processing for work.mmu_selmb.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":17:7:17:22|Synthesizing work.common_internals.rtl.
Post processing for work.common_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_0; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":16:7:16:24|Synthesizing work.soft_switches_c05x.rtl.
Post processing for work.soft_switches_c05x.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal PG2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal HIRES; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal MIX; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal ITEXT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl":18:7:18:24|Synthesizing work.soft_switches_c00x.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":17:7:17:16|Synthesizing work.latch_9334.rtl.
Post processing for work.latch_9334.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q6; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q5; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q4; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q7; possible missing assignment in an if or case statement.
Post processing for work.soft_switches_c00x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl":17:7:17:28|Synthesizing work.mmu_soft_switches_c08x.rtl.
Post processing for work.mmu_soft_switches_c08x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":16:7:16:17|Synthesizing work.dev_decoder.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LS138.vhdl":18:7:18:11|Synthesizing work.ls138.rtl.
Post processing for work.ls138.rtl
Post processing for work.dev_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl":17:7:17:14|Synthesizing work.mmu_mpon.rtl.
Post processing for work.mmu_mpon.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl":16:7:16:22|Synthesizing work.mmu_addr_decoder.rtl.
Post processing for work.mmu_addr_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl":21:7:21:19|Synthesizing work.mmu_hold_time.rtl.
Post processing for work.mmu_hold_time.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":17:7:17:22|Synthesizing work.delay_oscillator.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Unbound component SB_HFOSC mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Synthesizing work.sb_hfosc.syn_black_box.
Post processing for work.sb_hfosc.syn_black_box
Post processing for work.delay_oscillator.rtl
Post processing for work.mmu.rtl
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input dout1 of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input clockenable of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input latchinputvalue of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input inputclk of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input outputclk of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input dout1 of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input clockenable of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input latchinputvalue of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input inputclk of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input outputclk of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input dout1 of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input clockenable of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input latchinputvalue of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input inputclk of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input outputclk of instance U_ROMEN1_N is floating
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 15 to 8 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 3 to 0 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":27:8:27:12|Input PHI_0 is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 13:55:05 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 13:55:05 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 13:55:05 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\synwork\MMU_comp.srs changed - recompiling
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 13:55:06 2025

###########################################################]
Pre-mapping Report

# Sat Jan 11 13:55:06 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU_scck.rpt 
Printing clock  summary report in "C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance ITEXT (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance MIX (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN0 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN1 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN2 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN3 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_0 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_1 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q6 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q7 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist MMU

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                                        Clock                     Clock
Clock                                         Frequency     Period        Type                                                         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      20.830        inferred                                                     Autoconstr_clkgroup_0     10   
DRAM_HOLD_TIME|D_Q3_derived_clock             48.0 MHz      20.830        derived (from DELAY_OSCILLATOR|DELAY_CLK_inferred_clock)     Autoconstr_clkgroup_0     1    
MMU|PHI_0                                     284.8 MHz     3.511         inferred                                                     Autoconstr_clkgroup_1     22   
System                                        1.0 MHz       1000.000      system                                                       system_clkgroup           0    
======================================================================================================================================================================

@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock which controls 10 sequential elements including U_MMU_HOLD_TIME.D_PHI_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock MMU|PHI_0 which controls 22 sequential elements including U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 13:55:07 2025

###########################################################]
Map & Optimize Report

# Sat Jan 11 13:55:07 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":50:8:50:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":41:8:41:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|User-specified initial value defined for instance U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":62:8:62:9|Removing sequential instance U_MMU_MPON.DELTA_01XX_N (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":51:8:51:9|Removing sequential instance U_MMU_MPON.M5_7 (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":43:8:43:9|Removing sequential instance U_MMU_MPON.M5_2 (in view: work.MMU(rtl)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.04ns		  98 /        21
   2		0h:00m:00s		    -0.04ns		  98 /        21

   3		0h:00m:00s		    -0.04ns		 105 /        21


   4		0h:00m:00s		    -0.04ns		 104 /        21
@A: BN291 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_soft_switches_c08x.vhdl":58:8:58:9|Boundary register U_MMU_SOFT_SWITCHES_C08X.BANK1 (in view: work.MMU(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"c:\dev\apple_iie_mmu_3v3\firmware\custom\mmu.vhdl":20:8:20:12|SB_GB inserted on the net PHI_0_c.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net PENIO_N
1) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (in view: work.MMU(rtl)), output net PENIO_N (in view: work.MMU(rtl))
    net        PENIO_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        PENIO_N
@W: BN137 :|Found combinational loop during mapping at net INTC300_N
2) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (in view: work.MMU(rtl)), output net INTC300_N (in view: work.MMU(rtl))
    net        INTC300_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        INTC300_N
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
3) instance UMMU_INTERNALS.INTC8EN_INT_latch (in view: work.MMU(rtl)), output net UMMU_INTERNALS.INTC8EN_INT (in view: work.MMU(rtl))
    net        UMMU_INTERNALS.INTC8EN_INT
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        UMMU_INTERNALS.INTC8EN_INT
@W: BN137 :|Found combinational loop during mapping at net ALTSTKZP
4) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (in view: work.MMU(rtl)), output net ALTSTKZP (in view: work.MMU(rtl))
    net        ALTSTKZP
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        ALTSTKZP
@W: BN137 :|Found combinational loop during mapping at net FLG2
5) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (in view: work.MMU(rtl)), output net FLG2 (in view: work.MMU(rtl))
    net        FLG2
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        FLG2
@W: BN137 :|Found combinational loop during mapping at net FLG1
6) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (in view: work.MMU(rtl)), output net FLG1 (in view: work.MMU(rtl))
    net        FLG1
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        FLG1
@W: BN137 :|Found combinational loop during mapping at net EN80VID
7) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (in view: work.MMU(rtl)), output net EN80VID (in view: work.MMU(rtl))
    net        EN80VID
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        EN80VID
@W: BN137 :|Found combinational loop during mapping at net HIRES
8) instance U_SOFT_SWITCHES_C05X.HIRES_latch (in view: work.MMU(rtl)), output net HIRES (in view: work.MMU(rtl))
    net        HIRES
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        HIRES
@W: BN137 :|Found combinational loop during mapping at net PG2
9) instance U_SOFT_SWITCHES_C05X.PG2_latch (in view: work.MMU(rtl)), output net PG2 (in view: work.MMU(rtl))
    net        PG2
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        PG2
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: MT611 :|Automatically generated clock DRAM_HOLD_TIME|D_Q3_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 10 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
7 instances converted, 11 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------
@K:CKID0002       PHI_0_ibuf          SB_IO                  10         U_MMU_SOFT_SWITCHES_C08X.WRPROT
=======================================================================================================
============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element                   Drive Element Type     Fanout     Sample Instance             Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       U_DELAY_OSCILLATOR.U_SB_HFOSC     SB_HFOSC               11         U_MMU_HOLD_TIME.D_PHI_0     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 141MB)

Writing Analyst data base C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\synwork\MMU_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
1) instance INTC8EN_INT_latch (in view: work.MMU_INTERNALS(netlist)), output net INTC8EN_INT (in view: work.MMU_INTERNALS(netlist))
    net        UMMU_INTERNALS.G_37
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_37
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.INTC300_N
2) instance Q5_latch (in view: work.LATCH_9334(netlist)), output net INTC300_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_36
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_36
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.PENIO_N
3) instance Q3_latch (in view: work.LATCH_9334(netlist)), output net PENIO_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_35
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_35
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
4) instance Q0_latch (in view: work.LATCH_9334(netlist)), output net EN80VID (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_41
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.HIRES
5) instance HIRES_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net HIRES (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_42
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        U_SOFT_SWITCHES_C05X.HIRES
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.ALTSTKZP
6) instance Q4_latch (in view: work.LATCH_9334(netlist)), output net ALTSTKZP (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_38
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_38
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG2
7) instance Q2_latch (in view: work.LATCH_9334(netlist)), output net FLG2 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_39
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_39
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG1
8) instance Q1_latch (in view: work.LATCH_9334(netlist)), output net FLG1 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_40
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_40
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.PG2
9) instance PG2_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net PG2 (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_43
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        U_SOFT_SWITCHES_C05X.PG2
End of loops
@W: MT246 :"c:\dev\apple_iie_mmu_3v3\firmware\custom\mmu.vhdl":683:4:683:14|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock MMU|PHI_0 with period 5.65ns. Please declare a user-defined clock on object "p:PHI_0"
@W: MT420 |Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:U_DELAY_OSCILLATOR.DELAY_CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jan 11 13:55:08 2025
#


Top view:               MMU
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -14.446

                                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      215.2 MHz     20.830        4.646         16.184     inferred     Autoconstr_clkgroup_0
MMU|PHI_0                                     177.0 MHz     150.4 MHz     5.650         6.648         -0.997     inferred     Autoconstr_clkgroup_1
System                                        1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
===================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  System                                     |  20.830      14.433   |  No paths    -      |  No paths    -      |  No paths    -    
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  |  20.830      16.184   |  No paths    -      |  No paths    -      |  No paths    -    
MMU|PHI_0                                  System                                     |  5.650       -14.446  |  No paths    -      |  No paths    -      |  No paths    -    
MMU|PHI_0                                  MMU|PHI_0                                  |  5.650       -0.997   |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DELAY_OSCILLATOR|DELAY_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                                       Arrival           
Instance                                                          Reference                                     Type        Pin     Net                          Time        Slack 
                                                                  Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.D_PHI_0                                           DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_PHI_0                      0.796       14.433
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N                                   DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFFR     Q       RA_ENABLE_N                  0.796       16.184
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3                         0.796       16.215
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3_0                       0.796       16.308
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[0]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[0]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[1]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[2]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[0]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       Q3_SHIFT_REGISTER[0]         0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[0]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       SHIFT_REGISTER[0]            0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       SHIFT_REGISTER[1]            0.796       17.311
===================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                  Starting                                                                                          Required           
Instance                                                          Reference                                     Type         Pin       Net                          Time         Slack 
                                                                  Clock                                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_ROMEN1_N                                                        DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_IO_OD     DOUT0     ROMEN1_N_INT_0_i             20.830       14.433
U_MMU_HOLD_TIME.D_PHI_0                                           DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         SHIFT_REGISTER[1]            20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         D_Q3_0                       20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_RAS_N                      DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         PRAS_N_SHIFT_REGISTER[2]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         PRAS_N_SHIFT_REGISTER[0]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         PRAS_N_SHIFT_REGISTER[1]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         Q3_SHIFT_REGISTER[0]         20.675       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         SHIFT_REGISTER[0]            20.675       17.311
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         20.830

    - Propagation time:                      6.396
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 14.433

    Number of logic level(s):                1
    Starting point:                          U_MMU_HOLD_TIME.D_PHI_0 / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            DELAY_OSCILLATOR|DELAY_CLK_inferred_clock [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                           Pin       Pin               Arrival     No. of    
Name                        Type         Name      Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.D_PHI_0     SB_DFF       Q         Out     0.796     0.796       -         
D_PHI_0                     Net          -         -       1.599     -           2         
U_MMU_ROMEN.g0_2            SB_LUT4      I0        In      -         2.395       -         
U_MMU_ROMEN.g0_2            SB_LUT4      O         Out     0.661     3.056       -         
ROMEN1_N_INT_0_i            Net          -         -       3.340     -           1         
U_ROMEN1_N                  SB_IO_OD     DOUT0     In      -         6.396       -         
===========================================================================================
Total path delay (propagation time + setup) of 6.396 is 1.457(22.8%) logic and 4.939(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MMU|PHI_0
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                           Arrival            
Instance                                 Reference     Type        Pin     Net              Time        Slack  
                                         Clock                                                                 
---------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF      Q       M5               0.796       -14.446
U_MMU_MPON.DELTA_01XX_N_ret              MMU|PHI_0     SB_DFF      Q       MPON_N_0_9_0     0.796       -12.414
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS     Q       BANK2            0.796       -4.532 
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR     Q       RDRAM            0.796       -2.572 
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS     Q       RDROM            0.796       -2.572 
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR     Q       OUT_FST_ACC      0.796       -0.997 
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN        MMU|PHI_0     SB_DFFS     Q       OUT_WREN         0.796       -0.925 
U_MMU_SOFT_SWITCHES_C08X.WRPROT          MMU|PHI_0     SB_DFFR     Q       WRPROT           0.796       1.128  
U_MMU_MPON.M5_0                          MMU|PHI_0     SB_DFF      Q       M5_0             0.796       2.132  
===============================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                  Required            
Instance                                 Reference     Type         Pin       Net                  Time         Slack  
                                         Clock                                                                         
-----------------------------------------------------------------------------------------------------------------------
U_ROMEN1_N                               MMU|PHI_0     SB_IO_OD     DOUT0     ROMEN1_N_INT_0_i     5.650        -14.446
U_MD7                                    MMU|PHI_0     SB_IO_OD     DOUT0     UNGATED_MD7          5.650        -12.217
U_MMU_SOFT_SWITCHES_C08X.WRPROT          MMU|PHI_0     SB_DFFR      D         WRPROT_0             5.495        -0.997 
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN        MMU|PHI_0     SB_DFFS      D         OUT_WREN_0           5.495        -0.956 
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS      D         BANK2_0              5.495        1.004  
U_MMU_MPON.DELTA_01XX_N_ret              MMU|PHI_0     SB_DFF       D         MPON_N_0_9_reti      5.495        1.035  
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR      D         OUT_FST_ACC_0        5.495        1.035  
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR      D         RDRAM_0              5.495        1.128  
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS      D         RDROM_0              5.495        1.128  
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF       D         M5_0                 5.495        2.132  
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      20.097
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -14.446

    Number of logic level(s):                8
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                        Pin       Pin               Arrival     No. of    
Name                                     Type         Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                            SB_DFF       Q         Out     0.796     0.796       -         
M5                                       Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                   SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                   SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                          Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                   SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                   SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                          Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                 Net          -         -       1.371     -           18        
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      I1        In      -         8.317       -         
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      O         Out     0.589     8.906       -         
N_61                                     Net          -         -       1.371     -           1         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      I0        In      -         10.277      -         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      O         Out     0.661     10.938      -         
INTC8EN_INT                              Net          -         -       1.371     -           4         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      I2        In      -         12.309      -         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      O         Out     0.558     12.868      -         
N_8                                      Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      I1        In      -         14.239      -         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      O         Out     0.589     14.828      -         
N_9_0                                    Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_2                         SB_LUT4      I1        In      -         16.199      -         
U_MMU_ROMEN.g0_2                         SB_LUT4      O         Out     0.558     16.757      -         
ROMEN1_N_INT_0_i                         Net          -         -       3.340     -           1         
U_ROMEN1_N                               SB_IO_OD     DOUT0     In      -         20.097      -         
========================================================================================================
Total path delay (propagation time + setup) of 20.097 is 5.561(27.7%) logic and 14.536(72.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      18.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.414

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.DELTA_01XX_N_ret / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                        Pin       Pin               Arrival     No. of    
Name                                     Type         Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U_MMU_MPON.DELTA_01XX_N_ret              SB_DFF       Q         Out     0.796     0.796       -         
MPON_N_0_9_0                             Net          -         -       1.599     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI2HQP      SB_LUT4      I2        In      -         2.395       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI2HQP      SB_LUT4      O         Out     0.558     2.953       -         
MPON_N_0_a2_4_2                          Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      I1        In      -         4.324       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      O         Out     0.589     4.913       -         
MPON_N_0                                 Net          -         -       1.371     -           18        
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      I1        In      -         6.284       -         
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      O         Out     0.589     6.873       -         
N_61                                     Net          -         -       1.371     -           1         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      I0        In      -         8.244       -         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      O         Out     0.661     8.906       -         
INTC8EN_INT                              Net          -         -       1.371     -           4         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      I2        In      -         10.277      -         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      O         Out     0.558     10.835      -         
N_8                                      Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      I1        In      -         12.206      -         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      O         Out     0.589     12.795      -         
N_9_0                                    Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_2                         SB_LUT4      I1        In      -         14.166      -         
U_MMU_ROMEN.g0_2                         SB_LUT4      O         Out     0.558     14.724      -         
ROMEN1_N_INT_0_i                         Net          -         -       3.340     -           1         
U_ROMEN1_N                               SB_IO_OD     DOUT0     In      -         18.064      -         
========================================================================================================
Total path delay (propagation time + setup) of 18.064 is 4.899(27.1%) logic and 13.165(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      17.930
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.280

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                                       Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                                       Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      I3        In      -         8.317       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      O         Out     0.424     8.741       -         
INTC300_N                                             Net          -         -       1.371     -           6         
U_MMU_ROMEN.g0_i_o3_0                                 SB_LUT4      I1        In      -         10.111      -         
U_MMU_ROMEN.g0_i_o3_0                                 SB_LUT4      O         Out     0.589     10.701      -         
N_8                                                   Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_i_m3                                   SB_LUT4      I1        In      -         12.072      -         
U_MMU_ROMEN.g0_i_m3                                   SB_LUT4      O         Out     0.589     12.661      -         
N_9_0                                                 Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_2                                      SB_LUT4      I1        In      -         14.032      -         
U_MMU_ROMEN.g0_2                                      SB_LUT4      O         Out     0.558     14.590      -         
ROMEN1_N_INT_0_i                                      Net          -         -       3.340     -           1         
U_ROMEN1_N                                            SB_IO_OD     DOUT0     In      -         17.930      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.930 is 4.765(26.6%) logic and 13.165(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      17.868
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.217

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                                       Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                                       Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      I3        In      -         8.317       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      O         Out     0.424     8.741       -         
INTC300_N                                             Net          -         -       1.371     -           6         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4                      SB_LUT4      I1        In      -         10.111      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4                      SB_LUT4      O         Out     0.558     10.670      -         
N_4                                                   Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      I1        In      -         12.041      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      O         Out     0.558     12.599      -         
N_8_0                                                 Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      I1        In      -         13.970      -         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      O         Out     0.558     14.528      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         17.868      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.868 is 4.703(26.3%) logic and 13.165(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      17.826
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.176

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                                       Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                                       Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      I3        In      -         8.317       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      O         Out     0.424     8.741       -         
FLG1                                                  Net          -         -       1.371     -           3         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4_1                    SB_LUT4      I2        In      -         10.111      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4_1                    SB_LUT4      O         Out     0.558     10.670      -         
N_6                                                   Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      I2        In      -         12.041      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      O         Out     0.517     12.557      -         
N_8_0                                                 Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      I1        In      -         13.928      -         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      O         Out     0.558     14.486      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         17.826      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.826 is 4.662(26.1%) logic and 13.165(73.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

---------------------------------------
Resource Usage Report for MMU 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             19 uses
SB_DFF          13 uses
SB_DFFER        1 use
SB_DFFR         4 uses
SB_DFFS         3 uses
SB_GB           1 use
SB_HFOSC        1 use
SB_IO_OD        3 uses
VCC             19 uses
SB_LUT4         119 uses

I/O ports: 38
I/O primitives: 38
SB_IO          38 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (2%)
Total load per clock:
   DELAY_OSCILLATOR|DELAY_CLK_inferred_clock: 11
   MMU|PHI_0: 1

@S |Mapping Summary:
Total  LUTs: 119 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 119 = 119 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 13:55:08 2025

###########################################################]


Synthesis exit by 0.
Current Implementation MMU_Implmnt its sbt path: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt
MMU_Implmnt: newer file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist" "-pSG48" "-yC:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/sbt/constraint/MMU_pcf_sbt.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf...
Parsing edif file: C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/sbt/constraint/MMU_pcf_sbt.pcf ...
start to read sdc/scf file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.scf
sdc_reader OK C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.scf
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance U_DELAY_OSCILLATOR.U_SB_HFOSC. default value (0) is added.
Stored edif netlist at C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU...
net ROMEN1_N_c has2 instterms
Error: Illegal Connection: Pin 'PACKAGEPIN' of instance 'U_ROMEN1_N' of type 'SB_IO_OD' should be connected to only one top module port. It is connected to the following terminals : 
ROMEN1_N_obuf/DOUT0
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Sat Jan 11 14:01:58 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
VHDL syntax check successful!
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Synthesizing work.mmu.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Unbound component SB_IO_OD mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Synthesizing work.sb_io_od.syn_black_box.
Post processing for work.sb_io_od.syn_black_box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl":17:7:17:12|Synthesizing work.mmu_ra.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":16:7:16:12|Synthesizing work.ra_mux.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl":21:7:21:20|Synthesizing work.dram_hold_time.rtl.
Post processing for work.dram_hold_time.rtl
Post processing for work.ra_mux.rtl
@W: CL113 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":66:8:66:9|Feedback mux created for signal RA_ENABLE_N. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
Post processing for work.mmu_ra.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl":17:7:17:13|Synthesizing work.mmu_kbd.rtl.
Post processing for work.mmu_kbd.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl":17:7:17:14|Synthesizing work.mmu_en80.rtl.
Post processing for work.mmu_en80.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl":16:7:16:13|Synthesizing work.mmu_md7.rtl.
Post processing for work.mmu_md7.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl":17:7:17:15|Synthesizing work.mmu_romen.rtl.
Post processing for work.mmu_romen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl":17:7:17:15|Synthesizing work.mmu_rw245.rtl.
Post processing for work.mmu_rw245.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl":17:7:17:17|Synthesizing work.mmu_cxxxout.rtl.
Post processing for work.mmu_cxxxout.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":17:7:17:19|Synthesizing work.mmu_internals.rtl.
Post processing for work.mmu_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":51:8:51:9|Latch generated from process for signal INTC8EN_INT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":18:7:18:15|Synthesizing work.mmu_casen.rtl.
Post processing for work.mmu_casen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl":17:7:17:15|Synthesizing work.mmu_selmb.rtl.
Post processing for work.mmu_selmb.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":17:7:17:22|Synthesizing work.common_internals.rtl.
Post processing for work.common_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_0; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":16:7:16:24|Synthesizing work.soft_switches_c05x.rtl.
Post processing for work.soft_switches_c05x.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal PG2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal HIRES; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal MIX; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal ITEXT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl":18:7:18:24|Synthesizing work.soft_switches_c00x.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":17:7:17:16|Synthesizing work.latch_9334.rtl.
Post processing for work.latch_9334.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q6; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q5; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q4; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q7; possible missing assignment in an if or case statement.
Post processing for work.soft_switches_c00x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl":17:7:17:28|Synthesizing work.mmu_soft_switches_c08x.rtl.
Post processing for work.mmu_soft_switches_c08x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":16:7:16:17|Synthesizing work.dev_decoder.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LS138.vhdl":18:7:18:11|Synthesizing work.ls138.rtl.
Post processing for work.ls138.rtl
Post processing for work.dev_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl":17:7:17:14|Synthesizing work.mmu_mpon.rtl.
Post processing for work.mmu_mpon.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl":16:7:16:22|Synthesizing work.mmu_addr_decoder.rtl.
Post processing for work.mmu_addr_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl":21:7:21:19|Synthesizing work.mmu_hold_time.rtl.
Post processing for work.mmu_hold_time.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":17:7:17:22|Synthesizing work.delay_oscillator.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Unbound component SB_HFOSC mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Synthesizing work.sb_hfosc.syn_black_box.
Post processing for work.sb_hfosc.syn_black_box
Post processing for work.delay_oscillator.rtl
Post processing for work.mmu.rtl
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input dout1 of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input clockenable of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input latchinputvalue of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input inputclk of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input outputclk of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input dout1 of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input clockenable of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input latchinputvalue of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input inputclk of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input outputclk of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input dout1 of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input clockenable of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input latchinputvalue of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input inputclk of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input outputclk of instance U_ROMEN1_N is floating
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 15 to 8 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 3 to 0 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":27:8:27:12|Input PHI_0 is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:01:58 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:01:59 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:01:59 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\synwork\MMU_comp.srs changed - recompiling
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:02:00 2025

###########################################################]
Pre-mapping Report

# Sat Jan 11 14:02:00 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU_scck.rpt 
Printing clock  summary report in "C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance ITEXT (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance MIX (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN0 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN1 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN2 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN3 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_0 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_1 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q6 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q7 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist MMU

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                                        Clock                     Clock
Clock                                         Frequency     Period        Type                                                         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      20.830        inferred                                                     Autoconstr_clkgroup_0     10   
DRAM_HOLD_TIME|D_Q3_derived_clock             48.0 MHz      20.830        derived (from DELAY_OSCILLATOR|DELAY_CLK_inferred_clock)     Autoconstr_clkgroup_0     1    
MMU|PHI_0                                     284.8 MHz     3.511         inferred                                                     Autoconstr_clkgroup_1     22   
System                                        1.0 MHz       1000.000      system                                                       system_clkgroup           0    
======================================================================================================================================================================

@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock which controls 10 sequential elements including U_MMU_HOLD_TIME.D_PHI_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock MMU|PHI_0 which controls 22 sequential elements including U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 14:02:00 2025

###########################################################]
Map & Optimize Report

# Sat Jan 11 14:02:00 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@A: BN321 |Found multiple drivers on net ROMEN1_N_INT (in view: work.MMU(rtl)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net ROMEN1_N_INT (in view: work.MMU(rtl)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:OUT inst:U_MMU_ROMEN.ROMEN1_N of PrimLib.or(prim)
Connection 2: Direction is (Output ) pin:DIN0 inst:U_ROMEN1_N of work.SB_IO_OD(syn_black_box)
@E: BN314 :"c:\dev\apple_iie_mmu_3v3\firmware\custom\mmu.vhdl":17:7:17:9|Net ROMEN1_N_INT (in view: work.MMU(rtl)) has multiple drivers 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 14:02:00 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Sat Jan 11 14:03:33 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
VHDL syntax check successful!
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Synthesizing work.mmu.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Unbound component SB_IO_OD mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Synthesizing work.sb_io_od.syn_black_box.
Post processing for work.sb_io_od.syn_black_box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl":17:7:17:12|Synthesizing work.mmu_ra.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":16:7:16:12|Synthesizing work.ra_mux.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl":21:7:21:20|Synthesizing work.dram_hold_time.rtl.
Post processing for work.dram_hold_time.rtl
Post processing for work.ra_mux.rtl
@W: CL113 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":66:8:66:9|Feedback mux created for signal RA_ENABLE_N. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
Post processing for work.mmu_ra.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl":17:7:17:13|Synthesizing work.mmu_kbd.rtl.
Post processing for work.mmu_kbd.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl":17:7:17:14|Synthesizing work.mmu_en80.rtl.
Post processing for work.mmu_en80.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl":16:7:16:13|Synthesizing work.mmu_md7.rtl.
Post processing for work.mmu_md7.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl":17:7:17:15|Synthesizing work.mmu_romen.rtl.
Post processing for work.mmu_romen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl":17:7:17:15|Synthesizing work.mmu_rw245.rtl.
Post processing for work.mmu_rw245.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl":17:7:17:17|Synthesizing work.mmu_cxxxout.rtl.
Post processing for work.mmu_cxxxout.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":17:7:17:19|Synthesizing work.mmu_internals.rtl.
Post processing for work.mmu_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":51:8:51:9|Latch generated from process for signal INTC8EN_INT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":18:7:18:15|Synthesizing work.mmu_casen.rtl.
Post processing for work.mmu_casen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl":17:7:17:15|Synthesizing work.mmu_selmb.rtl.
Post processing for work.mmu_selmb.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":17:7:17:22|Synthesizing work.common_internals.rtl.
Post processing for work.common_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_0; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":16:7:16:24|Synthesizing work.soft_switches_c05x.rtl.
Post processing for work.soft_switches_c05x.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal PG2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal HIRES; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal MIX; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal ITEXT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl":18:7:18:24|Synthesizing work.soft_switches_c00x.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":17:7:17:16|Synthesizing work.latch_9334.rtl.
Post processing for work.latch_9334.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q6; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q5; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q4; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q7; possible missing assignment in an if or case statement.
Post processing for work.soft_switches_c00x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl":17:7:17:28|Synthesizing work.mmu_soft_switches_c08x.rtl.
Post processing for work.mmu_soft_switches_c08x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":16:7:16:17|Synthesizing work.dev_decoder.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LS138.vhdl":18:7:18:11|Synthesizing work.ls138.rtl.
Post processing for work.ls138.rtl
Post processing for work.dev_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl":17:7:17:14|Synthesizing work.mmu_mpon.rtl.
Post processing for work.mmu_mpon.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl":16:7:16:22|Synthesizing work.mmu_addr_decoder.rtl.
Post processing for work.mmu_addr_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl":21:7:21:19|Synthesizing work.mmu_hold_time.rtl.
Post processing for work.mmu_hold_time.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":17:7:17:22|Synthesizing work.delay_oscillator.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Unbound component SB_HFOSC mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Synthesizing work.sb_hfosc.syn_black_box.
Post processing for work.sb_hfosc.syn_black_box
Post processing for work.delay_oscillator.rtl
Post processing for work.mmu.rtl
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input dout1 of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input clockenable of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input latchinputvalue of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input inputclk of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:14|Input outputclk of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input dout1 of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input clockenable of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input latchinputvalue of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input inputclk of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:8|Input outputclk of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input dout1 of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input clockenable of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input latchinputvalue of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input inputclk of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":648:4:648:13|Input outputclk of instance U_ROMEN1_N is floating
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 15 to 8 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 3 to 0 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":27:8:27:12|Input PHI_0 is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:03:33 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:03:33 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:03:33 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\synwork\MMU_comp.srs changed - recompiling
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:03:34 2025

###########################################################]
Pre-mapping Report

# Sat Jan 11 14:03:35 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU_scck.rpt 
Printing clock  summary report in "C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance ITEXT (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance MIX (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN0 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN1 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN2 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN3 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_0 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_1 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q6 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q7 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist MMU

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                                        Clock                     Clock
Clock                                         Frequency     Period        Type                                                         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      20.830        inferred                                                     Autoconstr_clkgroup_0     10   
DRAM_HOLD_TIME|D_Q3_derived_clock             48.0 MHz      20.830        derived (from DELAY_OSCILLATOR|DELAY_CLK_inferred_clock)     Autoconstr_clkgroup_0     1    
MMU|PHI_0                                     284.8 MHz     3.511         inferred                                                     Autoconstr_clkgroup_1     22   
System                                        1.0 MHz       1000.000      system                                                       system_clkgroup           0    
======================================================================================================================================================================

@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock which controls 10 sequential elements including U_MMU_HOLD_TIME.D_PHI_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock MMU|PHI_0 which controls 22 sequential elements including U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 14:03:35 2025

###########################################################]
Map & Optimize Report

# Sat Jan 11 14:03:35 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":50:8:50:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":41:8:41:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|User-specified initial value defined for instance U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":62:8:62:9|Removing sequential instance U_MMU_MPON.DELTA_01XX_N (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":51:8:51:9|Removing sequential instance U_MMU_MPON.M5_7 (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":43:8:43:9|Removing sequential instance U_MMU_MPON.M5_2 (in view: work.MMU(rtl)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.04ns		  98 /        21
   2		0h:00m:00s		    -0.04ns		  98 /        21

   3		0h:00m:00s		    -0.04ns		 105 /        21


   4		0h:00m:00s		    -0.04ns		 104 /        21
@A: BN291 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_soft_switches_c08x.vhdl":58:8:58:9|Boundary register U_MMU_SOFT_SWITCHES_C08X.BANK1 (in view: work.MMU(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"c:\dev\apple_iie_mmu_3v3\firmware\custom\mmu.vhdl":20:8:20:12|SB_GB inserted on the net PHI_0_c.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net PENIO_N
1) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (in view: work.MMU(rtl)), output net PENIO_N (in view: work.MMU(rtl))
    net        PENIO_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        PENIO_N
@W: BN137 :|Found combinational loop during mapping at net INTC300_N
2) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (in view: work.MMU(rtl)), output net INTC300_N (in view: work.MMU(rtl))
    net        INTC300_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        INTC300_N
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
3) instance UMMU_INTERNALS.INTC8EN_INT_latch (in view: work.MMU(rtl)), output net UMMU_INTERNALS.INTC8EN_INT (in view: work.MMU(rtl))
    net        UMMU_INTERNALS.INTC8EN_INT
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        UMMU_INTERNALS.INTC8EN_INT
@W: BN137 :|Found combinational loop during mapping at net ALTSTKZP
4) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (in view: work.MMU(rtl)), output net ALTSTKZP (in view: work.MMU(rtl))
    net        ALTSTKZP
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        ALTSTKZP
@W: BN137 :|Found combinational loop during mapping at net FLG2
5) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (in view: work.MMU(rtl)), output net FLG2 (in view: work.MMU(rtl))
    net        FLG2
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        FLG2
@W: BN137 :|Found combinational loop during mapping at net FLG1
6) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (in view: work.MMU(rtl)), output net FLG1 (in view: work.MMU(rtl))
    net        FLG1
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        FLG1
@W: BN137 :|Found combinational loop during mapping at net EN80VID
7) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (in view: work.MMU(rtl)), output net EN80VID (in view: work.MMU(rtl))
    net        EN80VID
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        EN80VID
@W: BN137 :|Found combinational loop during mapping at net HIRES
8) instance U_SOFT_SWITCHES_C05X.HIRES_latch (in view: work.MMU(rtl)), output net HIRES (in view: work.MMU(rtl))
    net        HIRES
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        HIRES
@W: BN137 :|Found combinational loop during mapping at net PG2
9) instance U_SOFT_SWITCHES_C05X.PG2_latch (in view: work.MMU(rtl)), output net PG2 (in view: work.MMU(rtl))
    net        PG2
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        PG2
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: MT611 :|Automatically generated clock DRAM_HOLD_TIME|D_Q3_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 10 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
7 instances converted, 11 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------
@K:CKID0002       PHI_0_ibuf          SB_IO                  10         U_MMU_SOFT_SWITCHES_C08X.WRPROT
=======================================================================================================
============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element                   Drive Element Type     Fanout     Sample Instance             Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       U_DELAY_OSCILLATOR.U_SB_HFOSC     SB_HFOSC               11         U_MMU_HOLD_TIME.D_PHI_0     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 141MB)

Writing Analyst data base C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\synwork\MMU_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
1) instance INTC8EN_INT_latch (in view: work.MMU_INTERNALS(netlist)), output net INTC8EN_INT (in view: work.MMU_INTERNALS(netlist))
    net        UMMU_INTERNALS.G_37
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_37
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.INTC300_N
2) instance Q5_latch (in view: work.LATCH_9334(netlist)), output net INTC300_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_36
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_36
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.PENIO_N
3) instance Q3_latch (in view: work.LATCH_9334(netlist)), output net PENIO_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_35
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_35
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
4) instance Q0_latch (in view: work.LATCH_9334(netlist)), output net EN80VID (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_41
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.HIRES
5) instance HIRES_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net HIRES (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_42
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        U_SOFT_SWITCHES_C05X.HIRES
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.ALTSTKZP
6) instance Q4_latch (in view: work.LATCH_9334(netlist)), output net ALTSTKZP (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_38
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_38
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG2
7) instance Q2_latch (in view: work.LATCH_9334(netlist)), output net FLG2 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_39
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_39
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG1
8) instance Q1_latch (in view: work.LATCH_9334(netlist)), output net FLG1 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_40
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_40
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.PG2
9) instance PG2_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net PG2 (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_43
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        U_SOFT_SWITCHES_C05X.PG2
End of loops
@W: MT246 :"c:\dev\apple_iie_mmu_3v3\firmware\custom\mmu.vhdl":683:4:683:14|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock MMU|PHI_0 with period 5.65ns. Please declare a user-defined clock on object "p:PHI_0"
@W: MT420 |Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:U_DELAY_OSCILLATOR.DELAY_CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jan 11 14:03:36 2025
#


Top view:               MMU
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -14.446

                                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      215.2 MHz     20.830        4.646         16.184     inferred     Autoconstr_clkgroup_0
MMU|PHI_0                                     177.0 MHz     150.4 MHz     5.650         6.648         -0.997     inferred     Autoconstr_clkgroup_1
System                                        1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
===================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  System                                     |  20.830      14.433   |  No paths    -      |  No paths    -      |  No paths    -    
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  |  20.830      16.184   |  No paths    -      |  No paths    -      |  No paths    -    
MMU|PHI_0                                  System                                     |  5.650       -14.446  |  No paths    -      |  No paths    -      |  No paths    -    
MMU|PHI_0                                  MMU|PHI_0                                  |  5.650       -0.997   |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DELAY_OSCILLATOR|DELAY_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                                       Arrival           
Instance                                                          Reference                                     Type        Pin     Net                          Time        Slack 
                                                                  Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.D_PHI_0                                           DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_PHI_0                      0.796       14.433
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N                                   DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFFR     Q       RA_ENABLE_N                  0.796       16.184
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3                         0.796       16.215
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3_0                       0.796       16.308
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[0]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[0]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[1]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[2]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[0]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       Q3_SHIFT_REGISTER[0]         0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[0]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       SHIFT_REGISTER[0]            0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       SHIFT_REGISTER[1]            0.796       17.311
===================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                  Starting                                                                                          Required           
Instance                                                          Reference                                     Type         Pin       Net                          Time         Slack 
                                                                  Clock                                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_ROMEN1_N                                                        DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_IO_OD     DOUT0     ROMEN1_N_INT_0_i             20.830       14.433
U_MMU_HOLD_TIME.D_PHI_0                                           DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         SHIFT_REGISTER[1]            20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         D_Q3_0                       20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_RAS_N                      DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         PRAS_N_SHIFT_REGISTER[2]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         PRAS_N_SHIFT_REGISTER[0]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         PRAS_N_SHIFT_REGISTER[1]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         Q3_SHIFT_REGISTER[0]         20.675       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         SHIFT_REGISTER[0]            20.675       17.311
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         20.830

    - Propagation time:                      6.396
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 14.433

    Number of logic level(s):                1
    Starting point:                          U_MMU_HOLD_TIME.D_PHI_0 / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            DELAY_OSCILLATOR|DELAY_CLK_inferred_clock [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                           Pin       Pin               Arrival     No. of    
Name                        Type         Name      Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.D_PHI_0     SB_DFF       Q         Out     0.796     0.796       -         
D_PHI_0                     Net          -         -       1.599     -           2         
U_MMU_ROMEN.g0_2            SB_LUT4      I0        In      -         2.395       -         
U_MMU_ROMEN.g0_2            SB_LUT4      O         Out     0.661     3.056       -         
ROMEN1_N_INT_0_i            Net          -         -       3.340     -           1         
U_ROMEN1_N                  SB_IO_OD     DOUT0     In      -         6.396       -         
===========================================================================================
Total path delay (propagation time + setup) of 6.396 is 1.457(22.8%) logic and 4.939(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MMU|PHI_0
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                           Arrival            
Instance                                 Reference     Type        Pin     Net              Time        Slack  
                                         Clock                                                                 
---------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF      Q       M5               0.796       -14.446
U_MMU_MPON.DELTA_01XX_N_ret              MMU|PHI_0     SB_DFF      Q       MPON_N_0_9_0     0.796       -12.414
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS     Q       BANK2            0.796       -4.532 
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR     Q       RDRAM            0.796       -2.572 
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS     Q       RDROM            0.796       -2.572 
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR     Q       OUT_FST_ACC      0.796       -0.997 
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN        MMU|PHI_0     SB_DFFS     Q       OUT_WREN         0.796       -0.925 
U_MMU_SOFT_SWITCHES_C08X.WRPROT          MMU|PHI_0     SB_DFFR     Q       WRPROT           0.796       1.128  
U_MMU_MPON.M5_0                          MMU|PHI_0     SB_DFF      Q       M5_0             0.796       2.132  
===============================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                  Required            
Instance                                 Reference     Type         Pin       Net                  Time         Slack  
                                         Clock                                                                         
-----------------------------------------------------------------------------------------------------------------------
U_ROMEN1_N                               MMU|PHI_0     SB_IO_OD     DOUT0     ROMEN1_N_INT_0_i     5.650        -14.446
U_MD7                                    MMU|PHI_0     SB_IO_OD     DOUT0     UNGATED_MD7          5.650        -12.217
U_MMU_SOFT_SWITCHES_C08X.WRPROT          MMU|PHI_0     SB_DFFR      D         WRPROT_0             5.495        -0.997 
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN        MMU|PHI_0     SB_DFFS      D         OUT_WREN_0           5.495        -0.956 
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS      D         BANK2_0              5.495        1.004  
U_MMU_MPON.DELTA_01XX_N_ret              MMU|PHI_0     SB_DFF       D         MPON_N_0_9_reti      5.495        1.035  
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR      D         OUT_FST_ACC_0        5.495        1.035  
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR      D         RDRAM_0              5.495        1.128  
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS      D         RDROM_0              5.495        1.128  
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF       D         M5_0                 5.495        2.132  
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      20.097
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -14.446

    Number of logic level(s):                8
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                        Pin       Pin               Arrival     No. of    
Name                                     Type         Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                            SB_DFF       Q         Out     0.796     0.796       -         
M5                                       Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                   SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                   SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                          Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                   SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                   SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                          Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                 Net          -         -       1.371     -           18        
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      I1        In      -         8.317       -         
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      O         Out     0.589     8.906       -         
N_61                                     Net          -         -       1.371     -           1         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      I0        In      -         10.277      -         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      O         Out     0.661     10.938      -         
INTC8EN_INT                              Net          -         -       1.371     -           4         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      I2        In      -         12.309      -         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      O         Out     0.558     12.868      -         
N_8                                      Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      I1        In      -         14.239      -         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      O         Out     0.589     14.828      -         
N_9_0                                    Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_2                         SB_LUT4      I1        In      -         16.199      -         
U_MMU_ROMEN.g0_2                         SB_LUT4      O         Out     0.558     16.757      -         
ROMEN1_N_INT_0_i                         Net          -         -       3.340     -           1         
U_ROMEN1_N                               SB_IO_OD     DOUT0     In      -         20.097      -         
========================================================================================================
Total path delay (propagation time + setup) of 20.097 is 5.561(27.7%) logic and 14.536(72.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      18.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.414

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.DELTA_01XX_N_ret / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                        Pin       Pin               Arrival     No. of    
Name                                     Type         Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U_MMU_MPON.DELTA_01XX_N_ret              SB_DFF       Q         Out     0.796     0.796       -         
MPON_N_0_9_0                             Net          -         -       1.599     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI2HQP      SB_LUT4      I2        In      -         2.395       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI2HQP      SB_LUT4      O         Out     0.558     2.953       -         
MPON_N_0_a2_4_2                          Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      I1        In      -         4.324       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      O         Out     0.589     4.913       -         
MPON_N_0                                 Net          -         -       1.371     -           18        
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      I1        In      -         6.284       -         
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      O         Out     0.589     6.873       -         
N_61                                     Net          -         -       1.371     -           1         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      I0        In      -         8.244       -         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      O         Out     0.661     8.906       -         
INTC8EN_INT                              Net          -         -       1.371     -           4         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      I2        In      -         10.277      -         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      O         Out     0.558     10.835      -         
N_8                                      Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      I1        In      -         12.206      -         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      O         Out     0.589     12.795      -         
N_9_0                                    Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_2                         SB_LUT4      I1        In      -         14.166      -         
U_MMU_ROMEN.g0_2                         SB_LUT4      O         Out     0.558     14.724      -         
ROMEN1_N_INT_0_i                         Net          -         -       3.340     -           1         
U_ROMEN1_N                               SB_IO_OD     DOUT0     In      -         18.064      -         
========================================================================================================
Total path delay (propagation time + setup) of 18.064 is 4.899(27.1%) logic and 13.165(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      17.930
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.280

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                                       Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                                       Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      I3        In      -         8.317       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      O         Out     0.424     8.741       -         
INTC300_N                                             Net          -         -       1.371     -           6         
U_MMU_ROMEN.g0_i_o3_0                                 SB_LUT4      I1        In      -         10.111      -         
U_MMU_ROMEN.g0_i_o3_0                                 SB_LUT4      O         Out     0.589     10.701      -         
N_8                                                   Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_i_m3                                   SB_LUT4      I1        In      -         12.072      -         
U_MMU_ROMEN.g0_i_m3                                   SB_LUT4      O         Out     0.589     12.661      -         
N_9_0                                                 Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_2                                      SB_LUT4      I1        In      -         14.032      -         
U_MMU_ROMEN.g0_2                                      SB_LUT4      O         Out     0.558     14.590      -         
ROMEN1_N_INT_0_i                                      Net          -         -       3.340     -           1         
U_ROMEN1_N                                            SB_IO_OD     DOUT0     In      -         17.930      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.930 is 4.765(26.6%) logic and 13.165(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      17.868
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.217

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                                       Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                                       Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      I3        In      -         8.317       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      O         Out     0.424     8.741       -         
INTC300_N                                             Net          -         -       1.371     -           6         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4                      SB_LUT4      I1        In      -         10.111      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4                      SB_LUT4      O         Out     0.558     10.670      -         
N_4                                                   Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      I1        In      -         12.041      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      O         Out     0.558     12.599      -         
N_8_0                                                 Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      I1        In      -         13.970      -         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      O         Out     0.558     14.528      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         17.868      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.868 is 4.703(26.3%) logic and 13.165(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      17.826
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.176

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                                       Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                                       Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      I3        In      -         8.317       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      O         Out     0.424     8.741       -         
FLG1                                                  Net          -         -       1.371     -           3         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4_1                    SB_LUT4      I2        In      -         10.111      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4_1                    SB_LUT4      O         Out     0.558     10.670      -         
N_6                                                   Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      I2        In      -         12.041      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      O         Out     0.517     12.557      -         
N_8_0                                                 Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      I1        In      -         13.928      -         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      O         Out     0.558     14.486      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         17.826      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.826 is 4.662(26.1%) logic and 13.165(73.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

---------------------------------------
Resource Usage Report for MMU 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             19 uses
SB_DFF          13 uses
SB_DFFER        1 use
SB_DFFR         4 uses
SB_DFFS         3 uses
SB_GB           1 use
SB_HFOSC        1 use
SB_IO_OD        3 uses
VCC             19 uses
SB_LUT4         119 uses

I/O ports: 38
I/O primitives: 38
SB_IO          38 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (2%)
Total load per clock:
   DELAY_OSCILLATOR|DELAY_CLK_inferred_clock: 11
   MMU|PHI_0: 1

@S |Mapping Summary:
Total  LUTs: 119 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 119 = 119 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 14:03:36 2025

###########################################################]


Synthesis exit by 0.
Current Implementation MMU_Implmnt its sbt path: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt
MMU_Implmnt: newer file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist" "-pSG48" "-yC:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/sbt/constraint/MMU_pcf_sbt.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf...
Parsing edif file: C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/sbt/constraint/MMU_pcf_sbt.pcf ...
start to read sdc/scf file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.scf
sdc_reader OK C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.scf
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance U_DELAY_OSCILLATOR.U_SB_HFOSC. default value (0) is added.
Stored edif netlist at C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU...
net ROMEN1_N_c has2 instterms
Error: Illegal Connection: Pin 'PACKAGEPIN' of instance 'U_ROMEN1_N' of type 'SB_IO_OD' should be connected to only one top module port. It is connected to the following terminals : 
ROMEN1_N_obuf/DOUT0
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Sat Jan 11 14:06:31 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
VHDL syntax check successful!
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Synthesizing work.mmu.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Unbound component SB_IO_OD mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Synthesizing work.sb_io_od.syn_black_box.
Post processing for work.sb_io_od.syn_black_box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl":17:7:17:12|Synthesizing work.mmu_ra.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":16:7:16:12|Synthesizing work.ra_mux.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl":21:7:21:20|Synthesizing work.dram_hold_time.rtl.
Post processing for work.dram_hold_time.rtl
Post processing for work.ra_mux.rtl
@W: CL113 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":66:8:66:9|Feedback mux created for signal RA_ENABLE_N. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
Post processing for work.mmu_ra.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl":17:7:17:13|Synthesizing work.mmu_kbd.rtl.
Post processing for work.mmu_kbd.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl":17:7:17:14|Synthesizing work.mmu_en80.rtl.
Post processing for work.mmu_en80.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl":16:7:16:13|Synthesizing work.mmu_md7.rtl.
Post processing for work.mmu_md7.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl":17:7:17:15|Synthesizing work.mmu_romen.rtl.
Post processing for work.mmu_romen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl":17:7:17:15|Synthesizing work.mmu_rw245.rtl.
Post processing for work.mmu_rw245.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl":17:7:17:17|Synthesizing work.mmu_cxxxout.rtl.
Post processing for work.mmu_cxxxout.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":17:7:17:19|Synthesizing work.mmu_internals.rtl.
Post processing for work.mmu_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":51:8:51:9|Latch generated from process for signal INTC8EN_INT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":18:7:18:15|Synthesizing work.mmu_casen.rtl.
Post processing for work.mmu_casen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl":17:7:17:15|Synthesizing work.mmu_selmb.rtl.
Post processing for work.mmu_selmb.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":17:7:17:22|Synthesizing work.common_internals.rtl.
Post processing for work.common_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_0; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":16:7:16:24|Synthesizing work.soft_switches_c05x.rtl.
Post processing for work.soft_switches_c05x.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal PG2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal HIRES; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal MIX; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal ITEXT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl":18:7:18:24|Synthesizing work.soft_switches_c00x.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":17:7:17:16|Synthesizing work.latch_9334.rtl.
Post processing for work.latch_9334.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q6; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q5; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q4; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q7; possible missing assignment in an if or case statement.
Post processing for work.soft_switches_c00x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl":17:7:17:28|Synthesizing work.mmu_soft_switches_c08x.rtl.
Post processing for work.mmu_soft_switches_c08x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":16:7:16:17|Synthesizing work.dev_decoder.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LS138.vhdl":18:7:18:11|Synthesizing work.ls138.rtl.
Post processing for work.ls138.rtl
Post processing for work.dev_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl":17:7:17:14|Synthesizing work.mmu_mpon.rtl.
Post processing for work.mmu_mpon.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl":16:7:16:22|Synthesizing work.mmu_addr_decoder.rtl.
Post processing for work.mmu_addr_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl":21:7:21:19|Synthesizing work.mmu_hold_time.rtl.
Post processing for work.mmu_hold_time.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":17:7:17:22|Synthesizing work.delay_oscillator.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Unbound component SB_HFOSC mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Synthesizing work.sb_hfosc.syn_black_box.
Post processing for work.sb_hfosc.syn_black_box
Post processing for work.delay_oscillator.rtl
Post processing for work.mmu.rtl
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:13|Input dout1 of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:13|Input clockenable of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:13|Input latchinputvalue of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:13|Input inputclk of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:13|Input outputclk of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:14|Input dout1 of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:14|Input clockenable of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:14|Input latchinputvalue of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:14|Input inputclk of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:14|Input outputclk of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:8|Input dout1 of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:8|Input clockenable of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:8|Input latchinputvalue of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:8|Input inputclk of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:8|Input outputclk of instance U_MD7 is floating
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 15 to 8 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 3 to 0 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":27:8:27:12|Input PHI_0 is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:06:32 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:06:32 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:06:32 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\synwork\MMU_comp.srs changed - recompiling
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:06:33 2025

###########################################################]
Pre-mapping Report

# Sat Jan 11 14:06:33 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU_scck.rpt 
Printing clock  summary report in "C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance ITEXT (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance MIX (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN0 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN1 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN2 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN3 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_0 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_1 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q6 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q7 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist MMU

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                                        Clock                     Clock
Clock                                         Frequency     Period        Type                                                         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      20.830        inferred                                                     Autoconstr_clkgroup_0     10   
DRAM_HOLD_TIME|D_Q3_derived_clock             48.0 MHz      20.830        derived (from DELAY_OSCILLATOR|DELAY_CLK_inferred_clock)     Autoconstr_clkgroup_0     1    
MMU|PHI_0                                     284.8 MHz     3.511         inferred                                                     Autoconstr_clkgroup_1     22   
System                                        1.0 MHz       1000.000      system                                                       system_clkgroup           0    
======================================================================================================================================================================

@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock which controls 10 sequential elements including U_MMU_HOLD_TIME.D_PHI_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock MMU|PHI_0 which controls 22 sequential elements including U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 14:06:33 2025

###########################################################]
Map & Optimize Report

# Sat Jan 11 14:06:33 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":50:8:50:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":41:8:41:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|User-specified initial value defined for instance U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":62:8:62:9|Removing sequential instance U_MMU_MPON.DELTA_01XX_N (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":51:8:51:9|Removing sequential instance U_MMU_MPON.M5_7 (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":43:8:43:9|Removing sequential instance U_MMU_MPON.M5_2 (in view: work.MMU(rtl)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.04ns		  98 /        21
   2		0h:00m:00s		    -0.04ns		  98 /        21

   3		0h:00m:00s		    -0.04ns		 105 /        21


   4		0h:00m:00s		    -0.04ns		 104 /        21
@A: BN291 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_soft_switches_c08x.vhdl":58:8:58:9|Boundary register U_MMU_SOFT_SWITCHES_C08X.BANK1 (in view: work.MMU(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"c:\dev\apple_iie_mmu_3v3\firmware\custom\mmu.vhdl":20:8:20:12|SB_GB inserted on the net PHI_0_c.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net PENIO_N
1) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (in view: work.MMU(rtl)), output net PENIO_N (in view: work.MMU(rtl))
    net        PENIO_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        PENIO_N
@W: BN137 :|Found combinational loop during mapping at net INTC300_N
2) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (in view: work.MMU(rtl)), output net INTC300_N (in view: work.MMU(rtl))
    net        INTC300_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        INTC300_N
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
3) instance UMMU_INTERNALS.INTC8EN_INT_latch (in view: work.MMU(rtl)), output net UMMU_INTERNALS.INTC8EN_INT (in view: work.MMU(rtl))
    net        UMMU_INTERNALS.INTC8EN_INT
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        UMMU_INTERNALS.INTC8EN_INT
@W: BN137 :|Found combinational loop during mapping at net ALTSTKZP
4) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (in view: work.MMU(rtl)), output net ALTSTKZP (in view: work.MMU(rtl))
    net        ALTSTKZP
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        ALTSTKZP
@W: BN137 :|Found combinational loop during mapping at net FLG2
5) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (in view: work.MMU(rtl)), output net FLG2 (in view: work.MMU(rtl))
    net        FLG2
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        FLG2
@W: BN137 :|Found combinational loop during mapping at net FLG1
6) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (in view: work.MMU(rtl)), output net FLG1 (in view: work.MMU(rtl))
    net        FLG1
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        FLG1
@W: BN137 :|Found combinational loop during mapping at net EN80VID
7) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (in view: work.MMU(rtl)), output net EN80VID (in view: work.MMU(rtl))
    net        EN80VID
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        EN80VID
@W: BN137 :|Found combinational loop during mapping at net HIRES
8) instance U_SOFT_SWITCHES_C05X.HIRES_latch (in view: work.MMU(rtl)), output net HIRES (in view: work.MMU(rtl))
    net        HIRES
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        HIRES
@W: BN137 :|Found combinational loop during mapping at net PG2
9) instance U_SOFT_SWITCHES_C05X.PG2_latch (in view: work.MMU(rtl)), output net PG2 (in view: work.MMU(rtl))
    net        PG2
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        PG2
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: MT611 :|Automatically generated clock DRAM_HOLD_TIME|D_Q3_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 10 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
7 instances converted, 11 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------
@K:CKID0002       PHI_0_ibuf          SB_IO                  10         U_MMU_SOFT_SWITCHES_C08X.WRPROT
=======================================================================================================
============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element                   Drive Element Type     Fanout     Sample Instance             Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       U_DELAY_OSCILLATOR.U_SB_HFOSC     SB_HFOSC               11         U_MMU_HOLD_TIME.D_PHI_0     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 141MB)

Writing Analyst data base C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\synwork\MMU_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
1) instance INTC8EN_INT_latch (in view: work.MMU_INTERNALS(netlist)), output net INTC8EN_INT (in view: work.MMU_INTERNALS(netlist))
    net        UMMU_INTERNALS.G_37
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_37
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.INTC300_N
2) instance Q5_latch (in view: work.LATCH_9334(netlist)), output net INTC300_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_36
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_36
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.PENIO_N
3) instance Q3_latch (in view: work.LATCH_9334(netlist)), output net PENIO_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_35
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_35
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
4) instance Q0_latch (in view: work.LATCH_9334(netlist)), output net EN80VID (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_41
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.HIRES
5) instance HIRES_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net HIRES (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_42
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        U_SOFT_SWITCHES_C05X.HIRES
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.ALTSTKZP
6) instance Q4_latch (in view: work.LATCH_9334(netlist)), output net ALTSTKZP (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_38
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_38
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG2
7) instance Q2_latch (in view: work.LATCH_9334(netlist)), output net FLG2 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_39
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_39
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG1
8) instance Q1_latch (in view: work.LATCH_9334(netlist)), output net FLG1 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_40
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_40
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.PG2
9) instance PG2_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net PG2 (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_43
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        U_SOFT_SWITCHES_C05X.PG2
End of loops
@W: MT246 :"c:\dev\apple_iie_mmu_3v3\firmware\custom\mmu.vhdl":683:4:683:13|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock MMU|PHI_0 with period 5.65ns. Please declare a user-defined clock on object "p:PHI_0"
@W: MT420 |Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:U_DELAY_OSCILLATOR.DELAY_CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jan 11 14:06:34 2025
#


Top view:               MMU
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -14.446

                                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      215.2 MHz     20.830        4.646         16.184     inferred     Autoconstr_clkgroup_0
MMU|PHI_0                                     177.0 MHz     150.4 MHz     5.650         6.648         -0.997     inferred     Autoconstr_clkgroup_1
System                                        1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
===================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  System                                     |  20.830      14.433   |  No paths    -      |  No paths    -      |  No paths    -    
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  |  20.830      16.184   |  No paths    -      |  No paths    -      |  No paths    -    
MMU|PHI_0                                  System                                     |  5.650       -14.446  |  No paths    -      |  No paths    -      |  No paths    -    
MMU|PHI_0                                  MMU|PHI_0                                  |  5.650       -0.997   |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DELAY_OSCILLATOR|DELAY_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                                       Arrival           
Instance                                                          Reference                                     Type        Pin     Net                          Time        Slack 
                                                                  Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.D_PHI_0                                           DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_PHI_0                      0.796       14.433
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N                                   DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFFR     Q       RA_ENABLE_N                  0.796       16.184
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3                         0.796       16.215
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3_0                       0.796       16.308
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[0]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[0]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[1]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[2]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[0]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       Q3_SHIFT_REGISTER[0]         0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[0]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       SHIFT_REGISTER[0]            0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       SHIFT_REGISTER[1]            0.796       17.311
===================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                  Starting                                                                                          Required           
Instance                                                          Reference                                     Type         Pin       Net                          Time         Slack 
                                                                  Clock                                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_ROMEN1_N                                                        DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_IO_OD     DOUT0     ROMEN1_N_INT_0_i             20.830       14.433
U_MMU_HOLD_TIME.D_PHI_0                                           DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         SHIFT_REGISTER[1]            20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         D_Q3_0                       20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_RAS_N                      DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         PRAS_N_SHIFT_REGISTER[2]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         PRAS_N_SHIFT_REGISTER[0]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         PRAS_N_SHIFT_REGISTER[1]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         Q3_SHIFT_REGISTER[0]         20.675       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         SHIFT_REGISTER[0]            20.675       17.311
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         20.830

    - Propagation time:                      6.396
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 14.433

    Number of logic level(s):                1
    Starting point:                          U_MMU_HOLD_TIME.D_PHI_0 / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            DELAY_OSCILLATOR|DELAY_CLK_inferred_clock [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                           Pin       Pin               Arrival     No. of    
Name                        Type         Name      Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.D_PHI_0     SB_DFF       Q         Out     0.796     0.796       -         
D_PHI_0                     Net          -         -       1.599     -           2         
U_MMU_ROMEN.g0_2            SB_LUT4      I0        In      -         2.395       -         
U_MMU_ROMEN.g0_2            SB_LUT4      O         Out     0.661     3.056       -         
ROMEN1_N_INT_0_i            Net          -         -       3.340     -           1         
U_ROMEN1_N                  SB_IO_OD     DOUT0     In      -         6.396       -         
===========================================================================================
Total path delay (propagation time + setup) of 6.396 is 1.457(22.8%) logic and 4.939(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MMU|PHI_0
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                           Arrival            
Instance                                 Reference     Type        Pin     Net              Time        Slack  
                                         Clock                                                                 
---------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF      Q       M5               0.796       -14.446
U_MMU_MPON.DELTA_01XX_N_ret              MMU|PHI_0     SB_DFF      Q       MPON_N_0_9_0     0.796       -12.414
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS     Q       BANK2            0.796       -4.532 
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR     Q       RDRAM            0.796       -2.572 
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS     Q       RDROM            0.796       -2.572 
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR     Q       OUT_FST_ACC      0.796       -0.997 
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN        MMU|PHI_0     SB_DFFS     Q       OUT_WREN         0.796       -0.925 
U_MMU_SOFT_SWITCHES_C08X.WRPROT          MMU|PHI_0     SB_DFFR     Q       WRPROT           0.796       1.128  
U_MMU_MPON.M5_0                          MMU|PHI_0     SB_DFF      Q       M5_0             0.796       2.132  
===============================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                  Required            
Instance                                 Reference     Type         Pin       Net                  Time         Slack  
                                         Clock                                                                         
-----------------------------------------------------------------------------------------------------------------------
U_ROMEN1_N                               MMU|PHI_0     SB_IO_OD     DOUT0     ROMEN1_N_INT_0_i     5.650        -14.446
U_MD7                                    MMU|PHI_0     SB_IO_OD     DOUT0     UNGATED_MD7          5.650        -12.217
U_MMU_SOFT_SWITCHES_C08X.WRPROT          MMU|PHI_0     SB_DFFR      D         WRPROT_0             5.495        -0.997 
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN        MMU|PHI_0     SB_DFFS      D         OUT_WREN_0           5.495        -0.956 
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS      D         BANK2_0              5.495        1.004  
U_MMU_MPON.DELTA_01XX_N_ret              MMU|PHI_0     SB_DFF       D         MPON_N_0_9_reti      5.495        1.035  
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR      D         OUT_FST_ACC_0        5.495        1.035  
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR      D         RDRAM_0              5.495        1.128  
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS      D         RDROM_0              5.495        1.128  
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF       D         M5_0                 5.495        2.132  
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      20.097
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -14.446

    Number of logic level(s):                8
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                        Pin       Pin               Arrival     No. of    
Name                                     Type         Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                            SB_DFF       Q         Out     0.796     0.796       -         
M5                                       Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                   SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                   SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                          Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                   SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                   SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                          Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                 Net          -         -       1.371     -           18        
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      I1        In      -         8.317       -         
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      O         Out     0.589     8.906       -         
N_61                                     Net          -         -       1.371     -           1         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      I0        In      -         10.277      -         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      O         Out     0.661     10.938      -         
INTC8EN_INT                              Net          -         -       1.371     -           4         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      I2        In      -         12.309      -         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      O         Out     0.558     12.868      -         
N_8                                      Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      I1        In      -         14.239      -         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      O         Out     0.589     14.828      -         
N_9_0                                    Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_2                         SB_LUT4      I1        In      -         16.199      -         
U_MMU_ROMEN.g0_2                         SB_LUT4      O         Out     0.558     16.757      -         
ROMEN1_N_INT_0_i                         Net          -         -       3.340     -           1         
U_ROMEN1_N                               SB_IO_OD     DOUT0     In      -         20.097      -         
========================================================================================================
Total path delay (propagation time + setup) of 20.097 is 5.561(27.7%) logic and 14.536(72.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      18.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.414

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.DELTA_01XX_N_ret / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                        Pin       Pin               Arrival     No. of    
Name                                     Type         Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U_MMU_MPON.DELTA_01XX_N_ret              SB_DFF       Q         Out     0.796     0.796       -         
MPON_N_0_9_0                             Net          -         -       1.599     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI2HQP      SB_LUT4      I2        In      -         2.395       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI2HQP      SB_LUT4      O         Out     0.558     2.953       -         
MPON_N_0_a2_4_2                          Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      I1        In      -         4.324       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      O         Out     0.589     4.913       -         
MPON_N_0                                 Net          -         -       1.371     -           18        
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      I1        In      -         6.284       -         
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      O         Out     0.589     6.873       -         
N_61                                     Net          -         -       1.371     -           1         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      I0        In      -         8.244       -         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      O         Out     0.661     8.906       -         
INTC8EN_INT                              Net          -         -       1.371     -           4         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      I2        In      -         10.277      -         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      O         Out     0.558     10.835      -         
N_8                                      Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      I1        In      -         12.206      -         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      O         Out     0.589     12.795      -         
N_9_0                                    Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_2                         SB_LUT4      I1        In      -         14.166      -         
U_MMU_ROMEN.g0_2                         SB_LUT4      O         Out     0.558     14.724      -         
ROMEN1_N_INT_0_i                         Net          -         -       3.340     -           1         
U_ROMEN1_N                               SB_IO_OD     DOUT0     In      -         18.064      -         
========================================================================================================
Total path delay (propagation time + setup) of 18.064 is 4.899(27.1%) logic and 13.165(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      17.930
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.280

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                                       Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                                       Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      I3        In      -         8.317       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      O         Out     0.424     8.741       -         
INTC300_N                                             Net          -         -       1.371     -           6         
U_MMU_ROMEN.g0_i_o3_0                                 SB_LUT4      I1        In      -         10.111      -         
U_MMU_ROMEN.g0_i_o3_0                                 SB_LUT4      O         Out     0.589     10.701      -         
N_8                                                   Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_i_m3                                   SB_LUT4      I1        In      -         12.072      -         
U_MMU_ROMEN.g0_i_m3                                   SB_LUT4      O         Out     0.589     12.661      -         
N_9_0                                                 Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_2                                      SB_LUT4      I1        In      -         14.032      -         
U_MMU_ROMEN.g0_2                                      SB_LUT4      O         Out     0.558     14.590      -         
ROMEN1_N_INT_0_i                                      Net          -         -       3.340     -           1         
U_ROMEN1_N                                            SB_IO_OD     DOUT0     In      -         17.930      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.930 is 4.765(26.6%) logic and 13.165(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      17.868
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.217

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                                       Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                                       Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      I3        In      -         8.317       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      O         Out     0.424     8.741       -         
INTC300_N                                             Net          -         -       1.371     -           6         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4                      SB_LUT4      I1        In      -         10.111      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4                      SB_LUT4      O         Out     0.558     10.670      -         
N_4                                                   Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      I1        In      -         12.041      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      O         Out     0.558     12.599      -         
N_8_0                                                 Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      I1        In      -         13.970      -         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      O         Out     0.558     14.528      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         17.868      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.868 is 4.703(26.3%) logic and 13.165(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      17.826
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.176

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                                       Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                                       Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      I3        In      -         8.317       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      O         Out     0.424     8.741       -         
FLG1                                                  Net          -         -       1.371     -           3         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4_1                    SB_LUT4      I2        In      -         10.111      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4_1                    SB_LUT4      O         Out     0.558     10.670      -         
N_6                                                   Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      I2        In      -         12.041      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      O         Out     0.517     12.557      -         
N_8_0                                                 Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      I1        In      -         13.928      -         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      O         Out     0.558     14.486      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         17.826      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.826 is 4.662(26.1%) logic and 13.165(73.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

---------------------------------------
Resource Usage Report for MMU 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             19 uses
SB_DFF          13 uses
SB_DFFER        1 use
SB_DFFR         4 uses
SB_DFFS         3 uses
SB_GB           1 use
SB_HFOSC        1 use
SB_IO_OD        3 uses
VCC             19 uses
SB_LUT4         119 uses

I/O ports: 38
I/O primitives: 38
SB_IO          38 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (2%)
Total load per clock:
   DELAY_OSCILLATOR|DELAY_CLK_inferred_clock: 11
   MMU|PHI_0: 1

@S |Mapping Summary:
Total  LUTs: 119 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 119 = 119 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 14:06:34 2025

###########################################################]


Synthesis exit by 0.
Current Implementation MMU_Implmnt its sbt path: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt
MMU_Implmnt: newer file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist" "-pSG48" "-yC:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/sbt/constraint/MMU_pcf_sbt.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf...
Parsing edif file: C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/sbt/constraint/MMU_pcf_sbt.pcf ...
start to read sdc/scf file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.scf
sdc_reader OK C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.scf
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance U_DELAY_OSCILLATOR.U_SB_HFOSC. default value (0) is added.
Stored edif netlist at C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU...
net ROMEN1_N_c has2 instterms
Error: Illegal Connection: Pin 'PACKAGEPIN' of instance 'U_ROMEN1_N' of type 'SB_IO_OD' should be connected to only one top module port. It is connected to the following terminals : 
ROMEN1_N_obuf/DOUT0
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Sat Jan 11 14:08:51 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
VHDL syntax check successful!
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Synthesizing work.mmu.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Unbound component SB_IO_OD mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Synthesizing work.sb_io_od.syn_black_box.
Post processing for work.sb_io_od.syn_black_box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl":17:7:17:12|Synthesizing work.mmu_ra.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":16:7:16:12|Synthesizing work.ra_mux.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl":21:7:21:20|Synthesizing work.dram_hold_time.rtl.
Post processing for work.dram_hold_time.rtl
Post processing for work.ra_mux.rtl
@W: CL113 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":66:8:66:9|Feedback mux created for signal RA_ENABLE_N. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
Post processing for work.mmu_ra.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl":17:7:17:13|Synthesizing work.mmu_kbd.rtl.
Post processing for work.mmu_kbd.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl":17:7:17:14|Synthesizing work.mmu_en80.rtl.
Post processing for work.mmu_en80.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl":16:7:16:13|Synthesizing work.mmu_md7.rtl.
Post processing for work.mmu_md7.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl":17:7:17:15|Synthesizing work.mmu_romen.rtl.
Post processing for work.mmu_romen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl":17:7:17:15|Synthesizing work.mmu_rw245.rtl.
Post processing for work.mmu_rw245.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl":17:7:17:17|Synthesizing work.mmu_cxxxout.rtl.
Post processing for work.mmu_cxxxout.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":17:7:17:19|Synthesizing work.mmu_internals.rtl.
Post processing for work.mmu_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":51:8:51:9|Latch generated from process for signal INTC8EN_INT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":18:7:18:15|Synthesizing work.mmu_casen.rtl.
Post processing for work.mmu_casen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl":17:7:17:15|Synthesizing work.mmu_selmb.rtl.
Post processing for work.mmu_selmb.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":17:7:17:22|Synthesizing work.common_internals.rtl.
Post processing for work.common_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_0; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":16:7:16:24|Synthesizing work.soft_switches_c05x.rtl.
Post processing for work.soft_switches_c05x.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal PG2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal HIRES; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal MIX; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal ITEXT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl":18:7:18:24|Synthesizing work.soft_switches_c00x.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":17:7:17:16|Synthesizing work.latch_9334.rtl.
Post processing for work.latch_9334.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q6; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q5; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q4; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q7; possible missing assignment in an if or case statement.
Post processing for work.soft_switches_c00x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl":17:7:17:28|Synthesizing work.mmu_soft_switches_c08x.rtl.
Post processing for work.mmu_soft_switches_c08x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":16:7:16:17|Synthesizing work.dev_decoder.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LS138.vhdl":18:7:18:11|Synthesizing work.ls138.rtl.
Post processing for work.ls138.rtl
Post processing for work.dev_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl":17:7:17:14|Synthesizing work.mmu_mpon.rtl.
Post processing for work.mmu_mpon.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl":16:7:16:22|Synthesizing work.mmu_addr_decoder.rtl.
Post processing for work.mmu_addr_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl":21:7:21:19|Synthesizing work.mmu_hold_time.rtl.
Post processing for work.mmu_hold_time.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":17:7:17:22|Synthesizing work.delay_oscillator.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Unbound component SB_HFOSC mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Synthesizing work.sb_hfosc.syn_black_box.
Post processing for work.sb_hfosc.syn_black_box
Post processing for work.delay_oscillator.rtl
Post processing for work.mmu.rtl
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:13|Input dout1 of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:13|Input clockenable of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:13|Input latchinputvalue of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:13|Input inputclk of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":683:4:683:13|Input outputclk of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:14|Input dout1 of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:14|Input clockenable of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:14|Input latchinputvalue of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:14|Input inputclk of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:14|Input outputclk of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:8|Input dout1 of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:8|Input clockenable of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:8|Input latchinputvalue of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:8|Input inputclk of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:8|Input outputclk of instance U_MD7 is floating
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 15 to 8 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 3 to 0 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":27:8:27:12|Input PHI_0 is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:08:51 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:08:51 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:08:51 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\synwork\MMU_comp.srs changed - recompiling
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:08:52 2025

###########################################################]
Pre-mapping Report

# Sat Jan 11 14:08:53 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU_scck.rpt 
Printing clock  summary report in "C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance ITEXT (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance MIX (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN0 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN1 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN2 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN3 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_0 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_1 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q6 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q7 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist MMU

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                                        Clock                     Clock
Clock                                         Frequency     Period        Type                                                         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      20.830        inferred                                                     Autoconstr_clkgroup_0     10   
DRAM_HOLD_TIME|D_Q3_derived_clock             48.0 MHz      20.830        derived (from DELAY_OSCILLATOR|DELAY_CLK_inferred_clock)     Autoconstr_clkgroup_0     1    
MMU|PHI_0                                     284.8 MHz     3.511         inferred                                                     Autoconstr_clkgroup_1     22   
System                                        1.0 MHz       1000.000      system                                                       system_clkgroup           0    
======================================================================================================================================================================

@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock which controls 10 sequential elements including U_MMU_HOLD_TIME.D_PHI_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock MMU|PHI_0 which controls 22 sequential elements including U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 14:08:53 2025

###########################################################]
Map & Optimize Report

# Sat Jan 11 14:08:53 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":50:8:50:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":41:8:41:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|User-specified initial value defined for instance U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":62:8:62:9|Removing sequential instance U_MMU_MPON.DELTA_01XX_N (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":51:8:51:9|Removing sequential instance U_MMU_MPON.M5_7 (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":43:8:43:9|Removing sequential instance U_MMU_MPON.M5_2 (in view: work.MMU(rtl)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.02ns		  93 /        21
   2		0h:00m:00s		    -0.02ns		  92 /        21

   3		0h:00m:00s		    -0.02ns		  92 /        21

@A: BN291 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_soft_switches_c08x.vhdl":58:8:58:9|Boundary register U_MMU_SOFT_SWITCHES_C08X.BANK1 (in view: work.MMU(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"c:\dev\apple_iie_mmu_3v3\firmware\custom\mmu.vhdl":20:8:20:12|SB_GB inserted on the net PHI_0_c.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net ALTSTKZP
1) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (in view: work.MMU(rtl)), output net ALTSTKZP (in view: work.MMU(rtl))
    net        ALTSTKZP
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        ALTSTKZP
@W: BN137 :|Found combinational loop during mapping at net FLG2
2) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (in view: work.MMU(rtl)), output net FLG2 (in view: work.MMU(rtl))
    net        FLG2
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        FLG2
@W: BN137 :|Found combinational loop during mapping at net FLG1
3) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (in view: work.MMU(rtl)), output net FLG1 (in view: work.MMU(rtl))
    net        FLG1
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        FLG1
@W: BN137 :|Found combinational loop during mapping at net INTC300_N
4) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (in view: work.MMU(rtl)), output net INTC300_N (in view: work.MMU(rtl))
    net        INTC300_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        INTC300_N
@W: BN137 :|Found combinational loop during mapping at net PENIO_N
5) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (in view: work.MMU(rtl)), output net PENIO_N (in view: work.MMU(rtl))
    net        PENIO_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        PENIO_N
@W: BN137 :|Found combinational loop during mapping at net EN80VID
6) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (in view: work.MMU(rtl)), output net EN80VID (in view: work.MMU(rtl))
    net        EN80VID
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        EN80VID
@W: BN137 :|Found combinational loop during mapping at net HIRES
7) instance U_SOFT_SWITCHES_C05X.HIRES_latch (in view: work.MMU(rtl)), output net HIRES (in view: work.MMU(rtl))
    net        HIRES
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        HIRES
@W: BN137 :|Found combinational loop during mapping at net PG2
8) instance U_SOFT_SWITCHES_C05X.PG2_latch (in view: work.MMU(rtl)), output net PG2 (in view: work.MMU(rtl))
    net        PG2
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        PG2
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
9) instance UMMU_INTERNALS.INTC8EN_INT_latch (in view: work.MMU(rtl)), output net UMMU_INTERNALS.INTC8EN_INT (in view: work.MMU(rtl))
    net        UMMU_INTERNALS.INTC8EN_INT
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        UMMU_INTERNALS.INTC8EN_INT
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)

@N: MT611 :|Automatically generated clock DRAM_HOLD_TIME|D_Q3_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 10 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
7 instances converted, 11 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------
@K:CKID0002       PHI_0_ibuf          SB_IO                  10         U_MMU_SOFT_SWITCHES_C08X.WRPROT
=======================================================================================================
============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element                   Drive Element Type     Fanout     Sample Instance             Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       U_DELAY_OSCILLATOR.U_SB_HFOSC     SB_HFOSC               11         U_MMU_HOLD_TIME.D_PHI_0     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 139MB)

Writing Analyst data base C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\synwork\MMU_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.INTC300_N
1) instance Q5_latch (in view: work.LATCH_9334(netlist)), output net INTC300_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_26
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.INTC300_N
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.ALTSTKZP
2) instance Q4_latch (in view: work.LATCH_9334(netlist)), output net ALTSTKZP (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_23
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.ALTSTKZP
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.PENIO_N
3) instance Q3_latch (in view: work.LATCH_9334(netlist)), output net PENIO_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_27
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.PENIO_N
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG2
4) instance Q2_latch (in view: work.LATCH_9334(netlist)), output net FLG2 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_24
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG2
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG1
5) instance Q1_latch (in view: work.LATCH_9334(netlist)), output net FLG1 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_25
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG1
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
6) instance Q0_latch (in view: work.LATCH_9334(netlist)), output net EN80VID (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_28
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.PG2
7) instance PG2_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net PG2 (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_30
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        U_SOFT_SWITCHES_C05X.PG2
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.HIRES
8) instance HIRES_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net HIRES (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_29
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        U_SOFT_SWITCHES_C05X.HIRES
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
9) instance INTC8EN_INT_latch (in view: work.MMU_INTERNALS(netlist)), output net INTC8EN_INT (in view: work.MMU_INTERNALS(netlist))
    net        UMMU_INTERNALS.G_31
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        UMMU_INTERNALS.INTC8EN_INT
End of loops
@W: MT246 :"c:\dev\apple_iie_mmu_3v3\firmware\custom\mmu.vhdl":683:4:683:13|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock MMU|PHI_0 with period 5.59ns. Please declare a user-defined clock on object "p:PHI_0"
@W: MT420 |Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:U_DELAY_OSCILLATOR.DELAY_CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jan 11 14:08:54 2025
#


Top view:               MMU
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -10.639

                                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      215.2 MHz     20.830        4.646         16.184     inferred     Autoconstr_clkgroup_0
MMU|PHI_0                                     178.9 MHz     152.1 MHz     5.589         6.575         -0.986     inferred     Autoconstr_clkgroup_1
System                                        1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
===================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  |  20.830      16.184   |  No paths    -      |  No paths    -      |  No paths    -    
MMU|PHI_0                                  System                                     |  5.589       -10.639  |  No paths    -      |  No paths    -      |  No paths    -    
MMU|PHI_0                                  MMU|PHI_0                                  |  5.589       -0.986   |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DELAY_OSCILLATOR|DELAY_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                                       Arrival           
Instance                                                          Reference                                     Type        Pin     Net                          Time        Slack 
                                                                  Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N                                   DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFFR     Q       RA_ENABLE_N                  0.796       16.184
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3                         0.796       16.215
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3_0                       0.796       16.308
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[0]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[0]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[1]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[2]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[0]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       Q3_SHIFT_REGISTER[0]         0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[0]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       SHIFT_REGISTER[0]            0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       SHIFT_REGISTER[1]            0.796       17.311
===================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                  Starting                                                                                      Required           
Instance                                                          Reference                                     Type       Pin     Net                          Time         Slack 
                                                                  Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.D_PHI_0                                           DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       SHIFT_REGISTER[1]            20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       D_Q3_0                       20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_RAS_N                      DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       PRAS_N_SHIFT_REGISTER[2]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       PRAS_N_SHIFT_REGISTER[0]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       PRAS_N_SHIFT_REGISTER[1]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       Q3_SHIFT_REGISTER[0]         20.675       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       SHIFT_REGISTER[0]            20.675       17.311
===================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 16.184

    Number of logic level(s):                1
    Starting point:                          U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N / Q
    Ending point:                            U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N / D
    The start point is clocked by            DELAY_OSCILLATOR|DELAY_CLK_inferred_clock [rising] on pin C
    The end   point is clocked by            DELAY_OSCILLATOR|DELAY_CLK_inferred_clock [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N         SB_DFFR     Q        Out     0.796     0.796       -         
RA_ENABLE_N                             Net         -        -       1.599     -           2         
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N_RNO     SB_LUT4     I1       In      -         2.395       -         
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N_RNO     SB_LUT4     O        Out     0.589     2.984       -         
RA_ENABLE_N_0                           Net         -        -       1.507     -           1         
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N         SB_DFFR     D        In      -         4.491       -         
=====================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MMU|PHI_0
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                            Arrival            
Instance                                 Reference     Type         Pin     Net              Time        Slack  
                                         Clock                                                                  
----------------------------------------------------------------------------------------------------------------
U_MMU_MPON.DELTA_01XX_N_ret              MMU|PHI_0     SB_DFF       Q       MPON_N_0_9_0     0.796       -10.639
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF       Q       M5               0.796       -10.432
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR      Q       RDRAM            0.796       -4.604 
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS      Q       BANK2            0.796       -2.664 
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR      Q       OUT_FST_ACC      0.796       -0.986 
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_es     MMU|PHI_0     SB_DFFES     Q       OUT_WREN         0.796       -0.955 
U_MMU_SOFT_SWITCHES_C08X.WRPROT          MMU|PHI_0     SB_DFFR      Q       WRPROT           0.796       0.974  
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS      Q       RDROM            0.796       1.067  
U_MMU_MPON.M5_0                          MMU|PHI_0     SB_DFF       Q       M5_0             0.796       2.070  
================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                 Required            
Instance                                 Reference     Type         Pin       Net                 Time         Slack  
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U_MD7                                    MMU|PHI_0     SB_IO_OD     DOUT0     UNGATED_MD7         5.589        -10.639
U_MMU_SOFT_SWITCHES_C08X.WRPROT          MMU|PHI_0     SB_DFFR      D         WRPROT_0            5.434        -0.986 
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS      D         BANK2_0             5.434        0.943  
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_es     MMU|PHI_0     SB_DFFES     D         N_56_i              5.434        0.943  
U_MMU_MPON.DELTA_01XX_N_ret              MMU|PHI_0     SB_DFF       D         MPON_N_0_9_reti     5.434        0.974  
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR      D         OUT_FST_ACC_0       5.434        0.974  
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR      D         RDRAM_0             5.434        1.067  
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS      D         RDROM_0             5.434        1.067  
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF       D         M5_0                5.434        2.070  
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.589
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.589

    - Propagation time:                      16.228
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -10.639

    Number of logic level(s):                6
    Starting point:                          U_MMU_MPON.DELTA_01XX_N_ret / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.DELTA_01XX_N_ret                           SB_DFF       Q         Out     0.796     0.796       -         
MPON_N_0_9_0                                          Net          -         -       1.599     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNIHHGE1                  SB_LUT4      I0        In      -         2.395       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNIHHGE1                  SB_LUT4      O         Out     0.661     3.056       -         
MPON_N_0_i_i_a3_0_a2_4_5                              Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         4.427       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     5.089       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch     SB_LUT4      I3        In      -         6.460       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch     SB_LUT4      O         Out     0.424     6.884       -         
ALTSTKZP                                              Net          -         -       1.371     -           3         
U_MMU_MD7.MD7_4_i_m2_i_m3_bm                          SB_LUT4      I0        In      -         8.255       -         
U_MMU_MD7.MD7_4_i_m2_i_m3_bm                          SB_LUT4      O         Out     0.569     8.823       -         
MD7_4_i_m2_i_m3_bm                                    Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      I0        In      -         10.194      -         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      O         Out     0.661     10.856      -         
N_69                                                  Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      I0        In      -         12.227      -         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      O         Out     0.661     12.888      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         16.228      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 16.228 is 4.434(27.3%) logic and 11.794(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.589
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.589

    - Propagation time:                      16.177
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -10.588

    Number of logic level(s):                6
    Starting point:                          U_MMU_MPON.DELTA_01XX_N_ret / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.DELTA_01XX_N_ret                           SB_DFF       Q         Out     0.796     0.796       -         
MPON_N_0_9_0                                          Net          -         -       1.599     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNIHHGE1                  SB_LUT4      I0        In      -         2.395       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNIHHGE1                  SB_LUT4      O         Out     0.661     3.056       -         
MPON_N_0_i_i_a3_0_a2_4_5                              Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         4.427       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     5.089       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch     SB_LUT4      I3        In      -         6.460       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch     SB_LUT4      O         Out     0.424     6.884       -         
FLG2                                                  Net          -         -       1.371     -           3         
U_MMU_MD7.MD7_4_i_m2_i_m3_bm                          SB_LUT4      I2        In      -         8.255       -         
U_MMU_MD7.MD7_4_i_m2_i_m3_bm                          SB_LUT4      O         Out     0.517     8.771       -         
MD7_4_i_m2_i_m3_bm                                    Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      I0        In      -         10.143      -         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      O         Out     0.661     10.804      -         
N_69                                                  Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      I0        In      -         12.175      -         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      O         Out     0.661     12.836      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         16.177      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 16.177 is 4.383(27.1%) logic and 11.794(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.589
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.589

    - Propagation time:                      16.021
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -10.433

    Number of logic level(s):                6
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNIU38U1                                SB_LUT4      I3        In      -         2.395       -         
U_MMU_MPON.M5_RNIU38U1                                SB_LUT4      O         Out     0.424     2.819       -         
MPON_N_0_i_i_a3_0_a2_4_4                              Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I1        In      -         4.190       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.558     4.748       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch     SB_LUT4      I3        In      -         6.119       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch     SB_LUT4      O         Out     0.465     6.584       -         
ALTSTKZP                                              Net          -         -       1.371     -           3         
U_MMU_MD7.MD7_4_i_m2_i_m3_bm                          SB_LUT4      I0        In      -         7.955       -         
U_MMU_MD7.MD7_4_i_m2_i_m3_bm                          SB_LUT4      O         Out     0.661     8.616       -         
MD7_4_i_m2_i_m3_bm                                    Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      I0        In      -         9.987       -         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      O         Out     0.661     10.649      -         
N_69                                                  Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      I0        In      -         12.020      -         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      O         Out     0.661     12.681      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         16.021      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 16.021 is 4.227(26.4%) logic and 11.794(73.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.589
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.589

    - Propagation time:                      15.980
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -10.391

    Number of logic level(s):                6
    Starting point:                          U_MMU_MPON.DELTA_01XX_N_ret / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.DELTA_01XX_N_ret                           SB_DFF       Q         Out     0.796     0.796       -         
MPON_N_0_9_0                                          Net          -         -       1.599     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNIHHGE1                  SB_LUT4      I0        In      -         2.395       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNIHHGE1                  SB_LUT4      O         Out     0.661     3.056       -         
MPON_N_0_i_i_a3_0_a2_4_5                              Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         4.427       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     5.089       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      I3        In      -         6.460       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      O         Out     0.424     6.884       -         
FLG1                                                  Net          -         -       1.371     -           4         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_x0                       SB_LUT4      I2        In      -         8.255       -         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_x0                       SB_LUT4      O         Out     0.517     8.771       -         
MD7_4_i_m2_i_m3_ns_x0                                 Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      I1        In      -         10.143      -         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      O         Out     0.558     10.701      -         
N_69                                                  Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      I0        In      -         12.072      -         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      O         Out     0.569     12.640      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         15.980      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 15.980 is 4.186(26.2%) logic and 11.794(73.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.589
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.589

    - Propagation time:                      15.939
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -10.350

    Number of logic level(s):                6
    Starting point:                          U_MMU_MPON.DELTA_01XX_N_ret / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.DELTA_01XX_N_ret                           SB_DFF       Q         Out     0.796     0.796       -         
MPON_N_0_9_0                                          Net          -         -       1.599     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNIHHGE1                  SB_LUT4      I0        In      -         2.395       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNIHHGE1                  SB_LUT4      O         Out     0.661     3.056       -         
MPON_N_0_i_i_a3_0_a2_4_5                              Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         4.427       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     5.089       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      I3        In      -         6.460       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      O         Out     0.424     6.884       -         
FLG1                                                  Net          -         -       1.371     -           4         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_x1                       SB_LUT4      I2        In      -         8.255       -         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_x1                       SB_LUT4      O         Out     0.517     8.771       -         
MD7_4_i_m2_i_m3_ns_x1                                 Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      I2        In      -         10.143      -         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      O         Out     0.517     10.659      -         
N_69                                                  Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      I0        In      -         12.030      -         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      O         Out     0.569     12.599      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         15.939      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 15.939 is 4.145(26.0%) logic and 11.794(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

---------------------------------------
Resource Usage Report for MMU 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             20 uses
SB_DFF          13 uses
SB_DFFER        1 use
SB_DFFES        1 use
SB_DFFR         4 uses
SB_DFFS         2 uses
SB_GB           1 use
SB_HFOSC        1 use
SB_IO_OD        3 uses
VCC             20 uses
SB_LUT4         107 uses

I/O ports: 38
I/O primitives: 38
SB_IO          38 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (2%)
Total load per clock:
   DELAY_OSCILLATOR|DELAY_CLK_inferred_clock: 11
   MMU|PHI_0: 1

@S |Mapping Summary:
Total  LUTs: 107 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 107 = 107 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 14:08:54 2025

###########################################################]


Synthesis exit by 0.
Current Implementation MMU_Implmnt its sbt path: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt
MMU_Implmnt: newer file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist" "-pSG48" "-yC:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/sbt/constraint/MMU_pcf_sbt.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf...
Parsing edif file: C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/sbt/constraint/MMU_pcf_sbt.pcf ...
start to read sdc/scf file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.scf
sdc_reader OK C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.scf
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance U_DELAY_OSCILLATOR.U_SB_HFOSC. default value (0) is added.
Stored edif netlist at C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU...
net ROMEN1_N_c has2 instterms
Error: Illegal Connection: Pin 'PACKAGEPIN' of instance 'U_ROMEN1_N' of type 'SB_IO_OD' should be connected to only one top module port. It is connected to the following terminals : 
ROMEN1_N_obuf/DOUT0
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Sat Jan 11 14:09:49 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
VHDL syntax check successful!
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Synthesizing work.mmu.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Unbound component SB_IO_OD mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Synthesizing work.sb_io_od.syn_black_box.
Post processing for work.sb_io_od.syn_black_box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl":17:7:17:12|Synthesizing work.mmu_ra.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":16:7:16:12|Synthesizing work.ra_mux.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl":21:7:21:20|Synthesizing work.dram_hold_time.rtl.
Post processing for work.dram_hold_time.rtl
Post processing for work.ra_mux.rtl
@W: CL113 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":66:8:66:9|Feedback mux created for signal RA_ENABLE_N. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
Post processing for work.mmu_ra.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl":17:7:17:13|Synthesizing work.mmu_kbd.rtl.
Post processing for work.mmu_kbd.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl":17:7:17:14|Synthesizing work.mmu_en80.rtl.
Post processing for work.mmu_en80.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl":16:7:16:13|Synthesizing work.mmu_md7.rtl.
Post processing for work.mmu_md7.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl":17:7:17:15|Synthesizing work.mmu_romen.rtl.
Post processing for work.mmu_romen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl":17:7:17:15|Synthesizing work.mmu_rw245.rtl.
Post processing for work.mmu_rw245.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl":17:7:17:17|Synthesizing work.mmu_cxxxout.rtl.
Post processing for work.mmu_cxxxout.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":17:7:17:19|Synthesizing work.mmu_internals.rtl.
Post processing for work.mmu_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":51:8:51:9|Latch generated from process for signal INTC8EN_INT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":18:7:18:15|Synthesizing work.mmu_casen.rtl.
Post processing for work.mmu_casen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl":17:7:17:15|Synthesizing work.mmu_selmb.rtl.
Post processing for work.mmu_selmb.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":17:7:17:22|Synthesizing work.common_internals.rtl.
Post processing for work.common_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_0; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":16:7:16:24|Synthesizing work.soft_switches_c05x.rtl.
Post processing for work.soft_switches_c05x.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal PG2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal HIRES; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal MIX; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal ITEXT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl":18:7:18:24|Synthesizing work.soft_switches_c00x.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":17:7:17:16|Synthesizing work.latch_9334.rtl.
Post processing for work.latch_9334.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q6; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q5; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q4; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q7; possible missing assignment in an if or case statement.
Post processing for work.soft_switches_c00x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl":17:7:17:28|Synthesizing work.mmu_soft_switches_c08x.rtl.
Post processing for work.mmu_soft_switches_c08x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":16:7:16:17|Synthesizing work.dev_decoder.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LS138.vhdl":18:7:18:11|Synthesizing work.ls138.rtl.
Post processing for work.ls138.rtl
Post processing for work.dev_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl":17:7:17:14|Synthesizing work.mmu_mpon.rtl.
Post processing for work.mmu_mpon.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl":16:7:16:22|Synthesizing work.mmu_addr_decoder.rtl.
Post processing for work.mmu_addr_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl":21:7:21:19|Synthesizing work.mmu_hold_time.rtl.
Post processing for work.mmu_hold_time.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":17:7:17:22|Synthesizing work.delay_oscillator.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Unbound component SB_HFOSC mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Synthesizing work.sb_hfosc.syn_black_box.
Post processing for work.sb_hfosc.syn_black_box
Post processing for work.delay_oscillator.rtl
Post processing for work.mmu.rtl
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:14|Input dout1 of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:14|Input clockenable of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:14|Input latchinputvalue of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:14|Input inputclk of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":666:4:666:14|Input outputclk of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:8|Input dout1 of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:8|Input clockenable of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:8|Input latchinputvalue of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:8|Input inputclk of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":649:4:649:8|Input outputclk of instance U_MD7 is floating
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 15 to 8 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 3 to 0 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":27:8:27:12|Input PHI_0 is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:09:49 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:09:49 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:09:49 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\synwork\MMU_comp.srs changed - recompiling
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:09:50 2025

###########################################################]
Pre-mapping Report

# Sat Jan 11 14:09:51 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU_scck.rpt 
Printing clock  summary report in "C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance ITEXT (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance MIX (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN0 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN1 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN2 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN3 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_0 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_1 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q6 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q7 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist MMU

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                                        Clock                     Clock
Clock                                         Frequency     Period        Type                                                         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      20.830        inferred                                                     Autoconstr_clkgroup_0     10   
DRAM_HOLD_TIME|D_Q3_derived_clock             48.0 MHz      20.830        derived (from DELAY_OSCILLATOR|DELAY_CLK_inferred_clock)     Autoconstr_clkgroup_0     1    
MMU|PHI_0                                     284.8 MHz     3.511         inferred                                                     Autoconstr_clkgroup_1     22   
System                                        1.0 MHz       1000.000      system                                                       system_clkgroup           0    
======================================================================================================================================================================

@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock which controls 10 sequential elements including U_MMU_HOLD_TIME.D_PHI_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock MMU|PHI_0 which controls 22 sequential elements including U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 14:09:51 2025

###########################################################]
Map & Optimize Report

# Sat Jan 11 14:09:51 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":50:8:50:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":41:8:41:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|User-specified initial value defined for instance U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":62:8:62:9|Removing sequential instance U_MMU_MPON.DELTA_01XX_N (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":51:8:51:9|Removing sequential instance U_MMU_MPON.M5_7 (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":43:8:43:9|Removing sequential instance U_MMU_MPON.M5_2 (in view: work.MMU(rtl)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.02ns		  93 /        21
   2		0h:00m:00s		    -0.02ns		  92 /        21

   3		0h:00m:00s		    -0.02ns		  92 /        21

@A: BN291 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_soft_switches_c08x.vhdl":58:8:58:9|Boundary register U_MMU_SOFT_SWITCHES_C08X.BANK1 (in view: work.MMU(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"c:\dev\apple_iie_mmu_3v3\firmware\custom\mmu.vhdl":20:8:20:12|SB_GB inserted on the net PHI_0_c.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net ALTSTKZP
1) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (in view: work.MMU(rtl)), output net ALTSTKZP (in view: work.MMU(rtl))
    net        ALTSTKZP
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        ALTSTKZP
@W: BN137 :|Found combinational loop during mapping at net FLG2
2) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (in view: work.MMU(rtl)), output net FLG2 (in view: work.MMU(rtl))
    net        FLG2
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        FLG2
@W: BN137 :|Found combinational loop during mapping at net FLG1
3) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (in view: work.MMU(rtl)), output net FLG1 (in view: work.MMU(rtl))
    net        FLG1
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        FLG1
@W: BN137 :|Found combinational loop during mapping at net INTC300_N
4) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (in view: work.MMU(rtl)), output net INTC300_N (in view: work.MMU(rtl))
    net        INTC300_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        INTC300_N
@W: BN137 :|Found combinational loop during mapping at net PENIO_N
5) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (in view: work.MMU(rtl)), output net PENIO_N (in view: work.MMU(rtl))
    net        PENIO_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        PENIO_N
@W: BN137 :|Found combinational loop during mapping at net EN80VID
6) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (in view: work.MMU(rtl)), output net EN80VID (in view: work.MMU(rtl))
    net        EN80VID
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        EN80VID
@W: BN137 :|Found combinational loop during mapping at net HIRES
7) instance U_SOFT_SWITCHES_C05X.HIRES_latch (in view: work.MMU(rtl)), output net HIRES (in view: work.MMU(rtl))
    net        HIRES
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        HIRES
@W: BN137 :|Found combinational loop during mapping at net PG2
8) instance U_SOFT_SWITCHES_C05X.PG2_latch (in view: work.MMU(rtl)), output net PG2 (in view: work.MMU(rtl))
    net        PG2
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        PG2
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
9) instance UMMU_INTERNALS.INTC8EN_INT_latch (in view: work.MMU(rtl)), output net UMMU_INTERNALS.INTC8EN_INT (in view: work.MMU(rtl))
    net        UMMU_INTERNALS.INTC8EN_INT
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        UMMU_INTERNALS.INTC8EN_INT
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)

@N: MT611 :|Automatically generated clock DRAM_HOLD_TIME|D_Q3_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 10 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
7 instances converted, 11 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------
@K:CKID0002       PHI_0_ibuf          SB_IO                  10         U_MMU_SOFT_SWITCHES_C08X.WRPROT
=======================================================================================================
============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element                   Drive Element Type     Fanout     Sample Instance             Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       U_DELAY_OSCILLATOR.U_SB_HFOSC     SB_HFOSC               11         U_MMU_HOLD_TIME.D_PHI_0     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 139MB)

Writing Analyst data base C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\synwork\MMU_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.INTC300_N
1) instance Q5_latch (in view: work.LATCH_9334(netlist)), output net INTC300_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_26
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.INTC300_N
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.ALTSTKZP
2) instance Q4_latch (in view: work.LATCH_9334(netlist)), output net ALTSTKZP (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_23
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.ALTSTKZP
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.PENIO_N
3) instance Q3_latch (in view: work.LATCH_9334(netlist)), output net PENIO_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_27
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.PENIO_N
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG2
4) instance Q2_latch (in view: work.LATCH_9334(netlist)), output net FLG2 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_24
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG2
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG1
5) instance Q1_latch (in view: work.LATCH_9334(netlist)), output net FLG1 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_25
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG1
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
6) instance Q0_latch (in view: work.LATCH_9334(netlist)), output net EN80VID (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_28
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.PG2
7) instance PG2_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net PG2 (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_30
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        U_SOFT_SWITCHES_C05X.PG2
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.HIRES
8) instance HIRES_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net HIRES (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_29
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        U_SOFT_SWITCHES_C05X.HIRES
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
9) instance INTC8EN_INT_latch (in view: work.MMU_INTERNALS(netlist)), output net INTC8EN_INT (in view: work.MMU_INTERNALS(netlist))
    net        UMMU_INTERNALS.G_31
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        UMMU_INTERNALS.INTC8EN_INT
End of loops
@W: MT246 :"c:\dev\apple_iie_mmu_3v3\firmware\custom\mmu.vhdl":666:4:666:14|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock MMU|PHI_0 with period 5.59ns. Please declare a user-defined clock on object "p:PHI_0"
@W: MT420 |Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:U_DELAY_OSCILLATOR.DELAY_CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jan 11 14:09:52 2025
#


Top view:               MMU
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -10.639

                                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      215.2 MHz     20.830        4.646         16.184     inferred     Autoconstr_clkgroup_0
MMU|PHI_0                                     178.9 MHz     152.1 MHz     5.589         6.575         -0.986     inferred     Autoconstr_clkgroup_1
System                                        1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
===================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  |  20.830      16.184   |  No paths    -      |  No paths    -      |  No paths    -    
MMU|PHI_0                                  System                                     |  5.589       -10.639  |  No paths    -      |  No paths    -      |  No paths    -    
MMU|PHI_0                                  MMU|PHI_0                                  |  5.589       -0.986   |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DELAY_OSCILLATOR|DELAY_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                                       Arrival           
Instance                                                          Reference                                     Type        Pin     Net                          Time        Slack 
                                                                  Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N                                   DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFFR     Q       RA_ENABLE_N                  0.796       16.184
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3                         0.796       16.215
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3_0                       0.796       16.308
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[0]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[0]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[1]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[2]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[0]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       Q3_SHIFT_REGISTER[0]         0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[0]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       SHIFT_REGISTER[0]            0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       SHIFT_REGISTER[1]            0.796       17.311
===================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                  Starting                                                                                      Required           
Instance                                                          Reference                                     Type       Pin     Net                          Time         Slack 
                                                                  Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.D_PHI_0                                           DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       SHIFT_REGISTER[1]            20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       D_Q3_0                       20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_RAS_N                      DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       PRAS_N_SHIFT_REGISTER[2]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       PRAS_N_SHIFT_REGISTER[0]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       PRAS_N_SHIFT_REGISTER[1]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       Q3_SHIFT_REGISTER[0]         20.675       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       SHIFT_REGISTER[0]            20.675       17.311
===================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 16.184

    Number of logic level(s):                1
    Starting point:                          U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N / Q
    Ending point:                            U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N / D
    The start point is clocked by            DELAY_OSCILLATOR|DELAY_CLK_inferred_clock [rising] on pin C
    The end   point is clocked by            DELAY_OSCILLATOR|DELAY_CLK_inferred_clock [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N         SB_DFFR     Q        Out     0.796     0.796       -         
RA_ENABLE_N                             Net         -        -       1.599     -           2         
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N_RNO     SB_LUT4     I1       In      -         2.395       -         
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N_RNO     SB_LUT4     O        Out     0.589     2.984       -         
RA_ENABLE_N_0                           Net         -        -       1.507     -           1         
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N         SB_DFFR     D        In      -         4.491       -         
=====================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MMU|PHI_0
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                            Arrival            
Instance                                 Reference     Type         Pin     Net              Time        Slack  
                                         Clock                                                                  
----------------------------------------------------------------------------------------------------------------
U_MMU_MPON.DELTA_01XX_N_ret              MMU|PHI_0     SB_DFF       Q       MPON_N_0_9_0     0.796       -10.639
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF       Q       M5               0.796       -10.432
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR      Q       RDRAM            0.796       -4.604 
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS      Q       BANK2            0.796       -2.664 
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR      Q       OUT_FST_ACC      0.796       -0.986 
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_es     MMU|PHI_0     SB_DFFES     Q       OUT_WREN         0.796       -0.955 
U_MMU_SOFT_SWITCHES_C08X.WRPROT          MMU|PHI_0     SB_DFFR      Q       WRPROT           0.796       0.974  
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS      Q       RDROM            0.796       1.067  
U_MMU_MPON.M5_0                          MMU|PHI_0     SB_DFF       Q       M5_0             0.796       2.070  
================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                 Required            
Instance                                 Reference     Type         Pin       Net                 Time         Slack  
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U_MD7                                    MMU|PHI_0     SB_IO_OD     DOUT0     UNGATED_MD7         5.589        -10.639
U_MMU_SOFT_SWITCHES_C08X.WRPROT          MMU|PHI_0     SB_DFFR      D         WRPROT_0            5.434        -0.986 
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS      D         BANK2_0             5.434        0.943  
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_es     MMU|PHI_0     SB_DFFES     D         N_56_i              5.434        0.943  
U_MMU_MPON.DELTA_01XX_N_ret              MMU|PHI_0     SB_DFF       D         MPON_N_0_9_reti     5.434        0.974  
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR      D         OUT_FST_ACC_0       5.434        0.974  
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR      D         RDRAM_0             5.434        1.067  
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS      D         RDROM_0             5.434        1.067  
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF       D         M5_0                5.434        2.070  
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.589
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.589

    - Propagation time:                      16.228
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -10.639

    Number of logic level(s):                6
    Starting point:                          U_MMU_MPON.DELTA_01XX_N_ret / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.DELTA_01XX_N_ret                           SB_DFF       Q         Out     0.796     0.796       -         
MPON_N_0_9_0                                          Net          -         -       1.599     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNIHHGE1                  SB_LUT4      I0        In      -         2.395       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNIHHGE1                  SB_LUT4      O         Out     0.661     3.056       -         
MPON_N_0_i_i_a3_0_a2_4_5                              Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         4.427       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     5.089       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch     SB_LUT4      I3        In      -         6.460       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch     SB_LUT4      O         Out     0.424     6.884       -         
ALTSTKZP                                              Net          -         -       1.371     -           3         
U_MMU_MD7.MD7_4_i_m2_i_m3_bm                          SB_LUT4      I0        In      -         8.255       -         
U_MMU_MD7.MD7_4_i_m2_i_m3_bm                          SB_LUT4      O         Out     0.569     8.823       -         
MD7_4_i_m2_i_m3_bm                                    Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      I0        In      -         10.194      -         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      O         Out     0.661     10.856      -         
N_69                                                  Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      I0        In      -         12.227      -         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      O         Out     0.661     12.888      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         16.228      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 16.228 is 4.434(27.3%) logic and 11.794(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.589
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.589

    - Propagation time:                      16.177
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -10.588

    Number of logic level(s):                6
    Starting point:                          U_MMU_MPON.DELTA_01XX_N_ret / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.DELTA_01XX_N_ret                           SB_DFF       Q         Out     0.796     0.796       -         
MPON_N_0_9_0                                          Net          -         -       1.599     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNIHHGE1                  SB_LUT4      I0        In      -         2.395       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNIHHGE1                  SB_LUT4      O         Out     0.661     3.056       -         
MPON_N_0_i_i_a3_0_a2_4_5                              Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         4.427       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     5.089       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch     SB_LUT4      I3        In      -         6.460       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch     SB_LUT4      O         Out     0.424     6.884       -         
FLG2                                                  Net          -         -       1.371     -           3         
U_MMU_MD7.MD7_4_i_m2_i_m3_bm                          SB_LUT4      I2        In      -         8.255       -         
U_MMU_MD7.MD7_4_i_m2_i_m3_bm                          SB_LUT4      O         Out     0.517     8.771       -         
MD7_4_i_m2_i_m3_bm                                    Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      I0        In      -         10.143      -         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      O         Out     0.661     10.804      -         
N_69                                                  Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      I0        In      -         12.175      -         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      O         Out     0.661     12.836      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         16.177      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 16.177 is 4.383(27.1%) logic and 11.794(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.589
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.589

    - Propagation time:                      16.021
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -10.433

    Number of logic level(s):                6
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNIU38U1                                SB_LUT4      I3        In      -         2.395       -         
U_MMU_MPON.M5_RNIU38U1                                SB_LUT4      O         Out     0.424     2.819       -         
MPON_N_0_i_i_a3_0_a2_4_4                              Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I1        In      -         4.190       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.558     4.748       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch     SB_LUT4      I3        In      -         6.119       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch     SB_LUT4      O         Out     0.465     6.584       -         
ALTSTKZP                                              Net          -         -       1.371     -           3         
U_MMU_MD7.MD7_4_i_m2_i_m3_bm                          SB_LUT4      I0        In      -         7.955       -         
U_MMU_MD7.MD7_4_i_m2_i_m3_bm                          SB_LUT4      O         Out     0.661     8.616       -         
MD7_4_i_m2_i_m3_bm                                    Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      I0        In      -         9.987       -         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      O         Out     0.661     10.649      -         
N_69                                                  Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      I0        In      -         12.020      -         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      O         Out     0.661     12.681      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         16.021      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 16.021 is 4.227(26.4%) logic and 11.794(73.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.589
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.589

    - Propagation time:                      15.980
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -10.391

    Number of logic level(s):                6
    Starting point:                          U_MMU_MPON.DELTA_01XX_N_ret / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.DELTA_01XX_N_ret                           SB_DFF       Q         Out     0.796     0.796       -         
MPON_N_0_9_0                                          Net          -         -       1.599     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNIHHGE1                  SB_LUT4      I0        In      -         2.395       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNIHHGE1                  SB_LUT4      O         Out     0.661     3.056       -         
MPON_N_0_i_i_a3_0_a2_4_5                              Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         4.427       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     5.089       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      I3        In      -         6.460       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      O         Out     0.424     6.884       -         
FLG1                                                  Net          -         -       1.371     -           4         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_x0                       SB_LUT4      I2        In      -         8.255       -         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_x0                       SB_LUT4      O         Out     0.517     8.771       -         
MD7_4_i_m2_i_m3_ns_x0                                 Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      I1        In      -         10.143      -         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      O         Out     0.558     10.701      -         
N_69                                                  Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      I0        In      -         12.072      -         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      O         Out     0.569     12.640      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         15.980      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 15.980 is 4.186(26.2%) logic and 11.794(73.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.589
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.589

    - Propagation time:                      15.939
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -10.350

    Number of logic level(s):                6
    Starting point:                          U_MMU_MPON.DELTA_01XX_N_ret / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.DELTA_01XX_N_ret                           SB_DFF       Q         Out     0.796     0.796       -         
MPON_N_0_9_0                                          Net          -         -       1.599     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNIHHGE1                  SB_LUT4      I0        In      -         2.395       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNIHHGE1                  SB_LUT4      O         Out     0.661     3.056       -         
MPON_N_0_i_i_a3_0_a2_4_5                              Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         4.427       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     5.089       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      I3        In      -         6.460       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      O         Out     0.424     6.884       -         
FLG1                                                  Net          -         -       1.371     -           4         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_x1                       SB_LUT4      I2        In      -         8.255       -         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_x1                       SB_LUT4      O         Out     0.517     8.771       -         
MD7_4_i_m2_i_m3_ns_x1                                 Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      I2        In      -         10.143      -         
U_MMU_MD7.MD7_4_i_m2_i_m3_ns_ns                       SB_LUT4      O         Out     0.517     10.659      -         
N_69                                                  Net          -         -       1.371     -           1         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      I0        In      -         12.030      -         
U_MMU_MD7.MD7_u_0_0                                   SB_LUT4      O         Out     0.569     12.599      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         15.939      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 15.939 is 4.145(26.0%) logic and 11.794(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

---------------------------------------
Resource Usage Report for MMU 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             20 uses
SB_DFF          13 uses
SB_DFFER        1 use
SB_DFFES        1 use
SB_DFFR         4 uses
SB_DFFS         2 uses
SB_GB           1 use
SB_HFOSC        1 use
SB_IO_OD        2 uses
VCC             20 uses
SB_LUT4         107 uses

I/O ports: 38
I/O primitives: 38
SB_IO          38 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (2%)
Total load per clock:
   DELAY_OSCILLATOR|DELAY_CLK_inferred_clock: 11
   MMU|PHI_0: 1

@S |Mapping Summary:
Total  LUTs: 107 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 107 = 107 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 14:09:52 2025

###########################################################]


Synthesis exit by 0.
Current Implementation MMU_Implmnt its sbt path: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt
MMU_Implmnt: newer file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist" "-pSG48" "-yC:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/sbt/constraint/MMU_pcf_sbt.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf...
Parsing edif file: C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/sbt/constraint/MMU_pcf_sbt.pcf ...
start to read sdc/scf file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.scf
sdc_reader OK C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.scf
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance U_DELAY_OSCILLATOR.U_SB_HFOSC. default value (0) is added.
Stored edif netlist at C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU...
net MD7_c has2 instterms
Error: Illegal Connection: Pin 'PACKAGEPIN' of instance 'U_MD7' of type 'SB_IO_OD' should be connected to only one top module port. It is connected to the following terminals : 
MD7_obuf/DOUT0
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Sat Jan 11 14:11:34 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl changed - recompiling
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
VHDL syntax check successful!
File C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl changed - recompiling
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Synthesizing work.mmu.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Unbound component SB_IO_OD mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":41:18:41:25|Synthesizing work.sb_io_od.syn_black_box.
Post processing for work.sb_io_od.syn_black_box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl":17:7:17:12|Synthesizing work.mmu_ra.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":16:7:16:12|Synthesizing work.ra_mux.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl":21:7:21:20|Synthesizing work.dram_hold_time.rtl.
Post processing for work.dram_hold_time.rtl
Post processing for work.ra_mux.rtl
@W: CL113 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":66:8:66:9|Feedback mux created for signal RA_ENABLE_N. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
Post processing for work.mmu_ra.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl":17:7:17:13|Synthesizing work.mmu_kbd.rtl.
Post processing for work.mmu_kbd.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl":17:7:17:14|Synthesizing work.mmu_en80.rtl.
Post processing for work.mmu_en80.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl":16:7:16:13|Synthesizing work.mmu_md7.rtl.
Post processing for work.mmu_md7.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl":17:7:17:15|Synthesizing work.mmu_romen.rtl.
Post processing for work.mmu_romen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl":17:7:17:15|Synthesizing work.mmu_rw245.rtl.
Post processing for work.mmu_rw245.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl":17:7:17:17|Synthesizing work.mmu_cxxxout.rtl.
Post processing for work.mmu_cxxxout.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":17:7:17:19|Synthesizing work.mmu_internals.rtl.
Post processing for work.mmu_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":51:8:51:9|Latch generated from process for signal INTC8EN_INT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":18:7:18:15|Synthesizing work.mmu_casen.rtl.
Post processing for work.mmu_casen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl":17:7:17:15|Synthesizing work.mmu_selmb.rtl.
Post processing for work.mmu_selmb.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":17:7:17:22|Synthesizing work.common_internals.rtl.
Post processing for work.common_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_0; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":16:7:16:24|Synthesizing work.soft_switches_c05x.rtl.
Post processing for work.soft_switches_c05x.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal PG2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal HIRES; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal MIX; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal ITEXT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl":18:7:18:24|Synthesizing work.soft_switches_c00x.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":17:7:17:16|Synthesizing work.latch_9334.rtl.
Post processing for work.latch_9334.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q6; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q5; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q4; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q7; possible missing assignment in an if or case statement.
Post processing for work.soft_switches_c00x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl":17:7:17:28|Synthesizing work.mmu_soft_switches_c08x.rtl.
Post processing for work.mmu_soft_switches_c08x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":16:7:16:17|Synthesizing work.dev_decoder.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LS138.vhdl":18:7:18:11|Synthesizing work.ls138.rtl.
Post processing for work.ls138.rtl
Post processing for work.dev_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl":17:7:17:14|Synthesizing work.mmu_mpon.rtl.
Post processing for work.mmu_mpon.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl":16:7:16:22|Synthesizing work.mmu_addr_decoder.rtl.
Post processing for work.mmu_addr_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl":21:7:21:19|Synthesizing work.mmu_hold_time.rtl.
Post processing for work.mmu_hold_time.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":17:7:17:22|Synthesizing work.delay_oscillator.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Unbound component SB_HFOSC mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Synthesizing work.sb_hfosc.syn_black_box.
Post processing for work.sb_hfosc.syn_black_box
Post processing for work.delay_oscillator.rtl
Post processing for work.mmu.rtl
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":684:4:684:13|Input dout1 of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":684:4:684:13|Input clockenable of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":684:4:684:13|Input latchinputvalue of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":684:4:684:13|Input inputclk of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":684:4:684:13|Input outputclk of instance U_ROMEN1_N is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":667:4:667:14|Input dout1 of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":667:4:667:14|Input clockenable of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":667:4:667:14|Input latchinputvalue of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":667:4:667:14|Input inputclk of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":667:4:667:14|Input outputclk of instance U_R_W_N_245 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":650:4:650:8|Input dout1 of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":650:4:650:8|Input clockenable of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":650:4:650:8|Input latchinputvalue of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":650:4:650:8|Input inputclk of instance U_MD7 is floating
@W: CL167 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":650:4:650:8|Input outputclk of instance U_MD7 is floating
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 15 to 8 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 3 to 0 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":27:8:27:12|Input PHI_0 is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:11:34 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:11:34 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:11:34 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\synwork\MMU_comp.srs changed - recompiling
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\CUSTOM\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 11 14:11:35 2025

###########################################################]
Pre-mapping Report

# Sat Jan 11 14:11:35 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU_scck.rpt 
Printing clock  summary report in "C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance ITEXT (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance MIX (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN0 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN1 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN2 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN3 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_0 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_1 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q6 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q7 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist MMU

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                                        Clock                     Clock
Clock                                         Frequency     Period        Type                                                         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      20.830        inferred                                                     Autoconstr_clkgroup_0     10   
DRAM_HOLD_TIME|D_Q3_derived_clock             48.0 MHz      20.830        derived (from DELAY_OSCILLATOR|DELAY_CLK_inferred_clock)     Autoconstr_clkgroup_0     1    
MMU|PHI_0                                     284.8 MHz     3.511         inferred                                                     Autoconstr_clkgroup_1     22   
System                                        1.0 MHz       1000.000      system                                                       system_clkgroup           0    
======================================================================================================================================================================

@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock which controls 10 sequential elements including U_MMU_HOLD_TIME.D_PHI_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock MMU|PHI_0 which controls 22 sequential elements including U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 14:11:35 2025

###########################################################]
Map & Optimize Report

# Sat Jan 11 14:11:36 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":50:8:50:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":41:8:41:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|User-specified initial value defined for instance U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":62:8:62:9|Removing sequential instance U_MMU_MPON.DELTA_01XX_N (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":51:8:51:9|Removing sequential instance U_MMU_MPON.M5_7 (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":43:8:43:9|Removing sequential instance U_MMU_MPON.M5_2 (in view: work.MMU(rtl)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.04ns		  98 /        21
   2		0h:00m:00s		    -0.04ns		  98 /        21

   3		0h:00m:00s		    -0.04ns		 105 /        21


   4		0h:00m:00s		    -0.04ns		 104 /        21
@A: BN291 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_soft_switches_c08x.vhdl":58:8:58:9|Boundary register U_MMU_SOFT_SWITCHES_C08X.BANK1 (in view: work.MMU(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"c:\dev\apple_iie_mmu_3v3\firmware\custom\mmu.vhdl":20:8:20:12|SB_GB inserted on the net PHI_0_c.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net PENIO_N
1) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (in view: work.MMU(rtl)), output net PENIO_N (in view: work.MMU(rtl))
    net        PENIO_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        PENIO_N
@W: BN137 :|Found combinational loop during mapping at net INTC300_N
2) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (in view: work.MMU(rtl)), output net INTC300_N (in view: work.MMU(rtl))
    net        INTC300_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        INTC300_N
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
3) instance UMMU_INTERNALS.INTC8EN_INT_latch (in view: work.MMU(rtl)), output net UMMU_INTERNALS.INTC8EN_INT (in view: work.MMU(rtl))
    net        UMMU_INTERNALS.INTC8EN_INT
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        UMMU_INTERNALS.INTC8EN_INT
@W: BN137 :|Found combinational loop during mapping at net ALTSTKZP
4) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (in view: work.MMU(rtl)), output net ALTSTKZP (in view: work.MMU(rtl))
    net        ALTSTKZP
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        ALTSTKZP
@W: BN137 :|Found combinational loop during mapping at net FLG2
5) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (in view: work.MMU(rtl)), output net FLG2 (in view: work.MMU(rtl))
    net        FLG2
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        FLG2
@W: BN137 :|Found combinational loop during mapping at net FLG1
6) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (in view: work.MMU(rtl)), output net FLG1 (in view: work.MMU(rtl))
    net        FLG1
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        FLG1
@W: BN137 :|Found combinational loop during mapping at net EN80VID
7) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (in view: work.MMU(rtl)), output net EN80VID (in view: work.MMU(rtl))
    net        EN80VID
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        EN80VID
@W: BN137 :|Found combinational loop during mapping at net HIRES
8) instance U_SOFT_SWITCHES_C05X.HIRES_latch (in view: work.MMU(rtl)), output net HIRES (in view: work.MMU(rtl))
    net        HIRES
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        HIRES
@W: BN137 :|Found combinational loop during mapping at net PG2
9) instance U_SOFT_SWITCHES_C05X.PG2_latch (in view: work.MMU(rtl)), output net PG2 (in view: work.MMU(rtl))
    net        PG2
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        PG2
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: MT611 :|Automatically generated clock DRAM_HOLD_TIME|D_Q3_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 10 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
7 instances converted, 11 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------
@K:CKID0002       PHI_0_ibuf          SB_IO                  10         U_MMU_SOFT_SWITCHES_C08X.WRPROT
=======================================================================================================
============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element                   Drive Element Type     Fanout     Sample Instance             Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       U_DELAY_OSCILLATOR.U_SB_HFOSC     SB_HFOSC               11         U_MMU_HOLD_TIME.D_PHI_0     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 141MB)

Writing Analyst data base C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\synwork\MMU_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\MMU.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
1) instance INTC8EN_INT_latch (in view: work.MMU_INTERNALS(netlist)), output net INTC8EN_INT (in view: work.MMU_INTERNALS(netlist))
    net        UMMU_INTERNALS.G_37
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_37
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.INTC300_N
2) instance Q5_latch (in view: work.LATCH_9334(netlist)), output net INTC300_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_36
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_36
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.PENIO_N
3) instance Q3_latch (in view: work.LATCH_9334(netlist)), output net PENIO_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_35
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_35
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
4) instance Q0_latch (in view: work.LATCH_9334(netlist)), output net EN80VID (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_41
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.HIRES
5) instance HIRES_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net HIRES (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_42
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        U_SOFT_SWITCHES_C05X.HIRES
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.ALTSTKZP
6) instance Q4_latch (in view: work.LATCH_9334(netlist)), output net ALTSTKZP (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_38
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_38
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG2
7) instance Q2_latch (in view: work.LATCH_9334(netlist)), output net FLG2 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_39
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_39
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG1
8) instance Q1_latch (in view: work.LATCH_9334(netlist)), output net FLG1 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_40
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_40
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.PG2
9) instance PG2_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net PG2 (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_43
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        U_SOFT_SWITCHES_C05X.PG2
End of loops
@W: MT246 :"c:\dev\apple_iie_mmu_3v3\firmware\custom\mmu.vhdl":684:4:684:13|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock MMU|PHI_0 with period 5.65ns. Please declare a user-defined clock on object "p:PHI_0"
@W: MT420 |Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:U_DELAY_OSCILLATOR.DELAY_CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jan 11 14:11:36 2025
#


Top view:               MMU
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -14.446

                                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      215.2 MHz     20.830        4.646         16.184     inferred     Autoconstr_clkgroup_0
MMU|PHI_0                                     177.0 MHz     150.4 MHz     5.650         6.648         -0.997     inferred     Autoconstr_clkgroup_1
System                                        1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
===================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  System                                     |  20.830      14.433   |  No paths    -      |  No paths    -      |  No paths    -    
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  |  20.830      16.184   |  No paths    -      |  No paths    -      |  No paths    -    
MMU|PHI_0                                  System                                     |  5.650       -14.446  |  No paths    -      |  No paths    -      |  No paths    -    
MMU|PHI_0                                  MMU|PHI_0                                  |  5.650       -0.997   |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DELAY_OSCILLATOR|DELAY_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                                       Arrival           
Instance                                                          Reference                                     Type        Pin     Net                          Time        Slack 
                                                                  Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.D_PHI_0                                           DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_PHI_0                      0.796       14.433
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N                                   DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFFR     Q       RA_ENABLE_N                  0.796       16.184
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3                         0.796       16.215
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3_0                       0.796       16.308
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[0]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[0]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[1]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[2]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[0]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       Q3_SHIFT_REGISTER[0]         0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[0]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       SHIFT_REGISTER[0]            0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       SHIFT_REGISTER[1]            0.796       17.311
===================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                  Starting                                                                                          Required           
Instance                                                          Reference                                     Type         Pin       Net                          Time         Slack 
                                                                  Clock                                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_ROMEN1_N                                                        DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_IO_OD     DOUT0     ROMEN1_N_INT_0_i             20.830       14.433
U_MMU_HOLD_TIME.D_PHI_0                                           DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         SHIFT_REGISTER[1]            20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         D_Q3_0                       20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_RAS_N                      DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         PRAS_N_SHIFT_REGISTER[2]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         PRAS_N_SHIFT_REGISTER[0]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         PRAS_N_SHIFT_REGISTER[1]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         Q3_SHIFT_REGISTER[0]         20.675       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF       D         SHIFT_REGISTER[0]            20.675       17.311
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         20.830

    - Propagation time:                      6.396
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 14.433

    Number of logic level(s):                1
    Starting point:                          U_MMU_HOLD_TIME.D_PHI_0 / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            DELAY_OSCILLATOR|DELAY_CLK_inferred_clock [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                           Pin       Pin               Arrival     No. of    
Name                        Type         Name      Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.D_PHI_0     SB_DFF       Q         Out     0.796     0.796       -         
D_PHI_0                     Net          -         -       1.599     -           2         
U_MMU_ROMEN.g0_2            SB_LUT4      I0        In      -         2.395       -         
U_MMU_ROMEN.g0_2            SB_LUT4      O         Out     0.661     3.056       -         
ROMEN1_N_INT_0_i            Net          -         -       3.340     -           1         
U_ROMEN1_N                  SB_IO_OD     DOUT0     In      -         6.396       -         
===========================================================================================
Total path delay (propagation time + setup) of 6.396 is 1.457(22.8%) logic and 4.939(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MMU|PHI_0
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                           Arrival            
Instance                                 Reference     Type        Pin     Net              Time        Slack  
                                         Clock                                                                 
---------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF      Q       M5               0.796       -14.446
U_MMU_MPON.DELTA_01XX_N_ret              MMU|PHI_0     SB_DFF      Q       MPON_N_0_9_0     0.796       -12.414
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS     Q       BANK2            0.796       -4.532 
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR     Q       RDRAM            0.796       -2.572 
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS     Q       RDROM            0.796       -2.572 
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR     Q       OUT_FST_ACC      0.796       -0.997 
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN        MMU|PHI_0     SB_DFFS     Q       OUT_WREN         0.796       -0.925 
U_MMU_SOFT_SWITCHES_C08X.WRPROT          MMU|PHI_0     SB_DFFR     Q       WRPROT           0.796       1.128  
U_MMU_MPON.M5_0                          MMU|PHI_0     SB_DFF      Q       M5_0             0.796       2.132  
===============================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                  Required            
Instance                                 Reference     Type         Pin       Net                  Time         Slack  
                                         Clock                                                                         
-----------------------------------------------------------------------------------------------------------------------
U_ROMEN1_N                               MMU|PHI_0     SB_IO_OD     DOUT0     ROMEN1_N_INT_0_i     5.650        -14.446
U_MD7                                    MMU|PHI_0     SB_IO_OD     DOUT0     UNGATED_MD7          5.650        -12.217
U_MMU_SOFT_SWITCHES_C08X.WRPROT          MMU|PHI_0     SB_DFFR      D         WRPROT_0             5.495        -0.997 
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN        MMU|PHI_0     SB_DFFS      D         OUT_WREN_0           5.495        -0.956 
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS      D         BANK2_0              5.495        1.004  
U_MMU_MPON.DELTA_01XX_N_ret              MMU|PHI_0     SB_DFF       D         MPON_N_0_9_reti      5.495        1.035  
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR      D         OUT_FST_ACC_0        5.495        1.035  
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR      D         RDRAM_0              5.495        1.128  
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS      D         RDROM_0              5.495        1.128  
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF       D         M5_0                 5.495        2.132  
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      20.097
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -14.446

    Number of logic level(s):                8
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                        Pin       Pin               Arrival     No. of    
Name                                     Type         Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                            SB_DFF       Q         Out     0.796     0.796       -         
M5                                       Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                   SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                   SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                          Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                   SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                   SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                          Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                 Net          -         -       1.371     -           18        
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      I1        In      -         8.317       -         
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      O         Out     0.589     8.906       -         
N_61                                     Net          -         -       1.371     -           1         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      I0        In      -         10.277      -         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      O         Out     0.661     10.938      -         
INTC8EN_INT                              Net          -         -       1.371     -           4         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      I2        In      -         12.309      -         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      O         Out     0.558     12.868      -         
N_8                                      Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      I1        In      -         14.239      -         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      O         Out     0.589     14.828      -         
N_9_0                                    Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_2                         SB_LUT4      I1        In      -         16.199      -         
U_MMU_ROMEN.g0_2                         SB_LUT4      O         Out     0.558     16.757      -         
ROMEN1_N_INT_0_i                         Net          -         -       3.340     -           1         
U_ROMEN1_N                               SB_IO_OD     DOUT0     In      -         20.097      -         
========================================================================================================
Total path delay (propagation time + setup) of 20.097 is 5.561(27.7%) logic and 14.536(72.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      18.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.414

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.DELTA_01XX_N_ret / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                        Pin       Pin               Arrival     No. of    
Name                                     Type         Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U_MMU_MPON.DELTA_01XX_N_ret              SB_DFF       Q         Out     0.796     0.796       -         
MPON_N_0_9_0                             Net          -         -       1.599     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI2HQP      SB_LUT4      I2        In      -         2.395       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI2HQP      SB_LUT4      O         Out     0.558     2.953       -         
MPON_N_0_a2_4_2                          Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      I1        In      -         4.324       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614     SB_LUT4      O         Out     0.589     4.913       -         
MPON_N_0                                 Net          -         -       1.371     -           18        
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      I1        In      -         6.284       -         
UMMU_INTERNALS.RSTC8_N_i                 SB_LUT4      O         Out     0.589     6.873       -         
N_61                                     Net          -         -       1.371     -           1         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      I0        In      -         8.244       -         
UMMU_INTERNALS.INTC8EN_INT_latch         SB_LUT4      O         Out     0.661     8.906       -         
INTC8EN_INT                              Net          -         -       1.371     -           4         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      I2        In      -         10.277      -         
U_MMU_ROMEN.g0_i_o3_0                    SB_LUT4      O         Out     0.558     10.835      -         
N_8                                      Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      I1        In      -         12.206      -         
U_MMU_ROMEN.g0_i_m3                      SB_LUT4      O         Out     0.589     12.795      -         
N_9_0                                    Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_2                         SB_LUT4      I1        In      -         14.166      -         
U_MMU_ROMEN.g0_2                         SB_LUT4      O         Out     0.558     14.724      -         
ROMEN1_N_INT_0_i                         Net          -         -       3.340     -           1         
U_ROMEN1_N                               SB_IO_OD     DOUT0     In      -         18.064      -         
========================================================================================================
Total path delay (propagation time + setup) of 18.064 is 4.899(27.1%) logic and 13.165(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      17.930
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.280

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_ROMEN1_N / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                                       Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                                       Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      I3        In      -         8.317       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      O         Out     0.424     8.741       -         
INTC300_N                                             Net          -         -       1.371     -           6         
U_MMU_ROMEN.g0_i_o3_0                                 SB_LUT4      I1        In      -         10.111      -         
U_MMU_ROMEN.g0_i_o3_0                                 SB_LUT4      O         Out     0.589     10.701      -         
N_8                                                   Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_i_m3                                   SB_LUT4      I1        In      -         12.072      -         
U_MMU_ROMEN.g0_i_m3                                   SB_LUT4      O         Out     0.589     12.661      -         
N_9_0                                                 Net          -         -       1.371     -           1         
U_MMU_ROMEN.g0_2                                      SB_LUT4      I1        In      -         14.032      -         
U_MMU_ROMEN.g0_2                                      SB_LUT4      O         Out     0.558     14.590      -         
ROMEN1_N_INT_0_i                                      Net          -         -       3.340     -           1         
U_ROMEN1_N                                            SB_IO_OD     DOUT0     In      -         17.930      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.930 is 4.765(26.6%) logic and 13.165(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      17.868
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.217

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                                       Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                                       Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      I3        In      -         8.317       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch     SB_LUT4      O         Out     0.424     8.741       -         
INTC300_N                                             Net          -         -       1.371     -           6         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4                      SB_LUT4      I1        In      -         10.111      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4                      SB_LUT4      O         Out     0.558     10.670      -         
N_4                                                   Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      I1        In      -         12.041      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      O         Out     0.558     12.599      -         
N_8_0                                                 Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      I1        In      -         13.970      -         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      O         Out     0.558     14.528      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         17.868      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.868 is 4.703(26.3%) logic and 13.165(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.650

    - Propagation time:                      17.826
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.176

    Number of logic level(s):                7
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_MD7 / DOUT0
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                     Pin       Pin               Arrival     No. of    
Name                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U_MMU_MPON.M5                                         SB_DFF       Q         Out     0.796     0.796       -         
M5                                                    Net          -         -       1.599     -           2         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      I1        In      -         2.395       -         
U_MMU_MPON.M5_RNI7D8U1                                SB_LUT4      O         Out     0.589     2.984       -         
MPON_N_0_a2_4_4                                       Net          -         -       1.371     -           1         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      I2        In      -         4.355       -         
U_MMU_MPON.M5_RNIA8VF2                                SB_LUT4      O         Out     0.558     4.913       -         
MPON_N_0_a2_4_6                                       Net          -         -       1.371     -           1         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      I0        In      -         6.284       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNI7L614                  SB_LUT4      O         Out     0.661     6.946       -         
MPON_N_0                                              Net          -         -       1.371     -           18        
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      I3        In      -         8.317       -         
U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch     SB_LUT4      O         Out     0.424     8.741       -         
FLG1                                                  Net          -         -       1.371     -           3         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4_1                    SB_LUT4      I2        In      -         10.111      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_m4_1                    SB_LUT4      O         Out     0.558     10.670      -         
N_6                                                   Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      I2        In      -         12.041      -         
U_ADDR_DECODER.MMU_1_J5.g0_11_a5                      SB_LUT4      O         Out     0.517     12.557      -         
N_8_0                                                 Net          -         -       1.371     -           1         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      I1        In      -         13.928      -         
U_ADDR_DECODER.MMU_1_J5.g0_11                         SB_LUT4      O         Out     0.558     14.486      -         
UNGATED_MD7                                           Net          -         -       3.340     -           1         
U_MD7                                                 SB_IO_OD     DOUT0     In      -         17.826      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.826 is 4.662(26.1%) logic and 13.165(73.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

---------------------------------------
Resource Usage Report for MMU 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             19 uses
SB_DFF          13 uses
SB_DFFER        1 use
SB_DFFR         4 uses
SB_DFFS         3 uses
SB_GB           1 use
SB_HFOSC        1 use
SB_IO_OD        3 uses
VCC             19 uses
SB_LUT4         119 uses

I/O ports: 38
I/O primitives: 38
SB_IO          38 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (2%)
Total load per clock:
   DELAY_OSCILLATOR|DELAY_CLK_inferred_clock: 11
   MMU|PHI_0: 1

@S |Mapping Summary:
Total  LUTs: 119 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 119 = 119 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 11 14:11:36 2025

###########################################################]


Synthesis exit by 0.
Current Implementation MMU_Implmnt its sbt path: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt
MMU_Implmnt: newer file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "MMU_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat Jan 11 14:12:19 2025


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f MMU_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE5LP.
The -t option is SG48.
The -d option is iCE5LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE5LP

### Device  : iCE5LP1K

### Package : SG48

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 4

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = MMU_Implmnt/MMU.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project (searchpath added)
VHDL library = work
VHDL design file = ../sources/TTL/LATCH_9334.vhdl
VHDL library = work
VHDL design file = ../sources/TTL/LS138.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/DEV_DECODER.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_ADDR_DECODER.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_CASEN.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_CXXXOUT.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_EN80.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_INTERNALS.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_KBD.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_MD7.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_MPON.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_RA.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_ROMEN.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_RW245.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_SELMB.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_SOFT_SWITCHES_C08X.vhdl
VHDL library = work
VHDL design file = ../sources/COMMON/COMMON_INTERNALS.vhdl
VHDL library = work
VHDL design file = ../sources/COMMON/RA_MUX.vhdl
VHDL library = work
VHDL design file = ../sources/COMMON/SOFT_SWITCHES_C00X.vhdl
VHDL library = work
VHDL design file = ../sources/COMMON/SOFT_SWITCHES_C05X.vhdl
VHDL library = work
VHDL design file = ../sources/CUSTOM/DELAY_OSCILLATOR/VENDOR/LATTICE_iCE40/DELAY_OSCILLATOR.vhdl
VHDL library = work
VHDL design file = ../sources/CUSTOM/DRAM_HOLD_TIME/VENDOR/LATTICE_iCE40/DRAM_HOLD_TIME.vhdl
VHDL library = work
VHDL design file = ../sources/CUSTOM/MMU_HOLD_TIME/VENDOR/LATTICE_iCE40/MMU_HOLD_TIME.vhdl
VHDL library = work
VHDL design file = ../CUSTOM/MMU.vhdl
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
ERROR - synthesis: ../custom/mmu.vhdl(46): formal dout1 has no actual or default value. VHDL-1081
Compile design.
Compile Design Begin
WARNING - synthesis: Setting MMU as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project". VHDL-1504
Analyzing VHDL file ../sources/ttl/latch_9334.vhdl. VHDL-1481
INFO - synthesis: ../sources/ttl/latch_9334.vhdl(17): analyzing entity latch_9334. VHDL-1012
INFO - synthesis: ../sources/ttl/latch_9334.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/ttl/ls138.vhdl. VHDL-1481
INFO - synthesis: ../sources/ttl/ls138.vhdl(18): analyzing entity ls138. VHDL-1012
INFO - synthesis: ../sources/ttl/ls138.vhdl(27): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/dev_decoder.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/dev_decoder.vhdl(16): analyzing entity dev_decoder. VHDL-1012
INFO - synthesis: ../sources/mmu/dev_decoder.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_addr_decoder.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_addr_decoder.vhdl(16): analyzing entity mmu_addr_decoder. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_addr_decoder.vhdl(53): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_casen.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_casen.vhdl(18): analyzing entity mmu_casen. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_casen.vhdl(36): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_cxxxout.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_cxxxout.vhdl(17): analyzing entity mmu_cxxxout. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_cxxxout.vhdl(28): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_en80.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_en80.vhdl(17): analyzing entity mmu_en80. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_en80.vhdl(29): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_internals.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_internals.vhdl(17): analyzing entity mmu_internals. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_internals.vhdl(38): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_kbd.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_kbd.vhdl(17): analyzing entity mmu_kbd. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_kbd.vhdl(27): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_md7.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_md7.vhdl(16): analyzing entity mmu_md7. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_md7.vhdl(37): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_mpon.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_mpon.vhdl(17): analyzing entity mmu_mpon. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_mpon.vhdl(28): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_ra.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_ra.vhdl(17): analyzing entity mmu_ra. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_ra.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_romen.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_romen.vhdl(17): analyzing entity mmu_romen. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_romen.vhdl(35): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_rw245.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_rw245.vhdl(17): analyzing entity mmu_rw245. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_rw245.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_selmb.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_selmb.vhdl(17): analyzing entity mmu_selmb. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_selmb.vhdl(35): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_soft_switches_c08x.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_soft_switches_c08x.vhdl(17): analyzing entity mmu_soft_switches_c08x. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_soft_switches_c08x.vhdl(33): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/common_internals.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/common_internals.vhdl(17): analyzing entity common_internals. VHDL-1012
INFO - synthesis: ../sources/common/common_internals.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/ra_mux.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/ra_mux.vhdl(16): analyzing entity ra_mux. VHDL-1012
INFO - synthesis: ../sources/common/ra_mux.vhdl(34): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/soft_switches_c00x.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/soft_switches_c00x.vhdl(18): analyzing entity soft_switches_c00x. VHDL-1012
INFO - synthesis: ../sources/common/soft_switches_c00x.vhdl(39): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/soft_switches_c05x.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/soft_switches_c05x.vhdl(16): analyzing entity soft_switches_c05x. VHDL-1012
INFO - synthesis: ../sources/common/soft_switches_c05x.vhdl(34): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl(17): analyzing entity delay_oscillator. VHDL-1012
INFO - synthesis: ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl(23): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl(21): analyzing entity dram_hold_time. VHDL-1012
INFO - synthesis: ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl(21): analyzing entity mmu_hold_time. VHDL-1012
INFO - synthesis: ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../custom/mmu.vhdl. VHDL-1481
INFO - synthesis: ../custom/mmu.vhdl(17): analyzing entity mmu. VHDL-1012
INFO - synthesis: ../custom/mmu.vhdl(39): analyzing architecture rtl. VHDL-1010
INFO - synthesis: ../custom/mmu.vhdl(663): input pin dout1 has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(46): dout1 is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(663): input pin clockenable has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(48): clockenable is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(663): input pin latchinputvalue has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(49): latchinputvalue is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(663): input pin inputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(50): inputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(663): input pin outputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(54): outputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin dout1 has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(46): dout1 is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin clockenable has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(48): clockenable is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin latchinputvalue has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(49): latchinputvalue is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin inputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(50): inputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin outputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(54): outputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin dout1 has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(46): dout1 is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin clockenable has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(48): clockenable is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin latchinputvalue has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(49): latchinputvalue is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin inputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(50): inputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin outputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(54): outputclk is declared here. VHDL-1259
WARNING - synthesis: ../custom/mmu.vhdl(39): overwriting existing secondary unit rtl. VHDL-1178
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/ttl/latch_9334.vhdl. VHDL-1481
INFO - synthesis: ../sources/ttl/latch_9334.vhdl(17): analyzing entity latch_9334. VHDL-1012
INFO - synthesis: ../sources/ttl/latch_9334.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/ttl/ls138.vhdl. VHDL-1481
INFO - synthesis: ../sources/ttl/ls138.vhdl(18): analyzing entity ls138. VHDL-1012
INFO - synthesis: ../sources/ttl/ls138.vhdl(27): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/dev_decoder.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/dev_decoder.vhdl(16): analyzing entity dev_decoder. VHDL-1012
INFO - synthesis: ../sources/mmu/dev_decoder.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_addr_decoder.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_addr_decoder.vhdl(16): analyzing entity mmu_addr_decoder. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_addr_decoder.vhdl(53): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_casen.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_casen.vhdl(18): analyzing entity mmu_casen. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_casen.vhdl(36): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_cxxxout.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_cxxxout.vhdl(17): analyzing entity mmu_cxxxout. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_cxxxout.vhdl(28): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_en80.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_en80.vhdl(17): analyzing entity mmu_en80. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_en80.vhdl(29): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_internals.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_internals.vhdl(17): analyzing entity mmu_internals. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_internals.vhdl(38): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_kbd.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_kbd.vhdl(17): analyzing entity mmu_kbd. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_kbd.vhdl(27): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_md7.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_md7.vhdl(16): analyzing entity mmu_md7. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_md7.vhdl(37): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_mpon.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_mpon.vhdl(17): analyzing entity mmu_mpon. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_mpon.vhdl(28): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_ra.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_ra.vhdl(17): analyzing entity mmu_ra. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_ra.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_romen.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_romen.vhdl(17): analyzing entity mmu_romen. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_romen.vhdl(35): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_rw245.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_rw245.vhdl(17): analyzing entity mmu_rw245. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_rw245.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_selmb.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_selmb.vhdl(17): analyzing entity mmu_selmb. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_selmb.vhdl(35): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_soft_switches_c08x.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_soft_switches_c08x.vhdl(17): analyzing entity mmu_soft_switches_c08x. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_soft_switches_c08x.vhdl(33): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/common_internals.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/common_internals.vhdl(17): analyzing entity common_internals. VHDL-1012
INFO - synthesis: ../sources/common/common_internals.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/ra_mux.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/ra_mux.vhdl(16): analyzing entity ra_mux. VHDL-1012
INFO - synthesis: ../sources/common/ra_mux.vhdl(34): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/soft_switches_c00x.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/soft_switches_c00x.vhdl(18): analyzing entity soft_switches_c00x. VHDL-1012
INFO - synthesis: ../sources/common/soft_switches_c00x.vhdl(39): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/soft_switches_c05x.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/soft_switches_c05x.vhdl(16): analyzing entity soft_switches_c05x. VHDL-1012
INFO - synthesis: ../sources/common/soft_switches_c05x.vhdl(34): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl(17): analyzing entity delay_oscillator. VHDL-1012
INFO - synthesis: ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl(23): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl(21): analyzing entity dram_hold_time. VHDL-1012
INFO - synthesis: ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl(21): analyzing entity mmu_hold_time. VHDL-1012
INFO - synthesis: ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../custom/mmu.vhdl. VHDL-1481
INFO - synthesis: ../custom/mmu.vhdl(17): analyzing entity mmu. VHDL-1012
INFO - synthesis: ../custom/mmu.vhdl(39): analyzing architecture rtl. VHDL-1010
INFO - synthesis: ../custom/mmu.vhdl(663): input pin dout1 has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(46): dout1 is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(663): input pin clockenable has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(48): clockenable is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(663): input pin latchinputvalue has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(49): latchinputvalue is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(663): input pin inputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(50): inputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(663): input pin outputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(54): outputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin dout1 has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(46): dout1 is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin clockenable has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(48): clockenable is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin latchinputvalue has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(49): latchinputvalue is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin inputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(50): inputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin outputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(54): outputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin dout1 has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(46): dout1 is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin clockenable has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(48): clockenable is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin latchinputvalue has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(49): latchinputvalue is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin inputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(50): inputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin outputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(54): outputclk is declared here. VHDL-1259
unit MMU is not yet analyzed. VHDL-1485
unit MMU is not yet analyzed. VHDL-1485
../custom/mmu.vhdl(17): executing MMU(RTL)

Synthesis failed.
Synthesis batch mode runtime 3 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "MMU_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat Jan 11 14:13:00 2025


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f MMU_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE5LP.
The -t option is SG48.
The -d option is iCE5LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE5LP

### Device  : iCE5LP1K

### Package : SG48

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 4

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = MMU_Implmnt/MMU.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project (searchpath added)
VHDL library = work
VHDL design file = ../sources/TTL/LATCH_9334.vhdl
VHDL library = work
VHDL design file = ../sources/TTL/LS138.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/DEV_DECODER.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_ADDR_DECODER.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_CASEN.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_CXXXOUT.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_EN80.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_INTERNALS.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_KBD.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_MD7.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_MPON.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_RA.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_ROMEN.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_RW245.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_SELMB.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_SOFT_SWITCHES_C08X.vhdl
VHDL library = work
VHDL design file = ../sources/COMMON/COMMON_INTERNALS.vhdl
VHDL library = work
VHDL design file = ../sources/COMMON/RA_MUX.vhdl
VHDL library = work
VHDL design file = ../sources/COMMON/SOFT_SWITCHES_C00X.vhdl
VHDL library = work
VHDL design file = ../sources/COMMON/SOFT_SWITCHES_C05X.vhdl
VHDL library = work
VHDL design file = ../sources/CUSTOM/DELAY_OSCILLATOR/VENDOR/LATTICE_iCE40/DELAY_OSCILLATOR.vhdl
VHDL library = work
VHDL design file = ../sources/CUSTOM/DRAM_HOLD_TIME/VENDOR/LATTICE_iCE40/DRAM_HOLD_TIME.vhdl
VHDL library = work
VHDL design file = ../sources/CUSTOM/MMU_HOLD_TIME/VENDOR/LATTICE_iCE40/MMU_HOLD_TIME.vhdl
VHDL library = work
VHDL design file = ../CUSTOM/MMU.vhdl
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: Setting MMU as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project". VHDL-1504
Analyzing VHDL file ../sources/ttl/latch_9334.vhdl. VHDL-1481
INFO - synthesis: ../sources/ttl/latch_9334.vhdl(17): analyzing entity latch_9334. VHDL-1012
INFO - synthesis: ../sources/ttl/latch_9334.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/ttl/ls138.vhdl. VHDL-1481
INFO - synthesis: ../sources/ttl/ls138.vhdl(18): analyzing entity ls138. VHDL-1012
INFO - synthesis: ../sources/ttl/ls138.vhdl(27): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/dev_decoder.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/dev_decoder.vhdl(16): analyzing entity dev_decoder. VHDL-1012
INFO - synthesis: ../sources/mmu/dev_decoder.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_addr_decoder.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_addr_decoder.vhdl(16): analyzing entity mmu_addr_decoder. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_addr_decoder.vhdl(53): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_casen.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_casen.vhdl(18): analyzing entity mmu_casen. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_casen.vhdl(36): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_cxxxout.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_cxxxout.vhdl(17): analyzing entity mmu_cxxxout. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_cxxxout.vhdl(28): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_en80.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_en80.vhdl(17): analyzing entity mmu_en80. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_en80.vhdl(29): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_internals.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_internals.vhdl(17): analyzing entity mmu_internals. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_internals.vhdl(38): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_kbd.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_kbd.vhdl(17): analyzing entity mmu_kbd. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_kbd.vhdl(27): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_md7.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_md7.vhdl(16): analyzing entity mmu_md7. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_md7.vhdl(37): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_mpon.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_mpon.vhdl(17): analyzing entity mmu_mpon. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_mpon.vhdl(28): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_ra.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_ra.vhdl(17): analyzing entity mmu_ra. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_ra.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_romen.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_romen.vhdl(17): analyzing entity mmu_romen. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_romen.vhdl(35): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_rw245.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_rw245.vhdl(17): analyzing entity mmu_rw245. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_rw245.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_selmb.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_selmb.vhdl(17): analyzing entity mmu_selmb. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_selmb.vhdl(35): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_soft_switches_c08x.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_soft_switches_c08x.vhdl(17): analyzing entity mmu_soft_switches_c08x. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_soft_switches_c08x.vhdl(33): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/common_internals.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/common_internals.vhdl(17): analyzing entity common_internals. VHDL-1012
INFO - synthesis: ../sources/common/common_internals.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/ra_mux.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/ra_mux.vhdl(16): analyzing entity ra_mux. VHDL-1012
INFO - synthesis: ../sources/common/ra_mux.vhdl(34): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/soft_switches_c00x.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/soft_switches_c00x.vhdl(18): analyzing entity soft_switches_c00x. VHDL-1012
INFO - synthesis: ../sources/common/soft_switches_c00x.vhdl(39): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/soft_switches_c05x.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/soft_switches_c05x.vhdl(16): analyzing entity soft_switches_c05x. VHDL-1012
INFO - synthesis: ../sources/common/soft_switches_c05x.vhdl(34): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl(17): analyzing entity delay_oscillator. VHDL-1012
INFO - synthesis: ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl(23): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl(21): analyzing entity dram_hold_time. VHDL-1012
INFO - synthesis: ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl(21): analyzing entity mmu_hold_time. VHDL-1012
INFO - synthesis: ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../custom/mmu.vhdl. VHDL-1481
INFO - synthesis: ../custom/mmu.vhdl(17): analyzing entity mmu. VHDL-1012
INFO - synthesis: ../custom/mmu.vhdl(39): analyzing architecture rtl. VHDL-1010
INFO - synthesis: ../custom/mmu.vhdl(663): input pin dout1 has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(46): dout1 is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(663): input pin clockenable has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(48): clockenable is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(663): input pin latchinputvalue has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(49): latchinputvalue is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(663): input pin inputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(50): inputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(663): input pin outputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(54): outputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin dout1 has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(46): dout1 is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin clockenable has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(48): clockenable is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin latchinputvalue has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(49): latchinputvalue is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin inputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(50): inputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin outputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(54): outputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin dout1 has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(46): dout1 is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin clockenable has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(48): clockenable is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin latchinputvalue has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(49): latchinputvalue is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin inputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(50): inputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin outputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(54): outputclk is declared here. VHDL-1259
WARNING - synthesis: ../custom/mmu.vhdl(39): overwriting existing secondary unit rtl. VHDL-1178
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/ttl/latch_9334.vhdl. VHDL-1481
INFO - synthesis: ../sources/ttl/latch_9334.vhdl(17): analyzing entity latch_9334. VHDL-1012
INFO - synthesis: ../sources/ttl/latch_9334.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/ttl/ls138.vhdl. VHDL-1481
INFO - synthesis: ../sources/ttl/ls138.vhdl(18): analyzing entity ls138. VHDL-1012
INFO - synthesis: ../sources/ttl/ls138.vhdl(27): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/dev_decoder.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/dev_decoder.vhdl(16): analyzing entity dev_decoder. VHDL-1012
INFO - synthesis: ../sources/mmu/dev_decoder.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_addr_decoder.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_addr_decoder.vhdl(16): analyzing entity mmu_addr_decoder. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_addr_decoder.vhdl(53): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_casen.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_casen.vhdl(18): analyzing entity mmu_casen. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_casen.vhdl(36): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_cxxxout.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_cxxxout.vhdl(17): analyzing entity mmu_cxxxout. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_cxxxout.vhdl(28): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_en80.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_en80.vhdl(17): analyzing entity mmu_en80. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_en80.vhdl(29): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_internals.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_internals.vhdl(17): analyzing entity mmu_internals. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_internals.vhdl(38): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_kbd.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_kbd.vhdl(17): analyzing entity mmu_kbd. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_kbd.vhdl(27): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_md7.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_md7.vhdl(16): analyzing entity mmu_md7. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_md7.vhdl(37): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_mpon.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_mpon.vhdl(17): analyzing entity mmu_mpon. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_mpon.vhdl(28): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_ra.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_ra.vhdl(17): analyzing entity mmu_ra. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_ra.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_romen.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_romen.vhdl(17): analyzing entity mmu_romen. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_romen.vhdl(35): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_rw245.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_rw245.vhdl(17): analyzing entity mmu_rw245. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_rw245.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_selmb.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_selmb.vhdl(17): analyzing entity mmu_selmb. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_selmb.vhdl(35): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_soft_switches_c08x.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_soft_switches_c08x.vhdl(17): analyzing entity mmu_soft_switches_c08x. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_soft_switches_c08x.vhdl(33): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/common_internals.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/common_internals.vhdl(17): analyzing entity common_internals. VHDL-1012
INFO - synthesis: ../sources/common/common_internals.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/ra_mux.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/ra_mux.vhdl(16): analyzing entity ra_mux. VHDL-1012
INFO - synthesis: ../sources/common/ra_mux.vhdl(34): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/soft_switches_c00x.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/soft_switches_c00x.vhdl(18): analyzing entity soft_switches_c00x. VHDL-1012
INFO - synthesis: ../sources/common/soft_switches_c00x.vhdl(39): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/soft_switches_c05x.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/soft_switches_c05x.vhdl(16): analyzing entity soft_switches_c05x. VHDL-1012
INFO - synthesis: ../sources/common/soft_switches_c05x.vhdl(34): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl(17): analyzing entity delay_oscillator. VHDL-1012
INFO - synthesis: ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl(23): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl(21): analyzing entity dram_hold_time. VHDL-1012
INFO - synthesis: ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl(21): analyzing entity mmu_hold_time. VHDL-1012
INFO - synthesis: ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../custom/mmu.vhdl. VHDL-1481
INFO - synthesis: ../custom/mmu.vhdl(17): analyzing entity mmu. VHDL-1012
INFO - synthesis: ../custom/mmu.vhdl(39): analyzing architecture rtl. VHDL-1010
INFO - synthesis: ../custom/mmu.vhdl(663): input pin dout1 has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(46): dout1 is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(663): input pin clockenable has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(48): clockenable is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(663): input pin latchinputvalue has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(49): latchinputvalue is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(663): input pin inputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(50): inputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(663): input pin outputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(54): outputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin dout1 has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(46): dout1 is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin clockenable has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(48): clockenable is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin latchinputvalue has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(49): latchinputvalue is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin inputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(50): inputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(681): input pin outputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(54): outputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin dout1 has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(46): dout1 is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin clockenable has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(48): clockenable is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin latchinputvalue has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(49): latchinputvalue is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin inputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(50): inputclk is declared here. VHDL-1259
INFO - synthesis: ../custom/mmu.vhdl(698): input pin outputclk has no actual or default value. VHDL-9000
INFO - synthesis: ../custom/mmu.vhdl(54): outputclk is declared here. VHDL-1259
unit MMU is not yet analyzed. VHDL-1485
unit MMU is not yet analyzed. VHDL-1485
../custom/mmu.vhdl(17): executing MMU(RTL)

ERROR - synthesis: ../custom/mmu.vhdl(46): formal dout1 has no actual or default value. VHDL-1081
Synthesis failed.
Synthesis batch mode runtime 1 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "MMU_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat Jan 11 14:14:31 2025


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f MMU_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE5LP.
The -t option is SG48.
The -d option is iCE5LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE5LP

### Device  : iCE5LP1K

### Package : SG48

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 4

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = MMU_Implmnt/MMU.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project (searchpath added)
VHDL library = work
VHDL design file = ../sources/TTL/LATCH_9334.vhdl
VHDL library = work
VHDL design file = ../sources/TTL/LS138.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/DEV_DECODER.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_ADDR_DECODER.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_CASEN.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_CXXXOUT.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_EN80.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_INTERNALS.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_KBD.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_MD7.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_MPON.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_RA.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_ROMEN.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_RW245.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_SELMB.vhdl
VHDL library = work
VHDL design file = ../sources/MMU/MMU_SOFT_SWITCHES_C08X.vhdl
VHDL library = work
VHDL design file = ../sources/COMMON/COMMON_INTERNALS.vhdl
VHDL library = work
VHDL design file = ../sources/COMMON/RA_MUX.vhdl
VHDL library = work
VHDL design file = ../sources/COMMON/SOFT_SWITCHES_C00X.vhdl
VHDL library = work
VHDL design file = ../sources/COMMON/SOFT_SWITCHES_C05X.vhdl
VHDL library = work
VHDL design file = ../sources/CUSTOM/DELAY_OSCILLATOR/VENDOR/LATTICE_iCE40/DELAY_OSCILLATOR.vhdl
VHDL library = work
VHDL design file = ../sources/CUSTOM/DRAM_HOLD_TIME/VENDOR/LATTICE_iCE40/DRAM_HOLD_TIME.vhdl
VHDL library = work
VHDL design file = ../sources/CUSTOM/MMU_HOLD_TIME/VENDOR/LATTICE_iCE40/MMU_HOLD_TIME.vhdl
VHDL library = work
VHDL design file = ../CUSTOM/MMU.vhdl
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: Setting MMU as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project". VHDL-1504
Analyzing VHDL file ../sources/ttl/latch_9334.vhdl. VHDL-1481
INFO - synthesis: ../sources/ttl/latch_9334.vhdl(17): analyzing entity latch_9334. VHDL-1012
INFO - synthesis: ../sources/ttl/latch_9334.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/ttl/ls138.vhdl. VHDL-1481
INFO - synthesis: ../sources/ttl/ls138.vhdl(18): analyzing entity ls138. VHDL-1012
INFO - synthesis: ../sources/ttl/ls138.vhdl(27): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/dev_decoder.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/dev_decoder.vhdl(16): analyzing entity dev_decoder. VHDL-1012
INFO - synthesis: ../sources/mmu/dev_decoder.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_addr_decoder.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_addr_decoder.vhdl(16): analyzing entity mmu_addr_decoder. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_addr_decoder.vhdl(53): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_casen.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_casen.vhdl(18): analyzing entity mmu_casen. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_casen.vhdl(36): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_cxxxout.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_cxxxout.vhdl(17): analyzing entity mmu_cxxxout. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_cxxxout.vhdl(28): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_en80.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_en80.vhdl(17): analyzing entity mmu_en80. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_en80.vhdl(29): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_internals.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_internals.vhdl(17): analyzing entity mmu_internals. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_internals.vhdl(38): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_kbd.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_kbd.vhdl(17): analyzing entity mmu_kbd. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_kbd.vhdl(27): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_md7.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_md7.vhdl(16): analyzing entity mmu_md7. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_md7.vhdl(37): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_mpon.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_mpon.vhdl(17): analyzing entity mmu_mpon. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_mpon.vhdl(28): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_ra.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_ra.vhdl(17): analyzing entity mmu_ra. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_ra.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_romen.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_romen.vhdl(17): analyzing entity mmu_romen. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_romen.vhdl(35): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_rw245.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_rw245.vhdl(17): analyzing entity mmu_rw245. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_rw245.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_selmb.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_selmb.vhdl(17): analyzing entity mmu_selmb. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_selmb.vhdl(35): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_soft_switches_c08x.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_soft_switches_c08x.vhdl(17): analyzing entity mmu_soft_switches_c08x. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_soft_switches_c08x.vhdl(33): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/common_internals.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/common_internals.vhdl(17): analyzing entity common_internals. VHDL-1012
INFO - synthesis: ../sources/common/common_internals.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/ra_mux.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/ra_mux.vhdl(16): analyzing entity ra_mux. VHDL-1012
INFO - synthesis: ../sources/common/ra_mux.vhdl(34): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/soft_switches_c00x.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/soft_switches_c00x.vhdl(18): analyzing entity soft_switches_c00x. VHDL-1012
INFO - synthesis: ../sources/common/soft_switches_c00x.vhdl(39): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/soft_switches_c05x.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/soft_switches_c05x.vhdl(16): analyzing entity soft_switches_c05x. VHDL-1012
INFO - synthesis: ../sources/common/soft_switches_c05x.vhdl(34): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl(17): analyzing entity delay_oscillator. VHDL-1012
INFO - synthesis: ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl(23): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl(21): analyzing entity dram_hold_time. VHDL-1012
INFO - synthesis: ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl(21): analyzing entity mmu_hold_time. VHDL-1012
INFO - synthesis: ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../custom/mmu.vhdl. VHDL-1481
INFO - synthesis: ../custom/mmu.vhdl(17): analyzing entity mmu. VHDL-1012
INFO - synthesis: ../custom/mmu.vhdl(39): analyzing architecture rtl. VHDL-1010
WARNING - synthesis: ../custom/mmu.vhdl(39): overwriting existing secondary unit rtl. VHDL-1178
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/ttl/latch_9334.vhdl. VHDL-1481
INFO - synthesis: ../sources/ttl/latch_9334.vhdl(17): analyzing entity latch_9334. VHDL-1012
INFO - synthesis: ../sources/ttl/latch_9334.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/ttl/ls138.vhdl. VHDL-1481
INFO - synthesis: ../sources/ttl/ls138.vhdl(18): analyzing entity ls138. VHDL-1012
INFO - synthesis: ../sources/ttl/ls138.vhdl(27): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/dev_decoder.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/dev_decoder.vhdl(16): analyzing entity dev_decoder. VHDL-1012
INFO - synthesis: ../sources/mmu/dev_decoder.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_addr_decoder.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_addr_decoder.vhdl(16): analyzing entity mmu_addr_decoder. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_addr_decoder.vhdl(53): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_casen.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_casen.vhdl(18): analyzing entity mmu_casen. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_casen.vhdl(36): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_cxxxout.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_cxxxout.vhdl(17): analyzing entity mmu_cxxxout. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_cxxxout.vhdl(28): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_en80.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_en80.vhdl(17): analyzing entity mmu_en80. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_en80.vhdl(29): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_internals.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_internals.vhdl(17): analyzing entity mmu_internals. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_internals.vhdl(38): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_kbd.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_kbd.vhdl(17): analyzing entity mmu_kbd. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_kbd.vhdl(27): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_md7.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_md7.vhdl(16): analyzing entity mmu_md7. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_md7.vhdl(37): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_mpon.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_mpon.vhdl(17): analyzing entity mmu_mpon. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_mpon.vhdl(28): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_ra.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_ra.vhdl(17): analyzing entity mmu_ra. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_ra.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_romen.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_romen.vhdl(17): analyzing entity mmu_romen. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_romen.vhdl(35): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_rw245.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_rw245.vhdl(17): analyzing entity mmu_rw245. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_rw245.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_selmb.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_selmb.vhdl(17): analyzing entity mmu_selmb. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_selmb.vhdl(35): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/mmu/mmu_soft_switches_c08x.vhdl. VHDL-1481
INFO - synthesis: ../sources/mmu/mmu_soft_switches_c08x.vhdl(17): analyzing entity mmu_soft_switches_c08x. VHDL-1012
INFO - synthesis: ../sources/mmu/mmu_soft_switches_c08x.vhdl(33): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/common_internals.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/common_internals.vhdl(17): analyzing entity common_internals. VHDL-1012
INFO - synthesis: ../sources/common/common_internals.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/ra_mux.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/ra_mux.vhdl(16): analyzing entity ra_mux. VHDL-1012
INFO - synthesis: ../sources/common/ra_mux.vhdl(34): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/soft_switches_c00x.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/soft_switches_c00x.vhdl(18): analyzing entity soft_switches_c00x. VHDL-1012
INFO - synthesis: ../sources/common/soft_switches_c00x.vhdl(39): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/common/soft_switches_c05x.vhdl. VHDL-1481
INFO - synthesis: ../sources/common/soft_switches_c05x.vhdl(16): analyzing entity soft_switches_c05x. VHDL-1012
INFO - synthesis: ../sources/common/soft_switches_c05x.vhdl(34): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl(17): analyzing entity delay_oscillator. VHDL-1012
INFO - synthesis: ../sources/custom/delay_oscillator/vendor/lattice_ice40/delay_oscillator.vhdl(23): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl(21): analyzing entity dram_hold_time. VHDL-1012
INFO - synthesis: ../sources/custom/dram_hold_time/vendor/lattice_ice40/dram_hold_time.vhdl(32): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl. VHDL-1481
INFO - synthesis: ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl(21): analyzing entity mmu_hold_time. VHDL-1012
INFO - synthesis: ../sources/custom/mmu_hold_time/vendor/lattice_ice40/mmu_hold_time.vhdl(30): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file ../custom/mmu.vhdl. VHDL-1481
INFO - synthesis: ../custom/mmu.vhdl(17): analyzing entity mmu. VHDL-1012
INFO - synthesis: ../custom/mmu.vhdl(39): analyzing architecture rtl. VHDL-1010
unit MMU is not yet analyzed. VHDL-1485
unit MMU is not yet analyzed. VHDL-1485
../custom/mmu.vhdl(17): executing MMU(RTL)

WARNING - synthesis: ../custom/mmu.vhdl(37): replacing existing netlist MMU(RTL). VHDL-1205
Top module name (VHDL): MMU
Last elaborated design is MMU(RTL)
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = MMU.



WARNING - synthesis: Skipping pad insertion on ROMEN1_N due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on MD7 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on R_W_N_245 due to black_box_pad_pin attribute.
Combinational loop found : 1

	Net INTC300_N 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q5_I_0_39 

	Net \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q5_N_104 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q5_I_0 

Combinational loop found : 2

	Net PENIO_N 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q3_I_0_35 

	Net \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q3_N_100 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q3_I_0 

Combinational loop found : 3

	Net \UMMU_INTERNALS/INTC8EN 

	Instance \UMMU_INTERNALS/INTC8EN_I_0_14 

Combinational loop found : 4

	Net PG2 

	Instance \U_SOFT_SWITCHES_C05X/PG2_I_0_33 

	Net \U_SOFT_SWITCHES_C05X/PG2_N_118 

	Instance \U_SOFT_SWITCHES_C05X/PG2_I_0 

Combinational loop found : 5

	Net EN80VID 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q0_I_0_30 

	Net \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q0_N_90 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q0_I_0 

Combinational loop found : 6

	Net HIRES 

	Instance \U_SOFT_SWITCHES_C05X/HIRES_I_0_35 

	Net \U_MMU_SELMB/SELMB_N_N_142 

	Instance \U_MMU_SELMB/S_2_3XXX_I_0 

	Net \U_SOFT_SWITCHES_C05X/HIRES_N_120 

	Instance \U_SOFT_SWITCHES_C05X/HIRES_I_0 

Combinational loop found : 7

	Net ALTSTKZP 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q4_I_0_37 

	Net \U_MMU_SELMB/SELMB_N_N_136 

	Instance \U_MMU_SELMB/SELMB_N_I_24 

	Net \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q4_N_102 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q4_I_0 

Combinational loop found : 8

	Net FLG1 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q1_I_0_31 

	Net \U_MMU_SELMB/SELMB_N_N_136 

	Instance \U_MMU_SELMB/SELMB_N_I_24 

	Net \U_MMU_SELMB/SELMB_N_N_137 

	Instance \U_MMU_SELMB/FLG2_I_0 

	Net \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q1_N_96 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q1_I_0 

Combinational loop found : 9

	Net FLG2 

	Instance \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q2_I_0_33 

Applying 1.000000 MHz constraint to all clocks

Writing scf file : MMU_Implmnt/MMU.scf

WARNING - synthesis: Type "101001" not supported
WARNING - synthesis: Type "011001" not supported
WARNING - synthesis: Type "011001" not supported
Results of NGD DRC are available in MMU_drc.log.

################### Begin Area Report (MMU)######################
Number of register bits => 21 of 1000 (2 % )
SB_DFF => 13
SB_DFFNR => 5
SB_DFFNS => 3
SB_GB_IO => 1
SB_HFOSC => 1
SB_IO => 34
SB_IO_OD => 3
SB_LUT4 => 103
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : U_DELAY_OSCILLATOR/DELAY_CLK, loads : 12
  Net : PHI_0_c, loads : 10
  Net : U_DEV_DECODER/MMU_1_P3/DEV0_N, loads : 8
  Net : U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/D_Q3, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : A_c_0, loads : 22
  Net : A_c_3, loads : 16
  Net : A_c_1, loads : 16
  Net : U_SOFT_SWITCHES_C05X/MPON_N, loads : 16
  Net : A_c_2, loads : 15
  Net : PRAS_N_c, loads : 11
  Net : A_c_12, loads : 10
  Net : R_W_N_c, loads : 10
  Net : RA_ENABLE_N_N_2, loads : 8
  Net : A_c_10, loads : 7
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets                          |             |             |
\U_MMU_RA/MMU_RA_MUX/D_Q3]              |    1.000 MHz|  313.873 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets DELAY_CLK]               |    1.000 MHz|  657.895 MHz|     1  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets PHI_0_c]                 |    1.000 MHz|  568.828 MHz|     1  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets DEV0_N]                  |    1.000 MHz|  313.873 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 48.773  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.531  secs
--------------------------------------------------------------
Current Implementation MMU_Implmnt its sbt path: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist" "-pSG48" "-yC:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/sbt/constraint/MMU_pcf_sbt.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.edf...
Parsing edif file: C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/sbt/constraint/MMU_pcf_sbt.pcf ...
start to read sdc/scf file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.scf
sdc_reader OK C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/MMU.scf
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance U_DELAY_OSCILLATOR.U_SB_HFOSC. default value (0) is added.
Stored edif netlist at C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU...
Warning: The terminal connectivity PRAS_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity A_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ROMEN2_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INH_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity A_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity A_pad_12:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity CASEN_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity A_pad_8:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity A_pad_15:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity U_ROMEN1_N:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_ROMEN1_N:CLOCKENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_ROMEN1_N:INPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_ROMEN1_N:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_ROMEN1_N:OUTPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity A_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity A_pad_11:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity A_pad_9:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity A_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity A_pad_14:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity A_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity U_MD7:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity U_MD7:CLOCKENABLE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity U_MD7:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity U_MD7:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity A_pad_10:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity A_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity U_R_W_N_245:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_R_W_N_245:CLOCKENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_R_W_N_245:INPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_R_W_N_245:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_R_W_N_245:OUTPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity R_W_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PHI_0_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity A_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity EN80_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity A_pad_13:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity KBD_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DMA_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity CXXXOUT_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity A_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity Q3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MMU

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU" --outdir "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" --package SG48 --deviceMarketName iCE5LP1K --sdc-file "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib" --effort_level std --out-sdc-file "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\placer\MMU_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU --outdir C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP1K --sdc-file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\placer\MMU_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU
SDC file             - C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	103
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	34
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	3
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	103/1100


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	7
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	18
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	38
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1409: Inferred clock at U_DELAY_OSCILLATOR.U_SB_HFOSC/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "U_MMU_MD7.n2707_bdd_4_lut_LC_48", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i629_4_lut_LC_91", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i633_4_lut_LC_93", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "UMMU_INTERNALS.i1_4_lut_LC_6/in0" to pin "UMMU_INTERNALS.i1_4_lut_LC_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i614_4_lut_LC_89/in0" to pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i614_4_lut_LC_89/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i626_4_lut_LC_90/in1" to pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i626_4_lut_LC_90/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i629_4_lut_LC_91/in0" to pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i629_4_lut_LC_91/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i631_4_lut_LC_92/in0" to pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i631_4_lut_LC_92/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i633_4_lut_LC_93/in0" to pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i633_4_lut_LC_93/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i636_4_lut_LC_94/in1" to pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i636_4_lut_LC_94/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C05X.i616_4_lut_LC_98/in0" to pin "U_SOFT_SWITCHES_C05X.i616_4_lut_LC_98/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C05X.i619_4_lut_LC_99/in1" to pin "U_SOFT_SWITCHES_C05X.i619_4_lut_LC_99/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	142
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	37
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	105
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	142
    PLBs                        :	41/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	35/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	3/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.9 (sec)

Final Design Statistics
    Number of LUTs      	:	142
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	34
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	3
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	142
    PLBs                        :	66/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	35/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	3/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: DELAY_CLK | Frequency: N/A | Target: 48.01 MHz
Clock: MMU|DELAY_CLK | Frequency: N/A | Target: 1.00 MHz
Clock: MMU|DEV0_N | Frequency: 312.03 MHz | Target: 1.00 MHz
Clock: MMU|PHI_0 | Frequency: 338.62 MHz | Target: 1.00 MHz
Clock: MMU|\U_MMU_RA/MMU_RA_MUX/D_Q3 | Frequency: 289.32 MHz | Target: 1.00 MHz
Clock: U_DELAY_OSCILLATOR.U_SB_HFOSC/CLKHF | Frequency: 338.62 MHz | Target: 48.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU" --package SG48 --outdir "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\placer\MMU_pl.sdc" --dst_sdc_file "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\packer\MMU_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 895
used logic cells: 142
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU" --package SG48 --outdir "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\placer\MMU_pl.sdc" --dst_sdc_file "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\packer\MMU_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 895
used logic cells: 142
Translating sdc file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\placer\MMU_pl.sdc...
Translated sdc file is C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\packer\MMU_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\sbt\netlist\oadb-MMU" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib" "C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\sbt\outputs\packer\MMU_pk.sdc" --outdir "C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\sbt\outputs\router" --sdf_file "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\simulation_netlist\MMU_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\sbt\netlist\oadb-MMU C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\sbt\outputs\packer\MMU_pk.sdc --outdir C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\sbt\outputs\router --sdf_file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\simulation_netlist\MMU_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design MMU
Read design time: 0
I1202: Reading Architecture of device iCE5LP1K
Info-1409: Inferred clock at U_DELAY_OSCILLATOR.U_SB_HFOSC/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i626_4_lut_LC_17_6_7", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i633_4_lut_LC_13_6_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "U_MMU_MD7.n2707_bdd_4_lut_LC_11_5_6", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i626_4_lut_LC_17_6_7/in1" to pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i626_4_lut_LC_17_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i636_4_lut_LC_13_7_2/in1" to pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i636_4_lut_LC_13_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i633_4_lut_LC_13_6_4/in0" to pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i633_4_lut_LC_13_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i629_4_lut_LC_12_6_5/in0" to pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i629_4_lut_LC_12_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i614_4_lut_LC_12_5_6/in0" to pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i614_4_lut_LC_12_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "UMMU_INTERNALS.i1_4_lut_LC_10_8_5/in0" to pin "UMMU_INTERNALS.i1_4_lut_LC_10_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i631_4_lut_LC_11_8_0/in0" to pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i631_4_lut_LC_11_8_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C05X.i619_4_lut_LC_10_6_2/in1" to pin "U_SOFT_SWITCHES_C05X.i619_4_lut_LC_10_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C05X.i616_4_lut_LC_10_4_4/in0" to pin "U_SOFT_SWITCHES_C05X.i616_4_lut_LC_10_4_4/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 178 
I1212: Iteration  1 :    59 unrouted : 0 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design MMU
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\simulation_netlist\MMU_sbt.v" --vhdl "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/sbt/outputs/simulation_netlist\MMU_sbt.vhd" --lib "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" --splitio  --in-sdc-file "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\packer\MMU_pk.sdc" --out-sdc-file "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\netlister\MMU_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\simulation_netlist\MMU_sbt.v
Writing C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt/sbt/outputs/simulation_netlist\MMU_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib" --sdc-file "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\netlister\MMU_sbt.sdc" --sdf-file "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\simulation_netlist\MMU_sbt.sdf" --report-file "C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\sbt\outputs\timer\MMU_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib --sdc-file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\netlister\MMU_sbt.sdc --sdf-file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\simulation_netlist\MMU_sbt.sdf --report-file C:\dev\Apple_IIe_MMU_3V3\firmware\MMU_Project\MMU_Implmnt\sbt\outputs\timer\MMU_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1409: Inferred clock at U_DELAY_OSCILLATOR.U_SB_HFOSC/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i626_4_lut_LC_17_6_7", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i633_4_lut_LC_13_6_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "U_MMU_MD7.n2707_bdd_4_lut_LC_11_5_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CASEN_N_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "EN80_N_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "KBD_N_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CXXXOUT_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i626_4_lut_LC_17_6_7/in2" to pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i626_4_lut_LC_17_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i614_4_lut_LC_12_5_6/in3" to pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i614_4_lut_LC_12_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i633_4_lut_LC_13_6_4/in0" to pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i633_4_lut_LC_13_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i629_4_lut_LC_12_6_5/in3" to pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i629_4_lut_LC_12_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i636_4_lut_LC_13_7_2/in3" to pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i636_4_lut_LC_13_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C05X.i616_4_lut_LC_10_4_4/in3" to pin "U_SOFT_SWITCHES_C05X.i616_4_lut_LC_10_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C05X.i619_4_lut_LC_10_6_2/in1" to pin "U_SOFT_SWITCHES_C05X.i619_4_lut_LC_10_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "UMMU_INTERNALS.i1_4_lut_LC_10_8_5/in3" to pin "UMMU_INTERNALS.i1_4_lut_LC_10_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i631_4_lut_LC_11_8_0/in0" to pin "U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.i631_4_lut_LC_11_8_0/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" --design "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU" --device_name iCE5LP1K --package SG48 --outdir "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 570040 (556K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
12:14:28 AM
